Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  9 13:58:07 2023
| Host         : JASONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     55          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: bt_minus (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bt_plus (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.592        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.592        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.923ns (26.876%)  route 2.511ns (73.124%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.729     6.413    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.509 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.783     8.292    sm_clk_BUFG
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.663 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.663    cnt_reg[20]_i_1_n_7
    SLICE_X52Y99         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.062    15.255    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.806ns (68.051%)  route 0.848ns (31.949%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    cnt_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.882 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.882    cnt_reg[16]_i_1_n_6
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.785ns (67.796%)  route 0.848ns (32.204%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    cnt_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.861 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.861    cnt_reg[16]_i_1_n_4
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.711ns (66.865%)  route 0.848ns (33.135%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    cnt_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.787 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.787    cnt_reg[16]_i_1_n_5
    SLICE_X52Y98         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.695ns (66.657%)  route 0.848ns (33.343%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.548    cnt_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.771 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.771    cnt_reg[16]_i_1_n_7
    SLICE_X52Y98         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.692ns (66.617%)  route 0.848ns (33.383%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    cnt_reg[12]_i_1_n_6
    SLICE_X52Y97         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.671ns (66.339%)  route 0.848ns (33.661%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.747    cnt_reg[12]_i_1_n_4
    SLICE_X52Y97         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.597ns (65.320%)  route 0.848ns (34.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.673 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.673    cnt_reg[12]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.581ns (65.092%)  route 0.848ns (34.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    cnt_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.657 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.657    cnt_reg[12]_i_1_n_7
    SLICE_X52Y97         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    clk_50MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    15.230    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.578ns (65.048%)  route 0.848ns (34.952%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.848     6.532    cnt_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.206 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    cnt_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    cnt_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.654 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.654    cnt_reg[8]_i_1_n_6
    SLICE_X52Y96         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.062    15.229    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    cnt_reg_n_0_[0]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    cnt[0]_i_2_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    cnt_reg[0]_i_1_n_7
    SLICE_X52Y94         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.807    cnt_reg_n_0_[11]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    cnt_reg[8]_i_1_n_4
    SLICE_X52Y96         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.807    cnt_reg_n_0_[3]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    cnt_reg[0]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    cnt_reg_n_0_[0]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    cnt[0]_i_2_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.948 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.948    cnt_reg[0]_i_1_n_6
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.228     1.852    cnt_reg_n_0_[7]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.960 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[4]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.222     1.848    cnt_reg_n_0_[12]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[12]_i_1_n_7
    SLICE_X52Y97         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.222     1.848    cnt_reg_n_0_[16]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[16]_i_1_n_7
    SLICE_X52Y98         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.222     1.847    cnt_reg_n_0_[4]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.962 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[4]_i_1_n_7
    SLICE_X52Y95         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.222     1.847    cnt_reg_n_0_[8]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.962 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[8]_i_1_n_7
    SLICE_X52Y96         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.249ns (51.829%)  route 0.231ns (48.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.231     1.857    dig[2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.965 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    cnt_reg[16]_i_1_n_4
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.440ns  (logic 5.203ns (33.699%)  route 10.237ns (66.301%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 r  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 r  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.320     7.259    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.153     7.412 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.244    11.656    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    15.440 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.440    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.392ns  (logic 4.945ns (34.361%)  route 9.447ns (65.639%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 r  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 r  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.609     6.547    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.671 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.166    10.837    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.392 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.392    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.380ns  (logic 4.951ns (34.427%)  route 9.430ns (65.573%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 r  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 r  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.925     6.864    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.988 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.832    10.820    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.380 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.380    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.343ns  (logic 4.940ns (34.443%)  route 9.403ns (65.557%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 r  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 r  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.320     7.259    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.383 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.410    10.793    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.343 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.343    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.236ns  (logic 4.712ns (33.102%)  route 9.523ns (66.898%))
  Logic Levels:           7  (FDRE=1 LUT3=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.925 r  kp1/operand[3]_i_2/O
                         net (fo=2, routed)           1.005     2.930    kp1/operand[3]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     3.054 r  kp1/pm_reg_i_2/O
                         net (fo=16, routed)          1.333     4.387    kp1/kp_hit
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.124     4.511 r  kp1/SEG7_anode_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.798     5.309    kp1/data[8]
    SLICE_X53Y98         LUT3 (Prop_lut3_I1_O)        0.124     5.433 r  kp1/SEG7_anode_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.824     6.257    kp1/led1/anode42_in
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124     6.381 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.280    10.661    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.236 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.236    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.969ns  (logic 4.924ns (35.246%)  route 9.046ns (64.754%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 f  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 f  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 f  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.936     6.875    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.999 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.437    10.436    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.969 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.969    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.538ns  (logic 5.079ns (37.518%)  route 8.459ns (62.482%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 r  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 r  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.925     6.864    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.116     6.980 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.861     9.841    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    13.538 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.538    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.432ns  (logic 5.144ns (38.299%)  route 8.288ns (61.701%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.152     1.953 r  kp1/SEG7_anode_OBUF[3]_inst_i_25/O
                         net (fo=2, routed)           1.035     2.988    kp1/SEG7_anode_OBUF[3]_inst_i_25_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.348     3.336 r  kp1/SEG7_anode_OBUF[3]_inst_i_23/O
                         net (fo=15, routed)          1.325     4.661    kp1/SEG7_anode_OBUF[3]_inst_i_23_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     4.785 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.029     5.815    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.936     6.875    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.117     6.992 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.679     9.671    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    13.432 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.432    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.179ns  (logic 4.690ns (35.586%)  route 8.489ns (64.414%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.925 r  kp1/operand[3]_i_2/O
                         net (fo=2, routed)           1.005     2.930    kp1/operand[3]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     3.054 r  kp1/pm_reg_i_2/O
                         net (fo=16, routed)          1.166     4.220    kp1/kp_hit
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.124     4.344 f  kp1/SEG7_anode_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.798     5.141    kp1/data[12]
    SLICE_X53Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.265 r  kp1/SEG7_anode_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.012     6.277    kp1/SEG7_anode_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.401 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.226     9.627    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.179 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.179    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.893ns  (logic 4.674ns (36.249%)  route 8.220ns (63.751%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[2]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[2]/Q
                         net (fo=6, routed)           1.283     1.801    kp1/p_14_in
    SLICE_X54Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.925 r  kp1/operand[3]_i_2/O
                         net (fo=2, routed)           1.005     2.930    kp1/operand[3]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     3.054 r  kp1/pm_reg_i_2/O
                         net (fo=16, routed)          1.169     4.223    kp1/kp_hit
    SLICE_X56Y97         LUT6 (Prop_lut6_I2_O)        0.124     4.347 f  kp1/SEG7_anode_OBUF[3]_inst_i_16/O
                         net (fo=2, routed)           1.047     5.394    kp1/data[14]
    SLICE_X53Y97         LUT4 (Prop_lut4_I2_O)        0.124     5.518 f  kp1/SEG7_anode_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.829     6.346    kp1/led1/anode3__2
    SLICE_X53Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.470 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.887     9.358    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.893 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.893    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.115     0.256    kp1/CV3
    SLICE_X55Y93         FDRE                                         r  kp1/CV3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.115     0.256    kp1/CV3
    SLICE_X55Y93         FDRE                                         r  kp1/CV3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.115     0.256    kp1/CV3
    SLICE_X55Y93         FDRE                                         r  kp1/CV3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.115     0.256    kp1/CV3
    SLICE_X55Y93         FDRE                                         r  kp1/CV3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.257    kp1/CV4
    SLICE_X54Y93         FDRE                                         r  kp1/CV4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.257    kp1/CV4
    SLICE_X54Y93         FDRE                                         r  kp1/CV4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.257    kp1/CV4
    SLICE_X54Y93         FDRE                                         r  kp1/CV4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.257    kp1/CV4
    SLICE_X54Y93         FDRE                                         r  kp1/CV4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/FSM_onehot_curr_col_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.151     0.292    kp1/CV4
    SLICE_X52Y93         FDRE                                         r  kp1/FSM_onehot_curr_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            operand_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  kp1/CV1_reg[3]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  kp1/CV1_reg[3]/Q
                         net (fo=8, routed)           0.097     0.261    kp1/p_13_in
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.306 r  kp1/operand[0]_i_1/O
                         net (fo=2, routed)           0.000     0.306    kp1_n_19
    SLICE_X55Y92         FDCE                                         r  operand_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.788ns  (logic 4.641ns (36.293%)  route 8.147ns (63.707%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.006     8.391    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     8.515 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.320     9.835    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.153     9.988 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.244    14.232    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    18.016 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.016    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.340ns  (logic 4.383ns (35.522%)  route 7.957ns (64.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.004     8.389    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.211     9.724    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.124     9.848 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.166    14.013    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.569 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.569    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.803ns  (logic 4.389ns (37.184%)  route 7.414ns (62.816%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.004     8.389    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.002     9.515    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.639 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.832    13.471    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.031 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.031    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.691ns  (logic 4.378ns (37.450%)  route 7.313ns (62.550%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.006     8.391    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     8.515 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.320     9.835    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.959 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.410    13.369    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.920 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.920    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 4.362ns (38.352%)  route 7.011ns (61.648%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.004     8.389    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.994     9.507    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.124     9.631 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.437    13.068    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.601 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.601    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.179ns  (logic 4.508ns (40.330%)  route 6.670ns (59.670%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT3 (Prop_lut3_I1_O)        0.152     7.413 f  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.814     8.227    kp1/SEG7_anode_OBUF[0]
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.326     8.553 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.280    12.833    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    16.407 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.407    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.990ns  (logic 4.547ns (41.375%)  route 6.443ns (58.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.004     8.389    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.002     9.515    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.146     9.661 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.861    12.521    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    16.219 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.219    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.870ns  (logic 4.617ns (42.477%)  route 6.253ns (57.523%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.004     8.389    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.513 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.994     9.507    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.152     9.659 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.679    12.338    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    16.099 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.099    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.176ns  (logic 4.380ns (43.041%)  route 5.796ns (56.959%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  cnt_reg[17]/Q
                         net (fo=19, routed)          1.097     6.781    kp1/dig[0]
    SLICE_X53Y99         LUT3 (Prop_lut3_I2_O)        0.124     6.905 r  kp1/SEG7_anode_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.638     7.544    kp1/led1/p_0_in8_in
    SLICE_X53Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.668 r  kp1/SEG7_anode_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835     8.503    kp1/SEG7_anode_OBUF[3]_inst_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.627 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.226    11.853    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    15.405 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.405    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 4.346ns (47.722%)  route 4.760ns (52.278%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.229    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  cnt_reg[17]/Q
                         net (fo=19, routed)          1.576     7.261    kp1/dig[0]
    SLICE_X53Y97         LUT3 (Prop_lut3_I1_O)        0.152     7.413 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.184    10.597    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    14.335 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.335    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.422ns (56.529%)  route 1.094ns (43.471%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.203     1.828    kp1/dig[2]
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.891     2.764    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.001 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.001    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.483ns (52.754%)  route 1.328ns (47.246%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.321     1.946    kp1/dig[2]
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.044     1.990 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.007     2.998    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.296 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.296    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.542ns (52.971%)  route 1.369ns (47.029%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.316     2.222    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.267 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.818     3.084    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.311     4.396 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.396    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.490ns (51.068%)  route 1.428ns (48.932%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.321     2.227    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.044     2.271 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.872     3.142    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.260     4.403 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.403    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.482ns (49.276%)  route 1.526ns (50.724%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.181     2.087    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.109     3.241    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.492 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.492    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.545ns (50.800%)  route 1.496ns (49.200%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  cnt_reg[19]/Q
                         net (fo=10, routed)          0.313     1.939    kp1/dig[2]
    SLICE_X53Y99         LUT3 (Prop_lut3_I0_O)        0.044     1.983 r  kp1/SEG7_anode_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.155     2.137    kp1/SEG7_anode_OBUF[3]_inst_i_6_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.107     2.244 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.028     3.272    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.525 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.525    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.465ns (45.545%)  route 1.752ns (54.455%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 f  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.316     2.222    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.267 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.201     3.467    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.702 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.702    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.432ns  (logic 1.492ns (43.476%)  route 1.940ns (56.524%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.321     2.227    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.272 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.384     3.655    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.917 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.917    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.441ns  (logic 1.487ns (43.217%)  route 1.954ns (56.783%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.172     2.078    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.123 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.547     3.669    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.925 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.925    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.556ns  (logic 1.580ns (44.448%)  route 1.975ns (55.552%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=10, routed)          0.235     1.860    kp1/dig[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.181     2.087    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.049     2.136 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.559     3.695    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.345     5.040 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.040    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





