--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Booth_multiplier.twx Booth_multiplier.ncd -o
Booth_multiplier.twr Booth_multiplier.pcf

Design file:              Booth_multiplier.ncd
Physical constraint file: Booth_multiplier.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dividendo<0>|   -0.400(R)|      FAST  |    2.259(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<1>|   -0.358(R)|      FAST  |    2.185(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<2>|   -0.341(R)|      FAST  |    2.195(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<3>|   -0.388(R)|      FAST  |    2.260(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<4>|   -0.393(R)|      FAST  |    2.265(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<5>|   -0.550(R)|      FAST  |    2.463(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<6>|   -0.424(R)|      FAST  |    2.325(R)|      SLOW  |clk_BUFGP         |   0.000|
dividendo<7>|   -0.488(R)|      FAST  |    2.388(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.396(R)|      FAST  |    2.170(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock start
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
divisore<0> |   -1.144(R)|      FAST  |    2.750(R)|      SLOW  |en_div            |   0.000|
divisore<1> |   -1.107(R)|      FAST  |    2.651(R)|      SLOW  |en_div            |   0.000|
divisore<2> |   -1.140(R)|      FAST  |    2.746(R)|      SLOW  |en_div            |   0.000|
divisore<3> |   -1.174(R)|      FAST  |    2.767(R)|      SLOW  |en_div            |   0.000|
divisore<4> |   -1.214(R)|      FAST  |    2.869(R)|      SLOW  |en_div            |   0.000|
divisore<5> |   -1.218(R)|      FAST  |    2.859(R)|      SLOW  |en_div            |   0.000|
divisore<6> |   -1.190(R)|      FAST  |    2.871(R)|      SLOW  |en_div            |   0.000|
divisore<7> |   -1.145(R)|      FAST  |    2.763(R)|      SLOW  |en_div            |   0.000|
reset       |    1.074(R)|      SLOW  |    0.667(R)|      SLOW  |en_div            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
quoziente<1>|         7.569(R)|      SLOW  |         3.140(R)|      FAST  |clk_BUFGP         |   0.000|
quoziente<2>|         7.598(R)|      SLOW  |         3.148(R)|      FAST  |clk_BUFGP         |   0.000|
quoziente<3>|         7.551(R)|      SLOW  |         3.118(R)|      FAST  |clk_BUFGP         |   0.000|
quoziente<4>|         7.630(R)|      SLOW  |         3.146(R)|      FAST  |clk_BUFGP         |   0.000|
quoziente<5>|         7.554(R)|      SLOW  |         3.113(R)|      FAST  |clk_BUFGP         |   0.000|
quoziente<6>|         7.548(R)|      SLOW  |         3.107(R)|      FAST  |clk_BUFGP         |   0.000|
quoziente<7>|         7.550(R)|      SLOW  |         3.110(R)|      FAST  |clk_BUFGP         |   0.000|
resto<0>    |         8.429(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
resto<1>    |         8.255(R)|      SLOW  |         3.403(R)|      FAST  |clk_BUFGP         |   0.000|
resto<2>    |         8.704(R)|      SLOW  |         3.336(R)|      FAST  |clk_BUFGP         |   0.000|
resto<3>    |         8.501(R)|      SLOW  |         3.475(R)|      FAST  |clk_BUFGP         |   0.000|
resto<4>    |         9.085(R)|      SLOW  |         3.420(R)|      FAST  |clk_BUFGP         |   0.000|
resto<5>    |         8.950(R)|      SLOW  |         3.489(R)|      FAST  |clk_BUFGP         |   0.000|
resto<6>    |         9.102(R)|      SLOW  |         3.487(R)|      FAST  |clk_BUFGP         |   0.000|
resto<7>    |         9.591(R)|      SLOW  |         3.397(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock start to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
resto<0>    |         8.451(R)|      SLOW  |         3.857(R)|      FAST  |en_div            |   0.000|
resto<1>    |         8.260(R)|      SLOW  |         3.602(R)|      FAST  |en_div            |   0.000|
resto<2>    |         9.069(R)|      SLOW  |         3.825(R)|      FAST  |en_div            |   0.000|
resto<3>    |         9.084(R)|      SLOW  |         3.963(R)|      FAST  |en_div            |   0.000|
resto<4>    |         9.570(R)|      SLOW  |         3.914(R)|      FAST  |en_div            |   0.000|
resto<5>    |         9.435(R)|      SLOW  |         4.023(R)|      FAST  |en_div            |   0.000|
resto<6>    |        10.308(R)|      SLOW  |         3.920(R)|      FAST  |en_div            |   0.000|
resto<7>    |        10.797(R)|      SLOW  |         4.147(R)|      FAST  |en_div            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.628|         |         |         |
start          |    3.114|    3.061|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.517|         |
start          |         |         |    5.099|         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 24 01:32:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 764 MB



