
26. Printing statistics.

=== rr_3x3_16 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_10x10_9 ===

   Number of wires:                 16
   Number of wire bits:            152
   Number of public wires:          16
   Number of public wire bits:     152
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_8                          1
     NR_8_2                          1
     NR_8_8                          1
     customAdder10_0                 1
     customAdder18_7                 1

   Area for cell type \NR_8_8 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_8_2 is unknown!
   Area for cell type \NR_2_8 is unknown!
   Area for cell type \customAdder18_7 is unknown!
   Area for cell type \customAdder10_0 is unknown!

=== rr_11x11_5 ===

   Number of wires:                 16
   Number of wire bits:            161
   Number of public wires:          16
   Number of public wire bits:     161
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_1                         1
     NR_1_1                          1
     NR_1_10                         1
     customAdder10_0                 1
     customAdder11_0                 1
     rr_10x10_9                      1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_10_1 is unknown!
   Area for cell type \NR_1_10 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \customAdder10_0 is unknown!
   Area for cell type \rr_10x10_9 is unknown!

=== rr_14x14_4 ===

   Number of wires:                 16
   Number of wire bits:            212
   Number of public wires:          16
   Number of public wire bits:     212
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_3                         1
     NR_3_11                         1
     customAdder14_0                 1
     customAdder25_10                1
     rr_11x11_5                      1
     rr_3x3_16                       1

   Area for cell type \NR_3_11 is unknown!
   Area for cell type \NR_11_3 is unknown!
   Area for cell type \customAdder14_0 is unknown!
   Area for cell type \customAdder25_10 is unknown!
   Area for cell type \rr_11x11_5 is unknown!
   Area for cell type \rr_3x3_16 is unknown!

=== multiplier16bit_13 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_14_2                         1
     NR_2_14                         1
     NR_2_2                          1
     customAdder16_0                 1
     customAdder18_1                 1
     rr_14x14_4                      1

   Area for cell type \NR_2_14 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_14_2 is unknown!
   Area for cell type \customAdder18_1 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \rr_14x14_4 is unknown!

=== unsignedBrentKungAdder25bit ===

   Number of wires:                137
   Number of wire bits:            210
   Number of public wires:         137
   Number of public wire bits:     210
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     BitwisePG                      25
     BlackCell                      18
     GrayCell                       24
     XorGate                        24

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder25_10 ===

   Number of wires:                  3
   Number of wire bits:             66
   Number of public wires:           3
   Number of public wire bits:      66
   Number of ports:                  3
   Number of port bits:             66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder25bit      1

   Area for cell type \unsignedBrentKungAdder25bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder10_0 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder14_0 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder18_1 ===

   Number of wires:                  3
   Number of wire bits:             54
   Number of public wires:           3
   Number of public wire bits:      54
   Number of ports:                  3
   Number of port bits:             54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder18bit ===

   Number of wires:                 97
   Number of wire bits:            149
   Number of public wires:          97
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     BitwisePG                      18
     BlackCell                      12
     GrayCell                       17
     XorGate                        17

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder18_7 ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      48
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== U_SP_2_8 ===

   Number of wires:                 11
   Number of wire bits:             26
   Number of public wires:          11
   Number of public wire bits:      26
   Number of ports:                 11
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AND2x2_ASAP7_75t_R             16

   Chip area for module '\U_SP_2_8': 1.399680
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_8 ===

   Number of wires:                 34
   Number of wire bits:             51
   Number of public wires:          34
   Number of public wire bits:      51
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_8_7                          1
     DT_2_8                          1
     U_SP_2_8                        1

   Area for cell type \BK_8_7 is unknown!
   Area for cell type \DT_2_8 is unknown!
   Area for cell type \U_SP_2_8 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_8_7 ===

   Number of wires:                 41
   Number of wire bits:             62
   Number of public wires:          41
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       7
     INVx1_ASAP7_75t_R              14
     NOR2xp33_ASAP7_75t_R            3
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            3

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_8_7': 11.357820
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_14_2 ===

   Number of wires:                 58
   Number of wire bits:             87
   Number of public wires:          58
   Number of public wire bits:      87
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_13                        1
     DT_14_2                         1
     U_SP_14_2                       1

   Area for cell type \BK_14_13 is unknown!
   Area for cell type \DT_14_2 is unknown!
   Area for cell type \U_SP_14_2 is unknown!

=== DT_2_8 ===

   Number of wires:                 11
   Number of wire bits:             32
   Number of public wires:          11
   Number of public wire bits:      32
   Number of ports:                 11
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_14_13 ===

   Number of wires:                 75
   Number of wire bits:            114
   Number of public wires:          75
   Number of public wire bits:     114
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1O1Ixp25_ASAP7_75t_R       2
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           2
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      13
     INVx1_ASAP7_75t_R              20
     NAND2xp33_ASAP7_75t_R           3
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_13': 17.306460
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_2 ===

   Number of wires:                 34
   Number of wire bits:             51
   Number of public wires:          34
   Number of public wire bits:      51
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_8_7                          1
     DT_8_2                          1
     U_SP_8_2                        1

   Area for cell type \BK_8_7 is unknown!
   Area for cell type \DT_8_2 is unknown!
   Area for cell type \U_SP_8_2 is unknown!

=== DT_14_2 ===

   Number of wires:                 17
   Number of wire bits:             56
   Number of public wires:          17
   Number of public wire bits:      56
   Number of ports:                 17
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_14_2 ===

   Number of wires:                 17
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      44
   Number of ports:                 17
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     AND2x2_ASAP7_75t_R             28

   Chip area for module '\U_SP_14_2': 2.449440
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== DT_8_2 ===

   Number of wires:                 11
   Number of wire bits:             32
   Number of public wires:          11
   Number of public wire bits:      32
   Number of ports:                 11
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_10 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     AND2x2_ASAP7_75t_R             10

   Chip area for module '\NR_1_10': 0.874800
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_10_1 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     AND2x2_ASAP7_75t_R             10

   Chip area for module '\NR_10_1': 0.874800
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_11_3 ===

   Number of wires:                 15
   Number of wire bits:             47
   Number of public wires:          15
   Number of public wire bits:      47
   Number of ports:                 15
   Number of port bits:             47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     AND2x2_ASAP7_75t_R             33

   Chip area for module '\U_SP_11_3': 2.886840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_11_3 ===

   Number of wires:                 60
   Number of wire bits:             85
   Number of public wires:          60
   Number of public wire bits:      85
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_12_12                        1
     DT_11_3                         1
     U_SP_11_3                       1

   Area for cell type \BK_12_12 is unknown!
   Area for cell type \DT_11_3 is unknown!
   Area for cell type \U_SP_11_3 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_12_12 ===

   Number of wires:                 64
   Number of wire bits:             98
   Number of public wires:          64
   Number of public wire bits:      98
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      12
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           3
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            5
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            5

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_12_12': 13.238640
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_11 ===

   Number of wires:                 15
   Number of wire bits:             47
   Number of public wires:          15
   Number of public wire bits:      47
   Number of ports:                 15
   Number of port bits:             47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     AND2x2_ASAP7_75t_R             33

   Chip area for module '\U_SP_3_11': 2.886840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_11 ===

   Number of wires:                 60
   Number of wire bits:             85
   Number of public wires:          60
   Number of public wire bits:      85
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_12_12                        1
     DT_3_11                         1
     U_SP_3_11                       1

   Area for cell type \BK_12_12 is unknown!
   Area for cell type \DT_3_11 is unknown!
   Area for cell type \U_SP_3_11 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_8_8 ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of ports:                 17
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     AND2x2_ASAP7_75t_R             64

   Chip area for module '\U_SP_8_8': 5.598720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_8 ===

   Number of wires:                 95
   Number of wire bits:            124
   Number of public wires:          95
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_8_8                          1
     U_SP_8_8                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_8_8 is unknown!
   Area for cell type \U_SP_8_8 is unknown!

=== DT_11_3 ===

   Number of wires:                 15
   Number of wire bits:             58
   Number of public wires:          15
   Number of public wire bits:      58
   Number of ports:                 15
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     FullAdder                       8
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_8_8 ===

   Number of wires:                 77
   Number of wire bits:            153
   Number of public wires:          77
   Number of public wire bits:     153
   Number of ports:                 17
   Number of port bits:             93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     FullAdder                      35
     HalfAdder                       7

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_14 ===

   Number of wires:                 17
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      44
   Number of ports:                 17
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     AND2x2_ASAP7_75t_R             28

   Chip area for module '\U_SP_2_14': 2.449440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_14 ===

   Number of wires:                 58
   Number of wire bits:             87
   Number of public wires:          58
   Number of public wire bits:      87
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_13                        1
     DT_2_14                         1
     U_SP_2_14                       1

   Area for cell type \BK_14_13 is unknown!
   Area for cell type \DT_2_14 is unknown!
   Area for cell type \U_SP_2_14 is unknown!

=== DT_3_11 ===

   Number of wires:                 15
   Number of wire bits:             58
   Number of public wires:          15
   Number of public wire bits:      58
   Number of ports:                 15
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     FullAdder                       8
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_2_14 ===

   Number of wires:                 17
   Number of wire bits:             56
   Number of public wires:          17
   Number of public wire bits:      56
   Number of ports:                 17
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_8_2 ===

   Number of wires:                 11
   Number of wire bits:             26
   Number of public wires:          11
   Number of public wire bits:      26
   Number of ports:                 11
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AND2x2_ASAP7_75t_R             16

   Chip area for module '\U_SP_8_2': 1.399680
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_13                1
     NR_14_2                         1
       BK_14_13                      1
         HalfAdder                  13
       DT_14_2                       1
       U_SP_14_2                     1
     NR_2_14                         1
       BK_14_13                      1
         HalfAdder                  13
       DT_2_14                       1
       U_SP_2_14                     1
     NR_2_2                          1
       BK_2_1                        1
         HalfAdder                   1
       DT_2_2                        1
       U_SP_2_2                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder18_1                 1
       unsignedBrentKungAdder18bit      1
         BitwisePG                  18
         BlackCell                  12
         GrayCell                   17
         XorGate                    17
     rr_14x14_4                      1
       NR_11_3                       1
         BK_12_12                    1
           HalfAdder                12
         DT_11_3                     1
           FullAdder                 8
           HalfAdder                 2
         U_SP_11_3                   1
       NR_3_11                       1
         BK_12_12                    1
           HalfAdder                12
         DT_3_11                     1
           FullAdder                 8
           HalfAdder                 2
         U_SP_3_11                   1
       customAdder14_0               1
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder25_10              1
         unsignedBrentKungAdder25bit      1
           BitwisePG                25
           BlackCell                18
           GrayCell                 24
           XorGate                  24
       rr_11x11_5                    1
         NR_10_1                     1
         NR_1_1                      1
         NR_1_10                     1
         customAdder10_0             1
           unsignedBrentKungAdder10bit      1
             BitwisePG              10
             BlackCell               5
             GrayCell                9
             XorGate                 9
         customAdder11_0             1
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         rr_10x10_9                  1
           NR_2_2                    1
             BK_2_1                  1
               HalfAdder             1
             DT_2_2                  1
             U_SP_2_2                1
           NR_2_8                    1
             BK_8_7                  1
               HalfAdder             7
             DT_2_8                  1
             U_SP_2_8                1
           NR_8_2                    1
             BK_8_7                  1
               HalfAdder             7
             DT_8_2                  1
             U_SP_8_2                1
           NR_8_8                    1
             BK_14_14                1
               HalfAdder            14
             DT_8_8                  1
               FullAdder            35
               HalfAdder             7
             U_SP_8_8                1
           customAdder10_0           1
             unsignedBrentKungAdder10bit      1
               BitwisePG            10
               BlackCell             5
               GrayCell              9
               XorGate               9
           customAdder18_7           1
             unsignedBrentKungAdder18bit      1
               BitwisePG            18
               BlackCell            12
               GrayCell             17
               XorGate              17
       rr_3x3_16                     1
         NR_1_1                      1
         NR_1_2                      1
         NR_2_1                      1
         NR_2_2                      1
           BK_2_1                    1
             HalfAdder               1
           DT_2_2                    1
           U_SP_2_2                  1
         customAdder2_0              1
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         customAdder3_0              1
           unsignedBrentKungAdder3bit      1
             BitwisePG               3
             GrayCell                2
             XorGate                 2

   Number of wires:               5040
   Number of wire bits:           7446
   Number of public wires:        5040
   Number of public wire bits:    7446
   Number of ports:               2912
   Number of port bits:           4791
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1768
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       9
     AND2x2_ASAP7_75t_R            332
     AO21x1_ASAP7_75t_R            196
     AOI21xp33_ASAP7_75t_R          13
     FAx1_ASAP7_75t_R               51
     HAxp5_ASAP7_75t_R             263
     INVx1_ASAP7_75t_R             661
     NAND2xp33_ASAP7_75t_R          16
     NAND3xp33_ASAP7_75t_R           2
     NOR2xp33_ASAP7_75t_R           34
     O2A1O1Ixp33_ASAP7_75t_R        12
     OAI211xp5_ASAP7_75t_R           3
     OAI21xp33_ASAP7_75t_R          12
     OR2x2_ASAP7_75t_R              10
     XNOR2xp5_ASAP7_75t_R           34
     XOR2xp5_ASAP7_75t_R           117

   Chip area for top module '\multiplier16bit_13': 582.033600
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.80e-04   2.23e-04   1.06e-07   4.03e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.80e-04   2.23e-04   1.06e-07   4.03e-04 100.0%
                          44.6%      55.4%       0.0%
Startpoint: A[7] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.53   33.53 ^ A[7] (in)
  33.65   67.18 ^ M4/M1/M4/M2/S0/_04_/Y (AND2x2_ASAP7_75t_R)
  13.06   80.25 v M4/M1/M4/M2/S2/U1/_2_/CON (HAxp5_ASAP7_75t_R)
  12.33   92.57 ^ M4/M1/M4/M2/S2/U1/_2_/SN (HAxp5_ASAP7_75t_R)
  11.03  103.61 v M4/M1/M4/M2/S2/U1/_4_/Y (INVx1_ASAP7_75t_R)
  14.01  117.61 ^ M4/M1/M4/M2/S2/_42_/CON (HAxp5_ASAP7_75t_R)
  11.94  129.56 v M4/M1/M4/M2/S2/_43_/Y (INVx1_ASAP7_75t_R)
  17.80  147.36 ^ M4/M1/M4/M2/S2/_31_/Y (O2A1O1Ixp33_ASAP7_75t_R)
  23.91  171.26 v M4/M1/M4/M2/S2/_32_/Y (OAI21xp33_ASAP7_75t_R)
  32.31  203.57 ^ M4/M1/M4/M2/S2/_33_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  15.18  218.75 v M4/M1/M4/M2/S2/_34_/Y (INVx1_ASAP7_75t_R)
  29.73  248.48 v M4/M1/M4/M2/S2/_51_/SN (HAxp5_ASAP7_75t_R)
  12.01  260.49 ^ M4/M1/M4/M2/S2/_53_/Y (INVx1_ASAP7_75t_R)
  13.33  273.82 v M4/M1/M4/adder1/adder_module/uut7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.38  286.20 ^ M4/M1/M4/adder1/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.22  301.41 v M4/M1/M4/adder1/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  21.95  323.36 v M4/M1/M4/adder1/adder_module/uut13/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  344.53 v M4/M1/M4/adder1/adder_module/uut16/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  371.71 v M4/M1/M4/adder1/adder_module/uut17/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.09  396.80 v M4/M1/M4/adder1/adder_module/uut23/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  17.01  413.81 ^ M4/M1/M4/adder1/adder_module/uut32/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  430.72 v M4/M1/M4/adder2/adder_module/uut9/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  443.65 ^ M4/M1/M4/adder2/adder_module/uut9/_2_/SN (HAxp5_ASAP7_75t_R)
  15.68  459.33 v M4/M1/M4/adder2/adder_module/uut9/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  24.38  483.71 v M4/M1/M4/adder2/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.65  507.36 v M4/M1/M4/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  535.42 v M4/M1/M4/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  562.80 v M4/M1/M4/adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  586.75 v M4/M1/M4/adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.05  608.80 v M4/M1/M4/adder2/adder_module/uut61/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.48  640.28 v M4/M1/adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  656.92 ^ M4/M1/adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  679.49 ^ M4/M1/adder2/adder_module/uut14/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  698.25 ^ M4/M1/adder2/adder_module/uut17/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78  722.03 ^ M4/M1/adder2/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  746.18 ^ M4/M1/adder2/adder_module/uut20/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.56  773.74 ^ M4/M1/adder2/adder_module/uut35/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  14.71  788.45 v M4/adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  805.10 ^ M4/adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  827.67 ^ M4/adder2/adder_module/uut36/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.97  847.64 ^ M4/adder2/adder_module/uut42/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71  866.35 ^ M4/adder2/adder_module/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.47  887.82 ^ M4/adder2/adder_module/uut47/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.64  915.45 ^ M4/adder2/adder_module/uut90/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.97  931.42 v adder2/adder_module/uut13/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  944.35 ^ adder2/adder_module/uut13/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  960.02 v adder2/adder_module/uut13/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  24.37  984.40 v adder2/adder_module/uut24/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.34 1005.74 v adder2/adder_module/uut30/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17 1026.91 v adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18 1054.08 v adder2/adder_module/uut33/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.13 1079.21 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.77 1108.98 ^ adder2/adder_module/uut63/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1108.98 ^ P[31] (out)
        1108.98   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1108.98   data arrival time
---------------------------------------------------------
        8891.02   slack (MET)


