Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr 15 23:13:43 2019
| Host         : saverio-UX530UX running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file uart_wrapper_control_sets_placed.rpt
| Design       : uart_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |           11 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             248 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           24 |
| Yes          | No                    | No                     |             576 |           74 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             300 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                        |                1 |              4 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/inst_connessione/inst_receive/numero_di_bit[3]_i_1__0_n_0                                      |                                                                                                                                        |                1 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/inst_connessione/inst_trasmitter/numero_di_bit[3]_i_1_n_0                                      |                                                                                                                                        |                2 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                1 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                        |                1 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                        |                3 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | uart_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                        |                1 |              8 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | uart_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/inst_connessione/inst_receive/tempo_di_attesa[6]_i_1__0_n_0                                    |                                                                                                                                        |                3 |             14 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/inst_connessione/inst_trasmitter/tempo_di_attesa[6]_i_1_n_0                                    |                                                                                                                                        |                2 |             14 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/p_1_in[23]                                                                                     | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/p_1_in[31]                                                                                     | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                           | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                           | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                            | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                2 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                2 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/p_1_in[15]                                                                                     | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                2 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/p_1_in[7]                                                                                      | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                1 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |                3 |             18 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                        |                5 |             24 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                5 |             24 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                        |                4 |             26 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                3 |             28 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                        |                3 |             28 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                        |                3 |             32 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                        |                7 |             54 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                        |                6 |             54 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                        |                9 |             54 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                        |                7 |             54 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                        |                9 |             64 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/slv_reg_rden                                                                                   | uart_i/uart_rec_trans_0/U0/uart_rec_trans_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                        |               10 |             64 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                        |                8 |             90 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                7 |             90 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |            120 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                        |               40 |            250 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


