Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 12 14:49:29 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/dataComplete_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.771        0.000                      0                 4821        0.107        0.000                      0                 4821        3.000        0.000                       0                  1844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
clockManager/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                        0.798        0.000                      0                 4252        0.107        0.000                      0                 4252        4.500        0.000                       0                  1638  
clockManager/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            15.610        0.000                      0                   24        0.160        0.000                      0                   24        9.500        0.000                       0                    16  
  clk_out2_clk_wiz_0            32.187        0.000                      0                  259        0.178        0.000                      0                  259       19.500        0.000                       0                   186  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  CLK100MHZ                 2.087        0.000                      0                   27        0.117        0.000                      0                   27  
CLK100MHZ           clk_out1_clk_wiz_0        0.771        0.000                      0                   14        1.253        0.000                      0                   14  
CLK100MHZ           clk_out2_clk_wiz_0        1.310        0.000                      0                  311        0.623        0.000                      0                  311  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 6.258ns (71.400%)  route 2.507ns (28.600%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[0]
                         net (fo=1, routed)           0.638    13.171    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_105
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.295 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_15/O
                         net (fo=2, routed)           0.719    14.014    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_15_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 6.258ns (72.067%)  route 2.426ns (27.933%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.653    13.186    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.310 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14/O
                         net (fo=2, routed)           0.623    13.933    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 6.258ns (72.137%)  route 2.417ns (27.863%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[6]
                         net (fo=1, routed)           0.636    13.169    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_99
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.293 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_9/O
                         net (fo=2, routed)           0.631    13.925    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_9_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 6.258ns (72.362%)  route 2.390ns (27.638%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.673    13.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.330 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1/O
                         net (fo=2, routed)           0.568    13.898    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 6.258ns (73.183%)  route 2.293ns (26.817%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.614    13.147    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X10Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.271 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3/O
                         net (fo=2, routed)           0.530    13.801    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 6.258ns (73.238%)  route 2.287ns (26.762%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[11]
                         net (fo=1, routed)           0.603    13.136    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_94
    SLICE_X10Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.260 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4/O
                         net (fo=2, routed)           0.534    13.794    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 6.258ns (73.715%)  route 2.231ns (26.285%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.670    13.203    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.412    13.739    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 6.258ns (73.804%)  route 2.221ns (26.196%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[5]
                         net (fo=1, routed)           0.656    13.189    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_100
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.313 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10/O
                         net (fo=2, routed)           0.416    13.729    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 6.258ns (73.808%)  route 2.221ns (26.192%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[2]
                         net (fo=1, routed)           0.670    13.203    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_103
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13/O
                         net (fo=2, routed)           0.402    13.728    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 6.258ns (74.014%)  route 2.197ns (25.986%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.647     5.250    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X13Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.496     6.201    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X13Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.651     6.977    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.013 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.015    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[7]
                         net (fo=1, routed)           0.658    13.191    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_98
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.315 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_8/O
                         net (fo=2, routed)           0.390    13.705    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_8_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  1.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/startAudio_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.156%)  route 0.284ns (66.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.559     1.478    reactionTimerProcessor/stateTestProcessor/in_100MHzClock
    SLICE_X40Y79         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/startAudio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  reactionTimerProcessor/stateTestProcessor/startAudio_reg/Q
                         net (fo=4, routed)           0.284     1.904    reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/startAudio_reg
    SLICE_X54Y79         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.823     1.988    reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/in_100MHzClock
    SLICE_X54Y79         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg/C
                         clock pessimism             -0.250     1.737    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.059     1.796    reactionTimerProcessor/stateTestProcessor/testAudioOut/startPlayingDetector/lastState_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/clockEnable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetButtonDebouncer/clockEnable/out_dividedClock_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.573     1.492    resetButtonDebouncer/clockEnable/in_100MHzClock
    SLICE_X15Y89         FDRE                                         r  resetButtonDebouncer/clockEnable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  resetButtonDebouncer/clockEnable/counter_reg[14]/Q
                         net (fo=3, routed)           0.067     1.700    resetButtonDebouncer/clockEnable/counter_reg[14]
    SLICE_X14Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.745 r  resetButtonDebouncer/clockEnable/out_dividedClock_i_1__3/O
                         net (fo=1, routed)           0.000     1.745    resetButtonDebouncer/clockEnable/out_dividedClock_i_1__3_n_0
    SLICE_X14Y89         FDRE                                         r  resetButtonDebouncer/clockEnable/out_dividedClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.844     2.009    resetButtonDebouncer/clockEnable/in_100MHzClock
    SLICE_X14Y89         FDRE                                         r  resetButtonDebouncer/clockEnable/out_dividedClock_reg/C
                         clock pessimism             -0.503     1.505    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.120     1.625    resetButtonDebouncer/clockEnable/out_dividedClock_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][16][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][16][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.570     1.489    globalVideoRam/in_100MHzClock
    SLICE_X29Y88         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/Q
                         net (fo=2, routed)           0.056     1.686    globalVideoRam/displayAsciiMaps_reg[16][16][2]_0
    SLICE_X29Y88         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.840     2.005    globalVideoRam/in_100MHzClock
    SLICE_X29Y88         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.070     1.559    globalVideoRam/displayAsciiMaps_reg[16][16][2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.569     1.488    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock
    SLICE_X35Y57         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[16]/Q
                         net (fo=1, routed)           0.087     1.716    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[28][16]
    SLICE_X34Y57         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.840     2.005    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock
    SLICE_X34Y57         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[16]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.085     1.586    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clearBestButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clearBestButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.560     1.479    clearBestButtonDebouncer/in_100MHzClock
    SLICE_X28Y76         FDSE                                         r  clearBestButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDSE (Prop_fdse_C_Q)         0.141     1.620 r  clearBestButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.065     1.686    clearBestButtonDebouncer/pipeline[0]
    SLICE_X28Y76         FDSE                                         r  clearBestButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.827     1.992    clearBestButtonDebouncer/in_100MHzClock
    SLICE_X28Y76         FDSE                                         r  clearBestButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.512     1.479    
    SLICE_X28Y76         FDSE (Hold_fdse_C_D)         0.075     1.554    clearBestButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][13][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.564     1.483    globalVideoRam/in_100MHzClock
    SLICE_X40Y86         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/Q
                         net (fo=2, routed)           0.058     1.682    globalVideoRam/displayAsciiMaps_reg[16][13][6]_0
    SLICE_X40Y86         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.835     2.000    globalVideoRam/in_100MHzClock
    SLICE_X40Y86         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.066     1.549    globalVideoRam/displayAsciiMaps_reg[16][13][6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][16][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][16][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.568     1.487    globalVideoRam/in_100MHzClock
    SLICE_X31Y87         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/Q
                         net (fo=3, routed)           0.067     1.695    globalVideoRam/displayAsciiMaps_reg[16][16][5]_0
    SLICE_X31Y87         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.838     2.003    globalVideoRam/in_100MHzClock
    SLICE_X31Y87         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][5]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.070     1.557    globalVideoRam/displayAsciiMaps_reg[16][16][5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][16][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][16][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.567     1.486    globalVideoRam/in_100MHzClock
    SLICE_X33Y86         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  globalVideoRam/displayAsciiMaps_reg[16][16][7]/Q
                         net (fo=3, routed)           0.067     1.694    globalVideoRam/displayAsciiMaps_reg[16][16][7]_0
    SLICE_X33Y86         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    globalVideoRam/in_100MHzClock
    SLICE_X33Y86         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.070     1.556    globalVideoRam/displayAsciiMaps_reg[16][16][7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.567     1.486    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X31Y65         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[13]/Q
                         net (fo=1, routed)           0.087     1.714    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[13]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[13]_i_1/O
                         net (fo=1, routed)           0.000     1.759    reactionTimerProcessor/stateIdleProcessor_n_50
    SLICE_X30Y65         FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.836     2.001    reactionTimerProcessor/in_100MHzClock
    SLICE_X30Y65         FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y65         FDSE (Hold_fdse_C_D)         0.120     1.619    reactionTimerProcessor/out_ssdOutput_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.560     1.479    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock
    SLICE_X35Y71         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[10]/Q
                         net (fo=1, routed)           0.091     1.711    reactionTimerProcessor/stateResultProcessor/clock1Hz/Q[10]
    SLICE_X34Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  reactionTimerProcessor/stateResultProcessor/clock1Hz/out_ssdNumberDisplay[10]_i_1/O
                         net (fo=1, routed)           0.000     1.756    reactionTimerProcessor/stateResultProcessor/clock1Hz_n_19
    SLICE_X34Y71         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.829     1.994    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X34Y71         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     1.613    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76    clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76    clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76    clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76    clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76    clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73    clock1kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73    clock1kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y76    clock1kHz/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y76    clock1kHz/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y76    clock1kHz/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y76    clock1kHz/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73    clock1kHz/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73    clock1kHz/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y69    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y52    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y52    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y52    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clockManager/inst/clk_in1
  To Clock:  clockManager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockManager/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.610ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.890ns (22.337%)  route 3.094ns (77.663%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.440     4.582    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.706 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.154     4.860    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.984 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.629     5.613    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X52Y96         FDRE (Setup_fdre_C_CE)      -0.205    21.223    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 15.610    

Slack (MET) :             15.610ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.890ns (22.337%)  route 3.094ns (77.663%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.440     4.582    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.706 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.154     4.860    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.984 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.629     5.613    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X52Y96         FDRE (Setup_fdre_C_CE)      -0.205    21.223    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 15.610    

Slack (MET) :             15.610ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.890ns (22.337%)  route 3.094ns (77.663%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.440     4.582    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.706 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.154     4.860    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.984 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.629     5.613    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X52Y96         FDRE (Setup_fdre_C_CE)      -0.205    21.223    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 15.610    

Slack (MET) :             15.848ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.890ns (23.757%)  route 2.856ns (76.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.440     4.582    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.706 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.154     4.860    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.984 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.391     5.375    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    21.223    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                 15.848    

Slack (MET) :             15.848ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.890ns (23.757%)  route 2.856ns (76.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.440     4.582    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.706 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.154     4.860    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.984 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.391     5.375    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    21.223    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                 15.848    

Slack (MET) :             16.483ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.766ns (22.896%)  route 2.580ns (77.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 f  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.708     4.850    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.974 r  ps2KeyboardReader/clkDeb/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     4.974    ps2KeyboardReader/clkDeb/counter[4]_i_2__0_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    21.457    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                 16.483    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.766ns (22.945%)  route 2.572ns (77.055%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.626     1.628    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           1.872     4.018    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.142 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.701     4.843    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.967 r  ps2KeyboardReader/clkDeb/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.967    ps2KeyboardReader/clkDeb/counter[2]_i_1__1_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.007    21.511    
                         clock uncertainty           -0.084    21.428    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.031    21.459    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.459    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.499ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.890ns (28.024%)  route 2.286ns (71.976%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.616     1.618    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.883     3.019    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.507     3.650    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.517     4.291    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.124     4.415 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.379     4.794    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism              0.079    21.581    
                         clock uncertainty           -0.084    21.498    
    SLICE_X59Y83         FDRE (Setup_fdre_C_CE)      -0.205    21.293    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.293    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                 16.499    

Slack (MET) :             16.499ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.890ns (28.024%)  route 2.286ns (71.976%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.616     1.618    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.883     3.019    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.507     3.650    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.517     4.291    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.124     4.415 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.379     4.794    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism              0.079    21.581    
                         clock uncertainty           -0.084    21.498    
    SLICE_X59Y83         FDRE (Setup_fdre_C_CE)      -0.205    21.293    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.293    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                 16.499    

Slack (MET) :             16.724ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.890ns (29.800%)  route 2.097ns (70.200%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.616     1.618    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.883     3.019    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.507     3.650    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.517     4.291    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.124     4.415 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.190     4.605    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.079    21.581    
                         clock uncertainty           -0.084    21.498    
    SLICE_X58Y83         FDRE (Setup_fdre_C_CE)      -0.169    21.329    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 16.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.892%)  route 0.302ns (59.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.559     0.561    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.302     1.027    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1/O
                         net (fo=1, routed)           0.000     1.072    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.824     0.826    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y82         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     0.912    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.559     0.561    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ps2KeyboardReader/dataDeb/counter_reg[3]/Q
                         net (fo=5, routed)           0.172     0.874    ps2KeyboardReader/dataDeb/counter[3]
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.919 r  ps2KeyboardReader/dataDeb/counter[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.919    ps2KeyboardReader/dataDeb/counter[4]_i_2__1_n_0
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.121     0.695    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.559     0.561    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.128     0.852    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.897 r  ps2KeyboardReader/dataDeb/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.897    ps2KeyboardReader/dataDeb/counter[3]_i_1__3_n_0
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.092     0.666    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.559     0.561    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.127     0.851    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X59Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  ps2KeyboardReader/dataDeb/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.896    ps2KeyboardReader/dataDeb/counter[2]_i_1__2_n_0
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.091     0.665    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.554%)  route 0.175ns (48.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.562     0.564    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.175     0.879    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.924 r  ps2KeyboardReader/clkDeb/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.924    ps2KeyboardReader/clkDeb/counter[2]_i_1__1_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092     0.669    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.411%)  route 0.176ns (48.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.562     0.564    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.176     0.880    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  ps2KeyboardReader/clkDeb/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.925    ps2KeyboardReader/clkDeb/counter[4]_i_2__0_n_0
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     0.668    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.557     0.559    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X55Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/Q
                         net (fo=9, routed)           0.180     0.880    ps2KeyboardReader/dataDeb/ps2DebouncedData
    SLICE_X55Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0/O
                         net (fo=1, routed)           0.000     0.925    ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0_n_0
    SLICE_X55Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.825     0.827    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X55Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.268     0.559    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.091     0.650    ps2KeyboardReader/dataDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.558     0.560    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.187     0.911    resetButtonDebouncer/lastSignal_reg_1
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.045     0.956 r  resetButtonDebouncer/lastSignal_i_1__0/O
                         net (fo=1, routed)           0.000     0.956    ps2KeyboardReader/dataDeb/state_reg
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.826     0.828    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
                         clock pessimism             -0.268     0.560    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.120     0.680    ps2KeyboardReader/dataDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.937%)  route 0.208ns (50.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.559     0.561    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.208     0.932    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X58Y83         LUT5 (Prop_lut5_I4_O)        0.043     0.975 r  ps2KeyboardReader/dataDeb/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.975    ps2KeyboardReader/dataDeb/counter[1]_i_1__3_n_0
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.131     0.692    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.178%)  route 0.208ns (49.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.559     0.561    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.208     0.932    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.977 r  ps2KeyboardReader/dataDeb/counter[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.977    ps2KeyboardReader/dataDeb/counter[0]_i_1__8_n_0
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.120     0.681    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y96     ps2KeyboardReader/clkDeb/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y96     ps2KeyboardReader/clkDeb/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     ps2KeyboardReader/clkDeb/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     ps2KeyboardReader/clkDeb/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     ps2KeyboardReader/clkDeb/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y81     ps2KeyboardReader/clkDeb/lastSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y82     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y81     ps2KeyboardReader/clkDeb/lastSignal_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y82     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y82     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y83     ps2KeyboardReader/dataDeb/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y83     ps2KeyboardReader/dataDeb/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y84     ps2KeyboardReader/dataDeb/lastSignal_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y84     ps2KeyboardReader/dataDeb/lastSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y96     ps2KeyboardReader/clkDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y96     ps2KeyboardReader/clkDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     ps2KeyboardReader/clkDeb/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     ps2KeyboardReader/clkDeb/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     ps2KeyboardReader/clkDeb/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y83     ps2KeyboardReader/dataDeb/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y83     ps2KeyboardReader/dataDeb/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y83     ps2KeyboardReader/dataDeb/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.187ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[126]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 1.466ns (19.879%)  route 5.908ns (80.121%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.321     9.017    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[126]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X43Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[126]/C
                         clock pessimism             -0.001    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.205    41.204    vgaPortDriver/currentCharPixel_reg[126]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 32.187    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[100]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[100]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[102]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[102]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[105]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[105]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[106]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[106]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[108]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[108]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[109]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[109]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.466ns (19.964%)  route 5.877ns (80.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.290     8.986    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[110]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X49Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[110]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[114]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.466ns (20.403%)  route 5.719ns (79.597%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.132     8.828    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[114]/C
                         clock pessimism             -0.001    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X42Y103        FDRE (Setup_fdre_C_CE)      -0.169    41.240    vgaPortDriver/currentCharPixel_reg[114]
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 32.413    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[115]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.466ns (20.403%)  route 5.719ns (79.597%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.640     1.642    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.838     2.899    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.327     3.226 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.703     3.929    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.348     4.277 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.378     4.656    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.780 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.317     5.096    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.220 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.351     5.572    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.696 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.132     8.828    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[115]/C
                         clock pessimism             -0.001    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X42Y103        FDRE (Setup_fdre_C_CE)      -0.169    41.240    vgaPortDriver/currentCharPixel_reg[115]
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 32.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.824%)  route 0.074ns (26.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.568     0.570    vgaPortDriver/clk_out2
    SLICE_X34Y95         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  vgaPortDriver/x_charBasePos_reg[7]/Q
                         net (fo=4, routed)           0.074     0.808    vgaPortDriver/x_charBasePos[7]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.853 r  vgaPortDriver/x_charBasePos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.853    vgaPortDriver/x_charBasePos_1[8]
    SLICE_X35Y95         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X35Y95         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/C
                         clock pessimism             -0.258     0.583    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.092     0.675    vgaPortDriver/x_charBasePos_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.568     0.570    vgaPortDriver/clk_out2
    SLICE_X34Y95         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.148     0.718 r  vgaPortDriver/x_charBasePos_reg[9]/Q
                         net (fo=4, routed)           0.087     0.805    vgaPortDriver/x_charBasePos[9]
    SLICE_X34Y95         LUT5 (Prop_lut5_I2_O)        0.098     0.903 r  vgaPortDriver/x_charBasePos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.903    vgaPortDriver/x_charBasePos_1[7]
    SLICE_X34Y95         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X34Y95         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     0.691    vgaPortDriver/x_charBasePos_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_pixelCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.569     0.571    vgaPortDriver/clk_out2
    SLICE_X33Y94         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  vgaPortDriver/x_pixelCounter_reg[2]/Q
                         net (fo=3, routed)           0.125     0.837    vgaPortDriver/x_pixelCounter_reg_n_0_[2]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.882 r  vgaPortDriver/x_pixelCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.882    vgaPortDriver/x_pixelCounter[2]_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.840     0.842    vgaPortDriver/clk_out2
    SLICE_X33Y94         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[2]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.091     0.662    vgaPortDriver/x_pixelCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.343%)  route 0.144ns (43.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.569     0.571    vgaPortDriver/clk_out2
    SLICE_X32Y96         FDRE                                         r  vgaPortDriver/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  vgaPortDriver/y_counter_reg[2]/Q
                         net (fo=8, routed)           0.144     0.856    vgaPortDriver/y_counter[2]
    SLICE_X33Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.901 r  vgaPortDriver/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.901    vgaPortDriver/y_counter[5]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  vgaPortDriver/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.840     0.842    vgaPortDriver/clk_out2
    SLICE_X33Y96         FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
                         clock pessimism             -0.258     0.584    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.092     0.676    vgaPortDriver/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.569     0.571    vgaPortDriver/clk_out2
    SLICE_X31Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           0.174     0.886    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X30Y94         LUT5 (Prop_lut5_I1_O)        0.045     0.931 r  vgaPortDriver/x_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.931    vgaPortDriver/x_counter[4]
    SLICE_X30Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.840     0.842    vgaPortDriver/clk_out2
    SLICE_X30Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[4]/C
                         clock pessimism             -0.258     0.584    
    SLICE_X30Y94         FDRE (Hold_fdre_C_D)         0.120     0.704    vgaPortDriver/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charPixelPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.568     0.570    vgaPortDriver/clk_out2
    SLICE_X36Y95         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  vgaPortDriver/x_charPixelPos_reg[3]/Q
                         net (fo=11, routed)          0.146     0.856    vgaPortDriver/x_charPixelPos_reg_n_0_[3]
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  vgaPortDriver/x_charPixelPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.901    vgaPortDriver/x_charPixelPos[3]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X36Y95         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092     0.662    vgaPortDriver/x_charPixelPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.568     0.570    vgaPortDriver/clk_out2
    SLICE_X30Y92         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=9, routed)           0.175     0.909    vgaPortDriver/x_counter_reg_n_0_[6]
    SLICE_X30Y92         LUT5 (Prop_lut5_I2_O)        0.043     0.952 r  vgaPortDriver/x_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.952    vgaPortDriver/x_counter[7]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  vgaPortDriver/x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X30Y92         FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.131     0.701    vgaPortDriver/x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_pixelCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.997%)  route 0.165ns (47.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.569     0.571    vgaPortDriver/clk_out2
    SLICE_X33Y94         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  vgaPortDriver/x_pixelCounter_reg[1]/Q
                         net (fo=4, routed)           0.165     0.877    vgaPortDriver/x_pixelCounter_reg_n_0_[1]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.922 r  vgaPortDriver/x_pixelCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.922    vgaPortDriver/x_pixelCounter[1]_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.840     0.842    vgaPortDriver/clk_out2
    SLICE_X33Y94         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[1]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     0.663    vgaPortDriver/x_pixelCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.570     0.572    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  vgaPortDriver/x_counter_reg[2]/Q
                         net (fo=9, routed)           0.185     0.897    vgaPortDriver/x_counter_reg_n_0_[2]
    SLICE_X28Y94         LUT4 (Prop_lut4_I2_O)        0.042     0.939 r  vgaPortDriver/x_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.939    vgaPortDriver/x_counter[3]
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.840     0.842    vgaPortDriver/clk_out2
    SLICE_X28Y94         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
                         clock pessimism             -0.270     0.572    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.107     0.679    vgaPortDriver/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charPixelPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.568     0.570    vgaPortDriver/clk_out2
    SLICE_X36Y95         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  vgaPortDriver/x_charPixelPos_reg[0]/Q
                         net (fo=38, routed)          0.185     0.896    vgaPortDriver/x_charPixelPos_reg_n_0_[0]
    SLICE_X36Y95         LUT4 (Prop_lut4_I2_O)        0.043     0.939 r  vgaPortDriver/x_charPixelPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.939    vgaPortDriver/x_charPixelPos[2]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X36Y95         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.107     0.677    vgaPortDriver/x_charPixelPos_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clockManager/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y99     vgaPortDriver/currentCharPixel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y104    vgaPortDriver/currentCharPixel_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y100    vgaPortDriver/currentCharPixel_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y102    vgaPortDriver/currentCharPixel_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y104    vgaPortDriver/currentCharPixel_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y103    vgaPortDriver/currentCharPixel_reg[107]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y103    vgaPortDriver/currentCharPixel_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y99     vgaPortDriver/currentCharPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y104    vgaPortDriver/currentCharPixel_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y100    vgaPortDriver/currentCharPixel_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y102    vgaPortDriver/currentCharPixel_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y103    vgaPortDriver/currentCharPixel_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y104    vgaPortDriver/currentCharPixel_reg[108]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        2.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 1.483ns (13.747%)  route 9.305ns (86.253%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         2.423     4.578    vgaPortDriver/Q[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.152     4.730 r  vgaPortDriver/currentAscii[4]_i_39/O
                         net (fo=7, routed)           1.471     6.201    vgaPortDriver/currentAscii[4]_i_39_n_0
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.348     6.549 f  vgaPortDriver/currentAscii[2]_i_24/O
                         net (fo=1, routed)           1.439     7.988    vgaPortDriver/currentAscii[2]_i_24_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.112 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.911     9.024    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.148 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.148    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     9.365 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           3.060    12.425    globalVideoRam/D[2]
    SLICE_X39Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.518    14.941    globalVideoRam/in_100MHzClock
    SLICE_X39Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/C
                         clock pessimism              0.000    14.941    
                         clock uncertainty           -0.193    14.747    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)       -0.236    14.511    globalVideoRam/currentAscii_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 1.483ns (13.886%)  route 9.197ns (86.114%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         2.423     4.578    vgaPortDriver/Q[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.152     4.730 r  vgaPortDriver/currentAscii[4]_i_39/O
                         net (fo=7, routed)           1.471     6.201    vgaPortDriver/currentAscii[4]_i_39_n_0
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.348     6.549 f  vgaPortDriver/currentAscii[2]_i_24/O
                         net (fo=1, routed)           1.439     7.988    vgaPortDriver/currentAscii[2]_i_24_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.112 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.911     9.024    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.148 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.148    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     9.365 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.953    12.317    globalVideoRam/D[2]
    SLICE_X37Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.519    14.942    globalVideoRam/in_100MHzClock
    SLICE_X37Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/C
                         clock pessimism              0.000    14.942    
                         clock uncertainty           -0.193    14.748    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)       -0.222    14.526    globalVideoRam/currentAscii_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 1.483ns (13.916%)  route 9.174ns (86.084%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         2.423     4.578    vgaPortDriver/Q[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.152     4.730 r  vgaPortDriver/currentAscii[4]_i_39/O
                         net (fo=7, routed)           1.471     6.201    vgaPortDriver/currentAscii[4]_i_39_n_0
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.348     6.549 f  vgaPortDriver/currentAscii[2]_i_24/O
                         net (fo=1, routed)           1.439     7.988    vgaPortDriver/currentAscii[2]_i_24_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.112 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.911     9.024    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.148 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.148    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     9.365 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.929    12.294    globalVideoRam/D[2]
    SLICE_X39Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.518    14.941    globalVideoRam/in_100MHzClock
    SLICE_X39Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/C
                         clock pessimism              0.000    14.941    
                         clock uncertainty           -0.193    14.747    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)       -0.242    14.505    globalVideoRam/currentAscii_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.598ns  (logic 1.483ns (13.993%)  route 9.115ns (86.007%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         2.423     4.578    vgaPortDriver/Q[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.152     4.730 r  vgaPortDriver/currentAscii[4]_i_39/O
                         net (fo=7, routed)           1.471     6.201    vgaPortDriver/currentAscii[4]_i_39_n_0
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.348     6.549 f  vgaPortDriver/currentAscii[2]_i_24/O
                         net (fo=1, routed)           1.439     7.988    vgaPortDriver/currentAscii[2]_i_24_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.112 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.911     9.024    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.148 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.148    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     9.365 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.871    12.236    globalVideoRam/D[2]
    SLICE_X39Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.518    14.941    globalVideoRam/in_100MHzClock
    SLICE_X39Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/C
                         clock pessimism              0.000    14.941    
                         clock uncertainty           -0.193    14.747    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)       -0.256    14.491    globalVideoRam/currentAscii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.192ns  (logic 1.530ns (15.012%)  route 8.662ns (84.988%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.056     5.211    vgaPortDriver/Q[3]
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          2.216     7.551    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.675 r  vgaPortDriver/currentAscii[0]_i_50/O
                         net (fo=1, routed)           0.000     7.675    vgaPortDriver/currentAscii[0]_i_50_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     7.892 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           0.999     8.891    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.299     9.190 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           0.962    10.152    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.276 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.430    11.705    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.829 r  vgaPortDriver/currentAscii[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    11.829    globalVideoRam/out_charYPos_reg[3]_13
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.517    14.940    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/C
                         clock pessimism              0.000    14.940    
                         clock uncertainty           -0.193    14.746    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.079    14.825    globalVideoRam/currentAscii_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 1.530ns (15.163%)  route 8.561ns (84.837%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.056     5.211    vgaPortDriver/Q[3]
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          2.216     7.551    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.675 r  vgaPortDriver/currentAscii[0]_i_50/O
                         net (fo=1, routed)           0.000     7.675    vgaPortDriver/currentAscii[0]_i_50_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     7.892 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           0.999     8.891    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.299     9.190 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           0.962    10.152    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.276 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.328    11.604    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.728 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    11.728    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.517    14.940    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000    14.940    
                         clock uncertainty           -0.193    14.746    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.079    14.825    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.092ns  (logic 1.530ns (15.160%)  route 8.562ns (84.840%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.056     5.211    vgaPortDriver/Q[3]
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          2.216     7.551    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.675 r  vgaPortDriver/currentAscii[0]_i_50/O
                         net (fo=1, routed)           0.000     7.675    vgaPortDriver/currentAscii[0]_i_50_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     7.892 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           0.999     8.891    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.299     9.190 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           0.962    10.152    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.276 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.330    11.606    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.730 r  vgaPortDriver/currentAscii[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.730    globalVideoRam/out_charYPos_reg[3]_12
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.517    14.940    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/C
                         clock pessimism              0.000    14.940    
                         clock uncertainty           -0.193    14.746    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    14.827    globalVideoRam/currentAscii_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 1.530ns (15.177%)  route 8.551ns (84.823%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.056     5.211    vgaPortDriver/Q[3]
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          2.216     7.551    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.675 r  vgaPortDriver/currentAscii[0]_i_50/O
                         net (fo=1, routed)           0.000     7.675    vgaPortDriver/currentAscii[0]_i_50_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     7.892 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           0.999     8.891    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.299     9.190 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           0.962    10.152    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.276 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.319    11.595    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  vgaPortDriver/currentAscii[0]_i_1/O
                         net (fo=1, routed)           0.000    11.719    globalVideoRam/D[0]
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.517    14.940    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/C
                         clock pessimism              0.000    14.940    
                         clock uncertainty           -0.193    14.746    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    14.823    globalVideoRam/currentAscii_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 1.557ns (15.573%)  route 8.441ns (84.427%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.056     5.211    vgaPortDriver/Q[3]
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.930     7.265    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.389 r  vgaPortDriver/currentAscii[6]_i_53/O
                         net (fo=1, routed)           0.000     7.389    vgaPortDriver/currentAscii[6]_i_53_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I1_O)      0.245     7.634 r  vgaPortDriver/currentAscii_reg[6]_i_26/O
                         net (fo=1, routed)           1.318     8.952    vgaPortDriver/currentAscii_reg[6]_i_26_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.298     9.250 f  vgaPortDriver/currentAscii[6]_i_11/O
                         net (fo=1, routed)           0.851    10.101    vgaPortDriver/currentAscii[6]_i_11_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.124    10.225 f  vgaPortDriver/currentAscii[6]_i_4/O
                         net (fo=3, routed)           1.286    11.512    vgaPortDriver/currentAscii[6]_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  vgaPortDriver/currentAscii[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.636    globalVideoRam/out_charYPos_reg[3]
    SLICE_X39Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.517    14.940    globalVideoRam/in_100MHzClock
    SLICE_X39Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep/C
                         clock pessimism              0.000    14.940    
                         clock uncertainty           -0.193    14.746    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    14.777    globalVideoRam/currentAscii_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 1.557ns (15.574%)  route 8.440ns (84.426%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.635     1.637    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.155 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.056     5.211    vgaPortDriver/Q[3]
    SLICE_X38Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.930     7.265    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.389 r  vgaPortDriver/currentAscii[6]_i_53/O
                         net (fo=1, routed)           0.000     7.389    vgaPortDriver/currentAscii[6]_i_53_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I1_O)      0.245     7.634 r  vgaPortDriver/currentAscii_reg[6]_i_26/O
                         net (fo=1, routed)           1.318     8.952    vgaPortDriver/currentAscii_reg[6]_i_26_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.298     9.250 f  vgaPortDriver/currentAscii[6]_i_11/O
                         net (fo=1, routed)           0.851    10.101    vgaPortDriver/currentAscii[6]_i_11_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.124    10.225 f  vgaPortDriver/currentAscii[6]_i_4/O
                         net (fo=3, routed)           1.285    11.511    vgaPortDriver/currentAscii[6]_i_4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  vgaPortDriver/currentAscii[6]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    11.635    globalVideoRam/out_charYPos_reg[3]_0
    SLICE_X39Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.517    14.940    globalVideoRam/in_100MHzClock
    SLICE_X39Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/C
                         clock pessimism              0.000    14.940    
                         clock uncertainty           -0.193    14.746    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.032    14.778    globalVideoRam/currentAscii_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  3.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.518ns (12.036%)  route 3.786ns (87.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.786     5.722    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.100     5.822 r  vgaPortDriver/currentAscii[6]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     5.822    globalVideoRam/out_charYPos_reg[3]_0
    SLICE_X39Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    globalVideoRam/in_100MHzClock
    SLICE_X39Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/C
                         clock pessimism              0.000     5.241    
                         clock uncertainty            0.193     5.434    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.271     5.705    globalVideoRam/currentAscii_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.705    
                         arrival time                           5.822    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.518ns (11.857%)  route 3.851ns (88.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.851     5.787    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.100     5.887 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.887    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000     5.241    
                         clock uncertainty            0.193     5.434    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.331     5.765    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.518ns (11.750%)  route 3.890ns (88.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.890     5.827    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.100     5.927 r  vgaPortDriver/currentAscii[7]_i_1/O
                         net (fo=1, routed)           0.000     5.927    globalVideoRam/D[7]
    SLICE_X38Y87         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.635     5.238    globalVideoRam/in_100MHzClock
    SLICE_X38Y87         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/C
                         clock pessimism              0.000     5.238    
                         clock uncertainty            0.193     5.431    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.330     5.761    globalVideoRam/currentAscii_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.930ns (21.070%)  route 3.484ns (78.930%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.513     1.516    vgaPortDriver/clk_out2
    SLICE_X34Y88         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.418     1.934 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         2.867     4.801    vgaPortDriver/Q[3]
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.100     4.901 r  vgaPortDriver/currentAscii[5]_i_13/O
                         net (fo=1, routed)           0.000     4.901    vgaPortDriver/currentAscii[5]_i_13_n_0
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I1_O)      0.172     5.073 r  vgaPortDriver/currentAscii_reg[5]_i_5/O
                         net (fo=3, routed)           0.617     5.690    vgaPortDriver/currentAscii_reg[5]_i_5_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.240     5.930 r  vgaPortDriver/currentAscii[5]_i_1/O
                         net (fo=1, routed)           0.000     5.930    globalVideoRam/D[5]
    SLICE_X42Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.633     5.236    globalVideoRam/in_100MHzClock
    SLICE_X42Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[5]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.193     5.429    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.331     5.760    globalVideoRam/currentAscii_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.760    
                         arrival time                           5.930    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.746ns (17.880%)  route 3.426ns (82.120%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.242ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.385     1.903 r  vgaPortDriver/out_charYPos_reg[4]/Q
                         net (fo=4, routed)           1.014     2.917    vgaPortDriver/vgaDriverReqPosY[4]
    SLICE_X32Y90         MUXF7 (Prop_muxf7_S_O)       0.361     3.278 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.412     5.691    globalVideoRam/D[2]
    SLICE_X39Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.639     5.242    globalVideoRam/in_100MHzClock
    SLICE_X39Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/C
                         clock pessimism              0.000     5.242    
                         clock uncertainty            0.193     5.435    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.039     5.474    globalVideoRam/currentAscii_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.474    
                         arrival time                           5.691    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.951ns (21.259%)  route 3.522ns (78.741%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.418     1.936 f  vgaPortDriver/out_charYPos_reg[0]/Q
                         net (fo=72, routed)          2.743     4.680    vgaPortDriver/vgaDriverReqPosY[0]
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.100     4.780 f  vgaPortDriver/currentAscii[0]_i_5/O
                         net (fo=1, routed)           0.000     4.780    vgaPortDriver/currentAscii[0]_i_5_n_0
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I0_O)      0.192     4.972 f  vgaPortDriver/currentAscii_reg[0]_i_2/O
                         net (fo=4, routed)           0.779     5.751    vgaPortDriver/currentAscii_reg[0]_i_2_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.241     5.992 r  vgaPortDriver/currentAscii[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     5.992    globalVideoRam/out_charYPos_reg[3]_13
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/C
                         clock pessimism              0.000     5.241    
                         clock uncertainty            0.193     5.434    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.331     5.765    globalVideoRam/currentAscii_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.567ns (12.647%)  route 3.916ns (87.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X35Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.367     1.885 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=44, routed)          2.814     4.700    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.100     4.800 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.102     5.902    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.100     6.002 r  vgaPortDriver/currentAscii[0]_i_1/O
                         net (fo=1, routed)           0.000     6.002    globalVideoRam/D[0]
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/C
                         clock pessimism              0.000     5.241    
                         clock uncertainty            0.193     5.434    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.330     5.764    globalVideoRam/currentAscii_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.002    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.567ns (12.622%)  route 3.925ns (87.378%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X35Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.367     1.885 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=44, routed)          2.814     4.700    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.100     4.800 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.111     5.911    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.100     6.011 r  vgaPortDriver/currentAscii[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     6.011    globalVideoRam/out_charYPos_reg[3]_12
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    globalVideoRam/in_100MHzClock
    SLICE_X38Y92         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/C
                         clock pessimism              0.000     5.241    
                         clock uncertainty            0.193     5.434    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.333     5.767    globalVideoRam/currentAscii_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           6.011    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.518ns (11.695%)  route 3.911ns (88.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.911     5.847    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.100     5.947 r  vgaPortDriver/currentAscii[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     5.947    globalVideoRam/out_charYPos_reg[3]_7
    SLICE_X39Y90         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.637     5.240    globalVideoRam/in_100MHzClock
    SLICE_X39Y90         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__0/C
                         clock pessimism              0.000     5.240    
                         clock uncertainty            0.193     5.433    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.269     5.702    globalVideoRam/currentAscii_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.947    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.518ns (11.693%)  route 3.912ns (88.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.515     1.518    vgaPortDriver/clk_out2
    SLICE_X34Y91         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.912     5.848    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.100     5.948 r  vgaPortDriver/currentAscii[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.948    globalVideoRam/out_charYPos_reg[3]_8
    SLICE_X39Y90         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.637     5.240    globalVideoRam/in_100MHzClock
    SLICE_X39Y90         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/C
                         clock pessimism              0.000     5.240    
                         clock uncertainty            0.193     5.433    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.270     5.703    globalVideoRam/currentAscii_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           5.948    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        5.328ns  (logic 0.580ns (10.885%)  route 4.748ns (89.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 21.497 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.748    20.449    ps2KeyboardReader/dataDeb/reset
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    20.573 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0/O
                         net (fo=1, routed)           0.000    20.573    ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0_n_0
    SLICE_X55Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.494    21.497    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X55Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                         clock pessimism              0.000    21.497    
                         clock uncertainty           -0.182    21.315    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.029    21.344    ps2KeyboardReader/dataDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         21.344    
                         arrival time                         -20.573    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        5.273ns  (logic 0.580ns (10.999%)  route 4.693ns (89.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.693    20.394    ps2KeyboardReader/clkDeb/reset
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.124    20.518 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1/O
                         net (fo=1, routed)           0.000    20.518    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.493    21.496    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y82         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                         clock pessimism              0.000    21.496    
                         clock uncertainty           -0.182    21.314    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)        0.029    21.343    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         21.343    
                         arrival time                         -20.518    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.213ns  (logic 0.456ns (10.825%)  route 3.757ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.757    19.457    ps2KeyboardReader/dataDeb/reset
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.000    21.502    
                         clock uncertainty           -0.182    21.320    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.524    20.796    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                         -19.457    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.213ns  (logic 0.456ns (10.825%)  route 3.757ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.757    19.457    ps2KeyboardReader/dataDeb/reset
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism              0.000    21.502    
                         clock uncertainty           -0.182    21.320    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.524    20.796    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                         -19.457    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.213ns  (logic 0.456ns (10.825%)  route 3.757ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.757    19.457    ps2KeyboardReader/dataDeb/reset
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism              0.000    21.502    
                         clock uncertainty           -0.182    21.320    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.524    20.796    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                         -19.457    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.213ns  (logic 0.456ns (10.825%)  route 3.757ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.757    19.457    ps2KeyboardReader/dataDeb/reset
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism              0.000    21.502    
                         clock uncertainty           -0.182    21.320    
    SLICE_X59Y83         FDRE (Setup_fdre_C_R)       -0.429    20.891    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                         -19.457    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.213ns  (logic 0.456ns (10.825%)  route 3.757ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.757    19.457    ps2KeyboardReader/dataDeb/reset
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.499    21.502    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X59Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism              0.000    21.502    
                         clock uncertainty           -0.182    21.320    
    SLICE_X59Y83         FDRE (Setup_fdre_C_R)       -0.429    20.891    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                         -19.457    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.195ns  (logic 0.609ns (14.516%)  route 3.586ns (85.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 f  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.204    18.905    resetButtonDebouncer/reset
    SLICE_X38Y81         LUT4 (Prop_lut4_I0_O)        0.153    19.058 r  resetButtonDebouncer/lastSignal_i_1/O
                         net (fo=1, routed)           0.382    19.440    ps2KeyboardReader/clkDeb/state_reg
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.505    21.508    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
                         clock pessimism              0.000    21.508    
                         clock uncertainty           -0.182    21.326    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)       -0.238    21.088    ps2KeyboardReader/clkDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         21.088    
                         arrival time                         -19.440    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        3.565ns  (logic 0.456ns (12.791%)  route 3.109ns (87.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.109    18.810    ps2KeyboardReader/clkDeb/reset
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.182    21.322    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    20.893    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                         -18.810    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        3.565ns  (logic 0.456ns (12.791%)  route 3.109ns (87.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    15.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    15.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.109    18.810    ps2KeyboardReader/clkDeb/reset
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.501    21.504    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.182    21.322    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    20.893    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                         -18.810    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.862%)  route 0.706ns (79.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        0.706     2.338    resetButtonDebouncer/reset
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.045     2.383 r  resetButtonDebouncer/lastSignal_i_1__0/O
                         net (fo=1, routed)           0.000     2.383    ps2KeyboardReader/dataDeb/state_reg
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.826     0.828    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X54Y84         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.182     1.010    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.120     1.130    ps2KeyboardReader/dataDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             2.020ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.141ns (9.236%)  route 1.386ns (90.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.386     3.018    ps2KeyboardReader/clkDeb/reset
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.182     1.016    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018     0.998    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.020ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.141ns (9.236%)  route 1.386ns (90.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.386     3.018    ps2KeyboardReader/clkDeb/reset
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X53Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.182     1.016    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018     0.998    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.141ns (9.210%)  route 1.390ns (90.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.390     3.022    ps2KeyboardReader/clkDeb/reset
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.182     1.016    
    SLICE_X52Y96         FDRE (Hold_fdre_C_R)        -0.018     0.998    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.141ns (9.210%)  route 1.390ns (90.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.390     3.022    ps2KeyboardReader/clkDeb/reset
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.182     1.016    
    SLICE_X52Y96         FDRE (Hold_fdre_C_R)        -0.018     0.998    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.141ns (9.210%)  route 1.390ns (90.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.390     3.022    ps2KeyboardReader/clkDeb/reset
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.832     0.834    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X52Y96         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.182     1.016    
    SLICE_X52Y96         FDRE (Hold_fdre_C_R)        -0.018     0.998    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.179ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.190ns (11.234%)  route 1.501ns (88.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.382     3.014    resetButtonDebouncer/reset
    SLICE_X38Y81         LUT4 (Prop_lut4_I0_O)        0.049     3.063 r  resetButtonDebouncer/lastSignal_i_1/O
                         net (fo=1, routed)           0.119     3.183    ps2KeyboardReader/clkDeb/state_reg
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.829     0.831    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X38Y81         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.182     1.013    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)        -0.009     1.004    ps2KeyboardReader/clkDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.334ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.141ns (7.566%)  route 1.723ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.723     3.355    ps2KeyboardReader/dataDeb/reset
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.182     1.012    
    SLICE_X58Y83         FDRE (Hold_fdre_C_R)         0.009     1.021    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.141ns (7.566%)  route 1.723ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.723     3.355    ps2KeyboardReader/dataDeb/reset
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.182     1.012    
    SLICE_X58Y83         FDRE (Hold_fdre_C_R)         0.009     1.021    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.141ns (7.566%)  route 1.723ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.572     1.491    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.723     3.355    ps2KeyboardReader/dataDeb/reset
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.828     0.830    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X58Y83         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.182     1.012    
    SLICE_X58Y83         FDRE (Hold_fdre_C_R)         0.009     1.021    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  2.334    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.233ns  (logic 0.456ns (10.772%)  route 3.777ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.777    39.478    vgaPortDriver/reset
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[114]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    40.788    vgaPortDriver/currentCharPixel_reg[114]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -39.478    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.233ns  (logic 0.456ns (10.772%)  route 3.777ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.777    39.478    vgaPortDriver/reset
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[115]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[115]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    40.788    vgaPortDriver/currentCharPixel_reg[115]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -39.478    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[120]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.233ns  (logic 0.456ns (10.772%)  route 3.777ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.777    39.478    vgaPortDriver/reset
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[120]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[120]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    40.788    vgaPortDriver/currentCharPixel_reg[120]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -39.478    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.233ns  (logic 0.456ns (10.772%)  route 3.777ns (89.228%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.777    39.478    vgaPortDriver/reset
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[125]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X42Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[125]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    40.788    vgaPortDriver/currentCharPixel_reg[125]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                         -39.478    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.241ns  (logic 0.456ns (10.752%)  route 3.785ns (89.248%))
  Logic Levels:           0  
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.785    39.486    vgaPortDriver/reset
    SLICE_X49Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X49Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[97]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.193    41.310    
    SLICE_X49Y103        FDRE (Setup_fdre_C_R)       -0.429    40.881    vgaPortDriver/currentCharPixel_reg[97]
  -------------------------------------------------------------------
                         required time                         40.881    
                         arrival time                         -39.486    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.237ns  (logic 0.456ns (10.763%)  route 3.781ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.781    39.481    vgaPortDriver/reset
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[101]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[101]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.481    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[116]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.237ns  (logic 0.456ns (10.763%)  route 3.781ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.781    39.481    vgaPortDriver/reset
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[116]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[116]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[116]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.481    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[117]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.237ns  (logic 0.456ns (10.763%)  route 3.781ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.781    39.481    vgaPortDriver/reset
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[117]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[117]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[117]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.481    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.237ns  (logic 0.456ns (10.763%)  route 3.781ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.781    39.481    vgaPortDriver/reset
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[118]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[118]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.481    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        4.237ns  (logic 0.456ns (10.763%)  route 3.781ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        -3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 35.245 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.642    35.245    resetButtonDebouncer/in_100MHzClock
    SLICE_X28Y93         FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    35.701 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.781    39.481    vgaPortDriver/reset
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[122]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[122]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.481    
  -------------------------------------------------------------------
                         slack                                  1.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X45Y102        FDRE                                         r  globalVideoRam/out_bitmap_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/out_bitmap_reg[123]/Q
                         net (fo=1, routed)           0.101     1.724    vgaPortDriver/D[4]
    SLICE_X43Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.834     0.836    vgaPortDriver/clk_out2
    SLICE_X43Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[123]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.030    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.072     1.102    vgaPortDriver/currentCharPixel_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.569     1.488    globalVideoRam/in_100MHzClock
    SLICE_X41Y97         FDRE                                         r  globalVideoRam/out_bitmap_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  globalVideoRam/out_bitmap_reg[76]/Q
                         net (fo=1, routed)           0.099     1.729    vgaPortDriver/D[50]
    SLICE_X39Y97         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X39Y97         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[76]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.193     1.034    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.072     1.106    vgaPortDriver/currentCharPixel_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    globalVideoRam/in_100MHzClock
    SLICE_X48Y95         FDRE                                         r  globalVideoRam/out_bitmap_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  globalVideoRam/out_bitmap_reg[84]/Q
                         net (fo=1, routed)           0.103     1.729    vgaPortDriver/D[42]
    SLICE_X47Y96         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.835     0.837    vgaPortDriver/clk_out2
    SLICE_X47Y96         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.193     1.030    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.075     1.105    vgaPortDriver/currentCharPixel_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X44Y104        FDRE                                         r  globalVideoRam/out_bitmap_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[122]/Q
                         net (fo=1, routed)           0.103     1.725    vgaPortDriver/D[5]
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.833     0.835    vgaPortDriver/clk_out2
    SLICE_X43Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[122]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.193     1.029    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.071     1.100    vgaPortDriver/currentCharPixel_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.560     1.479    globalVideoRam/in_100MHzClock
    SLICE_X49Y105        FDRE                                         r  globalVideoRam/out_bitmap_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  globalVideoRam/out_bitmap_reg[108]/Q
                         net (fo=1, routed)           0.110     1.730    vgaPortDriver/D[18]
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.832     0.834    vgaPortDriver/clk_out2
    SLICE_X49Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[108]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.193     1.028    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.075     1.103    vgaPortDriver/currentCharPixel_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.565     1.484    globalVideoRam/in_100MHzClock
    SLICE_X49Y91         FDRE                                         r  globalVideoRam/out_bitmap_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  globalVideoRam/out_bitmap_reg[43]/Q
                         net (fo=1, routed)           0.101     1.727    vgaPortDriver/D[83]
    SLICE_X47Y92         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.834     0.836    vgaPortDriver/clk_out2
    SLICE_X47Y92         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[43]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.029    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.070     1.099    vgaPortDriver/currentCharPixel_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.561     1.480    globalVideoRam/in_100MHzClock
    SLICE_X48Y101        FDRE                                         r  globalVideoRam/out_bitmap_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  globalVideoRam/out_bitmap_reg[5]/Q
                         net (fo=1, routed)           0.103     1.724    vgaPortDriver/D[121]
    SLICE_X47Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.833     0.835    vgaPortDriver/clk_out2
    SLICE_X47Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[5]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.193     1.029    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.066     1.095    vgaPortDriver/currentCharPixel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X44Y102        FDRE                                         r  globalVideoRam/out_bitmap_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/out_bitmap_reg[113]/Q
                         net (fo=1, routed)           0.103     1.726    vgaPortDriver/D[13]
    SLICE_X43Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.834     0.836    vgaPortDriver/clk_out2
    SLICE_X43Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[113]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.030    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.066     1.096    vgaPortDriver/currentCharPixel_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.561     1.480    globalVideoRam/in_100MHzClock
    SLICE_X47Y102        FDRE                                         r  globalVideoRam/out_bitmap_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  globalVideoRam/out_bitmap_reg[6]/Q
                         net (fo=1, routed)           0.112     1.733    vgaPortDriver/D[120]
    SLICE_X47Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.833     0.835    vgaPortDriver/clk_out2
    SLICE_X47Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[6]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.193     1.029    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.070     1.099    vgaPortDriver/currentCharPixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.567     1.486    globalVideoRam/in_100MHzClock
    SLICE_X47Y98         FDRE                                         r  globalVideoRam/out_bitmap_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  globalVideoRam/out_bitmap_reg[81]/Q
                         net (fo=1, routed)           0.115     1.742    vgaPortDriver/D[45]
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[81]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.072     1.104    vgaPortDriver/currentCharPixel_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.639    





