
*** Running vivado
    with args -log Cortex_A9_led_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cortex_A9_led_ip_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Cortex_A9_led_ip_0_0.tcl -notrace
Command: synth_design -top Cortex_A9_led_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13144 
WARNING: [Synth 8-2611] redeclaration of ansi port grayOut is not allowed [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:426]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 350.059 ; gain = 140.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cortex_A9_led_ip_0_0' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_0/synth/Cortex_A9_led_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S_AXI' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:224]
INFO: [Synth 8-226] default block is never used [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:365]
INFO: [Synth 8-638] synthesizing module 'led_user_logic' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:412]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gray_Nbits' [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:451]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gray_Nbits' (1#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:451]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:438]
INFO: [Synth 8-256] done synthesizing module 'led_user_logic' (2#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:412]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S_AXI' (3#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (4#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/adf0/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'Cortex_A9_led_ip_0_0' (5#1) [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_0/synth/Cortex_A9_led_ip_0_0.v:57]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 368.836 ; gain = 159.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 368.836 ; gain = 159.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 686.027 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gray_Nbits 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module led_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_araddr[3]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_araddr[2]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design Cortex_A9_led_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[8]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[9]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[10]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[11]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[12]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[13]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[14]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[15]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[16]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[17]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[18]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[20]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[22]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[23]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[24]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[25]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[26]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[27]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[28]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[29]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[30]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[31]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Cortex_A9_led_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     4|
|4     |LUT4 |     5|
|5     |LUT5 |     4|
|6     |LUT6 |     9|
|7     |FDCE |     8|
|8     |FDPE |     1|
|9     |FDRE |    26|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |    63|
|2     |  inst                     |led_ip_v1_0       |    63|
|3     |    led_ip_v1_0_S_AXI_inst |led_ip_v1_0_S_AXI |    63|
|4     |      U1                   |led_user_logic    |    40|
|5     |        Counter            |gray_Nbits        |    20|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 686.027 ; gain = 476.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 686.027 ; gain = 105.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 686.027 ; gain = 476.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 686.027 ; gain = 422.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.runs/Cortex_A9_led_ip_0_0_synth_1/Cortex_A9_led_ip_0_0.dcp' has been generated.
