Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/ies_tb_isim_beh.exe" -prj "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/ies_tb_beh.prj" "work.ies_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../regfile16b63/regfile16b64.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../mux_2_bit/mux_2_bit.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../mux_1_bit/mux_1_bit.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../fcache/fcache.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../comparator/comparator.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../adder_16_bit/adder_16_bit.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../register_management_system/rms.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../f_register_backup_system/fbs.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../alu_16_bit/alu_16_bit.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../data_management_system/dms.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../arithmetic_logic_system/arithmetic_logic_system.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/ies.v" into library work
Analyzing Verilog file "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/ies_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../f_register_backup_system/fbs.v" Line 23: Size mismatch in connection of port <A>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/../f_register_backup_system/fbs.v" Line 24: Size mismatch in connection of port <B>. Formal port size is 16-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module regfile16b64
Compiling module mux_1_bit
Compiling module mux_2_bit
Compiling module comparator
Compiling module rms
Compiling module adder_16_bit
Compiling module fcache
Compiling module fbs
Compiling module dms
Compiling module alu_16_bit
Compiling module arithmetic_logic_system
Compiling module ies
Compiling module ies_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/instruction_execution_system/ies_tb_isim_beh.exe
Fuse Memory Usage: 28204 KB
Fuse CPU Usage: 437 ms
