EDA Netlist Writer report for DDS_sin
Sun May 05 17:14:05 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sun May 05 17:14:05 2013 ;
; Revision Name             ; DDS_sin                               ;
; Top-level Entity Name     ; DDS_top                               ;
; Family                    ; Cyclone II                            ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun May 05 17:14:04 2013
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin --gen_testbench
Info: Selected device EP2C5T144C8 for design "DDS_sin"
Info: Generated Verilog Test Bench File F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/simulation/modelsim/DDS_top.vt for simulation
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 131 megabytes
    Info: Processing ended: Sun May 05 17:14:05 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


