
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	40250c <ferror@plt+0x6bc>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 417000 <ferror@plt+0x151b0>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <_exit@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <strtoul@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <strlen@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <fputs@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <exit@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <dup@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <scols_line_refer_data@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <strtoll@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <scols_table_set_name@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <strtod@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <scols_table_enable_noheadings@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <scols_table_new_column@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <localtime_r@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <strftime@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <__cxa_atexit@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <fputc@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <scols_table_enable_raw@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <strptime@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <snprintf@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <localeconv@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <fileno@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <time@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <malloc@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <__strtol_internal@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <strncmp@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <bindtextdomain@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <__libc_start_main@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <fgetc@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <gettimeofday@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <gmtime_r@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <scols_new_table@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <__strtoul_internal@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <uuid_variant@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <strdup@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <scols_table_new_line@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <scols_unref_table@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <close@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <__gmon_start__@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <mktime@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <abort@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <feof@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <puts@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <textdomain@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <getopt_long@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <strcmp@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <warn@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <__ctype_b_loc@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <strtol@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <free@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <scols_table_enable_json@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <strncasecmp@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <vasprintf@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <strndup@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <strspn@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <strchr@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <uuid_time@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <uuid_type@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <__isoc99_scanf@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <fflush@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <scols_print_table@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <warnx@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <uuid_parse@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <dcgettext@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <errx@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <strcspn@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <printf@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <__assert_fail@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <__errno_location@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <fprintf@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <scols_init_debug@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <err@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <setlocale@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <ferror@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

Disassembly of section .text:

0000000000401e60 <.text>:
  401e60:	stp	x29, x30, [sp, #-144]!
  401e64:	mov	x29, sp
  401e68:	stp	x19, x20, [sp, #16]
  401e6c:	mov	w20, w0
  401e70:	adrp	x19, 405000 <ferror@plt+0x31b0>
  401e74:	mov	w0, #0x6                   	// #6
  401e78:	add	x19, x19, #0xc38
  401e7c:	stp	x21, x22, [sp, #32]
  401e80:	mov	x21, x1
  401e84:	adrp	x1, 405000 <ferror@plt+0x31b0>
  401e88:	add	x1, x1, #0xca8
  401e8c:	stp	x23, x24, [sp, #48]
  401e90:	adrp	x22, 405000 <ferror@plt+0x31b0>
  401e94:	stp	x25, x26, [sp, #64]
  401e98:	add	x22, x22, #0xe98
  401e9c:	mov	w23, #0x0                   	// #0
  401ea0:	stp	x27, x28, [sp, #80]
  401ea4:	mov	w26, #0x0                   	// #0
  401ea8:	mov	w24, #0x0                   	// #0
  401eac:	str	xzr, [sp, #96]
  401eb0:	bl	401e40 <setlocale@plt>
  401eb4:	mov	x0, x19
  401eb8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  401ebc:	add	x1, x1, #0xc20
  401ec0:	bl	401b60 <bindtextdomain@plt>
  401ec4:	mov	x0, x19
  401ec8:	adrp	x19, 405000 <ferror@plt+0x31b0>
  401ecc:	add	x19, x19, #0xf90
  401ed0:	mov	x25, #0x0                   	// #0
  401ed4:	add	x28, x19, #0xc0
  401ed8:	adrp	x27, 418000 <ferror@plt+0x161b0>
  401edc:	bl	401c70 <textdomain@plt>
  401ee0:	adrp	x0, 402000 <ferror@plt+0x1b0>
  401ee4:	add	x0, x0, #0x6e0
  401ee8:	bl	405a50 <ferror@plt+0x3c00>
  401eec:	nop
  401ef0:	mov	x3, x28
  401ef4:	mov	x2, x22
  401ef8:	mov	x1, x21
  401efc:	mov	w0, w20
  401f00:	mov	x4, #0x0                   	// #0
  401f04:	bl	401c80 <getopt_long@plt>
  401f08:	cmn	w0, #0x1
  401f0c:	b.eq	401fb4 <ferror@plt+0x164>  // b.none
  401f10:	cmp	w0, #0x49
  401f14:	add	x2, x19, #0x40
  401f18:	mov	w1, #0x4a                  	// #74
  401f1c:	b.le	401f38 <ferror@plt+0xe8>
  401f20:	cmp	w0, w1
  401f24:	b.eq	401f7c <ferror@plt+0x12c>  // b.none
  401f28:	ldr	w1, [x2, #4]!
  401f2c:	cmp	w1, #0x0
  401f30:	ccmp	w0, w1, #0x1, ne  // ne = any
  401f34:	b.ge	401f20 <ferror@plt+0xd0>  // b.tcont
  401f38:	cmp	w0, #0x6e
  401f3c:	b.eq	401f90 <ferror@plt+0x140>  // b.none
  401f40:	b.gt	402360 <ferror@plt+0x510>
  401f44:	cmp	w0, #0x56
  401f48:	b.ne	4021ac <ferror@plt+0x35c>  // b.any
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	adrp	x1, 405000 <ferror@plt+0x31b0>
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	add	x1, x1, #0xc78
  401f5c:	bl	401db0 <dcgettext@plt>
  401f60:	adrp	x1, 418000 <ferror@plt+0x161b0>
  401f64:	adrp	x2, 405000 <ferror@plt+0x31b0>
  401f68:	add	x2, x2, #0xc88
  401f6c:	ldr	x1, [x1, #664]
  401f70:	bl	401de0 <printf@plt>
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401a10 <exit@plt>
  401f7c:	ldr	w1, [sp, #96]
  401f80:	cbnz	w1, 402108 <ferror@plt+0x2b8>
  401f84:	str	w0, [sp, #96]
  401f88:	cmp	w0, #0x6e
  401f8c:	b.ne	401f40 <ferror@plt+0xf0>  // b.any
  401f90:	mov	x3, x28
  401f94:	mov	x2, x22
  401f98:	mov	x1, x21
  401f9c:	mov	w0, w20
  401fa0:	mov	x4, #0x0                   	// #0
  401fa4:	mov	w26, #0x1                   	// #1
  401fa8:	bl	401c80 <getopt_long@plt>
  401fac:	cmn	w0, #0x1
  401fb0:	b.ne	401f10 <ferror@plt+0xc0>  // b.any
  401fb4:	adrp	x22, 418000 <ferror@plt+0x161b0>
  401fb8:	add	x22, x22, #0x2b0
  401fbc:	add	x1, x22, #0x10
  401fc0:	adrp	x0, 418000 <ferror@plt+0x161b0>
  401fc4:	mov	w28, #0x1                   	// #1
  401fc8:	mov	w5, #0x2                   	// #2
  401fcc:	ldr	x2, [x22, #8]
  401fd0:	mov	w3, #0x3                   	// #3
  401fd4:	ldr	w27, [x0, #640]
  401fd8:	add	x6, x2, #0x1
  401fdc:	add	x4, x2, #0x2
  401fe0:	add	x0, x2, #0x3
  401fe4:	str	wzr, [x1, x2, lsl #2]
  401fe8:	add	x2, x2, #0x4
  401fec:	str	x2, [x22, #8]
  401ff0:	str	w28, [x1, x6, lsl #2]
  401ff4:	sub	w20, w20, w27
  401ff8:	str	w5, [x1, x4, lsl #2]
  401ffc:	str	w3, [x1, x0, lsl #2]
  402000:	cbz	x25, 402020 <ferror@plt+0x1d0>
  402004:	adrp	x4, 402000 <ferror@plt+0x1b0>
  402008:	mov	x0, x25
  40200c:	add	x3, x22, #0x8
  402010:	add	x4, x4, #0x5c8
  402014:	mov	x2, #0x8                   	// #8
  402018:	bl	4040d8 <ferror@plt+0x2288>
  40201c:	tbnz	w0, #31, 4023d0 <ferror@plt+0x580>
  402020:	mov	w0, #0x0                   	// #0
  402024:	bl	401e20 <scols_init_debug@plt>
  402028:	bl	401bb0 <scols_new_table@plt>
  40202c:	mov	x25, x0
  402030:	cbz	x0, 4024a0 <ferror@plt+0x650>
  402034:	cbnz	w24, 4023b4 <ferror@plt+0x564>
  402038:	mov	w1, w26
  40203c:	mov	x0, x25
  402040:	bl	401a70 <scols_table_enable_noheadings@plt>
  402044:	mov	w1, w23
  402048:	mov	x0, x25
  40204c:	bl	401ad0 <scols_table_enable_raw@plt>
  402050:	mov	x23, #0x0                   	// #0
  402054:	ldr	x0, [x22, #8]
  402058:	cbz	x0, 4020b0 <ferror@plt+0x260>
  40205c:	add	x24, x22, #0x10
  402060:	add	x26, x19, #0x1a0
  402064:	nop
  402068:	cmp	x0, w23, sxtw
  40206c:	sxtw	x0, w23
  402070:	b.ls	402484 <ferror@plt+0x634>  // b.plast
  402074:	ldr	w1, [x24, x0, lsl #2]
  402078:	cmp	w1, #0x3
  40207c:	b.gt	402468 <ferror@plt+0x618>
  402080:	sbfiz	x1, x1, #5, #32
  402084:	mov	x0, x25
  402088:	add	x3, x26, x1
  40208c:	ldr	x1, [x26, x1]
  402090:	ldr	w2, [x3, #16]
  402094:	ldr	d0, [x3, #8]
  402098:	bl	401a80 <scols_table_new_column@plt>
  40209c:	cbz	x0, 40244c <ferror@plt+0x5fc>
  4020a0:	ldr	x0, [x22, #8]
  4020a4:	add	x23, x23, #0x1
  4020a8:	cmp	x23, x0
  4020ac:	b.cc	402068 <ferror@plt+0x218>  // b.lo, b.ul, b.last
  4020b0:	sxtw	x22, w20
  4020b4:	cbz	w20, 4023d8 <ferror@plt+0x588>
  4020b8:	add	x21, x21, w27, sxtw #3
  4020bc:	mov	x19, #0x0                   	// #0
  4020c0:	ldr	x1, [x21, x19, lsl #3]
  4020c4:	mov	x0, x25
  4020c8:	add	x19, x19, #0x1
  4020cc:	bl	4027e8 <ferror@plt+0x998>
  4020d0:	cmp	x19, x22
  4020d4:	b.ne	4020c0 <ferror@plt+0x270>  // b.any
  4020d8:	mov	x0, x25
  4020dc:	bl	401d80 <scols_print_table@plt>
  4020e0:	mov	x0, x25
  4020e4:	bl	401c00 <scols_unref_table@plt>
  4020e8:	mov	w0, #0x0                   	// #0
  4020ec:	ldp	x19, x20, [sp, #16]
  4020f0:	ldp	x21, x22, [sp, #32]
  4020f4:	ldp	x23, x24, [sp, #48]
  4020f8:	ldp	x25, x26, [sp, #64]
  4020fc:	ldp	x27, x28, [sp, #80]
  402100:	ldp	x29, x30, [sp], #144
  402104:	ret
  402108:	cmp	w0, w1
  40210c:	b.eq	401f38 <ferror@plt+0xe8>  // b.none
  402110:	adrp	x23, 418000 <ferror@plt+0x161b0>
  402114:	mov	w2, #0x5                   	// #5
  402118:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40211c:	mov	x0, #0x0                   	// #0
  402120:	ldr	x20, [x23, #624]
  402124:	add	x1, x1, #0xc48
  402128:	bl	401db0 <dcgettext@plt>
  40212c:	adrp	x21, 405000 <ferror@plt+0x31b0>
  402130:	adrp	x2, 418000 <ferror@plt+0x161b0>
  402134:	adrp	x24, 405000 <ferror@plt+0x31b0>
  402138:	add	x22, x19, #0x40
  40213c:	add	x21, x21, #0xc18
  402140:	ldr	x2, [x2, #664]
  402144:	add	x24, x24, #0xf10
  402148:	mov	x1, x0
  40214c:	mov	x0, x20
  402150:	mov	x20, #0x0                   	// #0
  402154:	bl	401e10 <fprintf@plt>
  402158:	ldr	w3, [x20, x22]
  40215c:	cbz	w3, 402198 <ferror@plt+0x348>
  402160:	mov	x2, x21
  402164:	add	x0, x19, #0xc0
  402168:	b	402174 <ferror@plt+0x324>
  40216c:	ldr	x2, [x0, #32]!
  402170:	cbz	x2, 402390 <ferror@plt+0x540>
  402174:	ldr	w1, [x0, #24]
  402178:	cmp	w3, w1
  40217c:	b.ne	40216c <ferror@plt+0x31c>  // b.any
  402180:	ldr	x0, [x23, #624]
  402184:	mov	x1, x24
  402188:	bl	401e10 <fprintf@plt>
  40218c:	add	x20, x20, #0x4
  402190:	cmp	x20, #0x3c
  402194:	b.ne	402158 <ferror@plt+0x308>  // b.any
  402198:	ldr	x1, [x23, #624]
  40219c:	mov	w0, #0xa                   	// #10
  4021a0:	bl	401ac0 <fputc@plt>
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	bl	401a10 <exit@plt>
  4021ac:	cmp	w0, #0x68
  4021b0:	b.ne	402370 <ferror@plt+0x520>  // b.any
  4021b4:	adrp	x20, 418000 <ferror@plt+0x161b0>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4021c0:	mov	x0, #0x0                   	// #0
  4021c4:	add	x1, x1, #0xca0
  4021c8:	bl	401db0 <dcgettext@plt>
  4021cc:	ldr	x1, [x20, #648]
  4021d0:	add	x23, x20, #0x288
  4021d4:	add	x19, x19, #0x1a0
  4021d8:	mov	x22, #0x0                   	// #0
  4021dc:	bl	401a00 <fputs@plt>
  4021e0:	mov	w2, #0x5                   	// #5
  4021e4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4021e8:	ldr	x21, [x20, #648]
  4021ec:	add	x1, x1, #0xcb0
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	401db0 <dcgettext@plt>
  4021f8:	adrp	x2, 418000 <ferror@plt+0x161b0>
  4021fc:	mov	x1, x0
  402200:	mov	x0, x21
  402204:	ldr	x2, [x2, #664]
  402208:	bl	401e10 <fprintf@plt>
  40220c:	mov	w2, #0x5                   	// #5
  402210:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402214:	mov	x0, #0x0                   	// #0
  402218:	add	x1, x1, #0xcd0
  40221c:	bl	401db0 <dcgettext@plt>
  402220:	ldr	x1, [x20, #648]
  402224:	bl	401a00 <fputs@plt>
  402228:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40222c:	add	x1, x1, #0xce0
  402230:	mov	w2, #0x5                   	// #5
  402234:	mov	x0, #0x0                   	// #0
  402238:	bl	401db0 <dcgettext@plt>
  40223c:	bl	401c60 <puts@plt>
  402240:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402244:	add	x1, x1, #0xd10
  402248:	mov	w2, #0x5                   	// #5
  40224c:	mov	x0, #0x0                   	// #0
  402250:	bl	401db0 <dcgettext@plt>
  402254:	bl	401c60 <puts@plt>
  402258:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40225c:	add	x1, x1, #0xd40
  402260:	mov	w2, #0x5                   	// #5
  402264:	mov	x0, #0x0                   	// #0
  402268:	bl	401db0 <dcgettext@plt>
  40226c:	bl	401c60 <puts@plt>
  402270:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402274:	add	x1, x1, #0xd78
  402278:	mov	w2, #0x5                   	// #5
  40227c:	mov	x0, #0x0                   	// #0
  402280:	bl	401db0 <dcgettext@plt>
  402284:	bl	401c60 <puts@plt>
  402288:	mov	w2, #0x5                   	// #5
  40228c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402290:	mov	x0, #0x0                   	// #0
  402294:	add	x1, x1, #0xdb0
  402298:	bl	401db0 <dcgettext@plt>
  40229c:	mov	x21, x0
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	add	x1, x1, #0xdc8
  4022b0:	bl	401db0 <dcgettext@plt>
  4022b4:	mov	x4, x0
  4022b8:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4022bc:	add	x3, x3, #0xdd8
  4022c0:	mov	x2, x21
  4022c4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4022c8:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4022cc:	add	x1, x1, #0xde8
  4022d0:	add	x0, x0, #0xdf8
  4022d4:	bl	401de0 <printf@plt>
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	add	x1, x1, #0xe10
  4022e8:	bl	401db0 <dcgettext@plt>
  4022ec:	ldr	x1, [x20, #648]
  4022f0:	adrp	x20, 405000 <ferror@plt+0x31b0>
  4022f4:	add	x20, x20, #0xe30
  4022f8:	bl	401a00 <fputs@plt>
  4022fc:	ldr	x1, [x19, #24]
  402300:	mov	w2, #0x5                   	// #5
  402304:	ldr	x24, [x19]
  402308:	mov	x0, #0x0                   	// #0
  40230c:	ldr	x21, [x23]
  402310:	bl	401db0 <dcgettext@plt>
  402314:	add	x22, x22, #0x1
  402318:	mov	x3, x0
  40231c:	mov	x2, x24
  402320:	mov	x1, x20
  402324:	mov	x0, x21
  402328:	bl	401e10 <fprintf@plt>
  40232c:	add	x19, x19, #0x20
  402330:	cmp	x22, #0x4
  402334:	b.ne	4022fc <ferror@plt+0x4ac>  // b.any
  402338:	mov	w2, #0x5                   	// #5
  40233c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402340:	mov	x0, #0x0                   	// #0
  402344:	add	x1, x1, #0xe40
  402348:	bl	401db0 <dcgettext@plt>
  40234c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402350:	add	x1, x1, #0xe60
  402354:	bl	401de0 <printf@plt>
  402358:	mov	w0, #0x0                   	// #0
  40235c:	bl	401a10 <exit@plt>
  402360:	cmp	w0, #0x6f
  402364:	b.ne	402380 <ferror@plt+0x530>  // b.any
  402368:	ldr	x25, [x27, #632]
  40236c:	b	401ef0 <ferror@plt+0xa0>
  402370:	cmp	w0, #0x4a
  402374:	b.ne	402414 <ferror@plt+0x5c4>  // b.any
  402378:	mov	w24, #0x1                   	// #1
  40237c:	b	401ef0 <ferror@plt+0xa0>
  402380:	cmp	w0, #0x72
  402384:	b.ne	402414 <ferror@plt+0x5c4>  // b.any
  402388:	mov	w23, #0x1                   	// #1
  40238c:	b	401ef0 <ferror@plt+0xa0>
  402390:	sub	w0, w3, #0x21
  402394:	cmp	w0, #0x5d
  402398:	b.hi	40218c <ferror@plt+0x33c>  // b.pmore
  40239c:	ldr	x0, [x23, #624]
  4023a0:	mov	w2, w3
  4023a4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4023a8:	add	x1, x1, #0xc70
  4023ac:	bl	401e10 <fprintf@plt>
  4023b0:	b	40218c <ferror@plt+0x33c>
  4023b4:	mov	w1, #0x1                   	// #1
  4023b8:	bl	401ce0 <scols_table_enable_json@plt>
  4023bc:	mov	x0, x25
  4023c0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4023c4:	add	x1, x1, #0xec0
  4023c8:	bl	401a50 <scols_table_set_name@plt>
  4023cc:	b	402038 <ferror@plt+0x1e8>
  4023d0:	mov	w0, w28
  4023d4:	b	4020ec <ferror@plt+0x29c>
  4023d8:	adrp	x19, 405000 <ferror@plt+0x31b0>
  4023dc:	adrp	x20, 418000 <ferror@plt+0x161b0>
  4023e0:	add	x19, x19, #0xf00
  4023e4:	b	402400 <ferror@plt+0x5b0>
  4023e8:	ldr	x0, [x20, #656]
  4023ec:	bl	401c50 <feof@plt>
  4023f0:	cbnz	w0, 4020d8 <ferror@plt+0x288>
  4023f4:	add	x1, sp, #0x68
  4023f8:	mov	x0, x25
  4023fc:	bl	4027e8 <ferror@plt+0x998>
  402400:	add	x1, sp, #0x68
  402404:	mov	x0, x19
  402408:	bl	401d60 <__isoc99_scanf@plt>
  40240c:	cbnz	w0, 4023e8 <ferror@plt+0x598>
  402410:	b	4020d8 <ferror@plt+0x288>
  402414:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402418:	mov	w2, #0x5                   	// #5
  40241c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402420:	add	x1, x1, #0xe70
  402424:	ldr	x19, [x0, #624]
  402428:	mov	x0, #0x0                   	// #0
  40242c:	bl	401db0 <dcgettext@plt>
  402430:	mov	x1, x0
  402434:	adrp	x2, 418000 <ferror@plt+0x161b0>
  402438:	mov	x0, x19
  40243c:	ldr	x2, [x2, #664]
  402440:	bl	401e10 <fprintf@plt>
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401a10 <exit@plt>
  40244c:	mov	w2, #0x5                   	// #5
  402450:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402454:	add	x1, x1, #0xed8
  402458:	bl	401db0 <dcgettext@plt>
  40245c:	mov	x1, x0
  402460:	mov	w0, #0x1                   	// #1
  402464:	bl	401e30 <err@plt>
  402468:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40246c:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402470:	add	x3, x19, #0x28
  402474:	add	x1, x1, #0xa88
  402478:	add	x0, x0, #0xb18
  40247c:	mov	w2, #0x84                  	// #132
  402480:	bl	401df0 <__assert_fail@plt>
  402484:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402488:	adrp	x0, 405000 <ferror@plt+0x31b0>
  40248c:	add	x3, x19, #0x28
  402490:	add	x1, x1, #0xa88
  402494:	add	x0, x0, #0xec8
  402498:	mov	w2, #0x83                  	// #131
  40249c:	bl	401df0 <__assert_fail@plt>
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4024a8:	add	x1, x1, #0xea0
  4024ac:	bl	401db0 <dcgettext@plt>
  4024b0:	mov	x1, x0
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	bl	401e30 <err@plt>
  4024bc:	mov	x29, #0x0                   	// #0
  4024c0:	mov	x30, #0x0                   	// #0
  4024c4:	mov	x5, x0
  4024c8:	ldr	x1, [sp]
  4024cc:	add	x2, sp, #0x8
  4024d0:	mov	x6, sp
  4024d4:	movz	x0, #0x0, lsl #48
  4024d8:	movk	x0, #0x0, lsl #32
  4024dc:	movk	x0, #0x40, lsl #16
  4024e0:	movk	x0, #0x1e60
  4024e4:	movz	x3, #0x0, lsl #48
  4024e8:	movk	x3, #0x0, lsl #32
  4024ec:	movk	x3, #0x40, lsl #16
  4024f0:	movk	x3, #0x59c8
  4024f4:	movz	x4, #0x0, lsl #48
  4024f8:	movk	x4, #0x0, lsl #32
  4024fc:	movk	x4, #0x40, lsl #16
  402500:	movk	x4, #0x5a48
  402504:	bl	401b70 <__libc_start_main@plt>
  402508:	bl	401c40 <abort@plt>
  40250c:	adrp	x0, 417000 <ferror@plt+0x151b0>
  402510:	ldr	x0, [x0, #4064]
  402514:	cbz	x0, 40251c <ferror@plt+0x6cc>
  402518:	b	401c20 <__gmon_start__@plt>
  40251c:	ret
  402520:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402524:	add	x0, x0, #0x268
  402528:	adrp	x1, 418000 <ferror@plt+0x161b0>
  40252c:	add	x1, x1, #0x268
  402530:	cmp	x1, x0
  402534:	b.eq	40254c <ferror@plt+0x6fc>  // b.none
  402538:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40253c:	ldr	x1, [x1, #2680]
  402540:	cbz	x1, 40254c <ferror@plt+0x6fc>
  402544:	mov	x16, x1
  402548:	br	x16
  40254c:	ret
  402550:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402554:	add	x0, x0, #0x268
  402558:	adrp	x1, 418000 <ferror@plt+0x161b0>
  40255c:	add	x1, x1, #0x268
  402560:	sub	x1, x1, x0
  402564:	lsr	x2, x1, #63
  402568:	add	x1, x2, x1, asr #3
  40256c:	cmp	xzr, x1, asr #1
  402570:	asr	x1, x1, #1
  402574:	b.eq	40258c <ferror@plt+0x73c>  // b.none
  402578:	adrp	x2, 405000 <ferror@plt+0x31b0>
  40257c:	ldr	x2, [x2, #2688]
  402580:	cbz	x2, 40258c <ferror@plt+0x73c>
  402584:	mov	x16, x2
  402588:	br	x16
  40258c:	ret
  402590:	stp	x29, x30, [sp, #-32]!
  402594:	mov	x29, sp
  402598:	str	x19, [sp, #16]
  40259c:	adrp	x19, 418000 <ferror@plt+0x161b0>
  4025a0:	ldrb	w0, [x19, #672]
  4025a4:	cbnz	w0, 4025b4 <ferror@plt+0x764>
  4025a8:	bl	402520 <ferror@plt+0x6d0>
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	strb	w0, [x19, #672]
  4025b4:	ldr	x19, [sp, #16]
  4025b8:	ldp	x29, x30, [sp], #32
  4025bc:	ret
  4025c0:	b	402550 <ferror@plt+0x700>
  4025c4:	nop
  4025c8:	stp	x29, x30, [sp, #-48]!
  4025cc:	mov	x29, sp
  4025d0:	stp	x19, x20, [sp, #16]
  4025d4:	str	x21, [sp, #32]
  4025d8:	cbz	x0, 4026c0 <ferror@plt+0x870>
  4025dc:	mov	x19, x1
  4025e0:	adrp	x21, 405000 <ferror@plt+0x31b0>
  4025e4:	add	x21, x21, #0xaa0
  4025e8:	mov	x20, x0
  4025ec:	mov	x1, x21
  4025f0:	mov	x2, x19
  4025f4:	bl	401cf0 <strncasecmp@plt>
  4025f8:	cbnz	w0, 402604 <ferror@plt+0x7b4>
  4025fc:	ldrsb	w0, [x19, x21]
  402600:	cbz	w0, 4026a8 <ferror@plt+0x858>
  402604:	adrp	x21, 405000 <ferror@plt+0x31b0>
  402608:	add	x21, x21, #0xaa8
  40260c:	mov	x1, x21
  402610:	mov	x2, x19
  402614:	mov	x0, x20
  402618:	bl	401cf0 <strncasecmp@plt>
  40261c:	cbnz	w0, 402628 <ferror@plt+0x7d8>
  402620:	ldrsb	w0, [x19, x21]
  402624:	cbz	w0, 4026b0 <ferror@plt+0x860>
  402628:	adrp	x21, 405000 <ferror@plt+0x31b0>
  40262c:	add	x21, x21, #0xab0
  402630:	mov	x1, x21
  402634:	mov	x2, x19
  402638:	mov	x0, x20
  40263c:	bl	401cf0 <strncasecmp@plt>
  402640:	cbnz	w0, 40264c <ferror@plt+0x7fc>
  402644:	ldrsb	w0, [x19, x21]
  402648:	cbz	w0, 4026b8 <ferror@plt+0x868>
  40264c:	adrp	x21, 405000 <ferror@plt+0x31b0>
  402650:	add	x21, x21, #0xab8
  402654:	mov	x1, x21
  402658:	mov	x2, x19
  40265c:	mov	x0, x20
  402660:	bl	401cf0 <strncasecmp@plt>
  402664:	cbz	w0, 402698 <ferror@plt+0x848>
  402668:	mov	w2, #0x5                   	// #5
  40266c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402670:	mov	x0, #0x0                   	// #0
  402674:	add	x1, x1, #0xac0
  402678:	bl	401db0 <dcgettext@plt>
  40267c:	mov	x1, x20
  402680:	bl	401d90 <warnx@plt>
  402684:	mov	w0, #0xffffffff            	// #-1
  402688:	ldp	x19, x20, [sp, #16]
  40268c:	ldr	x21, [sp, #32]
  402690:	ldp	x29, x30, [sp], #48
  402694:	ret
  402698:	ldrsb	w0, [x19, x21]
  40269c:	cbnz	w0, 402668 <ferror@plt+0x818>
  4026a0:	mov	x0, #0x3                   	// #3
  4026a4:	b	402688 <ferror@plt+0x838>
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	b	402688 <ferror@plt+0x838>
  4026b0:	mov	x0, #0x1                   	// #1
  4026b4:	b	402688 <ferror@plt+0x838>
  4026b8:	mov	x0, #0x2                   	// #2
  4026bc:	b	402688 <ferror@plt+0x838>
  4026c0:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4026c4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4026c8:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4026cc:	add	x3, x3, #0xf90
  4026d0:	add	x1, x1, #0xa88
  4026d4:	add	x0, x0, #0xf60
  4026d8:	mov	w2, #0x76                  	// #118
  4026dc:	bl	401df0 <__assert_fail@plt>
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4026e8:	mov	x29, sp
  4026ec:	stp	x19, x20, [sp, #16]
  4026f0:	ldr	x20, [x0, #648]
  4026f4:	bl	401e00 <__errno_location@plt>
  4026f8:	mov	x19, x0
  4026fc:	mov	x0, x20
  402700:	str	wzr, [x19]
  402704:	bl	401e50 <ferror@plt>
  402708:	cbz	w0, 4027a8 <ferror@plt+0x958>
  40270c:	ldr	w0, [x19]
  402710:	cmp	w0, #0x9
  402714:	b.ne	402758 <ferror@plt+0x908>  // b.any
  402718:	adrp	x0, 418000 <ferror@plt+0x161b0>
  40271c:	ldr	x20, [x0, #624]
  402720:	str	wzr, [x19]
  402724:	mov	x0, x20
  402728:	bl	401e50 <ferror@plt>
  40272c:	cbnz	w0, 402740 <ferror@plt+0x8f0>
  402730:	mov	x0, x20
  402734:	bl	401d70 <fflush@plt>
  402738:	cbz	w0, 402788 <ferror@plt+0x938>
  40273c:	nop
  402740:	ldr	w0, [x19]
  402744:	cmp	w0, #0x9
  402748:	b.ne	402780 <ferror@plt+0x930>  // b.any
  40274c:	ldp	x19, x20, [sp, #16]
  402750:	ldp	x29, x30, [sp], #32
  402754:	ret
  402758:	cmp	w0, #0x20
  40275c:	b.eq	402718 <ferror@plt+0x8c8>  // b.none
  402760:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402764:	mov	w2, #0x5                   	// #5
  402768:	add	x1, x1, #0xad8
  40276c:	cbz	w0, 4027d4 <ferror@plt+0x984>
  402770:	mov	x0, #0x0                   	// #0
  402774:	bl	401db0 <dcgettext@plt>
  402778:	bl	401ca0 <warn@plt>
  40277c:	nop
  402780:	mov	w0, #0x1                   	// #1
  402784:	bl	4019d0 <_exit@plt>
  402788:	mov	x0, x20
  40278c:	bl	401b10 <fileno@plt>
  402790:	tbnz	w0, #31, 402740 <ferror@plt+0x8f0>
  402794:	bl	401a20 <dup@plt>
  402798:	tbnz	w0, #31, 402740 <ferror@plt+0x8f0>
  40279c:	bl	401c10 <close@plt>
  4027a0:	cbz	w0, 40274c <ferror@plt+0x8fc>
  4027a4:	b	402740 <ferror@plt+0x8f0>
  4027a8:	mov	x0, x20
  4027ac:	bl	401d70 <fflush@plt>
  4027b0:	cbnz	w0, 40270c <ferror@plt+0x8bc>
  4027b4:	mov	x0, x20
  4027b8:	bl	401b10 <fileno@plt>
  4027bc:	tbnz	w0, #31, 40270c <ferror@plt+0x8bc>
  4027c0:	bl	401a20 <dup@plt>
  4027c4:	tbnz	w0, #31, 40270c <ferror@plt+0x8bc>
  4027c8:	bl	401c10 <close@plt>
  4027cc:	cbz	w0, 402718 <ferror@plt+0x8c8>
  4027d0:	b	40270c <ferror@plt+0x8bc>
  4027d4:	mov	x0, #0x0                   	// #0
  4027d8:	bl	401db0 <dcgettext@plt>
  4027dc:	bl	401d90 <warnx@plt>
  4027e0:	b	402780 <ferror@plt+0x930>
  4027e4:	nop
  4027e8:	stp	x29, x30, [sp, #-176]!
  4027ec:	mov	x29, sp
  4027f0:	cbz	x0, 402b6c <ferror@plt+0xd1c>
  4027f4:	stp	x19, x20, [sp, #16]
  4027f8:	stp	x23, x24, [sp, #48]
  4027fc:	mov	x24, x1
  402800:	cbz	x1, 402b3c <ferror@plt+0xcec>
  402804:	adrp	x20, 418000 <ferror@plt+0x161b0>
  402808:	mov	x1, #0x0                   	// #0
  40280c:	bl	401bf0 <scols_table_new_line@plt>
  402810:	stp	x21, x22, [sp, #32]
  402814:	str	x0, [x20, #688]
  402818:	cbz	x0, 402ba4 <ferror@plt+0xd54>
  40281c:	mov	x0, x24
  402820:	add	x1, sp, #0x60
  402824:	bl	401da0 <uuid_parse@plt>
  402828:	mov	w22, w0
  40282c:	cbz	w0, 402ac0 <ferror@plt+0xc70>
  402830:	mov	w21, #0xffffffff            	// #-1
  402834:	mov	w23, w21
  402838:	mov	w22, #0x1                   	// #1
  40283c:	add	x20, x20, #0x2b0
  402840:	ldr	x0, [x20, #8]
  402844:	cbz	x0, 402a2c <ferror@plt+0xbdc>
  402848:	cmp	w23, #0x1
  40284c:	stp	x25, x26, [sp, #64]
  402850:	cset	w25, eq  // eq = none
  402854:	cmp	w21, #0x1
  402858:	adrp	x26, 405000 <ferror@plt+0x31b0>
  40285c:	csel	w25, w25, wzr, eq  // eq = none
  402860:	add	x26, x26, #0xbb8
  402864:	mov	x19, #0x0                   	// #0
  402868:	str	x27, [sp, #80]
  40286c:	adrp	x27, 405000 <ferror@plt+0x31b0>
  402870:	add	x27, x27, #0xbd0
  402874:	b	4028a8 <ferror@plt+0xa58>
  402878:	mov	x0, x24
  40287c:	bl	401be0 <strdup@plt>
  402880:	mov	x2, x0
  402884:	cbz	x0, 402960 <ferror@plt+0xb10>
  402888:	ldr	x0, [x20]
  40288c:	mov	x1, x19
  402890:	bl	401a30 <scols_line_refer_data@plt>
  402894:	cbnz	w0, 402b1c <ferror@plt+0xccc>
  402898:	ldr	x0, [x20, #8]
  40289c:	add	x19, x19, #0x1
  4028a0:	cmp	x0, x19
  4028a4:	b.ls	402a24 <ferror@plt+0xbd4>  // b.plast
  4028a8:	add	x1, x20, #0x10
  4028ac:	ldr	w2, [x1, x19, lsl #2]
  4028b0:	cmp	w2, #0x3
  4028b4:	b.gt	402af8 <ferror@plt+0xca8>
  4028b8:	cmp	w2, #0x2
  4028bc:	b.eq	402970 <ferror@plt+0xb20>  // b.none
  4028c0:	cmp	w2, #0x3
  4028c4:	b.eq	402928 <ferror@plt+0xad8>  // b.none
  4028c8:	cbz	w2, 402878 <ferror@plt+0xa28>
  4028cc:	cmp	w2, #0x1
  4028d0:	b.ne	402bc8 <ferror@plt+0xd78>  // b.any
  4028d4:	cbnz	w22, 4029a8 <ferror@plt+0xb58>
  4028d8:	cmp	w23, #0x1
  4028dc:	b.eq	402990 <ferror@plt+0xb40>  // b.none
  4028e0:	cmp	w23, #0x2
  4028e4:	b.eq	402a58 <ferror@plt+0xc08>  // b.none
  4028e8:	cbz	w23, 402a40 <ferror@plt+0xbf0>
  4028ec:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4028f0:	mov	w2, #0x5                   	// #5
  4028f4:	add	x1, x1, #0xba0
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	bl	401db0 <dcgettext@plt>
  402900:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402904:	adrp	x3, 405000 <ferror@plt+0x31b0>
  402908:	add	x3, x3, #0xf90
  40290c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402910:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402914:	add	x3, x3, #0x38
  402918:	add	x1, x1, #0xb60
  40291c:	add	x0, x0, #0xb78
  402920:	mov	w2, #0x4a                  	// #74
  402924:	bl	401df0 <__assert_fail@plt>
  402928:	cbnz	w22, 4029a8 <ferror@plt+0xb58>
  40292c:	cbz	w25, 40289c <ferror@plt+0xa4c>
  402930:	add	x1, sp, #0x70
  402934:	add	x0, sp, #0x60
  402938:	bl	401d40 <uuid_time@plt>
  40293c:	add	x2, sp, #0x80
  402940:	mov	x3, #0x2a                  	// #42
  402944:	mov	w1, #0x17                  	// #23
  402948:	add	x0, sp, #0x70
  40294c:	bl	405278 <ferror@plt+0x3428>
  402950:	add	x0, sp, #0x80
  402954:	bl	401be0 <strdup@plt>
  402958:	mov	x2, x0
  40295c:	cbnz	x0, 402888 <ferror@plt+0xa38>
  402960:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402964:	mov	w0, #0x1                   	// #1
  402968:	add	x1, x1, #0xb40
  40296c:	bl	401e30 <err@plt>
  402970:	cbnz	w22, 4029a8 <ferror@plt+0xb58>
  402974:	cmp	w21, #0x3
  402978:	b.eq	402a8c <ferror@plt+0xc3c>  // b.none
  40297c:	b.gt	4029f8 <ferror@plt+0xba8>
  402980:	cmp	w21, #0x1
  402984:	b.eq	402a70 <ferror@plt+0xc20>  // b.none
  402988:	cmp	w21, #0x2
  40298c:	b.ne	4029c4 <ferror@plt+0xb74>  // b.any
  402990:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402994:	add	x0, x0, #0xb88
  402998:	bl	401be0 <strdup@plt>
  40299c:	mov	x2, x0
  4029a0:	cbnz	x0, 402888 <ferror@plt+0xa38>
  4029a4:	b	402960 <ferror@plt+0xb10>
  4029a8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	add	x1, x1, #0xb58
  4029b4:	mov	x0, #0x0                   	// #0
  4029b8:	bl	401db0 <dcgettext@plt>
  4029bc:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  4029c0:	b	402904 <ferror@plt+0xab4>
  4029c4:	cbnz	w21, 4029e0 <ferror@plt+0xb90>
  4029c8:	mov	x0, x24
  4029cc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4029d0:	add	x1, x1, #0xba8
  4029d4:	bl	401d20 <strspn@plt>
  4029d8:	cmp	x0, #0x24
  4029dc:	b.eq	402adc <ferror@plt+0xc8c>  // b.none
  4029e0:	mov	x1, x26
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	mov	x0, #0x0                   	// #0
  4029ec:	bl	401db0 <dcgettext@plt>
  4029f0:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  4029f4:	b	402904 <ferror@plt+0xab4>
  4029f8:	cmp	w21, #0x4
  4029fc:	b.eq	402aa4 <ferror@plt+0xc54>  // b.none
  402a00:	cmp	w21, #0x5
  402a04:	b.ne	4029e0 <ferror@plt+0xb90>  // b.any
  402a08:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402a0c:	mov	w2, w21
  402a10:	add	x1, x1, #0xbe8
  402a14:	mov	x0, #0x0                   	// #0
  402a18:	bl	401db0 <dcgettext@plt>
  402a1c:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402a20:	b	402904 <ferror@plt+0xab4>
  402a24:	ldp	x25, x26, [sp, #64]
  402a28:	ldr	x27, [sp, #80]
  402a2c:	ldp	x19, x20, [sp, #16]
  402a30:	ldp	x21, x22, [sp, #32]
  402a34:	ldp	x23, x24, [sp, #48]
  402a38:	ldp	x29, x30, [sp], #176
  402a3c:	ret
  402a40:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402a44:	add	x0, x0, #0xb80
  402a48:	bl	401be0 <strdup@plt>
  402a4c:	mov	x2, x0
  402a50:	cbnz	x0, 402888 <ferror@plt+0xa38>
  402a54:	b	402960 <ferror@plt+0xb10>
  402a58:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402a5c:	add	x0, x0, #0xb90
  402a60:	bl	401be0 <strdup@plt>
  402a64:	mov	x2, x0
  402a68:	cbnz	x0, 402888 <ferror@plt+0xa38>
  402a6c:	b	402960 <ferror@plt+0xb10>
  402a70:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	add	x1, x1, #0xbc0
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	bl	401db0 <dcgettext@plt>
  402a84:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402a88:	b	402904 <ferror@plt+0xab4>
  402a8c:	mov	x1, x27
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	mov	x0, #0x0                   	// #0
  402a98:	bl	401db0 <dcgettext@plt>
  402a9c:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402aa0:	b	402904 <ferror@plt+0xab4>
  402aa4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402aa8:	mov	w2, #0x5                   	// #5
  402aac:	add	x1, x1, #0xbe0
  402ab0:	mov	x0, #0x0                   	// #0
  402ab4:	bl	401db0 <dcgettext@plt>
  402ab8:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402abc:	b	402904 <ferror@plt+0xab4>
  402ac0:	add	x0, sp, #0x60
  402ac4:	bl	401bd0 <uuid_variant@plt>
  402ac8:	mov	w23, w0
  402acc:	add	x0, sp, #0x60
  402ad0:	bl	401d50 <uuid_type@plt>
  402ad4:	mov	w21, w0
  402ad8:	b	40283c <ferror@plt+0x9ec>
  402adc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402ae0:	mov	w2, #0x5                   	// #5
  402ae4:	add	x1, x1, #0xbb0
  402ae8:	mov	x0, #0x0                   	// #0
  402aec:	bl	401db0 <dcgettext@plt>
  402af0:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402af4:	b	402904 <ferror@plt+0xab4>
  402af8:	adrp	x3, 405000 <ferror@plt+0x31b0>
  402afc:	add	x3, x3, #0xf90
  402b00:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b04:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402b08:	add	x3, x3, #0x28
  402b0c:	add	x1, x1, #0xa88
  402b10:	add	x0, x0, #0xb18
  402b14:	mov	w2, #0x84                  	// #132
  402b18:	bl	401df0 <__assert_fail@plt>
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	add	x1, x1, #0xbf8
  402b2c:	bl	401db0 <dcgettext@plt>
  402b30:	mov	x1, x0
  402b34:	mov	w0, #0x1                   	// #1
  402b38:	bl	401dc0 <errx@plt>
  402b3c:	adrp	x3, 405000 <ferror@plt+0x31b0>
  402b40:	add	x3, x3, #0xf90
  402b44:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b48:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402b4c:	add	x3, x3, #0x18
  402b50:	add	x1, x1, #0xa88
  402b54:	add	x0, x0, #0xaf0
  402b58:	mov	w2, #0x96                  	// #150
  402b5c:	stp	x21, x22, [sp, #32]
  402b60:	stp	x25, x26, [sp, #64]
  402b64:	str	x27, [sp, #80]
  402b68:	bl	401df0 <__assert_fail@plt>
  402b6c:	adrp	x3, 405000 <ferror@plt+0x31b0>
  402b70:	add	x3, x3, #0xf90
  402b74:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b78:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402b7c:	add	x3, x3, #0x18
  402b80:	add	x1, x1, #0xa88
  402b84:	add	x0, x0, #0xae8
  402b88:	mov	w2, #0x95                  	// #149
  402b8c:	stp	x19, x20, [sp, #16]
  402b90:	stp	x21, x22, [sp, #32]
  402b94:	stp	x23, x24, [sp, #48]
  402b98:	stp	x25, x26, [sp, #64]
  402b9c:	str	x27, [sp, #80]
  402ba0:	bl	401df0 <__assert_fail@plt>
  402ba4:	mov	w2, #0x5                   	// #5
  402ba8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402bac:	add	x1, x1, #0xaf8
  402bb0:	stp	x25, x26, [sp, #64]
  402bb4:	str	x27, [sp, #80]
  402bb8:	bl	401db0 <dcgettext@plt>
  402bbc:	mov	x1, x0
  402bc0:	mov	w0, #0x1                   	// #1
  402bc4:	bl	401dc0 <errx@plt>
  402bc8:	bl	401c40 <abort@plt>
  402bcc:	nop
  402bd0:	stp	x29, x30, [sp, #-32]!
  402bd4:	mov	x29, sp
  402bd8:	stp	x19, x20, [sp, #16]
  402bdc:	mov	x19, x1
  402be0:	mov	x20, x0
  402be4:	bl	401e00 <__errno_location@plt>
  402be8:	mov	x4, x0
  402bec:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402bf0:	mov	w5, #0x22                  	// #34
  402bf4:	adrp	x1, 406000 <ferror@plt+0x41b0>
  402bf8:	mov	x3, x20
  402bfc:	ldr	w0, [x0, #608]
  402c00:	mov	x2, x19
  402c04:	str	w5, [x4]
  402c08:	add	x1, x1, #0x1b0
  402c0c:	bl	401e30 <err@plt>
  402c10:	adrp	x1, 418000 <ferror@plt+0x161b0>
  402c14:	str	w0, [x1, #608]
  402c18:	ret
  402c1c:	nop
  402c20:	stp	x29, x30, [sp, #-128]!
  402c24:	mov	x29, sp
  402c28:	stp	x19, x20, [sp, #16]
  402c2c:	mov	x20, x0
  402c30:	stp	x21, x22, [sp, #32]
  402c34:	mov	x22, x1
  402c38:	stp	x23, x24, [sp, #48]
  402c3c:	mov	x23, x2
  402c40:	str	xzr, [x1]
  402c44:	bl	401e00 <__errno_location@plt>
  402c48:	mov	x21, x0
  402c4c:	cbz	x20, 402ee8 <ferror@plt+0x1098>
  402c50:	ldrsb	w19, [x20]
  402c54:	cbz	w19, 402ee8 <ferror@plt+0x1098>
  402c58:	bl	401cb0 <__ctype_b_loc@plt>
  402c5c:	mov	x24, x0
  402c60:	ldr	x0, [x0]
  402c64:	ubfiz	x1, x19, #1, #8
  402c68:	ldrh	w1, [x0, x1]
  402c6c:	tbz	w1, #13, 402c88 <ferror@plt+0xe38>
  402c70:	mov	x1, x20
  402c74:	nop
  402c78:	ldrsb	w19, [x1, #1]!
  402c7c:	ubfiz	x2, x19, #1, #8
  402c80:	ldrh	w2, [x0, x2]
  402c84:	tbnz	w2, #13, 402c78 <ferror@plt+0xe28>
  402c88:	cmp	w19, #0x2d
  402c8c:	b.eq	402ee8 <ferror@plt+0x1098>  // b.none
  402c90:	stp	x25, x26, [sp, #64]
  402c94:	mov	x0, x20
  402c98:	mov	w3, #0x0                   	// #0
  402c9c:	stp	x27, x28, [sp, #80]
  402ca0:	add	x27, sp, #0x78
  402ca4:	mov	x1, x27
  402ca8:	str	wzr, [x21]
  402cac:	mov	w2, #0x0                   	// #0
  402cb0:	str	xzr, [sp, #120]
  402cb4:	bl	401bc0 <__strtoul_internal@plt>
  402cb8:	mov	x25, x0
  402cbc:	ldr	x28, [sp, #120]
  402cc0:	ldr	w0, [x21]
  402cc4:	cmp	x28, x20
  402cc8:	b.eq	402ed8 <ferror@plt+0x1088>  // b.none
  402ccc:	cbnz	w0, 402f08 <ferror@plt+0x10b8>
  402cd0:	cbz	x28, 402f7c <ferror@plt+0x112c>
  402cd4:	ldrsb	w0, [x28]
  402cd8:	mov	w20, #0x0                   	// #0
  402cdc:	mov	x26, #0x0                   	// #0
  402ce0:	cbz	w0, 402f7c <ferror@plt+0x112c>
  402ce4:	nop
  402ce8:	ldrsb	w0, [x28, #1]
  402cec:	cmp	w0, #0x69
  402cf0:	b.eq	402d9c <ferror@plt+0xf4c>  // b.none
  402cf4:	and	w1, w0, #0xffffffdf
  402cf8:	cmp	w1, #0x42
  402cfc:	b.ne	402f6c <ferror@plt+0x111c>  // b.any
  402d00:	ldrsb	w0, [x28, #2]
  402d04:	cbz	w0, 402fb4 <ferror@plt+0x1164>
  402d08:	bl	401b00 <localeconv@plt>
  402d0c:	cbz	x0, 402ee0 <ferror@plt+0x1090>
  402d10:	ldr	x1, [x0]
  402d14:	cbz	x1, 402ee0 <ferror@plt+0x1090>
  402d18:	mov	x0, x1
  402d1c:	str	x1, [sp, #104]
  402d20:	bl	4019f0 <strlen@plt>
  402d24:	mov	x19, x0
  402d28:	cbnz	x26, 402ee0 <ferror@plt+0x1090>
  402d2c:	ldrsb	w0, [x28]
  402d30:	cbz	w0, 402ee0 <ferror@plt+0x1090>
  402d34:	ldr	x1, [sp, #104]
  402d38:	mov	x2, x19
  402d3c:	mov	x0, x1
  402d40:	mov	x1, x28
  402d44:	bl	401b50 <strncmp@plt>
  402d48:	cbnz	w0, 402ee0 <ferror@plt+0x1090>
  402d4c:	ldrsb	w4, [x28, x19]
  402d50:	add	x1, x28, x19
  402d54:	cmp	w4, #0x30
  402d58:	b.ne	402f90 <ferror@plt+0x1140>  // b.any
  402d5c:	add	w0, w20, #0x1
  402d60:	mov	x19, x1
  402d64:	nop
  402d68:	sub	w3, w19, w1
  402d6c:	ldrsb	w4, [x19, #1]!
  402d70:	add	w20, w3, w0
  402d74:	cmp	w4, #0x30
  402d78:	b.eq	402d68 <ferror@plt+0xf18>  // b.none
  402d7c:	ldr	x0, [x24]
  402d80:	ldrh	w0, [x0, w4, sxtw #1]
  402d84:	tbnz	w0, #11, 402f1c <ferror@plt+0x10cc>
  402d88:	mov	x28, x19
  402d8c:	str	x19, [sp, #120]
  402d90:	ldrsb	w0, [x28, #1]
  402d94:	cmp	w0, #0x69
  402d98:	b.ne	402cf4 <ferror@plt+0xea4>  // b.any
  402d9c:	ldrsb	w0, [x28, #2]
  402da0:	and	w0, w0, #0xffffffdf
  402da4:	cmp	w0, #0x42
  402da8:	b.ne	402d08 <ferror@plt+0xeb8>  // b.any
  402dac:	ldrsb	w0, [x28, #3]
  402db0:	cbnz	w0, 402d08 <ferror@plt+0xeb8>
  402db4:	mov	x19, #0x400                 	// #1024
  402db8:	ldrsb	w27, [x28]
  402dbc:	adrp	x24, 406000 <ferror@plt+0x41b0>
  402dc0:	add	x24, x24, #0x1c0
  402dc4:	mov	x0, x24
  402dc8:	mov	w1, w27
  402dcc:	bl	401d30 <strchr@plt>
  402dd0:	cbz	x0, 402fbc <ferror@plt+0x116c>
  402dd4:	sub	x1, x0, x24
  402dd8:	add	w1, w1, #0x1
  402ddc:	cbz	w1, 402fd8 <ferror@plt+0x1188>
  402de0:	umulh	x0, x25, x19
  402de4:	cbnz	x0, 402fa8 <ferror@plt+0x1158>
  402de8:	sub	w0, w1, #0x2
  402dec:	b	402dfc <ferror@plt+0xfac>
  402df0:	umulh	x2, x25, x19
  402df4:	sub	w0, w0, #0x1
  402df8:	cbnz	x2, 402fa8 <ferror@plt+0x1158>
  402dfc:	mul	x25, x25, x19
  402e00:	cmn	w0, #0x1
  402e04:	b.ne	402df0 <ferror@plt+0xfa0>  // b.any
  402e08:	mov	w0, #0x0                   	// #0
  402e0c:	cbz	x23, 402e14 <ferror@plt+0xfc4>
  402e10:	str	w1, [x23]
  402e14:	cmp	x26, #0x0
  402e18:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402e1c:	b.eq	402ec4 <ferror@plt+0x1074>  // b.none
  402e20:	sub	w1, w1, #0x2
  402e24:	mov	x5, #0x1                   	// #1
  402e28:	b	402e38 <ferror@plt+0xfe8>
  402e2c:	umulh	x2, x5, x19
  402e30:	sub	w1, w1, #0x1
  402e34:	cbnz	x2, 402e44 <ferror@plt+0xff4>
  402e38:	mul	x5, x5, x19
  402e3c:	cmn	w1, #0x1
  402e40:	b.ne	402e2c <ferror@plt+0xfdc>  // b.any
  402e44:	cmp	x26, #0xa
  402e48:	mov	x1, #0xa                   	// #10
  402e4c:	b.ls	402e60 <ferror@plt+0x1010>  // b.plast
  402e50:	add	x1, x1, x1, lsl #2
  402e54:	cmp	x26, x1, lsl #1
  402e58:	lsl	x1, x1, #1
  402e5c:	b.hi	402e50 <ferror@plt+0x1000>  // b.pmore
  402e60:	cbz	w20, 402e7c <ferror@plt+0x102c>
  402e64:	mov	w2, #0x0                   	// #0
  402e68:	add	x1, x1, x1, lsl #2
  402e6c:	add	w2, w2, #0x1
  402e70:	cmp	w20, w2
  402e74:	lsl	x1, x1, #1
  402e78:	b.ne	402e68 <ferror@plt+0x1018>  // b.any
  402e7c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402e80:	mov	x4, #0x1                   	// #1
  402e84:	movk	x8, #0xcccd
  402e88:	umulh	x6, x26, x8
  402e8c:	add	x7, x4, x4, lsl #2
  402e90:	mov	x3, x4
  402e94:	cmp	x26, #0x9
  402e98:	lsl	x4, x7, #1
  402e9c:	lsr	x2, x6, #3
  402ea0:	add	x2, x2, x2, lsl #2
  402ea4:	sub	x2, x26, x2, lsl #1
  402ea8:	lsr	x26, x6, #3
  402eac:	cbz	x2, 402ec0 <ferror@plt+0x1070>
  402eb0:	udiv	x3, x1, x3
  402eb4:	udiv	x2, x3, x2
  402eb8:	udiv	x2, x5, x2
  402ebc:	add	x25, x25, x2
  402ec0:	b.hi	402e88 <ferror@plt+0x1038>  // b.pmore
  402ec4:	str	x25, [x22]
  402ec8:	tbnz	w0, #31, 402f98 <ferror@plt+0x1148>
  402ecc:	ldp	x25, x26, [sp, #64]
  402ed0:	ldp	x27, x28, [sp, #80]
  402ed4:	b	402ef4 <ferror@plt+0x10a4>
  402ed8:	cbnz	w0, 402f14 <ferror@plt+0x10c4>
  402edc:	nop
  402ee0:	ldp	x25, x26, [sp, #64]
  402ee4:	ldp	x27, x28, [sp, #80]
  402ee8:	mov	w1, #0x16                  	// #22
  402eec:	mov	w0, #0xffffffea            	// #-22
  402ef0:	str	w1, [x21]
  402ef4:	ldp	x19, x20, [sp, #16]
  402ef8:	ldp	x21, x22, [sp, #32]
  402efc:	ldp	x23, x24, [sp, #48]
  402f00:	ldp	x29, x30, [sp], #128
  402f04:	ret
  402f08:	sub	x1, x25, #0x1
  402f0c:	cmn	x1, #0x3
  402f10:	b.ls	402cd0 <ferror@plt+0xe80>  // b.plast
  402f14:	neg	w0, w0
  402f18:	b	402ec8 <ferror@plt+0x1078>
  402f1c:	str	wzr, [x21]
  402f20:	mov	x1, x27
  402f24:	mov	x0, x19
  402f28:	mov	w3, #0x0                   	// #0
  402f2c:	mov	w2, #0x0                   	// #0
  402f30:	str	xzr, [sp, #120]
  402f34:	bl	401bc0 <__strtoul_internal@plt>
  402f38:	mov	x26, x0
  402f3c:	ldr	x28, [sp, #120]
  402f40:	ldr	w0, [x21]
  402f44:	cmp	x28, x19
  402f48:	b.eq	402ed8 <ferror@plt+0x1088>  // b.none
  402f4c:	cbz	w0, 402f74 <ferror@plt+0x1124>
  402f50:	sub	x1, x26, #0x1
  402f54:	cmn	x1, #0x3
  402f58:	b.hi	402f14 <ferror@plt+0x10c4>  // b.pmore
  402f5c:	cbz	x28, 402ee0 <ferror@plt+0x1090>
  402f60:	ldrsb	w0, [x28]
  402f64:	cbnz	w0, 402ce8 <ferror@plt+0xe98>
  402f68:	b	402ee0 <ferror@plt+0x1090>
  402f6c:	cbnz	w0, 402d08 <ferror@plt+0xeb8>
  402f70:	b	402db4 <ferror@plt+0xf64>
  402f74:	cbnz	x26, 402f5c <ferror@plt+0x110c>
  402f78:	b	402ce8 <ferror@plt+0xe98>
  402f7c:	mov	w0, #0x0                   	// #0
  402f80:	ldp	x27, x28, [sp, #80]
  402f84:	str	x25, [x22]
  402f88:	ldp	x25, x26, [sp, #64]
  402f8c:	b	402ef4 <ferror@plt+0x10a4>
  402f90:	mov	x19, x1
  402f94:	b	402d7c <ferror@plt+0xf2c>
  402f98:	neg	w1, w0
  402f9c:	ldp	x25, x26, [sp, #64]
  402fa0:	ldp	x27, x28, [sp, #80]
  402fa4:	b	402ef0 <ferror@plt+0x10a0>
  402fa8:	mov	w0, #0xffffffde            	// #-34
  402fac:	cbnz	x23, 402e10 <ferror@plt+0xfc0>
  402fb0:	b	402e14 <ferror@plt+0xfc4>
  402fb4:	mov	x19, #0x3e8                 	// #1000
  402fb8:	b	402db8 <ferror@plt+0xf68>
  402fbc:	adrp	x1, 406000 <ferror@plt+0x41b0>
  402fc0:	add	x24, x1, #0x1d0
  402fc4:	mov	x0, x24
  402fc8:	mov	w1, w27
  402fcc:	bl	401d30 <strchr@plt>
  402fd0:	cbnz	x0, 402dd4 <ferror@plt+0xf84>
  402fd4:	b	402ee0 <ferror@plt+0x1090>
  402fd8:	mov	w0, #0x0                   	// #0
  402fdc:	cbnz	x23, 402e10 <ferror@plt+0xfc0>
  402fe0:	ldp	x27, x28, [sp, #80]
  402fe4:	str	x25, [x22]
  402fe8:	ldp	x25, x26, [sp, #64]
  402fec:	b	402ef4 <ferror@plt+0x10a4>
  402ff0:	mov	x2, #0x0                   	// #0
  402ff4:	b	402c20 <ferror@plt+0xdd0>
  402ff8:	stp	x29, x30, [sp, #-48]!
  402ffc:	mov	x29, sp
  403000:	stp	x21, x22, [sp, #32]
  403004:	mov	x22, x1
  403008:	cbz	x0, 403068 <ferror@plt+0x1218>
  40300c:	mov	x21, x0
  403010:	stp	x19, x20, [sp, #16]
  403014:	mov	x20, x0
  403018:	b	403034 <ferror@plt+0x11e4>
  40301c:	bl	401cb0 <__ctype_b_loc@plt>
  403020:	ubfiz	x19, x19, #1, #8
  403024:	ldr	x2, [x0]
  403028:	ldrh	w2, [x2, x19]
  40302c:	tbz	w2, #11, 40303c <ferror@plt+0x11ec>
  403030:	add	x20, x20, #0x1
  403034:	ldrsb	w19, [x20]
  403038:	cbnz	w19, 40301c <ferror@plt+0x11cc>
  40303c:	cbz	x22, 403044 <ferror@plt+0x11f4>
  403040:	str	x20, [x22]
  403044:	cmp	x20, x21
  403048:	b.ls	403080 <ferror@plt+0x1230>  // b.plast
  40304c:	ldrsb	w1, [x20]
  403050:	mov	w0, #0x1                   	// #1
  403054:	ldp	x19, x20, [sp, #16]
  403058:	cbnz	w1, 403070 <ferror@plt+0x1220>
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldp	x29, x30, [sp], #48
  403064:	ret
  403068:	cbz	x1, 403070 <ferror@plt+0x1220>
  40306c:	str	xzr, [x1]
  403070:	mov	w0, #0x0                   	// #0
  403074:	ldp	x21, x22, [sp, #32]
  403078:	ldp	x29, x30, [sp], #48
  40307c:	ret
  403080:	mov	w0, #0x0                   	// #0
  403084:	ldp	x19, x20, [sp, #16]
  403088:	b	403074 <ferror@plt+0x1224>
  40308c:	nop
  403090:	stp	x29, x30, [sp, #-48]!
  403094:	mov	x29, sp
  403098:	stp	x21, x22, [sp, #32]
  40309c:	mov	x22, x1
  4030a0:	cbz	x0, 403100 <ferror@plt+0x12b0>
  4030a4:	mov	x21, x0
  4030a8:	stp	x19, x20, [sp, #16]
  4030ac:	mov	x20, x0
  4030b0:	b	4030cc <ferror@plt+0x127c>
  4030b4:	bl	401cb0 <__ctype_b_loc@plt>
  4030b8:	ubfiz	x19, x19, #1, #8
  4030bc:	ldr	x2, [x0]
  4030c0:	ldrh	w2, [x2, x19]
  4030c4:	tbz	w2, #12, 4030d4 <ferror@plt+0x1284>
  4030c8:	add	x20, x20, #0x1
  4030cc:	ldrsb	w19, [x20]
  4030d0:	cbnz	w19, 4030b4 <ferror@plt+0x1264>
  4030d4:	cbz	x22, 4030dc <ferror@plt+0x128c>
  4030d8:	str	x20, [x22]
  4030dc:	cmp	x20, x21
  4030e0:	b.ls	403118 <ferror@plt+0x12c8>  // b.plast
  4030e4:	ldrsb	w1, [x20]
  4030e8:	mov	w0, #0x1                   	// #1
  4030ec:	ldp	x19, x20, [sp, #16]
  4030f0:	cbnz	w1, 403108 <ferror@plt+0x12b8>
  4030f4:	ldp	x21, x22, [sp, #32]
  4030f8:	ldp	x29, x30, [sp], #48
  4030fc:	ret
  403100:	cbz	x1, 403108 <ferror@plt+0x12b8>
  403104:	str	xzr, [x1]
  403108:	mov	w0, #0x0                   	// #0
  40310c:	ldp	x21, x22, [sp, #32]
  403110:	ldp	x29, x30, [sp], #48
  403114:	ret
  403118:	mov	w0, #0x0                   	// #0
  40311c:	ldp	x19, x20, [sp, #16]
  403120:	b	40310c <ferror@plt+0x12bc>
  403124:	nop
  403128:	stp	x29, x30, [sp, #-128]!
  40312c:	mov	x29, sp
  403130:	stp	x19, x20, [sp, #16]
  403134:	mov	x19, x0
  403138:	mov	x20, x1
  40313c:	mov	w0, #0xffffffd0            	// #-48
  403140:	add	x1, sp, #0x50
  403144:	stp	x21, x22, [sp, #32]
  403148:	add	x21, sp, #0x80
  40314c:	stp	x21, x21, [sp, #48]
  403150:	str	x1, [sp, #64]
  403154:	stp	w0, wzr, [sp, #72]
  403158:	stp	x2, x3, [sp, #80]
  40315c:	stp	x4, x5, [sp, #96]
  403160:	stp	x6, x7, [sp, #112]
  403164:	b	4031ac <ferror@plt+0x135c>
  403168:	ldr	x1, [x0]
  40316c:	add	x2, x0, #0xf
  403170:	and	x2, x2, #0xfffffffffffffff8
  403174:	str	x2, [sp, #48]
  403178:	cbz	x1, 4031f8 <ferror@plt+0x13a8>
  40317c:	add	x0, x2, #0xf
  403180:	and	x0, x0, #0xfffffffffffffff8
  403184:	str	x0, [sp, #48]
  403188:	ldr	x22, [x2]
  40318c:	cbz	x22, 4031f8 <ferror@plt+0x13a8>
  403190:	mov	x0, x19
  403194:	bl	401c90 <strcmp@plt>
  403198:	cbz	w0, 40321c <ferror@plt+0x13cc>
  40319c:	mov	x1, x22
  4031a0:	mov	x0, x19
  4031a4:	bl	401c90 <strcmp@plt>
  4031a8:	cbz	w0, 403220 <ferror@plt+0x13d0>
  4031ac:	ldr	w3, [sp, #72]
  4031b0:	ldr	x0, [sp, #48]
  4031b4:	tbz	w3, #31, 403168 <ferror@plt+0x1318>
  4031b8:	add	w2, w3, #0x8
  4031bc:	str	w2, [sp, #72]
  4031c0:	cmp	w2, #0x0
  4031c4:	b.gt	403168 <ferror@plt+0x1318>
  4031c8:	ldr	x1, [x21, w3, sxtw]
  4031cc:	cbz	x1, 4031f8 <ferror@plt+0x13a8>
  4031d0:	cbz	w2, 403230 <ferror@plt+0x13e0>
  4031d4:	add	w3, w3, #0x10
  4031d8:	str	w3, [sp, #72]
  4031dc:	cmp	w3, #0x0
  4031e0:	b.le	403214 <ferror@plt+0x13c4>
  4031e4:	add	x3, x0, #0xf
  4031e8:	mov	x2, x0
  4031ec:	and	x0, x3, #0xfffffffffffffff8
  4031f0:	str	x0, [sp, #48]
  4031f4:	b	403188 <ferror@plt+0x1338>
  4031f8:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4031fc:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403200:	mov	x3, x19
  403204:	mov	x2, x20
  403208:	ldr	w0, [x0, #608]
  40320c:	add	x1, x1, #0x1b0
  403210:	bl	401dc0 <errx@plt>
  403214:	add	x2, x21, w2, sxtw
  403218:	b	403188 <ferror@plt+0x1338>
  40321c:	mov	w0, #0x1                   	// #1
  403220:	ldp	x19, x20, [sp, #16]
  403224:	ldp	x21, x22, [sp, #32]
  403228:	ldp	x29, x30, [sp], #128
  40322c:	ret
  403230:	mov	x2, x0
  403234:	b	40317c <ferror@plt+0x132c>
  403238:	cbz	x1, 403264 <ferror@plt+0x1414>
  40323c:	add	x3, x0, x1
  403240:	sxtb	w2, w2
  403244:	b	403258 <ferror@plt+0x1408>
  403248:	b.eq	403268 <ferror@plt+0x1418>  // b.none
  40324c:	add	x0, x0, #0x1
  403250:	cmp	x3, x0
  403254:	b.eq	403264 <ferror@plt+0x1414>  // b.none
  403258:	ldrsb	w1, [x0]
  40325c:	cmp	w2, w1
  403260:	cbnz	w1, 403248 <ferror@plt+0x13f8>
  403264:	mov	x0, #0x0                   	// #0
  403268:	ret
  40326c:	nop
  403270:	stp	x29, x30, [sp, #-64]!
  403274:	mov	x29, sp
  403278:	stp	x19, x20, [sp, #16]
  40327c:	mov	x19, x0
  403280:	stp	x21, x22, [sp, #32]
  403284:	mov	x21, x1
  403288:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40328c:	str	xzr, [sp, #56]
  403290:	bl	401e00 <__errno_location@plt>
  403294:	str	wzr, [x0]
  403298:	cbz	x19, 4032ac <ferror@plt+0x145c>
  40329c:	mov	x20, x0
  4032a0:	ldrsb	w0, [x19]
  4032a4:	adrp	x22, 418000 <ferror@plt+0x161b0>
  4032a8:	cbnz	w0, 4032c4 <ferror@plt+0x1474>
  4032ac:	ldr	w0, [x22, #608]
  4032b0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4032b4:	mov	x3, x19
  4032b8:	mov	x2, x21
  4032bc:	add	x1, x1, #0x1b0
  4032c0:	bl	401dc0 <errx@plt>
  4032c4:	add	x1, sp, #0x38
  4032c8:	mov	x0, x19
  4032cc:	mov	w3, #0x0                   	// #0
  4032d0:	mov	w2, #0xa                   	// #10
  4032d4:	bl	401bc0 <__strtoul_internal@plt>
  4032d8:	ldr	w1, [x20]
  4032dc:	cbnz	w1, 403320 <ferror@plt+0x14d0>
  4032e0:	ldr	x1, [sp, #56]
  4032e4:	cmp	x19, x1
  4032e8:	b.eq	4032ac <ferror@plt+0x145c>  // b.none
  4032ec:	cbz	x1, 4032f8 <ferror@plt+0x14a8>
  4032f0:	ldrsb	w1, [x1]
  4032f4:	cbnz	w1, 4032ac <ferror@plt+0x145c>
  4032f8:	mov	x1, #0xffffffff            	// #4294967295
  4032fc:	cmp	x0, x1
  403300:	b.hi	403340 <ferror@plt+0x14f0>  // b.pmore
  403304:	mov	x1, #0xffff                	// #65535
  403308:	cmp	x0, x1
  40330c:	b.hi	40334c <ferror@plt+0x14fc>  // b.pmore
  403310:	ldp	x19, x20, [sp, #16]
  403314:	ldp	x21, x22, [sp, #32]
  403318:	ldp	x29, x30, [sp], #64
  40331c:	ret
  403320:	ldr	w0, [x22, #608]
  403324:	cmp	w1, #0x22
  403328:	b.ne	4032ac <ferror@plt+0x145c>  // b.any
  40332c:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403330:	mov	x3, x19
  403334:	mov	x2, x21
  403338:	add	x1, x1, #0x1b0
  40333c:	bl	401e30 <err@plt>
  403340:	mov	x1, x21
  403344:	mov	x0, x19
  403348:	bl	402bd0 <ferror@plt+0xd80>
  40334c:	mov	x1, x21
  403350:	mov	x0, x19
  403354:	bl	402bd0 <ferror@plt+0xd80>
  403358:	stp	x29, x30, [sp, #-64]!
  40335c:	mov	x29, sp
  403360:	stp	x19, x20, [sp, #16]
  403364:	mov	x19, x0
  403368:	stp	x21, x22, [sp, #32]
  40336c:	mov	x21, x1
  403370:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403374:	str	xzr, [sp, #56]
  403378:	bl	401e00 <__errno_location@plt>
  40337c:	str	wzr, [x0]
  403380:	cbz	x19, 403394 <ferror@plt+0x1544>
  403384:	mov	x20, x0
  403388:	ldrsb	w0, [x19]
  40338c:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403390:	cbnz	w0, 4033ac <ferror@plt+0x155c>
  403394:	ldr	w0, [x22, #608]
  403398:	adrp	x1, 406000 <ferror@plt+0x41b0>
  40339c:	mov	x3, x19
  4033a0:	mov	x2, x21
  4033a4:	add	x1, x1, #0x1b0
  4033a8:	bl	401dc0 <errx@plt>
  4033ac:	add	x1, sp, #0x38
  4033b0:	mov	x0, x19
  4033b4:	mov	w3, #0x0                   	// #0
  4033b8:	mov	w2, #0x10                  	// #16
  4033bc:	bl	401bc0 <__strtoul_internal@plt>
  4033c0:	ldr	w1, [x20]
  4033c4:	cbnz	w1, 403408 <ferror@plt+0x15b8>
  4033c8:	ldr	x1, [sp, #56]
  4033cc:	cmp	x19, x1
  4033d0:	b.eq	403394 <ferror@plt+0x1544>  // b.none
  4033d4:	cbz	x1, 4033e0 <ferror@plt+0x1590>
  4033d8:	ldrsb	w1, [x1]
  4033dc:	cbnz	w1, 403394 <ferror@plt+0x1544>
  4033e0:	mov	x1, #0xffffffff            	// #4294967295
  4033e4:	cmp	x0, x1
  4033e8:	b.hi	403428 <ferror@plt+0x15d8>  // b.pmore
  4033ec:	mov	x1, #0xffff                	// #65535
  4033f0:	cmp	x0, x1
  4033f4:	b.hi	403434 <ferror@plt+0x15e4>  // b.pmore
  4033f8:	ldp	x19, x20, [sp, #16]
  4033fc:	ldp	x21, x22, [sp, #32]
  403400:	ldp	x29, x30, [sp], #64
  403404:	ret
  403408:	ldr	w0, [x22, #608]
  40340c:	cmp	w1, #0x22
  403410:	b.ne	403394 <ferror@plt+0x1544>  // b.any
  403414:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403418:	mov	x3, x19
  40341c:	mov	x2, x21
  403420:	add	x1, x1, #0x1b0
  403424:	bl	401e30 <err@plt>
  403428:	mov	x1, x21
  40342c:	mov	x0, x19
  403430:	bl	402bd0 <ferror@plt+0xd80>
  403434:	mov	x1, x21
  403438:	mov	x0, x19
  40343c:	bl	402bd0 <ferror@plt+0xd80>
  403440:	stp	x29, x30, [sp, #-64]!
  403444:	mov	x29, sp
  403448:	stp	x19, x20, [sp, #16]
  40344c:	mov	x19, x0
  403450:	stp	x21, x22, [sp, #32]
  403454:	mov	x21, x1
  403458:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40345c:	str	xzr, [sp, #56]
  403460:	bl	401e00 <__errno_location@plt>
  403464:	str	wzr, [x0]
  403468:	cbz	x19, 40347c <ferror@plt+0x162c>
  40346c:	mov	x20, x0
  403470:	ldrsb	w0, [x19]
  403474:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403478:	cbnz	w0, 403494 <ferror@plt+0x1644>
  40347c:	ldr	w0, [x22, #608]
  403480:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403484:	mov	x3, x19
  403488:	mov	x2, x21
  40348c:	add	x1, x1, #0x1b0
  403490:	bl	401dc0 <errx@plt>
  403494:	add	x1, sp, #0x38
  403498:	mov	x0, x19
  40349c:	mov	w3, #0x0                   	// #0
  4034a0:	mov	w2, #0xa                   	// #10
  4034a4:	bl	401bc0 <__strtoul_internal@plt>
  4034a8:	ldr	w1, [x20]
  4034ac:	cbnz	w1, 4034e4 <ferror@plt+0x1694>
  4034b0:	ldr	x1, [sp, #56]
  4034b4:	cmp	x19, x1
  4034b8:	b.eq	40347c <ferror@plt+0x162c>  // b.none
  4034bc:	cbz	x1, 4034c8 <ferror@plt+0x1678>
  4034c0:	ldrsb	w1, [x1]
  4034c4:	cbnz	w1, 40347c <ferror@plt+0x162c>
  4034c8:	mov	x1, #0xffffffff            	// #4294967295
  4034cc:	cmp	x0, x1
  4034d0:	b.hi	403504 <ferror@plt+0x16b4>  // b.pmore
  4034d4:	ldp	x19, x20, [sp, #16]
  4034d8:	ldp	x21, x22, [sp, #32]
  4034dc:	ldp	x29, x30, [sp], #64
  4034e0:	ret
  4034e4:	ldr	w0, [x22, #608]
  4034e8:	cmp	w1, #0x22
  4034ec:	b.ne	40347c <ferror@plt+0x162c>  // b.any
  4034f0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4034f4:	mov	x3, x19
  4034f8:	mov	x2, x21
  4034fc:	add	x1, x1, #0x1b0
  403500:	bl	401e30 <err@plt>
  403504:	mov	x1, x21
  403508:	mov	x0, x19
  40350c:	bl	402bd0 <ferror@plt+0xd80>
  403510:	stp	x29, x30, [sp, #-64]!
  403514:	mov	x29, sp
  403518:	stp	x19, x20, [sp, #16]
  40351c:	mov	x19, x0
  403520:	stp	x21, x22, [sp, #32]
  403524:	mov	x21, x1
  403528:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40352c:	str	xzr, [sp, #56]
  403530:	bl	401e00 <__errno_location@plt>
  403534:	str	wzr, [x0]
  403538:	cbz	x19, 40354c <ferror@plt+0x16fc>
  40353c:	mov	x20, x0
  403540:	ldrsb	w0, [x19]
  403544:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403548:	cbnz	w0, 403564 <ferror@plt+0x1714>
  40354c:	ldr	w0, [x22, #608]
  403550:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403554:	mov	x3, x19
  403558:	mov	x2, x21
  40355c:	add	x1, x1, #0x1b0
  403560:	bl	401dc0 <errx@plt>
  403564:	add	x1, sp, #0x38
  403568:	mov	x0, x19
  40356c:	mov	w3, #0x0                   	// #0
  403570:	mov	w2, #0x10                  	// #16
  403574:	bl	401bc0 <__strtoul_internal@plt>
  403578:	ldr	w1, [x20]
  40357c:	cbnz	w1, 4035b4 <ferror@plt+0x1764>
  403580:	ldr	x1, [sp, #56]
  403584:	cmp	x19, x1
  403588:	b.eq	40354c <ferror@plt+0x16fc>  // b.none
  40358c:	cbz	x1, 403598 <ferror@plt+0x1748>
  403590:	ldrsb	w1, [x1]
  403594:	cbnz	w1, 40354c <ferror@plt+0x16fc>
  403598:	mov	x1, #0xffffffff            	// #4294967295
  40359c:	cmp	x0, x1
  4035a0:	b.hi	4035d4 <ferror@plt+0x1784>  // b.pmore
  4035a4:	ldp	x19, x20, [sp, #16]
  4035a8:	ldp	x21, x22, [sp, #32]
  4035ac:	ldp	x29, x30, [sp], #64
  4035b0:	ret
  4035b4:	ldr	w0, [x22, #608]
  4035b8:	cmp	w1, #0x22
  4035bc:	b.ne	40354c <ferror@plt+0x16fc>  // b.any
  4035c0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4035c4:	mov	x3, x19
  4035c8:	mov	x2, x21
  4035cc:	add	x1, x1, #0x1b0
  4035d0:	bl	401e30 <err@plt>
  4035d4:	mov	x1, x21
  4035d8:	mov	x0, x19
  4035dc:	bl	402bd0 <ferror@plt+0xd80>
  4035e0:	stp	x29, x30, [sp, #-64]!
  4035e4:	mov	x29, sp
  4035e8:	stp	x19, x20, [sp, #16]
  4035ec:	mov	x19, x0
  4035f0:	stp	x21, x22, [sp, #32]
  4035f4:	mov	x21, x1
  4035f8:	adrp	x22, 418000 <ferror@plt+0x161b0>
  4035fc:	str	xzr, [sp, #56]
  403600:	bl	401e00 <__errno_location@plt>
  403604:	str	wzr, [x0]
  403608:	cbz	x19, 40361c <ferror@plt+0x17cc>
  40360c:	mov	x20, x0
  403610:	ldrsb	w0, [x19]
  403614:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403618:	cbnz	w0, 403634 <ferror@plt+0x17e4>
  40361c:	ldr	w0, [x22, #608]
  403620:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403624:	mov	x3, x19
  403628:	mov	x2, x21
  40362c:	add	x1, x1, #0x1b0
  403630:	bl	401dc0 <errx@plt>
  403634:	add	x1, sp, #0x38
  403638:	mov	x0, x19
  40363c:	mov	w3, #0x0                   	// #0
  403640:	mov	w2, #0xa                   	// #10
  403644:	bl	401b40 <__strtol_internal@plt>
  403648:	ldr	w1, [x20]
  40364c:	cbnz	w1, 403678 <ferror@plt+0x1828>
  403650:	ldr	x1, [sp, #56]
  403654:	cmp	x1, x19
  403658:	b.eq	40361c <ferror@plt+0x17cc>  // b.none
  40365c:	cbz	x1, 403668 <ferror@plt+0x1818>
  403660:	ldrsb	w1, [x1]
  403664:	cbnz	w1, 40361c <ferror@plt+0x17cc>
  403668:	ldp	x19, x20, [sp, #16]
  40366c:	ldp	x21, x22, [sp, #32]
  403670:	ldp	x29, x30, [sp], #64
  403674:	ret
  403678:	ldr	w0, [x22, #608]
  40367c:	cmp	w1, #0x22
  403680:	b.ne	40361c <ferror@plt+0x17cc>  // b.any
  403684:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403688:	mov	x3, x19
  40368c:	mov	x2, x21
  403690:	add	x1, x1, #0x1b0
  403694:	bl	401e30 <err@plt>
  403698:	stp	x29, x30, [sp, #-32]!
  40369c:	mov	x29, sp
  4036a0:	stp	x19, x20, [sp, #16]
  4036a4:	mov	x19, x1
  4036a8:	mov	x20, x0
  4036ac:	bl	4035e0 <ferror@plt+0x1790>
  4036b0:	mov	x2, #0x80000000            	// #2147483648
  4036b4:	add	x2, x0, x2
  4036b8:	mov	x1, #0xffffffff            	// #4294967295
  4036bc:	cmp	x2, x1
  4036c0:	b.hi	4036d0 <ferror@plt+0x1880>  // b.pmore
  4036c4:	ldp	x19, x20, [sp, #16]
  4036c8:	ldp	x29, x30, [sp], #32
  4036cc:	ret
  4036d0:	bl	401e00 <__errno_location@plt>
  4036d4:	mov	x4, x0
  4036d8:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4036dc:	mov	w5, #0x22                  	// #34
  4036e0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4036e4:	mov	x3, x20
  4036e8:	ldr	w0, [x0, #608]
  4036ec:	mov	x2, x19
  4036f0:	str	w5, [x4]
  4036f4:	add	x1, x1, #0x1b0
  4036f8:	bl	401e30 <err@plt>
  4036fc:	nop
  403700:	stp	x29, x30, [sp, #-32]!
  403704:	mov	x29, sp
  403708:	stp	x19, x20, [sp, #16]
  40370c:	mov	x19, x1
  403710:	mov	x20, x0
  403714:	bl	403698 <ferror@plt+0x1848>
  403718:	add	w2, w0, #0x8, lsl #12
  40371c:	mov	w1, #0xffff                	// #65535
  403720:	cmp	w2, w1
  403724:	b.hi	403734 <ferror@plt+0x18e4>  // b.pmore
  403728:	ldp	x19, x20, [sp, #16]
  40372c:	ldp	x29, x30, [sp], #32
  403730:	ret
  403734:	bl	401e00 <__errno_location@plt>
  403738:	mov	x4, x0
  40373c:	adrp	x0, 418000 <ferror@plt+0x161b0>
  403740:	mov	w5, #0x22                  	// #34
  403744:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403748:	mov	x3, x20
  40374c:	ldr	w0, [x0, #608]
  403750:	mov	x2, x19
  403754:	str	w5, [x4]
  403758:	add	x1, x1, #0x1b0
  40375c:	bl	401e30 <err@plt>
  403760:	stp	x29, x30, [sp, #-64]!
  403764:	mov	x29, sp
  403768:	stp	x19, x20, [sp, #16]
  40376c:	mov	x19, x0
  403770:	stp	x21, x22, [sp, #32]
  403774:	mov	x21, x1
  403778:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40377c:	str	xzr, [sp, #56]
  403780:	bl	401e00 <__errno_location@plt>
  403784:	str	wzr, [x0]
  403788:	cbz	x19, 40379c <ferror@plt+0x194c>
  40378c:	mov	x20, x0
  403790:	ldrsb	w0, [x19]
  403794:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403798:	cbnz	w0, 4037b4 <ferror@plt+0x1964>
  40379c:	ldr	w0, [x22, #608]
  4037a0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4037a4:	mov	x3, x19
  4037a8:	mov	x2, x21
  4037ac:	add	x1, x1, #0x1b0
  4037b0:	bl	401dc0 <errx@plt>
  4037b4:	add	x1, sp, #0x38
  4037b8:	mov	x0, x19
  4037bc:	mov	w3, #0x0                   	// #0
  4037c0:	mov	w2, #0xa                   	// #10
  4037c4:	bl	401bc0 <__strtoul_internal@plt>
  4037c8:	ldr	w1, [x20]
  4037cc:	cbnz	w1, 4037f8 <ferror@plt+0x19a8>
  4037d0:	ldr	x1, [sp, #56]
  4037d4:	cmp	x19, x1
  4037d8:	b.eq	40379c <ferror@plt+0x194c>  // b.none
  4037dc:	cbz	x1, 4037e8 <ferror@plt+0x1998>
  4037e0:	ldrsb	w1, [x1]
  4037e4:	cbnz	w1, 40379c <ferror@plt+0x194c>
  4037e8:	ldp	x19, x20, [sp, #16]
  4037ec:	ldp	x21, x22, [sp, #32]
  4037f0:	ldp	x29, x30, [sp], #64
  4037f4:	ret
  4037f8:	ldr	w0, [x22, #608]
  4037fc:	cmp	w1, #0x22
  403800:	b.ne	40379c <ferror@plt+0x194c>  // b.any
  403804:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403808:	mov	x3, x19
  40380c:	mov	x2, x21
  403810:	add	x1, x1, #0x1b0
  403814:	bl	401e30 <err@plt>
  403818:	stp	x29, x30, [sp, #-64]!
  40381c:	mov	x29, sp
  403820:	stp	x19, x20, [sp, #16]
  403824:	mov	x19, x0
  403828:	stp	x21, x22, [sp, #32]
  40382c:	mov	x21, x1
  403830:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403834:	str	xzr, [sp, #56]
  403838:	bl	401e00 <__errno_location@plt>
  40383c:	str	wzr, [x0]
  403840:	cbz	x19, 403854 <ferror@plt+0x1a04>
  403844:	mov	x20, x0
  403848:	ldrsb	w0, [x19]
  40384c:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403850:	cbnz	w0, 40386c <ferror@plt+0x1a1c>
  403854:	ldr	w0, [x22, #608]
  403858:	adrp	x1, 406000 <ferror@plt+0x41b0>
  40385c:	mov	x3, x19
  403860:	mov	x2, x21
  403864:	add	x1, x1, #0x1b0
  403868:	bl	401dc0 <errx@plt>
  40386c:	add	x1, sp, #0x38
  403870:	mov	x0, x19
  403874:	mov	w3, #0x0                   	// #0
  403878:	mov	w2, #0x10                  	// #16
  40387c:	bl	401bc0 <__strtoul_internal@plt>
  403880:	ldr	w1, [x20]
  403884:	cbnz	w1, 4038b0 <ferror@plt+0x1a60>
  403888:	ldr	x1, [sp, #56]
  40388c:	cmp	x19, x1
  403890:	b.eq	403854 <ferror@plt+0x1a04>  // b.none
  403894:	cbz	x1, 4038a0 <ferror@plt+0x1a50>
  403898:	ldrsb	w1, [x1]
  40389c:	cbnz	w1, 403854 <ferror@plt+0x1a04>
  4038a0:	ldp	x19, x20, [sp, #16]
  4038a4:	ldp	x21, x22, [sp, #32]
  4038a8:	ldp	x29, x30, [sp], #64
  4038ac:	ret
  4038b0:	ldr	w0, [x22, #608]
  4038b4:	cmp	w1, #0x22
  4038b8:	b.ne	403854 <ferror@plt+0x1a04>  // b.any
  4038bc:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4038c0:	mov	x3, x19
  4038c4:	mov	x2, x21
  4038c8:	add	x1, x1, #0x1b0
  4038cc:	bl	401e30 <err@plt>
  4038d0:	stp	x29, x30, [sp, #-64]!
  4038d4:	mov	x29, sp
  4038d8:	stp	x19, x20, [sp, #16]
  4038dc:	mov	x19, x0
  4038e0:	stp	x21, x22, [sp, #32]
  4038e4:	mov	x21, x1
  4038e8:	adrp	x22, 418000 <ferror@plt+0x161b0>
  4038ec:	str	xzr, [sp, #56]
  4038f0:	bl	401e00 <__errno_location@plt>
  4038f4:	str	wzr, [x0]
  4038f8:	cbz	x19, 40390c <ferror@plt+0x1abc>
  4038fc:	mov	x20, x0
  403900:	ldrsb	w0, [x19]
  403904:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403908:	cbnz	w0, 403924 <ferror@plt+0x1ad4>
  40390c:	ldr	w0, [x22, #608]
  403910:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403914:	mov	x3, x19
  403918:	mov	x2, x21
  40391c:	add	x1, x1, #0x1b0
  403920:	bl	401dc0 <errx@plt>
  403924:	mov	x0, x19
  403928:	add	x1, sp, #0x38
  40392c:	bl	401a60 <strtod@plt>
  403930:	ldr	w0, [x20]
  403934:	cbnz	w0, 403960 <ferror@plt+0x1b10>
  403938:	ldr	x0, [sp, #56]
  40393c:	cmp	x0, x19
  403940:	b.eq	40390c <ferror@plt+0x1abc>  // b.none
  403944:	cbz	x0, 403950 <ferror@plt+0x1b00>
  403948:	ldrsb	w0, [x0]
  40394c:	cbnz	w0, 40390c <ferror@plt+0x1abc>
  403950:	ldp	x19, x20, [sp, #16]
  403954:	ldp	x21, x22, [sp, #32]
  403958:	ldp	x29, x30, [sp], #64
  40395c:	ret
  403960:	cmp	w0, #0x22
  403964:	ldr	w0, [x22, #608]
  403968:	b.ne	40390c <ferror@plt+0x1abc>  // b.any
  40396c:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403970:	mov	x3, x19
  403974:	mov	x2, x21
  403978:	add	x1, x1, #0x1b0
  40397c:	bl	401e30 <err@plt>
  403980:	stp	x29, x30, [sp, #-64]!
  403984:	mov	x29, sp
  403988:	stp	x19, x20, [sp, #16]
  40398c:	mov	x19, x0
  403990:	stp	x21, x22, [sp, #32]
  403994:	mov	x21, x1
  403998:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40399c:	str	xzr, [sp, #56]
  4039a0:	bl	401e00 <__errno_location@plt>
  4039a4:	str	wzr, [x0]
  4039a8:	cbz	x19, 4039bc <ferror@plt+0x1b6c>
  4039ac:	mov	x20, x0
  4039b0:	ldrsb	w0, [x19]
  4039b4:	adrp	x22, 418000 <ferror@plt+0x161b0>
  4039b8:	cbnz	w0, 4039d4 <ferror@plt+0x1b84>
  4039bc:	ldr	w0, [x22, #608]
  4039c0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4039c4:	mov	x3, x19
  4039c8:	mov	x2, x21
  4039cc:	add	x1, x1, #0x1b0
  4039d0:	bl	401dc0 <errx@plt>
  4039d4:	add	x1, sp, #0x38
  4039d8:	mov	x0, x19
  4039dc:	mov	w2, #0xa                   	// #10
  4039e0:	bl	401cc0 <strtol@plt>
  4039e4:	ldr	w1, [x20]
  4039e8:	cbnz	w1, 403a14 <ferror@plt+0x1bc4>
  4039ec:	ldr	x1, [sp, #56]
  4039f0:	cmp	x1, x19
  4039f4:	b.eq	4039bc <ferror@plt+0x1b6c>  // b.none
  4039f8:	cbz	x1, 403a04 <ferror@plt+0x1bb4>
  4039fc:	ldrsb	w1, [x1]
  403a00:	cbnz	w1, 4039bc <ferror@plt+0x1b6c>
  403a04:	ldp	x19, x20, [sp, #16]
  403a08:	ldp	x21, x22, [sp, #32]
  403a0c:	ldp	x29, x30, [sp], #64
  403a10:	ret
  403a14:	ldr	w0, [x22, #608]
  403a18:	cmp	w1, #0x22
  403a1c:	b.ne	4039bc <ferror@plt+0x1b6c>  // b.any
  403a20:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403a24:	mov	x3, x19
  403a28:	mov	x2, x21
  403a2c:	add	x1, x1, #0x1b0
  403a30:	bl	401e30 <err@plt>
  403a34:	nop
  403a38:	stp	x29, x30, [sp, #-64]!
  403a3c:	mov	x29, sp
  403a40:	stp	x19, x20, [sp, #16]
  403a44:	mov	x19, x0
  403a48:	stp	x21, x22, [sp, #32]
  403a4c:	mov	x21, x1
  403a50:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403a54:	str	xzr, [sp, #56]
  403a58:	bl	401e00 <__errno_location@plt>
  403a5c:	str	wzr, [x0]
  403a60:	cbz	x19, 403a74 <ferror@plt+0x1c24>
  403a64:	mov	x20, x0
  403a68:	ldrsb	w0, [x19]
  403a6c:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403a70:	cbnz	w0, 403a8c <ferror@plt+0x1c3c>
  403a74:	ldr	w0, [x22, #608]
  403a78:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403a7c:	mov	x3, x19
  403a80:	mov	x2, x21
  403a84:	add	x1, x1, #0x1b0
  403a88:	bl	401dc0 <errx@plt>
  403a8c:	add	x1, sp, #0x38
  403a90:	mov	x0, x19
  403a94:	mov	w2, #0xa                   	// #10
  403a98:	bl	4019e0 <strtoul@plt>
  403a9c:	ldr	w1, [x20]
  403aa0:	cbnz	w1, 403acc <ferror@plt+0x1c7c>
  403aa4:	ldr	x1, [sp, #56]
  403aa8:	cmp	x1, x19
  403aac:	b.eq	403a74 <ferror@plt+0x1c24>  // b.none
  403ab0:	cbz	x1, 403abc <ferror@plt+0x1c6c>
  403ab4:	ldrsb	w1, [x1]
  403ab8:	cbnz	w1, 403a74 <ferror@plt+0x1c24>
  403abc:	ldp	x19, x20, [sp, #16]
  403ac0:	ldp	x21, x22, [sp, #32]
  403ac4:	ldp	x29, x30, [sp], #64
  403ac8:	ret
  403acc:	ldr	w0, [x22, #608]
  403ad0:	cmp	w1, #0x22
  403ad4:	b.ne	403a74 <ferror@plt+0x1c24>  // b.any
  403ad8:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403adc:	mov	x3, x19
  403ae0:	mov	x2, x21
  403ae4:	add	x1, x1, #0x1b0
  403ae8:	bl	401e30 <err@plt>
  403aec:	nop
  403af0:	stp	x29, x30, [sp, #-48]!
  403af4:	mov	x29, sp
  403af8:	stp	x19, x20, [sp, #16]
  403afc:	mov	x19, x1
  403b00:	mov	x20, x0
  403b04:	add	x1, sp, #0x28
  403b08:	bl	402ff0 <ferror@plt+0x11a0>
  403b0c:	cbz	w0, 403b44 <ferror@plt+0x1cf4>
  403b10:	bl	401e00 <__errno_location@plt>
  403b14:	ldr	w1, [x0]
  403b18:	adrp	x2, 418000 <ferror@plt+0x161b0>
  403b1c:	mov	x3, x20
  403b20:	ldr	w0, [x2, #608]
  403b24:	mov	x2, x19
  403b28:	cbz	w1, 403b38 <ferror@plt+0x1ce8>
  403b2c:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403b30:	add	x1, x1, #0x1b0
  403b34:	bl	401e30 <err@plt>
  403b38:	adrp	x1, 406000 <ferror@plt+0x41b0>
  403b3c:	add	x1, x1, #0x1b0
  403b40:	bl	401dc0 <errx@plt>
  403b44:	ldp	x19, x20, [sp, #16]
  403b48:	ldr	x0, [sp, #40]
  403b4c:	ldp	x29, x30, [sp], #48
  403b50:	ret
  403b54:	nop
  403b58:	stp	x29, x30, [sp, #-32]!
  403b5c:	mov	x29, sp
  403b60:	str	x19, [sp, #16]
  403b64:	mov	x19, x1
  403b68:	mov	x1, x2
  403b6c:	bl	4038d0 <ferror@plt+0x1a80>
  403b70:	fcvtzs	d2, d0
  403b74:	mov	x0, #0x848000000000        	// #145685290680320
  403b78:	movk	x0, #0x412e, lsl #48
  403b7c:	fmov	d1, x0
  403b80:	scvtf	d3, d2
  403b84:	fsub	d0, d0, d3
  403b88:	fmul	d0, d0, d1
  403b8c:	fcvtzs	d0, d0
  403b90:	stp	d2, d0, [x19]
  403b94:	ldr	x19, [sp, #16]
  403b98:	ldp	x29, x30, [sp], #32
  403b9c:	ret
  403ba0:	mov	w2, w0
  403ba4:	mov	x0, x1
  403ba8:	and	w1, w2, #0xf000
  403bac:	add	x14, x0, #0x1
  403bb0:	cmp	w1, #0x4, lsl #12
  403bb4:	add	x13, x0, #0x2
  403bb8:	add	x12, x0, #0x3
  403bbc:	add	x11, x0, #0x4
  403bc0:	add	x10, x0, #0x5
  403bc4:	add	x9, x0, #0x6
  403bc8:	add	x8, x0, #0x7
  403bcc:	add	x7, x0, #0x8
  403bd0:	add	x6, x0, #0x9
  403bd4:	b.eq	403d40 <ferror@plt+0x1ef0>  // b.none
  403bd8:	cmp	w1, #0xa, lsl #12
  403bdc:	b.eq	403c34 <ferror@plt+0x1de4>  // b.none
  403be0:	cmp	w1, #0x2, lsl #12
  403be4:	b.eq	403d60 <ferror@plt+0x1f10>  // b.none
  403be8:	cmp	w1, #0x6, lsl #12
  403bec:	b.eq	403d50 <ferror@plt+0x1f00>  // b.none
  403bf0:	cmp	w1, #0xc, lsl #12
  403bf4:	b.eq	403d70 <ferror@plt+0x1f20>  // b.none
  403bf8:	cmp	w1, #0x1, lsl #12
  403bfc:	b.eq	403d80 <ferror@plt+0x1f30>  // b.none
  403c00:	cmp	w1, #0x8, lsl #12
  403c04:	b.eq	403d90 <ferror@plt+0x1f40>  // b.none
  403c08:	mov	x4, x6
  403c0c:	mov	x6, x7
  403c10:	mov	x7, x8
  403c14:	mov	x8, x9
  403c18:	mov	x9, x10
  403c1c:	mov	x10, x11
  403c20:	mov	x11, x12
  403c24:	mov	x12, x13
  403c28:	mov	x13, x14
  403c2c:	mov	x14, x0
  403c30:	b	403c40 <ferror@plt+0x1df0>
  403c34:	mov	x4, x0
  403c38:	mov	w1, #0x6c                  	// #108
  403c3c:	strb	w1, [x4], #10
  403c40:	tst	x2, #0x100
  403c44:	mov	w5, #0x2d                  	// #45
  403c48:	mov	w3, #0x72                  	// #114
  403c4c:	csel	w3, w3, w5, ne  // ne = any
  403c50:	tst	x2, #0x80
  403c54:	strb	w3, [x14]
  403c58:	mov	w3, #0x77                  	// #119
  403c5c:	csel	w3, w3, w5, ne  // ne = any
  403c60:	strb	w3, [x13]
  403c64:	and	w1, w2, #0x40
  403c68:	tbz	w2, #11, 403d08 <ferror@plt+0x1eb8>
  403c6c:	cmp	w1, #0x0
  403c70:	mov	w3, #0x53                  	// #83
  403c74:	mov	w1, #0x73                  	// #115
  403c78:	csel	w1, w1, w3, ne  // ne = any
  403c7c:	tst	x2, #0x20
  403c80:	strb	w1, [x12]
  403c84:	mov	w5, #0x2d                  	// #45
  403c88:	mov	w3, #0x72                  	// #114
  403c8c:	csel	w3, w3, w5, ne  // ne = any
  403c90:	tst	x2, #0x10
  403c94:	strb	w3, [x11]
  403c98:	mov	w3, #0x77                  	// #119
  403c9c:	csel	w3, w3, w5, ne  // ne = any
  403ca0:	strb	w3, [x10]
  403ca4:	and	w1, w2, #0x8
  403ca8:	tbz	w2, #10, 403d30 <ferror@plt+0x1ee0>
  403cac:	cmp	w1, #0x0
  403cb0:	mov	w3, #0x53                  	// #83
  403cb4:	mov	w1, #0x73                  	// #115
  403cb8:	csel	w1, w1, w3, ne  // ne = any
  403cbc:	tst	x2, #0x4
  403cc0:	strb	w1, [x9]
  403cc4:	mov	w5, #0x2d                  	// #45
  403cc8:	mov	w3, #0x72                  	// #114
  403ccc:	csel	w3, w3, w5, ne  // ne = any
  403cd0:	tst	x2, #0x2
  403cd4:	strb	w3, [x8]
  403cd8:	mov	w3, #0x77                  	// #119
  403cdc:	csel	w3, w3, w5, ne  // ne = any
  403ce0:	strb	w3, [x7]
  403ce4:	and	w1, w2, #0x1
  403ce8:	tbz	w2, #9, 403d18 <ferror@plt+0x1ec8>
  403cec:	cmp	w1, #0x0
  403cf0:	mov	w2, #0x54                  	// #84
  403cf4:	mov	w1, #0x74                  	// #116
  403cf8:	csel	w1, w1, w2, ne  // ne = any
  403cfc:	strb	w1, [x6]
  403d00:	strb	wzr, [x4]
  403d04:	ret
  403d08:	cmp	w1, #0x0
  403d0c:	mov	w1, #0x78                  	// #120
  403d10:	csel	w1, w1, w5, ne  // ne = any
  403d14:	b	403c7c <ferror@plt+0x1e2c>
  403d18:	cmp	w1, #0x0
  403d1c:	mov	w1, #0x78                  	// #120
  403d20:	csel	w1, w1, w5, ne  // ne = any
  403d24:	strb	w1, [x6]
  403d28:	strb	wzr, [x4]
  403d2c:	ret
  403d30:	cmp	w1, #0x0
  403d34:	mov	w1, #0x78                  	// #120
  403d38:	csel	w1, w1, w5, ne  // ne = any
  403d3c:	b	403cbc <ferror@plt+0x1e6c>
  403d40:	mov	x4, x0
  403d44:	mov	w1, #0x64                  	// #100
  403d48:	strb	w1, [x4], #10
  403d4c:	b	403c40 <ferror@plt+0x1df0>
  403d50:	mov	x4, x0
  403d54:	mov	w1, #0x62                  	// #98
  403d58:	strb	w1, [x4], #10
  403d5c:	b	403c40 <ferror@plt+0x1df0>
  403d60:	mov	x4, x0
  403d64:	mov	w1, #0x63                  	// #99
  403d68:	strb	w1, [x4], #10
  403d6c:	b	403c40 <ferror@plt+0x1df0>
  403d70:	mov	x4, x0
  403d74:	mov	w1, #0x73                  	// #115
  403d78:	strb	w1, [x4], #10
  403d7c:	b	403c40 <ferror@plt+0x1df0>
  403d80:	mov	x4, x0
  403d84:	mov	w1, #0x70                  	// #112
  403d88:	strb	w1, [x4], #10
  403d8c:	b	403c40 <ferror@plt+0x1df0>
  403d90:	mov	x4, x0
  403d94:	mov	w1, #0x2d                  	// #45
  403d98:	strb	w1, [x4], #10
  403d9c:	b	403c40 <ferror@plt+0x1df0>
  403da0:	stp	x29, x30, [sp, #-96]!
  403da4:	mov	x29, sp
  403da8:	stp	x19, x20, [sp, #16]
  403dac:	add	x20, sp, #0x38
  403db0:	mov	x4, x20
  403db4:	stp	x21, x22, [sp, #32]
  403db8:	tbz	w0, #1, 403dc8 <ferror@plt+0x1f78>
  403dbc:	add	x4, x20, #0x1
  403dc0:	mov	w2, #0x20                  	// #32
  403dc4:	strb	w2, [sp, #56]
  403dc8:	cmp	x1, #0x3ff
  403dcc:	b.ls	403f14 <ferror@plt+0x20c4>  // b.plast
  403dd0:	mov	x2, #0xfffff               	// #1048575
  403dd4:	cmp	x1, x2
  403dd8:	b.ls	403f90 <ferror@plt+0x2140>  // b.plast
  403ddc:	mov	x2, #0x3fffffff            	// #1073741823
  403de0:	cmp	x1, x2
  403de4:	b.ls	403f9c <ferror@plt+0x214c>  // b.plast
  403de8:	mov	x2, #0xffffffffff          	// #1099511627775
  403dec:	cmp	x1, x2
  403df0:	b.ls	403fa8 <ferror@plt+0x2158>  // b.plast
  403df4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403df8:	cmp	x1, x2
  403dfc:	b.ls	403fb4 <ferror@plt+0x2164>  // b.plast
  403e00:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403e04:	cmp	x1, x2
  403e08:	b.ls	403fc0 <ferror@plt+0x2170>  // b.plast
  403e0c:	mov	w3, #0x3c                  	// #60
  403e10:	mov	w6, #0x46                  	// #70
  403e14:	mov	w7, #0xcccd                	// #52429
  403e18:	adrp	x8, 406000 <ferror@plt+0x41b0>
  403e1c:	movk	w7, #0xcccc, lsl #16
  403e20:	add	x8, x8, #0x1e0
  403e24:	mov	x2, #0xffffffffffffffff    	// #-1
  403e28:	lsr	x22, x1, x3
  403e2c:	umull	x7, w3, w7
  403e30:	lsl	x2, x2, x3
  403e34:	bic	x2, x1, x2
  403e38:	and	w5, w0, #0x1
  403e3c:	mov	w3, w22
  403e40:	lsr	x7, x7, #35
  403e44:	ldrsb	w1, [x8, w7, sxtw]
  403e48:	strb	w1, [x4]
  403e4c:	cmp	w1, #0x42
  403e50:	add	x1, x4, #0x1
  403e54:	csel	w5, w5, wzr, ne  // ne = any
  403e58:	cbz	w5, 403e68 <ferror@plt+0x2018>
  403e5c:	add	x1, x4, #0x3
  403e60:	mov	w5, #0x4269                	// #17001
  403e64:	sturh	w5, [x4, #1]
  403e68:	strb	wzr, [x1]
  403e6c:	cbz	x2, 403f20 <ferror@plt+0x20d0>
  403e70:	sub	w6, w6, #0x14
  403e74:	lsr	x2, x2, x6
  403e78:	tbz	w0, #2, 403f54 <ferror@plt+0x2104>
  403e7c:	add	x2, x2, #0x5
  403e80:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403e84:	movk	x0, #0xcccd
  403e88:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403e8c:	movk	x4, #0x1999, lsl #48
  403e90:	umulh	x19, x2, x0
  403e94:	lsr	x19, x19, #3
  403e98:	mul	x1, x19, x0
  403e9c:	umulh	x0, x19, x0
  403ea0:	ror	x1, x1, #1
  403ea4:	lsr	x0, x0, #3
  403ea8:	cmp	x1, x4
  403eac:	csel	x19, x19, x0, hi  // hi = pmore
  403eb0:	cbz	x19, 403f20 <ferror@plt+0x20d0>
  403eb4:	bl	401b00 <localeconv@plt>
  403eb8:	cbz	x0, 403f84 <ferror@plt+0x2134>
  403ebc:	ldr	x4, [x0]
  403ec0:	cbz	x4, 403f84 <ferror@plt+0x2134>
  403ec4:	ldrsb	w1, [x4]
  403ec8:	adrp	x0, 406000 <ferror@plt+0x41b0>
  403ecc:	add	x0, x0, #0x388
  403ed0:	cmp	w1, #0x0
  403ed4:	csel	x4, x0, x4, eq  // eq = none
  403ed8:	mov	x6, x20
  403edc:	mov	x5, x19
  403ee0:	mov	w3, w22
  403ee4:	adrp	x2, 406000 <ferror@plt+0x41b0>
  403ee8:	add	x2, x2, #0x1e8
  403eec:	add	x21, sp, #0x40
  403ef0:	mov	x1, #0x20                  	// #32
  403ef4:	mov	x0, x21
  403ef8:	bl	401af0 <snprintf@plt>
  403efc:	mov	x0, x21
  403f00:	bl	401be0 <strdup@plt>
  403f04:	ldp	x19, x20, [sp, #16]
  403f08:	ldp	x21, x22, [sp, #32]
  403f0c:	ldp	x29, x30, [sp], #96
  403f10:	ret
  403f14:	mov	w3, w1
  403f18:	mov	w0, #0x42                  	// #66
  403f1c:	strh	w0, [x4]
  403f20:	mov	x4, x20
  403f24:	adrp	x2, 406000 <ferror@plt+0x41b0>
  403f28:	add	x2, x2, #0x1f8
  403f2c:	add	x21, sp, #0x40
  403f30:	mov	x1, #0x20                  	// #32
  403f34:	mov	x0, x21
  403f38:	bl	401af0 <snprintf@plt>
  403f3c:	mov	x0, x21
  403f40:	bl	401be0 <strdup@plt>
  403f44:	ldp	x19, x20, [sp, #16]
  403f48:	ldp	x21, x22, [sp, #32]
  403f4c:	ldp	x29, x30, [sp], #96
  403f50:	ret
  403f54:	add	x2, x2, #0x32
  403f58:	mov	x5, #0xf5c3                	// #62915
  403f5c:	movk	x5, #0x5c28, lsl #16
  403f60:	lsr	x19, x2, #2
  403f64:	movk	x5, #0xc28f, lsl #32
  403f68:	movk	x5, #0x28f5, lsl #48
  403f6c:	umulh	x19, x19, x5
  403f70:	lsr	x19, x19, #2
  403f74:	cmp	x19, #0xa
  403f78:	b.ne	403eb0 <ferror@plt+0x2060>  // b.any
  403f7c:	add	w3, w22, #0x1
  403f80:	b	403f20 <ferror@plt+0x20d0>
  403f84:	adrp	x4, 406000 <ferror@plt+0x41b0>
  403f88:	add	x4, x4, #0x388
  403f8c:	b	403ed8 <ferror@plt+0x2088>
  403f90:	mov	w6, #0x14                  	// #20
  403f94:	sub	w3, w6, #0xa
  403f98:	b	403e14 <ferror@plt+0x1fc4>
  403f9c:	mov	w6, #0x1e                  	// #30
  403fa0:	sub	w3, w6, #0xa
  403fa4:	b	403e14 <ferror@plt+0x1fc4>
  403fa8:	mov	w6, #0x28                  	// #40
  403fac:	sub	w3, w6, #0xa
  403fb0:	b	403e14 <ferror@plt+0x1fc4>
  403fb4:	mov	w6, #0x32                  	// #50
  403fb8:	sub	w3, w6, #0xa
  403fbc:	b	403e14 <ferror@plt+0x1fc4>
  403fc0:	mov	w6, #0x3c                  	// #60
  403fc4:	sub	w3, w6, #0xa
  403fc8:	b	403e14 <ferror@plt+0x1fc4>
  403fcc:	nop
  403fd0:	cbz	x0, 4040cc <ferror@plt+0x227c>
  403fd4:	stp	x29, x30, [sp, #-64]!
  403fd8:	mov	x29, sp
  403fdc:	stp	x19, x20, [sp, #16]
  403fe0:	mov	x20, x0
  403fe4:	ldrsb	w4, [x0]
  403fe8:	cbz	w4, 4040bc <ferror@plt+0x226c>
  403fec:	cmp	x1, #0x0
  403ff0:	stp	x21, x22, [sp, #32]
  403ff4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403ff8:	stp	x23, x24, [sp, #48]
  403ffc:	mov	x21, x2
  404000:	mov	x23, x1
  404004:	mov	x22, x3
  404008:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40400c:	b.eq	4040b4 <ferror@plt+0x2264>  // b.none
  404010:	mov	x19, #0x0                   	// #0
  404014:	nop
  404018:	cmp	w4, #0x2c
  40401c:	ldrsb	w4, [x20, #1]
  404020:	b.eq	40404c <ferror@plt+0x21fc>  // b.none
  404024:	cbz	w4, 404054 <ferror@plt+0x2204>
  404028:	add	x20, x20, #0x1
  40402c:	cmp	x21, x19
  404030:	b.hi	404018 <ferror@plt+0x21c8>  // b.pmore
  404034:	mov	w0, #0xfffffffe            	// #-2
  404038:	ldp	x19, x20, [sp, #16]
  40403c:	ldp	x21, x22, [sp, #32]
  404040:	ldp	x23, x24, [sp, #48]
  404044:	ldp	x29, x30, [sp], #64
  404048:	ret
  40404c:	mov	x24, x20
  404050:	cbnz	w4, 404058 <ferror@plt+0x2208>
  404054:	add	x24, x20, #0x1
  404058:	cmp	x0, x24
  40405c:	b.cs	4040b4 <ferror@plt+0x2264>  // b.hs, b.nlast
  404060:	sub	x1, x24, x0
  404064:	blr	x22
  404068:	cmn	w0, #0x1
  40406c:	b.eq	4040b4 <ferror@plt+0x2264>  // b.none
  404070:	str	w0, [x23, x19, lsl #2]
  404074:	add	x19, x19, #0x1
  404078:	ldrsb	w0, [x24]
  40407c:	cbz	w0, 40409c <ferror@plt+0x224c>
  404080:	mov	x0, x20
  404084:	ldrsb	w4, [x0, #1]!
  404088:	cbz	w4, 40409c <ferror@plt+0x224c>
  40408c:	cmp	x21, x19
  404090:	b.ls	404034 <ferror@plt+0x21e4>  // b.plast
  404094:	mov	x20, x0
  404098:	b	404018 <ferror@plt+0x21c8>
  40409c:	mov	w0, w19
  4040a0:	ldp	x19, x20, [sp, #16]
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x23, x24, [sp, #48]
  4040ac:	ldp	x29, x30, [sp], #64
  4040b0:	ret
  4040b4:	ldp	x21, x22, [sp, #32]
  4040b8:	ldp	x23, x24, [sp, #48]
  4040bc:	mov	w0, #0xffffffff            	// #-1
  4040c0:	ldp	x19, x20, [sp, #16]
  4040c4:	ldp	x29, x30, [sp], #64
  4040c8:	ret
  4040cc:	mov	w0, #0xffffffff            	// #-1
  4040d0:	ret
  4040d4:	nop
  4040d8:	cbz	x0, 404154 <ferror@plt+0x2304>
  4040dc:	stp	x29, x30, [sp, #-32]!
  4040e0:	mov	x29, sp
  4040e4:	str	x19, [sp, #16]
  4040e8:	mov	x19, x3
  4040ec:	mov	x3, x4
  4040f0:	cmp	x19, #0x0
  4040f4:	ldrsb	w4, [x0]
  4040f8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4040fc:	b.eq	40414c <ferror@plt+0x22fc>  // b.none
  404100:	ldr	x5, [x19]
  404104:	cmp	x5, x2
  404108:	b.hi	40414c <ferror@plt+0x22fc>  // b.pmore
  40410c:	cmp	w4, #0x2b
  404110:	b.eq	40413c <ferror@plt+0x22ec>  // b.none
  404114:	str	xzr, [x19]
  404118:	bl	403fd0 <ferror@plt+0x2180>
  40411c:	cmp	w0, #0x0
  404120:	b.le	404130 <ferror@plt+0x22e0>
  404124:	ldr	x1, [x19]
  404128:	add	x1, x1, w0, sxtw
  40412c:	str	x1, [x19]
  404130:	ldr	x19, [sp, #16]
  404134:	ldp	x29, x30, [sp], #32
  404138:	ret
  40413c:	add	x0, x0, #0x1
  404140:	add	x1, x1, x5, lsl #2
  404144:	sub	x2, x2, x5
  404148:	b	404118 <ferror@plt+0x22c8>
  40414c:	mov	w0, #0xffffffff            	// #-1
  404150:	b	404130 <ferror@plt+0x22e0>
  404154:	mov	w0, #0xffffffff            	// #-1
  404158:	ret
  40415c:	nop
  404160:	cmp	x2, #0x0
  404164:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404168:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40416c:	b.eq	404248 <ferror@plt+0x23f8>  // b.none
  404170:	stp	x29, x30, [sp, #-64]!
  404174:	mov	x29, sp
  404178:	stp	x19, x20, [sp, #16]
  40417c:	mov	x20, x2
  404180:	mov	x19, x0
  404184:	stp	x21, x22, [sp, #32]
  404188:	mov	w21, #0x1                   	// #1
  40418c:	str	x23, [sp, #48]
  404190:	mov	x23, x1
  404194:	ldrsb	w3, [x0]
  404198:	cbz	w3, 404230 <ferror@plt+0x23e0>
  40419c:	nop
  4041a0:	cmp	w3, #0x2c
  4041a4:	ldrsb	w3, [x19, #1]
  4041a8:	b.eq	4041c0 <ferror@plt+0x2370>  // b.none
  4041ac:	cbz	w3, 40420c <ferror@plt+0x23bc>
  4041b0:	add	x19, x19, #0x1
  4041b4:	cmp	w3, #0x2c
  4041b8:	ldrsb	w3, [x19, #1]
  4041bc:	b.ne	4041ac <ferror@plt+0x235c>  // b.any
  4041c0:	mov	x22, x19
  4041c4:	cbz	w3, 40420c <ferror@plt+0x23bc>
  4041c8:	cmp	x0, x22
  4041cc:	b.cs	404218 <ferror@plt+0x23c8>  // b.hs, b.nlast
  4041d0:	sub	x1, x22, x0
  4041d4:	blr	x20
  4041d8:	tbnz	w0, #31, 40421c <ferror@plt+0x23cc>
  4041dc:	asr	w2, w0, #3
  4041e0:	and	w0, w0, #0x7
  4041e4:	lsl	w0, w21, w0
  4041e8:	ldrb	w1, [x23, w2, sxtw]
  4041ec:	orr	w0, w0, w1
  4041f0:	strb	w0, [x23, w2, sxtw]
  4041f4:	ldrsb	w0, [x22]
  4041f8:	cbz	w0, 404230 <ferror@plt+0x23e0>
  4041fc:	ldrsb	w3, [x19, #1]!
  404200:	cbz	w3, 404230 <ferror@plt+0x23e0>
  404204:	mov	x0, x19
  404208:	b	4041a0 <ferror@plt+0x2350>
  40420c:	add	x22, x19, #0x1
  404210:	cmp	x0, x22
  404214:	b.cc	4041d0 <ferror@plt+0x2380>  // b.lo, b.ul, b.last
  404218:	mov	w0, #0xffffffff            	// #-1
  40421c:	ldp	x19, x20, [sp, #16]
  404220:	ldp	x21, x22, [sp, #32]
  404224:	ldr	x23, [sp, #48]
  404228:	ldp	x29, x30, [sp], #64
  40422c:	ret
  404230:	mov	w0, #0x0                   	// #0
  404234:	ldp	x19, x20, [sp, #16]
  404238:	ldp	x21, x22, [sp, #32]
  40423c:	ldr	x23, [sp, #48]
  404240:	ldp	x29, x30, [sp], #64
  404244:	ret
  404248:	mov	w0, #0xffffffea            	// #-22
  40424c:	ret
  404250:	cmp	x2, #0x0
  404254:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404258:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40425c:	b.eq	40431c <ferror@plt+0x24cc>  // b.none
  404260:	stp	x29, x30, [sp, #-48]!
  404264:	mov	x29, sp
  404268:	stp	x19, x20, [sp, #16]
  40426c:	mov	x19, x0
  404270:	stp	x21, x22, [sp, #32]
  404274:	mov	x21, x2
  404278:	mov	x22, x1
  40427c:	ldrsb	w3, [x0]
  404280:	cbz	w3, 404308 <ferror@plt+0x24b8>
  404284:	nop
  404288:	cmp	w3, #0x2c
  40428c:	ldrsb	w3, [x19, #1]
  404290:	b.eq	4042a8 <ferror@plt+0x2458>  // b.none
  404294:	cbz	w3, 4042e8 <ferror@plt+0x2498>
  404298:	add	x19, x19, #0x1
  40429c:	cmp	w3, #0x2c
  4042a0:	ldrsb	w3, [x19, #1]
  4042a4:	b.ne	404294 <ferror@plt+0x2444>  // b.any
  4042a8:	mov	x20, x19
  4042ac:	cbz	w3, 4042e8 <ferror@plt+0x2498>
  4042b0:	cmp	x0, x20
  4042b4:	b.cs	4042f4 <ferror@plt+0x24a4>  // b.hs, b.nlast
  4042b8:	sub	x1, x20, x0
  4042bc:	blr	x21
  4042c0:	tbnz	x0, #63, 4042f8 <ferror@plt+0x24a8>
  4042c4:	ldr	x2, [x22]
  4042c8:	orr	x0, x2, x0
  4042cc:	str	x0, [x22]
  4042d0:	ldrsb	w0, [x20]
  4042d4:	cbz	w0, 404308 <ferror@plt+0x24b8>
  4042d8:	ldrsb	w3, [x19, #1]!
  4042dc:	cbz	w3, 404308 <ferror@plt+0x24b8>
  4042e0:	mov	x0, x19
  4042e4:	b	404288 <ferror@plt+0x2438>
  4042e8:	add	x20, x19, #0x1
  4042ec:	cmp	x0, x20
  4042f0:	b.cc	4042b8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4042f4:	mov	w0, #0xffffffff            	// #-1
  4042f8:	ldp	x19, x20, [sp, #16]
  4042fc:	ldp	x21, x22, [sp, #32]
  404300:	ldp	x29, x30, [sp], #48
  404304:	ret
  404308:	mov	w0, #0x0                   	// #0
  40430c:	ldp	x19, x20, [sp, #16]
  404310:	ldp	x21, x22, [sp, #32]
  404314:	ldp	x29, x30, [sp], #48
  404318:	ret
  40431c:	mov	w0, #0xffffffea            	// #-22
  404320:	ret
  404324:	nop
  404328:	stp	x29, x30, [sp, #-80]!
  40432c:	mov	x29, sp
  404330:	str	xzr, [sp, #72]
  404334:	cbz	x0, 4043c8 <ferror@plt+0x2578>
  404338:	stp	x19, x20, [sp, #16]
  40433c:	mov	x19, x0
  404340:	mov	x20, x2
  404344:	stp	x21, x22, [sp, #32]
  404348:	mov	w21, w3
  40434c:	stp	x23, x24, [sp, #48]
  404350:	mov	x23, x1
  404354:	str	w3, [x1]
  404358:	str	w3, [x2]
  40435c:	bl	401e00 <__errno_location@plt>
  404360:	str	wzr, [x0]
  404364:	mov	x22, x0
  404368:	ldrsb	w0, [x19]
  40436c:	cmp	w0, #0x3a
  404370:	b.eq	4043d4 <ferror@plt+0x2584>  // b.none
  404374:	add	x24, sp, #0x48
  404378:	mov	x0, x19
  40437c:	mov	x1, x24
  404380:	mov	w2, #0xa                   	// #10
  404384:	bl	401cc0 <strtol@plt>
  404388:	str	w0, [x23]
  40438c:	str	w0, [x20]
  404390:	ldr	w0, [x22]
  404394:	cbnz	w0, 40440c <ferror@plt+0x25bc>
  404398:	ldr	x2, [sp, #72]
  40439c:	cmp	x2, #0x0
  4043a0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4043a4:	b.eq	40440c <ferror@plt+0x25bc>  // b.none
  4043a8:	ldrsb	w3, [x2]
  4043ac:	cmp	w3, #0x3a
  4043b0:	b.eq	404420 <ferror@plt+0x25d0>  // b.none
  4043b4:	cmp	w3, #0x2d
  4043b8:	b.eq	40443c <ferror@plt+0x25ec>  // b.none
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldp	x21, x22, [sp, #32]
  4043c4:	ldp	x23, x24, [sp, #48]
  4043c8:	mov	w0, #0x0                   	// #0
  4043cc:	ldp	x29, x30, [sp], #80
  4043d0:	ret
  4043d4:	add	x19, x19, #0x1
  4043d8:	add	x1, sp, #0x48
  4043dc:	mov	x0, x19
  4043e0:	mov	w2, #0xa                   	// #10
  4043e4:	bl	401cc0 <strtol@plt>
  4043e8:	str	w0, [x20]
  4043ec:	ldr	w0, [x22]
  4043f0:	cbnz	w0, 40440c <ferror@plt+0x25bc>
  4043f4:	ldr	x0, [sp, #72]
  4043f8:	cbz	x0, 40440c <ferror@plt+0x25bc>
  4043fc:	ldrsb	w1, [x0]
  404400:	cmp	w1, #0x0
  404404:	ccmp	x0, x19, #0x4, eq  // eq = none
  404408:	b.ne	4043bc <ferror@plt+0x256c>  // b.any
  40440c:	mov	w0, #0xffffffff            	// #-1
  404410:	ldp	x19, x20, [sp, #16]
  404414:	ldp	x21, x22, [sp, #32]
  404418:	ldp	x23, x24, [sp, #48]
  40441c:	b	4043cc <ferror@plt+0x257c>
  404420:	ldrsb	w1, [x2, #1]
  404424:	cbnz	w1, 40443c <ferror@plt+0x25ec>
  404428:	ldp	x23, x24, [sp, #48]
  40442c:	str	w21, [x20]
  404430:	ldp	x19, x20, [sp, #16]
  404434:	ldp	x21, x22, [sp, #32]
  404438:	b	4043cc <ferror@plt+0x257c>
  40443c:	str	wzr, [x22]
  404440:	add	x19, x2, #0x1
  404444:	mov	x1, x24
  404448:	mov	x0, x19
  40444c:	mov	w2, #0xa                   	// #10
  404450:	str	xzr, [sp, #72]
  404454:	bl	401cc0 <strtol@plt>
  404458:	str	w0, [x20]
  40445c:	ldr	w0, [x22]
  404460:	cbz	w0, 4043f4 <ferror@plt+0x25a4>
  404464:	b	40440c <ferror@plt+0x25bc>
  404468:	cmp	x1, #0x0
  40446c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404470:	b.eq	4045fc <ferror@plt+0x27ac>  // b.none
  404474:	stp	x29, x30, [sp, #-48]!
  404478:	mov	x29, sp
  40447c:	stp	x19, x20, [sp, #16]
  404480:	mov	x19, x0
  404484:	mov	x20, x1
  404488:	stp	x21, x22, [sp, #32]
  40448c:	ldrsb	w0, [x19]
  404490:	cmp	w0, #0x2f
  404494:	b.eq	4044a0 <ferror@plt+0x2650>  // b.none
  404498:	b	404564 <ferror@plt+0x2714>
  40449c:	add	x19, x19, #0x1
  4044a0:	ldrsb	w0, [x19, #1]
  4044a4:	cmp	w0, #0x2f
  4044a8:	b.eq	40449c <ferror@plt+0x264c>  // b.none
  4044ac:	ldrsb	w0, [x19, #1]
  4044b0:	mov	x21, #0x1                   	// #1
  4044b4:	cmp	w0, #0x2f
  4044b8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4044bc:	b.eq	4044d4 <ferror@plt+0x2684>  // b.none
  4044c0:	add	x21, x21, #0x1
  4044c4:	ldrsb	w0, [x19, x21]
  4044c8:	cmp	w0, #0x2f
  4044cc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4044d0:	b.ne	4044c0 <ferror@plt+0x2670>  // b.any
  4044d4:	ldrsb	w0, [x20]
  4044d8:	cmp	w0, #0x2f
  4044dc:	b.eq	4044e8 <ferror@plt+0x2698>  // b.none
  4044e0:	b	404580 <ferror@plt+0x2730>
  4044e4:	add	x20, x20, #0x1
  4044e8:	ldrsb	w0, [x20, #1]
  4044ec:	cmp	w0, #0x2f
  4044f0:	b.eq	4044e4 <ferror@plt+0x2694>  // b.none
  4044f4:	ldrsb	w0, [x20, #1]
  4044f8:	cmp	w0, #0x2f
  4044fc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404500:	b.eq	4045f0 <ferror@plt+0x27a0>  // b.none
  404504:	mov	x22, #0x1                   	// #1
  404508:	add	x22, x22, #0x1
  40450c:	ldrsb	w0, [x20, x22]
  404510:	cmp	w0, #0x2f
  404514:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404518:	b.ne	404508 <ferror@plt+0x26b8>  // b.any
  40451c:	add	x0, x22, x21
  404520:	cbz	x0, 404598 <ferror@plt+0x2748>
  404524:	cmp	x0, #0x1
  404528:	b.eq	4045ac <ferror@plt+0x275c>  // b.none
  40452c:	cmp	x20, #0x0
  404530:	ccmp	x21, x22, #0x0, ne  // ne = any
  404534:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404538:	b.eq	4045dc <ferror@plt+0x278c>  // b.none
  40453c:	mov	x2, x21
  404540:	mov	x1, x20
  404544:	mov	x0, x19
  404548:	bl	401b50 <strncmp@plt>
  40454c:	cbnz	w0, 4045dc <ferror@plt+0x278c>
  404550:	add	x19, x19, x21
  404554:	add	x20, x20, x22
  404558:	ldrsb	w0, [x19]
  40455c:	cmp	w0, #0x2f
  404560:	b.eq	4044a0 <ferror@plt+0x2650>  // b.none
  404564:	cbnz	w0, 4044ac <ferror@plt+0x265c>
  404568:	ldrsb	w0, [x20]
  40456c:	mov	x21, #0x0                   	// #0
  404570:	mov	x19, #0x0                   	// #0
  404574:	cmp	w0, #0x2f
  404578:	b.eq	4044e8 <ferror@plt+0x2698>  // b.none
  40457c:	nop
  404580:	cbnz	w0, 4044f4 <ferror@plt+0x26a4>
  404584:	mov	x0, x21
  404588:	mov	x22, #0x0                   	// #0
  40458c:	mov	x20, #0x0                   	// #0
  404590:	cbnz	x0, 404524 <ferror@plt+0x26d4>
  404594:	nop
  404598:	mov	w0, #0x1                   	// #1
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	ldp	x21, x22, [sp, #32]
  4045a4:	ldp	x29, x30, [sp], #48
  4045a8:	ret
  4045ac:	cbz	x19, 4045bc <ferror@plt+0x276c>
  4045b0:	ldrsb	w1, [x19]
  4045b4:	cmp	w1, #0x2f
  4045b8:	b.eq	40459c <ferror@plt+0x274c>  // b.none
  4045bc:	cbz	x20, 4045dc <ferror@plt+0x278c>
  4045c0:	ldrsb	w0, [x20]
  4045c4:	cmp	w0, #0x2f
  4045c8:	b.eq	404598 <ferror@plt+0x2748>  // b.none
  4045cc:	cmp	x20, #0x0
  4045d0:	ccmp	x21, x22, #0x0, ne  // ne = any
  4045d4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4045d8:	b.ne	40453c <ferror@plt+0x26ec>  // b.any
  4045dc:	mov	w0, #0x0                   	// #0
  4045e0:	ldp	x19, x20, [sp, #16]
  4045e4:	ldp	x21, x22, [sp, #32]
  4045e8:	ldp	x29, x30, [sp], #48
  4045ec:	ret
  4045f0:	add	x0, x21, #0x1
  4045f4:	mov	x22, #0x1                   	// #1
  4045f8:	b	404520 <ferror@plt+0x26d0>
  4045fc:	mov	w0, #0x0                   	// #0
  404600:	ret
  404604:	nop
  404608:	stp	x29, x30, [sp, #-64]!
  40460c:	mov	x29, sp
  404610:	stp	x19, x20, [sp, #16]
  404614:	mov	x19, x1
  404618:	orr	x1, x0, x1
  40461c:	cbz	x1, 40469c <ferror@plt+0x284c>
  404620:	stp	x21, x22, [sp, #32]
  404624:	mov	x20, x0
  404628:	mov	x21, x2
  40462c:	cbz	x0, 4046b0 <ferror@plt+0x2860>
  404630:	cbz	x19, 4046c8 <ferror@plt+0x2878>
  404634:	stp	x23, x24, [sp, #48]
  404638:	bl	4019f0 <strlen@plt>
  40463c:	mov	x23, x0
  404640:	mvn	x0, x0
  404644:	mov	x22, #0x0                   	// #0
  404648:	cmp	x21, x0
  40464c:	b.hi	404684 <ferror@plt+0x2834>  // b.pmore
  404650:	add	x24, x21, x23
  404654:	add	x0, x24, #0x1
  404658:	bl	401b30 <malloc@plt>
  40465c:	mov	x22, x0
  404660:	cbz	x0, 404684 <ferror@plt+0x2834>
  404664:	mov	x1, x20
  404668:	mov	x2, x23
  40466c:	bl	4019c0 <memcpy@plt>
  404670:	mov	x2, x21
  404674:	mov	x1, x19
  404678:	add	x0, x22, x23
  40467c:	bl	4019c0 <memcpy@plt>
  404680:	strb	wzr, [x22, x24]
  404684:	mov	x0, x22
  404688:	ldp	x19, x20, [sp, #16]
  40468c:	ldp	x21, x22, [sp, #32]
  404690:	ldp	x23, x24, [sp, #48]
  404694:	ldp	x29, x30, [sp], #64
  404698:	ret
  40469c:	ldp	x19, x20, [sp, #16]
  4046a0:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4046a4:	ldp	x29, x30, [sp], #64
  4046a8:	add	x0, x0, #0xca8
  4046ac:	b	401be0 <strdup@plt>
  4046b0:	mov	x0, x19
  4046b4:	mov	x1, x2
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x21, x22, [sp, #32]
  4046c0:	ldp	x29, x30, [sp], #64
  4046c4:	b	401d10 <strndup@plt>
  4046c8:	ldp	x19, x20, [sp, #16]
  4046cc:	ldp	x21, x22, [sp, #32]
  4046d0:	ldp	x29, x30, [sp], #64
  4046d4:	b	401be0 <strdup@plt>
  4046d8:	stp	x29, x30, [sp, #-32]!
  4046dc:	mov	x2, #0x0                   	// #0
  4046e0:	mov	x29, sp
  4046e4:	stp	x19, x20, [sp, #16]
  4046e8:	mov	x20, x0
  4046ec:	mov	x19, x1
  4046f0:	cbz	x1, 404700 <ferror@plt+0x28b0>
  4046f4:	mov	x0, x1
  4046f8:	bl	4019f0 <strlen@plt>
  4046fc:	mov	x2, x0
  404700:	mov	x1, x19
  404704:	mov	x0, x20
  404708:	ldp	x19, x20, [sp, #16]
  40470c:	ldp	x29, x30, [sp], #32
  404710:	b	404608 <ferror@plt+0x27b8>
  404714:	nop
  404718:	stp	x29, x30, [sp, #-288]!
  40471c:	mov	w9, #0xffffffd0            	// #-48
  404720:	mov	w8, #0xffffff80            	// #-128
  404724:	mov	x29, sp
  404728:	add	x10, sp, #0xf0
  40472c:	add	x11, sp, #0x120
  404730:	stp	x11, x11, [sp, #80]
  404734:	str	x10, [sp, #96]
  404738:	stp	w9, w8, [sp, #104]
  40473c:	ldp	x10, x11, [sp, #80]
  404740:	str	x19, [sp, #16]
  404744:	ldp	x8, x9, [sp, #96]
  404748:	mov	x19, x0
  40474c:	add	x0, sp, #0x48
  404750:	stp	x10, x11, [sp, #32]
  404754:	stp	x8, x9, [sp, #48]
  404758:	str	q0, [sp, #112]
  40475c:	str	q1, [sp, #128]
  404760:	str	q2, [sp, #144]
  404764:	str	q3, [sp, #160]
  404768:	str	q4, [sp, #176]
  40476c:	str	q5, [sp, #192]
  404770:	str	q6, [sp, #208]
  404774:	str	q7, [sp, #224]
  404778:	stp	x2, x3, [sp, #240]
  40477c:	add	x2, sp, #0x20
  404780:	stp	x4, x5, [sp, #256]
  404784:	stp	x6, x7, [sp, #272]
  404788:	bl	401d00 <vasprintf@plt>
  40478c:	tbnz	w0, #31, 4047bc <ferror@plt+0x296c>
  404790:	ldr	x1, [sp, #72]
  404794:	sxtw	x2, w0
  404798:	mov	x0, x19
  40479c:	bl	404608 <ferror@plt+0x27b8>
  4047a0:	mov	x19, x0
  4047a4:	ldr	x0, [sp, #72]
  4047a8:	bl	401cd0 <free@plt>
  4047ac:	mov	x0, x19
  4047b0:	ldr	x19, [sp, #16]
  4047b4:	ldp	x29, x30, [sp], #288
  4047b8:	ret
  4047bc:	mov	x19, #0x0                   	// #0
  4047c0:	mov	x0, x19
  4047c4:	ldr	x19, [sp, #16]
  4047c8:	ldp	x29, x30, [sp], #288
  4047cc:	ret
  4047d0:	stp	x29, x30, [sp, #-96]!
  4047d4:	mov	x29, sp
  4047d8:	stp	x19, x20, [sp, #16]
  4047dc:	ldr	x19, [x0]
  4047e0:	stp	x21, x22, [sp, #32]
  4047e4:	stp	x23, x24, [sp, #48]
  4047e8:	mov	x23, x0
  4047ec:	ldrsb	w0, [x19]
  4047f0:	cbz	w0, 404948 <ferror@plt+0x2af8>
  4047f4:	mov	x24, x1
  4047f8:	mov	x22, x2
  4047fc:	mov	x1, x2
  404800:	mov	x0, x19
  404804:	stp	x25, x26, [sp, #64]
  404808:	mov	w25, w3
  40480c:	bl	401d20 <strspn@plt>
  404810:	ldrsb	w20, [x19, x0]
  404814:	add	x21, x19, x0
  404818:	cbz	w20, 404904 <ferror@plt+0x2ab4>
  40481c:	cbz	w25, 4048d0 <ferror@plt+0x2a80>
  404820:	adrp	x0, 406000 <ferror@plt+0x41b0>
  404824:	mov	w1, w20
  404828:	add	x0, x0, #0x200
  40482c:	bl	401d30 <strchr@plt>
  404830:	cbz	x0, 404964 <ferror@plt+0x2b14>
  404834:	ldrsb	w1, [x21, #1]
  404838:	add	x25, x21, #0x1
  40483c:	strb	w20, [sp, #88]
  404840:	add	x26, sp, #0x58
  404844:	strb	wzr, [sp, #89]
  404848:	mov	w19, #0x0                   	// #0
  40484c:	cbz	w1, 404a1c <ferror@plt+0x2bcc>
  404850:	cmp	w1, #0x5c
  404854:	b.eq	404928 <ferror@plt+0x2ad8>  // b.none
  404858:	mov	x0, x26
  40485c:	bl	401d30 <strchr@plt>
  404860:	cbnz	x0, 404a08 <ferror@plt+0x2bb8>
  404864:	add	w19, w19, #0x1
  404868:	sxtw	x0, w19
  40486c:	ldrsb	w1, [x25, w19, sxtw]
  404870:	cbnz	w1, 404850 <ferror@plt+0x2a00>
  404874:	add	x1, x0, #0x1
  404878:	add	x1, x21, x1
  40487c:	str	x0, [x24]
  404880:	ldrsb	w1, [x1]
  404884:	cmp	w1, #0x0
  404888:	ccmp	w20, w1, #0x0, ne  // ne = any
  40488c:	b.ne	404904 <ferror@plt+0x2ab4>  // b.any
  404890:	add	x0, x0, #0x2
  404894:	add	x19, x21, x0
  404898:	ldrsb	w1, [x21, x0]
  40489c:	cbz	w1, 4048ac <ferror@plt+0x2a5c>
  4048a0:	mov	x0, x22
  4048a4:	bl	401d30 <strchr@plt>
  4048a8:	cbz	x0, 404904 <ferror@plt+0x2ab4>
  4048ac:	mov	x21, x25
  4048b0:	ldp	x25, x26, [sp, #64]
  4048b4:	str	x19, [x23]
  4048b8:	mov	x0, x21
  4048bc:	ldp	x19, x20, [sp, #16]
  4048c0:	ldp	x21, x22, [sp, #32]
  4048c4:	ldp	x23, x24, [sp, #48]
  4048c8:	ldp	x29, x30, [sp], #96
  4048cc:	ret
  4048d0:	mov	x1, x22
  4048d4:	mov	x0, x21
  4048d8:	bl	401dd0 <strcspn@plt>
  4048dc:	ldp	x25, x26, [sp, #64]
  4048e0:	str	x0, [x24]
  4048e4:	add	x0, x21, x0
  4048e8:	str	x0, [x23]
  4048ec:	mov	x0, x21
  4048f0:	ldp	x19, x20, [sp, #16]
  4048f4:	ldp	x21, x22, [sp, #32]
  4048f8:	ldp	x23, x24, [sp, #48]
  4048fc:	ldp	x29, x30, [sp], #96
  404900:	ret
  404904:	ldp	x25, x26, [sp, #64]
  404908:	str	x21, [x23]
  40490c:	mov	x21, #0x0                   	// #0
  404910:	mov	x0, x21
  404914:	ldp	x19, x20, [sp, #16]
  404918:	ldp	x21, x22, [sp, #32]
  40491c:	ldp	x23, x24, [sp, #48]
  404920:	ldp	x29, x30, [sp], #96
  404924:	ret
  404928:	add	w0, w19, #0x1
  40492c:	ldrsb	w0, [x25, w0, sxtw]
  404930:	cbz	w0, 404a08 <ferror@plt+0x2bb8>
  404934:	add	w19, w19, #0x2
  404938:	sxtw	x0, w19
  40493c:	ldrsb	w1, [x25, w19, sxtw]
  404940:	cbnz	w1, 404850 <ferror@plt+0x2a00>
  404944:	b	404874 <ferror@plt+0x2a24>
  404948:	mov	x21, #0x0                   	// #0
  40494c:	mov	x0, x21
  404950:	ldp	x19, x20, [sp, #16]
  404954:	ldp	x21, x22, [sp, #32]
  404958:	ldp	x23, x24, [sp, #48]
  40495c:	ldp	x29, x30, [sp], #96
  404960:	ret
  404964:	sub	x25, x21, #0x1
  404968:	mov	w0, #0x0                   	// #0
  40496c:	add	w19, w0, #0x1
  404970:	cmp	w20, #0x5c
  404974:	sxtw	x19, w19
  404978:	sub	w26, w19, #0x1
  40497c:	b.eq	4049b0 <ferror@plt+0x2b60>  // b.none
  404980:	mov	w1, w20
  404984:	mov	x0, x22
  404988:	bl	401d30 <strchr@plt>
  40498c:	add	x1, x19, #0x1
  404990:	cbnz	x0, 404a10 <ferror@plt+0x2bc0>
  404994:	ldrsb	w20, [x25, x1]
  404998:	add	x26, x21, x19
  40499c:	cbz	w20, 4049d0 <ferror@plt+0x2b80>
  4049a0:	mov	x19, x1
  4049a4:	cmp	w20, #0x5c
  4049a8:	sub	w26, w19, #0x1
  4049ac:	b.ne	404980 <ferror@plt+0x2b30>  // b.any
  4049b0:	ldrsb	w1, [x21, w19, sxtw]
  4049b4:	cbz	w1, 404a10 <ferror@plt+0x2bc0>
  4049b8:	add	w0, w19, #0x1
  4049bc:	sxtw	x19, w0
  4049c0:	ldrsb	w20, [x21, w0, sxtw]
  4049c4:	add	x26, x21, x19
  4049c8:	cbnz	w20, 40496c <ferror@plt+0x2b1c>
  4049cc:	nop
  4049d0:	str	x19, [x24]
  4049d4:	ldrsb	w1, [x26]
  4049d8:	cbz	w1, 4049e8 <ferror@plt+0x2b98>
  4049dc:	mov	x0, x22
  4049e0:	bl	401d30 <strchr@plt>
  4049e4:	cbz	x0, 404904 <ferror@plt+0x2ab4>
  4049e8:	str	x26, [x23]
  4049ec:	mov	x0, x21
  4049f0:	ldp	x19, x20, [sp, #16]
  4049f4:	ldp	x21, x22, [sp, #32]
  4049f8:	ldp	x23, x24, [sp, #48]
  4049fc:	ldp	x25, x26, [sp, #64]
  404a00:	ldp	x29, x30, [sp], #96
  404a04:	ret
  404a08:	sxtw	x0, w19
  404a0c:	b	404874 <ferror@plt+0x2a24>
  404a10:	sxtw	x19, w26
  404a14:	add	x26, x21, x19
  404a18:	b	4049d0 <ferror@plt+0x2b80>
  404a1c:	mov	x1, x25
  404a20:	mov	x0, #0x0                   	// #0
  404a24:	b	40487c <ferror@plt+0x2a2c>
  404a28:	stp	x29, x30, [sp, #-32]!
  404a2c:	mov	x29, sp
  404a30:	str	x19, [sp, #16]
  404a34:	mov	x19, x0
  404a38:	b	404a44 <ferror@plt+0x2bf4>
  404a3c:	cmp	w0, #0xa
  404a40:	b.eq	404a64 <ferror@plt+0x2c14>  // b.none
  404a44:	mov	x0, x19
  404a48:	bl	401b80 <fgetc@plt>
  404a4c:	cmn	w0, #0x1
  404a50:	b.ne	404a3c <ferror@plt+0x2bec>  // b.any
  404a54:	mov	w0, #0x1                   	// #1
  404a58:	ldr	x19, [sp, #16]
  404a5c:	ldp	x29, x30, [sp], #32
  404a60:	ret
  404a64:	mov	w0, #0x0                   	// #0
  404a68:	ldr	x19, [sp, #16]
  404a6c:	ldp	x29, x30, [sp], #32
  404a70:	ret
  404a74:	nop
  404a78:	stp	x29, x30, [sp, #-144]!
  404a7c:	mov	x29, sp
  404a80:	stp	x19, x20, [sp, #16]
  404a84:	stp	x21, x22, [sp, #32]
  404a88:	stp	x23, x24, [sp, #48]
  404a8c:	stp	x25, x26, [sp, #64]
  404a90:	stp	x27, x28, [sp, #80]
  404a94:	str	x1, [sp, #120]
  404a98:	cbz	x0, 404cb4 <ferror@plt+0x2e64>
  404a9c:	mov	x21, x0
  404aa0:	adrp	x0, 417000 <ferror@plt+0x151b0>
  404aa4:	adrp	x26, 406000 <ferror@plt+0x41b0>
  404aa8:	add	x25, x0, #0xb38
  404aac:	add	x26, x26, #0x218
  404ab0:	add	x0, sp, #0x88
  404ab4:	mov	x1, x26
  404ab8:	stp	xzr, x0, [sp, #104]
  404abc:	mov	x0, x21
  404ac0:	bl	401d20 <strspn@plt>
  404ac4:	add	x19, x21, x0
  404ac8:	ldrsb	w0, [x21, x0]
  404acc:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  404ad0:	mov	w22, #0x0                   	// #0
  404ad4:	movk	x24, #0xcccd
  404ad8:	cbz	w0, 404bd4 <ferror@plt+0x2d84>
  404adc:	nop
  404ae0:	bl	401e00 <__errno_location@plt>
  404ae4:	mov	x22, x0
  404ae8:	ldr	x1, [sp, #112]
  404aec:	mov	x0, x19
  404af0:	str	wzr, [x22]
  404af4:	mov	w2, #0xa                   	// #10
  404af8:	bl	401a40 <strtoll@plt>
  404afc:	str	x0, [sp, #96]
  404b00:	ldr	w1, [x22]
  404b04:	cmp	w1, #0x0
  404b08:	b.gt	404c74 <ferror@plt+0x2e24>
  404b0c:	tbnz	x0, #63, 404c94 <ferror@plt+0x2e44>
  404b10:	ldr	x21, [sp, #136]
  404b14:	ldrsb	w0, [x21]
  404b18:	cmp	w0, #0x2e
  404b1c:	b.eq	404c34 <ferror@plt+0x2de4>  // b.none
  404b20:	cmp	x19, x21
  404b24:	b.eq	404c14 <ferror@plt+0x2dc4>  // b.none
  404b28:	mov	w22, #0x0                   	// #0
  404b2c:	mov	x20, #0x0                   	// #0
  404b30:	adrp	x2, 417000 <ferror@plt+0x151b0>
  404b34:	mov	x0, x21
  404b38:	mov	x1, x26
  404b3c:	add	x19, x2, #0xb38
  404b40:	mov	w28, #0x0                   	// #0
  404b44:	bl	401d20 <strspn@plt>
  404b48:	add	x21, x21, x0
  404b4c:	str	x21, [sp, #136]
  404b50:	ldr	x23, [x19]
  404b54:	cbz	x23, 404c04 <ferror@plt+0x2db4>
  404b58:	mov	x0, x23
  404b5c:	bl	4019f0 <strlen@plt>
  404b60:	mov	x27, x0
  404b64:	cbz	x0, 404c04 <ferror@plt+0x2db4>
  404b68:	mov	x2, x0
  404b6c:	mov	x1, x23
  404b70:	mov	x0, x21
  404b74:	bl	401b50 <strncmp@plt>
  404b78:	cbnz	w0, 404c04 <ferror@plt+0x2db4>
  404b7c:	ubfiz	x3, x28, #4, #32
  404b80:	add	x3, x25, x3
  404b84:	ldr	x0, [x3, #8]
  404b88:	mul	x20, x20, x0
  404b8c:	cbz	w22, 404ba0 <ferror@plt+0x2d50>
  404b90:	umulh	x20, x20, x24
  404b94:	subs	w22, w22, #0x1
  404b98:	lsr	x20, x20, #3
  404b9c:	b.ne	404b90 <ferror@plt+0x2d40>  // b.any
  404ba0:	ldr	x1, [sp, #96]
  404ba4:	add	x21, x21, x27
  404ba8:	mov	w22, #0x1                   	// #1
  404bac:	madd	x20, x1, x0, x20
  404bb0:	mov	x1, x26
  404bb4:	ldr	x0, [sp, #104]
  404bb8:	add	x0, x0, x20
  404bbc:	str	x0, [sp, #104]
  404bc0:	mov	x0, x21
  404bc4:	bl	401d20 <strspn@plt>
  404bc8:	add	x19, x21, x0
  404bcc:	ldrsb	w0, [x21, x0]
  404bd0:	cbnz	w0, 404ae0 <ferror@plt+0x2c90>
  404bd4:	cbz	w22, 404c14 <ferror@plt+0x2dc4>
  404bd8:	ldr	x1, [sp, #120]
  404bdc:	mov	w0, #0x0                   	// #0
  404be0:	ldr	x2, [sp, #104]
  404be4:	str	x2, [x1]
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x23, x24, [sp, #48]
  404bf4:	ldp	x25, x26, [sp, #64]
  404bf8:	ldp	x27, x28, [sp, #80]
  404bfc:	ldp	x29, x30, [sp], #144
  404c00:	ret
  404c04:	add	w28, w28, #0x1
  404c08:	add	x19, x19, #0x10
  404c0c:	cmp	w28, #0x1c
  404c10:	b.ne	404b50 <ferror@plt+0x2d00>  // b.any
  404c14:	mov	w0, #0xffffffea            	// #-22
  404c18:	ldp	x19, x20, [sp, #16]
  404c1c:	ldp	x21, x22, [sp, #32]
  404c20:	ldp	x23, x24, [sp, #48]
  404c24:	ldp	x25, x26, [sp, #64]
  404c28:	ldp	x27, x28, [sp, #80]
  404c2c:	ldp	x29, x30, [sp], #144
  404c30:	ret
  404c34:	ldr	x1, [sp, #112]
  404c38:	str	wzr, [x22]
  404c3c:	add	x19, x21, #0x1
  404c40:	mov	w2, #0xa                   	// #10
  404c44:	mov	x0, x19
  404c48:	bl	401a40 <strtoll@plt>
  404c4c:	mov	x20, x0
  404c50:	ldr	w1, [x22]
  404c54:	cmp	w1, #0x0
  404c58:	b.gt	404c74 <ferror@plt+0x2e24>
  404c5c:	tbnz	x0, #63, 404c94 <ferror@plt+0x2e44>
  404c60:	ldr	x21, [sp, #136]
  404c64:	cmp	x19, x21
  404c68:	b.eq	404c14 <ferror@plt+0x2dc4>  // b.none
  404c6c:	sub	w22, w21, w19
  404c70:	b	404b30 <ferror@plt+0x2ce0>
  404c74:	neg	w0, w1
  404c78:	ldp	x19, x20, [sp, #16]
  404c7c:	ldp	x21, x22, [sp, #32]
  404c80:	ldp	x23, x24, [sp, #48]
  404c84:	ldp	x25, x26, [sp, #64]
  404c88:	ldp	x27, x28, [sp, #80]
  404c8c:	ldp	x29, x30, [sp], #144
  404c90:	ret
  404c94:	mov	w0, #0xffffffde            	// #-34
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldp	x21, x22, [sp, #32]
  404ca0:	ldp	x23, x24, [sp, #48]
  404ca4:	ldp	x25, x26, [sp, #64]
  404ca8:	ldp	x27, x28, [sp, #80]
  404cac:	ldp	x29, x30, [sp], #144
  404cb0:	ret
  404cb4:	adrp	x3, 406000 <ferror@plt+0x41b0>
  404cb8:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404cbc:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404cc0:	add	x3, x3, #0x500
  404cc4:	add	x1, x1, #0x208
  404cc8:	add	x0, x0, #0xda8
  404ccc:	mov	w2, #0x4d                  	// #77
  404cd0:	bl	401df0 <__assert_fail@plt>
  404cd4:	nop
  404cd8:	stp	x29, x30, [sp, #-224]!
  404cdc:	mov	x29, sp
  404ce0:	stp	x19, x20, [sp, #16]
  404ce4:	stp	xzr, xzr, [sp, #96]
  404ce8:	cbz	x0, 4051fc <ferror@plt+0x33ac>
  404cec:	stp	x21, x22, [sp, #32]
  404cf0:	mov	x20, x1
  404cf4:	cbz	x1, 40522c <ferror@plt+0x33dc>
  404cf8:	mov	x19, x0
  404cfc:	mov	x0, #0x0                   	// #0
  404d00:	bl	401b20 <time@plt>
  404d04:	mov	x2, x0
  404d08:	add	x21, sp, #0x70
  404d0c:	add	x0, sp, #0x58
  404d10:	mov	x1, x21
  404d14:	str	x2, [sp, #88]
  404d18:	bl	401a90 <localtime_r@plt>
  404d1c:	mov	w2, #0xffffffff            	// #-1
  404d20:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404d24:	mov	x0, x19
  404d28:	add	x1, x1, #0x228
  404d2c:	str	w2, [sp, #144]
  404d30:	bl	401c90 <strcmp@plt>
  404d34:	cbz	w0, 404dd8 <ferror@plt+0x2f88>
  404d38:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404d3c:	mov	x0, x19
  404d40:	add	x1, x1, #0x230
  404d44:	bl	401c90 <strcmp@plt>
  404d48:	cbz	w0, 404df0 <ferror@plt+0x2fa0>
  404d4c:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404d50:	mov	x0, x19
  404d54:	add	x1, x1, #0x238
  404d58:	bl	401c90 <strcmp@plt>
  404d5c:	cbz	w0, 404e68 <ferror@plt+0x3018>
  404d60:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404d64:	mov	x0, x19
  404d68:	add	x1, x1, #0x248
  404d6c:	bl	401c90 <strcmp@plt>
  404d70:	cbz	w0, 404e40 <ferror@plt+0x2ff0>
  404d74:	ldrsb	w0, [x19]
  404d78:	cmp	w0, #0x2b
  404d7c:	b.eq	404e7c <ferror@plt+0x302c>  // b.none
  404d80:	cmp	w0, #0x2d
  404d84:	b.eq	4051d8 <ferror@plt+0x3388>  // b.none
  404d88:	mov	x0, x19
  404d8c:	bl	4019f0 <strlen@plt>
  404d90:	cmp	x0, #0x3
  404d94:	b.ls	404e94 <ferror@plt+0x3044>  // b.plast
  404d98:	sub	x1, x0, #0x4
  404d9c:	mov	w0, #0x6120                	// #24864
  404da0:	movk	w0, #0x6f67, lsl #16
  404da4:	ldr	w2, [x19, x1]
  404da8:	cmp	w2, w0
  404dac:	b.ne	404e94 <ferror@plt+0x3044>  // b.any
  404db0:	mov	x0, x19
  404db4:	bl	401d10 <strndup@plt>
  404db8:	mov	x22, x0
  404dbc:	cbz	x0, 405258 <ferror@plt+0x3408>
  404dc0:	add	x1, sp, #0x68
  404dc4:	bl	404a78 <ferror@plt+0x2c28>
  404dc8:	mov	w19, w0
  404dcc:	mov	x0, x22
  404dd0:	bl	401cd0 <free@plt>
  404dd4:	tbnz	w19, #31, 404e2c <ferror@plt+0x2fdc>
  404dd8:	mov	x0, x21
  404ddc:	bl	401c30 <mktime@plt>
  404de0:	cmn	x0, #0x1
  404de4:	b.ne	404e08 <ferror@plt+0x2fb8>  // b.any
  404de8:	mov	w19, #0xffffffea            	// #-22
  404dec:	b	404e2c <ferror@plt+0x2fdc>
  404df0:	mov	x0, x21
  404df4:	str	xzr, [sp, #112]
  404df8:	str	wzr, [sp, #120]
  404dfc:	bl	401c30 <mktime@plt>
  404e00:	cmn	x0, #0x1
  404e04:	b.eq	404de8 <ferror@plt+0x2f98>  // b.none
  404e08:	ldp	x2, x1, [sp, #96]
  404e0c:	mov	x3, #0x4240                	// #16960
  404e10:	movk	x3, #0xf, lsl #16
  404e14:	mov	w19, #0x0                   	// #0
  404e18:	madd	x0, x0, x3, x2
  404e1c:	cmp	x1, x0
  404e20:	sub	x0, x0, x1
  404e24:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  404e28:	str	x0, [x20]
  404e2c:	mov	w0, w19
  404e30:	ldp	x19, x20, [sp, #16]
  404e34:	ldp	x21, x22, [sp, #32]
  404e38:	ldp	x29, x30, [sp], #224
  404e3c:	ret
  404e40:	ldr	w1, [sp, #124]
  404e44:	mov	x0, x21
  404e48:	str	xzr, [sp, #112]
  404e4c:	add	w1, w1, #0x1
  404e50:	stp	wzr, w1, [sp, #120]
  404e54:	bl	401c30 <mktime@plt>
  404e58:	cmn	x0, #0x1
  404e5c:	b.ne	404e08 <ferror@plt+0x2fb8>  // b.any
  404e60:	mov	w19, #0xffffffea            	// #-22
  404e64:	b	404e2c <ferror@plt+0x2fdc>
  404e68:	ldr	w1, [sp, #124]
  404e6c:	mov	x0, x21
  404e70:	str	xzr, [sp, #112]
  404e74:	sub	w1, w1, #0x1
  404e78:	b	404e50 <ferror@plt+0x3000>
  404e7c:	add	x0, x19, #0x1
  404e80:	add	x1, sp, #0x60
  404e84:	bl	404a78 <ferror@plt+0x2c28>
  404e88:	mov	w19, w0
  404e8c:	tbz	w0, #31, 404dd8 <ferror@plt+0x2f88>
  404e90:	b	404e2c <ferror@plt+0x2fdc>
  404e94:	stp	x25, x26, [sp, #64]
  404e98:	adrp	x26, 417000 <ferror@plt+0x151b0>
  404e9c:	add	x25, x26, #0xb38
  404ea0:	add	x25, x25, #0x1c0
  404ea4:	stp	x23, x24, [sp, #48]
  404ea8:	mov	w23, #0x0                   	// #0
  404eac:	ldr	x24, [x25]
  404eb0:	cbz	x24, 4051c0 <ferror@plt+0x3370>
  404eb4:	mov	x0, x24
  404eb8:	bl	4019f0 <strlen@plt>
  404ebc:	mov	x22, x0
  404ec0:	cbz	x0, 4051c0 <ferror@plt+0x3370>
  404ec4:	mov	x2, x0
  404ec8:	mov	x1, x24
  404ecc:	mov	x0, x19
  404ed0:	bl	401cf0 <strncasecmp@plt>
  404ed4:	cbnz	w0, 4051c0 <ferror@plt+0x3370>
  404ed8:	ldrsb	w0, [x19, x22]
  404edc:	cmp	w0, #0x20
  404ee0:	b.ne	4051c0 <ferror@plt+0x3370>  // b.any
  404ee4:	add	x26, x26, #0xb38
  404ee8:	ubfiz	x23, x23, #4, #32
  404eec:	add	x23, x26, x23
  404ef0:	add	x22, x22, #0x1
  404ef4:	add	x19, x19, x22
  404ef8:	ldr	w22, [x23, #456]
  404efc:	ldp	x8, x9, [sp, #112]
  404f00:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404f04:	ldp	x6, x7, [sp, #128]
  404f08:	add	x1, x1, #0x258
  404f0c:	ldp	x4, x5, [sp, #144]
  404f10:	mov	x2, x21
  404f14:	ldr	x3, [sp, #160]
  404f18:	mov	x0, x19
  404f1c:	stp	x8, x9, [sp, #168]
  404f20:	stp	x6, x7, [sp, #184]
  404f24:	stp	x4, x5, [sp, #200]
  404f28:	str	x3, [sp, #216]
  404f2c:	bl	401ae0 <strptime@plt>
  404f30:	cbz	x0, 404f3c <ferror@plt+0x30ec>
  404f34:	ldrsb	w0, [x0]
  404f38:	cbz	w0, 405184 <ferror@plt+0x3334>
  404f3c:	ldp	x8, x9, [sp, #168]
  404f40:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404f44:	ldp	x6, x7, [sp, #184]
  404f48:	add	x1, x1, #0x270
  404f4c:	ldp	x4, x5, [sp, #200]
  404f50:	mov	x2, x21
  404f54:	ldr	x3, [sp, #216]
  404f58:	mov	x0, x19
  404f5c:	stp	x8, x9, [sp, #112]
  404f60:	stp	x6, x7, [sp, #128]
  404f64:	stp	x4, x5, [sp, #144]
  404f68:	str	x3, [sp, #160]
  404f6c:	bl	401ae0 <strptime@plt>
  404f70:	cbz	x0, 404f7c <ferror@plt+0x312c>
  404f74:	ldrsb	w0, [x0]
  404f78:	cbz	w0, 405184 <ferror@plt+0x3334>
  404f7c:	ldp	x8, x9, [sp, #168]
  404f80:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404f84:	ldp	x6, x7, [sp, #184]
  404f88:	add	x1, x1, #0x288
  404f8c:	ldp	x4, x5, [sp, #200]
  404f90:	mov	x2, x21
  404f94:	ldr	x3, [sp, #216]
  404f98:	mov	x0, x19
  404f9c:	stp	x8, x9, [sp, #112]
  404fa0:	stp	x6, x7, [sp, #128]
  404fa4:	stp	x4, x5, [sp, #144]
  404fa8:	str	x3, [sp, #160]
  404fac:	bl	401ae0 <strptime@plt>
  404fb0:	cbz	x0, 404fbc <ferror@plt+0x316c>
  404fb4:	ldrsb	w0, [x0]
  404fb8:	cbz	w0, 405184 <ferror@plt+0x3334>
  404fbc:	ldp	x6, x7, [sp, #168]
  404fc0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  404fc4:	ldp	x4, x5, [sp, #184]
  404fc8:	add	x1, x1, #0x2a0
  404fcc:	ldp	x8, x9, [sp, #200]
  404fd0:	mov	x2, x21
  404fd4:	ldr	x3, [sp, #216]
  404fd8:	mov	x0, x19
  404fdc:	stp	x6, x7, [sp, #112]
  404fe0:	stp	x4, x5, [sp, #128]
  404fe4:	stp	x8, x9, [sp, #144]
  404fe8:	str	x3, [sp, #160]
  404fec:	bl	401ae0 <strptime@plt>
  404ff0:	cbz	x0, 404ffc <ferror@plt+0x31ac>
  404ff4:	ldrsb	w0, [x0]
  404ff8:	cbz	w0, 405180 <ferror@plt+0x3330>
  404ffc:	ldp	x6, x7, [sp, #168]
  405000:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405004:	ldp	x4, x5, [sp, #184]
  405008:	add	x1, x1, #0x2b0
  40500c:	ldp	x8, x9, [sp, #200]
  405010:	mov	x2, x21
  405014:	ldr	x3, [sp, #216]
  405018:	mov	x0, x19
  40501c:	stp	x6, x7, [sp, #112]
  405020:	stp	x4, x5, [sp, #128]
  405024:	stp	x8, x9, [sp, #144]
  405028:	str	x3, [sp, #160]
  40502c:	bl	401ae0 <strptime@plt>
  405030:	cbz	x0, 40503c <ferror@plt+0x31ec>
  405034:	ldrsb	w0, [x0]
  405038:	cbz	w0, 405180 <ferror@plt+0x3330>
  40503c:	ldp	x6, x7, [sp, #168]
  405040:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405044:	ldp	x4, x5, [sp, #184]
  405048:	add	x1, x1, #0x2c0
  40504c:	ldp	x8, x9, [sp, #200]
  405050:	mov	x2, x21
  405054:	ldr	x3, [sp, #216]
  405058:	mov	x0, x19
  40505c:	stp	x6, x7, [sp, #112]
  405060:	stp	x4, x5, [sp, #128]
  405064:	stp	x8, x9, [sp, #144]
  405068:	str	x3, [sp, #160]
  40506c:	bl	401ae0 <strptime@plt>
  405070:	cbz	x0, 40507c <ferror@plt+0x322c>
  405074:	ldrsb	w0, [x0]
  405078:	cbz	w0, 4051f0 <ferror@plt+0x33a0>
  40507c:	ldp	x6, x7, [sp, #168]
  405080:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405084:	ldp	x4, x5, [sp, #184]
  405088:	add	x1, x1, #0x2d0
  40508c:	ldp	x8, x9, [sp, #200]
  405090:	mov	x2, x21
  405094:	ldr	x3, [sp, #216]
  405098:	mov	x0, x19
  40509c:	stp	x6, x7, [sp, #112]
  4050a0:	stp	x4, x5, [sp, #128]
  4050a4:	stp	x8, x9, [sp, #144]
  4050a8:	str	x3, [sp, #160]
  4050ac:	bl	401ae0 <strptime@plt>
  4050b0:	cbz	x0, 4050bc <ferror@plt+0x326c>
  4050b4:	ldrsb	w0, [x0]
  4050b8:	cbz	w0, 4051f0 <ferror@plt+0x33a0>
  4050bc:	ldp	x6, x7, [sp, #168]
  4050c0:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4050c4:	ldp	x4, x5, [sp, #184]
  4050c8:	add	x1, x1, #0x2e0
  4050cc:	ldp	x8, x9, [sp, #200]
  4050d0:	mov	x2, x21
  4050d4:	ldr	x3, [sp, #216]
  4050d8:	mov	x0, x19
  4050dc:	stp	x6, x7, [sp, #112]
  4050e0:	stp	x4, x5, [sp, #128]
  4050e4:	stp	x8, x9, [sp, #144]
  4050e8:	str	x3, [sp, #160]
  4050ec:	bl	401ae0 <strptime@plt>
  4050f0:	cbz	x0, 4050fc <ferror@plt+0x32ac>
  4050f4:	ldrsb	w0, [x0]
  4050f8:	cbz	w0, 405184 <ferror@plt+0x3334>
  4050fc:	ldp	x6, x7, [sp, #168]
  405100:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405104:	ldp	x4, x5, [sp, #184]
  405108:	add	x1, x1, #0x2f0
  40510c:	ldp	x8, x9, [sp, #200]
  405110:	mov	x2, x21
  405114:	ldr	x3, [sp, #216]
  405118:	mov	x0, x19
  40511c:	stp	x6, x7, [sp, #112]
  405120:	stp	x4, x5, [sp, #128]
  405124:	stp	x8, x9, [sp, #144]
  405128:	str	x3, [sp, #160]
  40512c:	bl	401ae0 <strptime@plt>
  405130:	cbz	x0, 40513c <ferror@plt+0x32ec>
  405134:	ldrsb	w0, [x0]
  405138:	cbz	w0, 405180 <ferror@plt+0x3330>
  40513c:	ldp	x6, x7, [sp, #168]
  405140:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405144:	ldp	x4, x5, [sp, #184]
  405148:	mov	x0, x19
  40514c:	ldp	x8, x9, [sp, #200]
  405150:	add	x1, x1, #0x2f8
  405154:	ldr	x3, [sp, #216]
  405158:	mov	x2, x21
  40515c:	stp	x6, x7, [sp, #112]
  405160:	stp	x4, x5, [sp, #128]
  405164:	stp	x8, x9, [sp, #144]
  405168:	str	x3, [sp, #160]
  40516c:	bl	401ae0 <strptime@plt>
  405170:	cbz	x0, 4051b0 <ferror@plt+0x3360>
  405174:	ldrsb	w0, [x0]
  405178:	cbnz	w0, 4051b0 <ferror@plt+0x3360>
  40517c:	nop
  405180:	str	wzr, [sp, #112]
  405184:	mov	x0, x21
  405188:	bl	401c30 <mktime@plt>
  40518c:	cmn	x0, #0x1
  405190:	b.eq	4051b0 <ferror@plt+0x3360>  // b.none
  405194:	tbnz	w22, #31, 4051a4 <ferror@plt+0x3354>
  405198:	ldr	w1, [sp, #136]
  40519c:	cmp	w1, w22
  4051a0:	b.ne	4051b0 <ferror@plt+0x3360>  // b.any
  4051a4:	ldp	x23, x24, [sp, #48]
  4051a8:	ldp	x25, x26, [sp, #64]
  4051ac:	b	404e08 <ferror@plt+0x2fb8>
  4051b0:	mov	w19, #0xffffffea            	// #-22
  4051b4:	ldp	x23, x24, [sp, #48]
  4051b8:	ldp	x25, x26, [sp, #64]
  4051bc:	b	404e2c <ferror@plt+0x2fdc>
  4051c0:	add	w23, w23, #0x1
  4051c4:	add	x25, x25, #0x10
  4051c8:	cmp	w23, #0xe
  4051cc:	b.ne	404eac <ferror@plt+0x305c>  // b.any
  4051d0:	mov	w22, #0xffffffff            	// #-1
  4051d4:	b	404efc <ferror@plt+0x30ac>
  4051d8:	add	x0, x19, #0x1
  4051dc:	add	x1, sp, #0x68
  4051e0:	bl	404a78 <ferror@plt+0x2c28>
  4051e4:	mov	w19, w0
  4051e8:	tbz	w0, #31, 404dd8 <ferror@plt+0x2f88>
  4051ec:	b	404e2c <ferror@plt+0x2fdc>
  4051f0:	str	xzr, [sp, #112]
  4051f4:	str	wzr, [sp, #120]
  4051f8:	b	405184 <ferror@plt+0x3334>
  4051fc:	adrp	x3, 406000 <ferror@plt+0x41b0>
  405200:	add	x3, x3, #0x500
  405204:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405208:	adrp	x0, 405000 <ferror@plt+0x31b0>
  40520c:	add	x3, x3, #0x10
  405210:	add	x1, x1, #0x208
  405214:	add	x0, x0, #0xda8
  405218:	mov	w2, #0xc4                  	// #196
  40521c:	stp	x21, x22, [sp, #32]
  405220:	stp	x23, x24, [sp, #48]
  405224:	stp	x25, x26, [sp, #64]
  405228:	bl	401df0 <__assert_fail@plt>
  40522c:	adrp	x3, 406000 <ferror@plt+0x41b0>
  405230:	add	x3, x3, #0x500
  405234:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405238:	adrp	x0, 406000 <ferror@plt+0x41b0>
  40523c:	add	x3, x3, #0x10
  405240:	add	x1, x1, #0x208
  405244:	add	x0, x0, #0x220
  405248:	mov	w2, #0xc5                  	// #197
  40524c:	stp	x23, x24, [sp, #48]
  405250:	stp	x25, x26, [sp, #64]
  405254:	bl	401df0 <__assert_fail@plt>
  405258:	mov	w19, #0xfffffff4            	// #-12
  40525c:	b	404e2c <ferror@plt+0x2fdc>
  405260:	ldr	w1, [x0, #32]
  405264:	tbnz	w1, #31, 405270 <ferror@plt+0x3420>
  405268:	ldr	w0, [x0, #40]
  40526c:	ret
  405270:	mov	w0, #0x0                   	// #0
  405274:	ret
  405278:	stp	x29, x30, [sp, #-128]!
  40527c:	mov	x29, sp
  405280:	stp	x19, x20, [sp, #16]
  405284:	mov	w19, w1
  405288:	mov	x20, x3
  40528c:	stp	x21, x22, [sp, #32]
  405290:	mov	x21, x2
  405294:	mov	x22, x0
  405298:	str	x23, [sp, #48]
  40529c:	add	x23, sp, #0x48
  4052a0:	mov	x1, x23
  4052a4:	tbz	w19, #6, 4052ec <ferror@plt+0x349c>
  4052a8:	bl	401ba0 <gmtime_r@plt>
  4052ac:	cbz	x0, 405470 <ferror@plt+0x3620>
  4052b0:	ldr	x22, [x22, #8]
  4052b4:	tbnz	w19, #0, 405430 <ferror@plt+0x35e0>
  4052b8:	and	w0, w19, #0x3
  4052bc:	cmp	w0, #0x3
  4052c0:	b.eq	4052f4 <ferror@plt+0x34a4>  // b.none
  4052c4:	tbnz	w19, #1, 405314 <ferror@plt+0x34c4>
  4052c8:	tbnz	w19, #3, 40534c <ferror@plt+0x34fc>
  4052cc:	tbnz	w19, #4, 4053f8 <ferror@plt+0x35a8>
  4052d0:	tbnz	w19, #2, 405388 <ferror@plt+0x3538>
  4052d4:	mov	w0, #0x0                   	// #0
  4052d8:	ldp	x19, x20, [sp, #16]
  4052dc:	ldp	x21, x22, [sp, #32]
  4052e0:	ldr	x23, [sp, #48]
  4052e4:	ldp	x29, x30, [sp], #128
  4052e8:	ret
  4052ec:	bl	401a90 <localtime_r@plt>
  4052f0:	b	4052ac <ferror@plt+0x345c>
  4052f4:	cbz	x20, 405368 <ferror@plt+0x3518>
  4052f8:	tst	x19, #0x20
  4052fc:	mov	w0, #0x54                  	// #84
  405300:	mov	w1, #0x20                  	// #32
  405304:	csel	w0, w0, w1, ne  // ne = any
  405308:	strb	w0, [x21], #1
  40530c:	sub	x20, x20, #0x1
  405310:	tbz	w19, #1, 4052c8 <ferror@plt+0x3478>
  405314:	ldp	w5, w4, [sp, #72]
  405318:	adrp	x2, 406000 <ferror@plt+0x41b0>
  40531c:	ldr	w3, [sp, #80]
  405320:	add	x2, x2, #0x340
  405324:	mov	x1, x20
  405328:	mov	x0, x21
  40532c:	bl	401af0 <snprintf@plt>
  405330:	tbnz	w0, #31, 405368 <ferror@plt+0x3518>
  405334:	cmp	x20, w0, sxtw
  405338:	sxtw	x0, w0
  40533c:	b.cc	405368 <ferror@plt+0x3518>  // b.lo, b.ul, b.last
  405340:	sub	x20, x20, x0
  405344:	add	x21, x21, x0
  405348:	tbz	w19, #3, 4052cc <ferror@plt+0x347c>
  40534c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405350:	mov	x3, x22
  405354:	mov	x1, x20
  405358:	add	x2, x2, #0x350
  40535c:	mov	x0, x21
  405360:	bl	401af0 <snprintf@plt>
  405364:	tbz	w0, #31, 405414 <ferror@plt+0x35c4>
  405368:	adrp	x1, 406000 <ferror@plt+0x41b0>
  40536c:	add	x1, x1, #0x318
  405370:	mov	w2, #0x5                   	// #5
  405374:	mov	x0, #0x0                   	// #0
  405378:	bl	401db0 <dcgettext@plt>
  40537c:	bl	401d90 <warnx@plt>
  405380:	mov	w0, #0xffffffff            	// #-1
  405384:	b	4052d8 <ferror@plt+0x3488>
  405388:	mov	x0, x23
  40538c:	bl	405260 <ferror@plt+0x3410>
  405390:	mov	w3, #0x8889                	// #34953
  405394:	mov	w4, w0
  405398:	movk	w3, #0x8888, lsl #16
  40539c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  4053a0:	mov	x0, x21
  4053a4:	mov	x1, x20
  4053a8:	smull	x5, w4, w3
  4053ac:	add	x2, x2, #0x360
  4053b0:	lsr	x5, x5, #32
  4053b4:	add	w5, w4, w5
  4053b8:	asr	w5, w5, #5
  4053bc:	sub	w4, w5, w4, asr #31
  4053c0:	smull	x3, w4, w3
  4053c4:	lsr	x3, x3, #32
  4053c8:	add	w3, w4, w3
  4053cc:	asr	w3, w3, #5
  4053d0:	sub	w3, w3, w4, asr #31
  4053d4:	lsl	w5, w3, #4
  4053d8:	sub	w5, w5, w3
  4053dc:	subs	w4, w4, w5, lsl #2
  4053e0:	cneg	w4, w4, mi  // mi = first
  4053e4:	bl	401af0 <snprintf@plt>
  4053e8:	tbnz	w0, #31, 405368 <ferror@plt+0x3518>
  4053ec:	cmp	x20, w0, sxtw
  4053f0:	b.cs	4052d4 <ferror@plt+0x3484>  // b.hs, b.nlast
  4053f4:	b	405368 <ferror@plt+0x3518>
  4053f8:	adrp	x2, 406000 <ferror@plt+0x41b0>
  4053fc:	mov	x3, x22
  405400:	mov	x1, x20
  405404:	add	x2, x2, #0x358
  405408:	mov	x0, x21
  40540c:	bl	401af0 <snprintf@plt>
  405410:	tbnz	w0, #31, 405368 <ferror@plt+0x3518>
  405414:	cmp	x20, w0, sxtw
  405418:	sxtw	x0, w0
  40541c:	b.cc	405368 <ferror@plt+0x3518>  // b.lo, b.ul, b.last
  405420:	sub	x20, x20, x0
  405424:	add	x21, x21, x0
  405428:	tbz	w19, #2, 4052d4 <ferror@plt+0x3484>
  40542c:	b	405388 <ferror@plt+0x3538>
  405430:	ldp	w5, w4, [sp, #84]
  405434:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405438:	ldrsw	x3, [sp, #92]
  40543c:	add	x2, x2, #0x308
  405440:	mov	x1, x20
  405444:	mov	x0, x21
  405448:	add	x3, x3, #0x76c
  40544c:	add	w4, w4, #0x1
  405450:	bl	401af0 <snprintf@plt>
  405454:	tbnz	w0, #31, 405368 <ferror@plt+0x3518>
  405458:	cmp	x20, w0, sxtw
  40545c:	sxtw	x0, w0
  405460:	b.cc	405368 <ferror@plt+0x3518>  // b.lo, b.ul, b.last
  405464:	sub	x20, x20, x0
  405468:	add	x21, x21, x0
  40546c:	b	4052b8 <ferror@plt+0x3468>
  405470:	mov	w2, #0x5                   	// #5
  405474:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405478:	mov	x0, #0x0                   	// #0
  40547c:	add	x1, x1, #0x370
  405480:	bl	401db0 <dcgettext@plt>
  405484:	ldr	x1, [x22]
  405488:	bl	401d90 <warnx@plt>
  40548c:	mov	w0, #0xffffffff            	// #-1
  405490:	b	4052d8 <ferror@plt+0x3488>
  405494:	nop
  405498:	stp	x29, x30, [sp, #-48]!
  40549c:	mov	x29, sp
  4054a0:	stp	x19, x20, [sp, #16]
  4054a4:	mov	w20, w1
  4054a8:	mov	x19, x3
  4054ac:	stp	x21, x22, [sp, #32]
  4054b0:	mov	x22, x0
  4054b4:	mov	x21, x2
  4054b8:	tbnz	w20, #0, 405640 <ferror@plt+0x37f0>
  4054bc:	and	w0, w20, #0x3
  4054c0:	cmp	w0, #0x3
  4054c4:	b.eq	4054ec <ferror@plt+0x369c>  // b.none
  4054c8:	tbnz	w20, #1, 40550c <ferror@plt+0x36bc>
  4054cc:	tbnz	w20, #3, 405544 <ferror@plt+0x36f4>
  4054d0:	tbnz	w20, #4, 405608 <ferror@plt+0x37b8>
  4054d4:	tbnz	w20, #2, 405578 <ferror@plt+0x3728>
  4054d8:	mov	w0, #0x0                   	// #0
  4054dc:	ldp	x19, x20, [sp, #16]
  4054e0:	ldp	x21, x22, [sp, #32]
  4054e4:	ldp	x29, x30, [sp], #48
  4054e8:	ret
  4054ec:	cbz	x19, 4055e8 <ferror@plt+0x3798>
  4054f0:	tst	x20, #0x20
  4054f4:	mov	w0, #0x54                  	// #84
  4054f8:	mov	w1, #0x20                  	// #32
  4054fc:	csel	w0, w0, w1, ne  // ne = any
  405500:	strb	w0, [x21], #1
  405504:	sub	x19, x19, #0x1
  405508:	tbz	w20, #1, 4054cc <ferror@plt+0x367c>
  40550c:	ldp	w5, w4, [x22]
  405510:	mov	x1, x19
  405514:	ldr	w3, [x22, #8]
  405518:	mov	x0, x21
  40551c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405520:	add	x2, x2, #0x340
  405524:	bl	401af0 <snprintf@plt>
  405528:	sxtw	x1, w0
  40552c:	tbnz	w1, #31, 4055e8 <ferror@plt+0x3798>
  405530:	cmp	x19, w1, sxtw
  405534:	b.cc	4055e8 <ferror@plt+0x3798>  // b.lo, b.ul, b.last
  405538:	sub	x19, x19, x1
  40553c:	add	x21, x21, x1
  405540:	tbz	w20, #3, 4054d0 <ferror@plt+0x3680>
  405544:	mov	x1, x19
  405548:	mov	x0, x21
  40554c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405550:	mov	x3, #0x0                   	// #0
  405554:	add	x2, x2, #0x350
  405558:	bl	401af0 <snprintf@plt>
  40555c:	sxtw	x1, w0
  405560:	tbnz	w1, #31, 4055e8 <ferror@plt+0x3798>
  405564:	cmp	x19, w1, sxtw
  405568:	b.cc	4055e8 <ferror@plt+0x3798>  // b.lo, b.ul, b.last
  40556c:	sub	x19, x19, x1
  405570:	add	x21, x21, x1
  405574:	tbz	w20, #2, 4054d8 <ferror@plt+0x3688>
  405578:	mov	x0, x22
  40557c:	bl	405260 <ferror@plt+0x3410>
  405580:	mov	w3, #0x8889                	// #34953
  405584:	mov	w4, w0
  405588:	movk	w3, #0x8888, lsl #16
  40558c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405590:	mov	x0, x21
  405594:	mov	x1, x19
  405598:	smull	x5, w4, w3
  40559c:	add	x2, x2, #0x360
  4055a0:	lsr	x5, x5, #32
  4055a4:	add	w5, w4, w5
  4055a8:	asr	w5, w5, #5
  4055ac:	sub	w4, w5, w4, asr #31
  4055b0:	smull	x3, w4, w3
  4055b4:	lsr	x3, x3, #32
  4055b8:	add	w3, w4, w3
  4055bc:	asr	w3, w3, #5
  4055c0:	sub	w3, w3, w4, asr #31
  4055c4:	lsl	w5, w3, #4
  4055c8:	sub	w5, w5, w3
  4055cc:	subs	w4, w4, w5, lsl #2
  4055d0:	cneg	w4, w4, mi  // mi = first
  4055d4:	bl	401af0 <snprintf@plt>
  4055d8:	tbnz	w0, #31, 4055e8 <ferror@plt+0x3798>
  4055dc:	cmp	x19, w0, sxtw
  4055e0:	b.cs	4054d8 <ferror@plt+0x3688>  // b.hs, b.nlast
  4055e4:	nop
  4055e8:	adrp	x1, 406000 <ferror@plt+0x41b0>
  4055ec:	add	x1, x1, #0x318
  4055f0:	mov	w2, #0x5                   	// #5
  4055f4:	mov	x0, #0x0                   	// #0
  4055f8:	bl	401db0 <dcgettext@plt>
  4055fc:	bl	401d90 <warnx@plt>
  405600:	mov	w0, #0xffffffff            	// #-1
  405604:	b	4054dc <ferror@plt+0x368c>
  405608:	adrp	x2, 406000 <ferror@plt+0x41b0>
  40560c:	mov	x1, x19
  405610:	add	x2, x2, #0x358
  405614:	mov	x0, x21
  405618:	mov	x3, #0x0                   	// #0
  40561c:	bl	401af0 <snprintf@plt>
  405620:	tbnz	w0, #31, 4055e8 <ferror@plt+0x3798>
  405624:	cmp	x19, w0, sxtw
  405628:	sxtw	x0, w0
  40562c:	b.cc	4055e8 <ferror@plt+0x3798>  // b.lo, b.ul, b.last
  405630:	sub	x19, x19, x0
  405634:	add	x21, x21, x0
  405638:	tbz	w20, #2, 4054d8 <ferror@plt+0x3688>
  40563c:	b	405578 <ferror@plt+0x3728>
  405640:	ldp	w5, w4, [x22, #12]
  405644:	mov	x1, x3
  405648:	ldrsw	x3, [x22, #20]
  40564c:	mov	x0, x21
  405650:	add	w4, w4, #0x1
  405654:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405658:	add	x3, x3, #0x76c
  40565c:	add	x2, x2, #0x308
  405660:	bl	401af0 <snprintf@plt>
  405664:	sxtw	x1, w0
  405668:	tbnz	w1, #31, 4055e8 <ferror@plt+0x3798>
  40566c:	cmp	x19, w1, sxtw
  405670:	b.cc	4055e8 <ferror@plt+0x3798>  // b.lo, b.ul, b.last
  405674:	sub	x19, x19, x1
  405678:	add	x21, x21, x1
  40567c:	b	4054bc <ferror@plt+0x366c>
  405680:	stp	x29, x30, [sp, #-128]!
  405684:	mov	x29, sp
  405688:	stp	x19, x20, [sp, #16]
  40568c:	mov	w19, w1
  405690:	mov	x20, x3
  405694:	stp	x21, x22, [sp, #32]
  405698:	mov	x21, x2
  40569c:	mov	x22, x0
  4056a0:	str	x23, [sp, #48]
  4056a4:	add	x23, sp, #0x48
  4056a8:	mov	x1, x23
  4056ac:	tbz	w19, #6, 4056f0 <ferror@plt+0x38a0>
  4056b0:	bl	401ba0 <gmtime_r@plt>
  4056b4:	cbz	x0, 405878 <ferror@plt+0x3a28>
  4056b8:	tbnz	w19, #0, 405838 <ferror@plt+0x39e8>
  4056bc:	and	w0, w19, #0x3
  4056c0:	cmp	w0, #0x3
  4056c4:	b.eq	4056f8 <ferror@plt+0x38a8>  // b.none
  4056c8:	tbnz	w19, #1, 405718 <ferror@plt+0x38c8>
  4056cc:	tbnz	w19, #3, 405750 <ferror@plt+0x3900>
  4056d0:	tbnz	w19, #4, 405800 <ferror@plt+0x39b0>
  4056d4:	tbnz	w19, #2, 405790 <ferror@plt+0x3940>
  4056d8:	mov	w0, #0x0                   	// #0
  4056dc:	ldp	x19, x20, [sp, #16]
  4056e0:	ldp	x21, x22, [sp, #32]
  4056e4:	ldr	x23, [sp, #48]
  4056e8:	ldp	x29, x30, [sp], #128
  4056ec:	ret
  4056f0:	bl	401a90 <localtime_r@plt>
  4056f4:	b	4056b4 <ferror@plt+0x3864>
  4056f8:	cbz	x20, 405770 <ferror@plt+0x3920>
  4056fc:	tst	x19, #0x20
  405700:	mov	w0, #0x54                  	// #84
  405704:	mov	w1, #0x20                  	// #32
  405708:	csel	w0, w0, w1, ne  // ne = any
  40570c:	strb	w0, [x21], #1
  405710:	sub	x20, x20, #0x1
  405714:	tbz	w19, #1, 4056cc <ferror@plt+0x387c>
  405718:	ldp	w5, w4, [sp, #72]
  40571c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405720:	ldr	w3, [sp, #80]
  405724:	add	x2, x2, #0x340
  405728:	mov	x1, x20
  40572c:	mov	x0, x21
  405730:	bl	401af0 <snprintf@plt>
  405734:	tbnz	w0, #31, 405770 <ferror@plt+0x3920>
  405738:	cmp	x20, w0, sxtw
  40573c:	sxtw	x0, w0
  405740:	b.cc	405770 <ferror@plt+0x3920>  // b.lo, b.ul, b.last
  405744:	sub	x20, x20, x0
  405748:	add	x21, x21, x0
  40574c:	tbz	w19, #3, 4056d0 <ferror@plt+0x3880>
  405750:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405754:	mov	x1, x20
  405758:	add	x2, x2, #0x350
  40575c:	mov	x0, x21
  405760:	mov	x3, #0x0                   	// #0
  405764:	bl	401af0 <snprintf@plt>
  405768:	tbz	w0, #31, 40581c <ferror@plt+0x39cc>
  40576c:	nop
  405770:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405774:	add	x1, x1, #0x318
  405778:	mov	w2, #0x5                   	// #5
  40577c:	mov	x0, #0x0                   	// #0
  405780:	bl	401db0 <dcgettext@plt>
  405784:	bl	401d90 <warnx@plt>
  405788:	mov	w0, #0xffffffff            	// #-1
  40578c:	b	4056dc <ferror@plt+0x388c>
  405790:	mov	x0, x23
  405794:	bl	405260 <ferror@plt+0x3410>
  405798:	mov	w3, #0x8889                	// #34953
  40579c:	mov	w4, w0
  4057a0:	movk	w3, #0x8888, lsl #16
  4057a4:	adrp	x2, 406000 <ferror@plt+0x41b0>
  4057a8:	mov	x0, x21
  4057ac:	mov	x1, x20
  4057b0:	smull	x5, w4, w3
  4057b4:	add	x2, x2, #0x360
  4057b8:	lsr	x5, x5, #32
  4057bc:	add	w5, w4, w5
  4057c0:	asr	w5, w5, #5
  4057c4:	sub	w4, w5, w4, asr #31
  4057c8:	smull	x3, w4, w3
  4057cc:	lsr	x3, x3, #32
  4057d0:	add	w3, w4, w3
  4057d4:	asr	w3, w3, #5
  4057d8:	sub	w3, w3, w4, asr #31
  4057dc:	lsl	w5, w3, #4
  4057e0:	sub	w5, w5, w3
  4057e4:	subs	w4, w4, w5, lsl #2
  4057e8:	cneg	w4, w4, mi  // mi = first
  4057ec:	bl	401af0 <snprintf@plt>
  4057f0:	tbnz	w0, #31, 405770 <ferror@plt+0x3920>
  4057f4:	cmp	x20, w0, sxtw
  4057f8:	b.cs	4056d8 <ferror@plt+0x3888>  // b.hs, b.nlast
  4057fc:	b	405770 <ferror@plt+0x3920>
  405800:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405804:	mov	x1, x20
  405808:	add	x2, x2, #0x358
  40580c:	mov	x0, x21
  405810:	mov	x3, #0x0                   	// #0
  405814:	bl	401af0 <snprintf@plt>
  405818:	tbnz	w0, #31, 405770 <ferror@plt+0x3920>
  40581c:	cmp	x20, w0, sxtw
  405820:	sxtw	x0, w0
  405824:	b.cc	405770 <ferror@plt+0x3920>  // b.lo, b.ul, b.last
  405828:	sub	x20, x20, x0
  40582c:	add	x21, x21, x0
  405830:	tbz	w19, #2, 4056d8 <ferror@plt+0x3888>
  405834:	b	405790 <ferror@plt+0x3940>
  405838:	ldp	w5, w4, [sp, #84]
  40583c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405840:	ldrsw	x3, [sp, #92]
  405844:	add	x2, x2, #0x308
  405848:	mov	x1, x20
  40584c:	mov	x0, x21
  405850:	add	x3, x3, #0x76c
  405854:	add	w4, w4, #0x1
  405858:	bl	401af0 <snprintf@plt>
  40585c:	tbnz	w0, #31, 405770 <ferror@plt+0x3920>
  405860:	cmp	x20, w0, sxtw
  405864:	sxtw	x0, w0
  405868:	b.cc	405770 <ferror@plt+0x3920>  // b.lo, b.ul, b.last
  40586c:	sub	x20, x20, x0
  405870:	add	x21, x21, x0
  405874:	b	4056bc <ferror@plt+0x386c>
  405878:	mov	w2, #0x5                   	// #5
  40587c:	adrp	x1, 406000 <ferror@plt+0x41b0>
  405880:	mov	x0, #0x0                   	// #0
  405884:	add	x1, x1, #0x370
  405888:	bl	401db0 <dcgettext@plt>
  40588c:	mov	x1, x22
  405890:	bl	401d90 <warnx@plt>
  405894:	mov	w0, #0xffffffff            	// #-1
  405898:	b	4056dc <ferror@plt+0x388c>
  40589c:	nop
  4058a0:	stp	x29, x30, [sp, #-176]!
  4058a4:	mov	x29, sp
  4058a8:	stp	x21, x22, [sp, #32]
  4058ac:	mov	x21, x0
  4058b0:	mov	x22, x3
  4058b4:	ldr	x0, [x1]
  4058b8:	stp	x19, x20, [sp, #16]
  4058bc:	mov	x19, x1
  4058c0:	stp	x23, x24, [sp, #48]
  4058c4:	mov	x20, x4
  4058c8:	mov	w23, w2
  4058cc:	cbz	x0, 405968 <ferror@plt+0x3b18>
  4058d0:	add	x24, sp, #0x40
  4058d4:	mov	x0, x21
  4058d8:	mov	x1, x24
  4058dc:	bl	401a90 <localtime_r@plt>
  4058e0:	add	x1, sp, #0x78
  4058e4:	mov	x0, x19
  4058e8:	bl	401a90 <localtime_r@plt>
  4058ec:	ldr	w0, [sp, #92]
  4058f0:	ldr	w1, [sp, #148]
  4058f4:	cmp	w1, w0
  4058f8:	ldr	w1, [sp, #84]
  4058fc:	ldr	w0, [sp, #140]
  405900:	b.eq	405944 <ferror@plt+0x3af4>  // b.none
  405904:	cmp	w1, w0
  405908:	b.ne	40594c <ferror@plt+0x3afc>  // b.any
  40590c:	mov	x3, x24
  405910:	mov	x1, x20
  405914:	mov	x0, x22
  405918:	tbz	w23, #1, 405978 <ferror@plt+0x3b28>
  40591c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405920:	add	x2, x2, #0x3a0
  405924:	bl	401aa0 <strftime@plt>
  405928:	cmp	w0, #0x0
  40592c:	csetm	w0, le
  405930:	ldp	x19, x20, [sp, #16]
  405934:	ldp	x21, x22, [sp, #32]
  405938:	ldp	x23, x24, [sp, #48]
  40593c:	ldp	x29, x30, [sp], #176
  405940:	ret
  405944:	cmp	w1, w0
  405948:	b.eq	405988 <ferror@plt+0x3b38>  // b.none
  40594c:	mov	x3, x24
  405950:	mov	x1, x20
  405954:	mov	x0, x22
  405958:	adrp	x2, 406000 <ferror@plt+0x41b0>
  40595c:	add	x2, x2, #0x3b8
  405960:	bl	401aa0 <strftime@plt>
  405964:	b	405928 <ferror@plt+0x3ad8>
  405968:	mov	x0, x19
  40596c:	mov	x1, #0x0                   	// #0
  405970:	bl	401b90 <gettimeofday@plt>
  405974:	b	4058d0 <ferror@plt+0x3a80>
  405978:	adrp	x2, 406000 <ferror@plt+0x41b0>
  40597c:	add	x2, x2, #0x3b0
  405980:	bl	401aa0 <strftime@plt>
  405984:	b	405928 <ferror@plt+0x3ad8>
  405988:	ldp	w4, w3, [sp, #68]
  40598c:	adrp	x2, 406000 <ferror@plt+0x41b0>
  405990:	mov	x0, x22
  405994:	mov	x1, x20
  405998:	add	x2, x2, #0x390
  40599c:	bl	401af0 <snprintf@plt>
  4059a0:	tbnz	w0, #31, 4059c0 <ferror@plt+0x3b70>
  4059a4:	cmp	x20, w0, sxtw
  4059a8:	csetm	w0, cc  // cc = lo, ul, last
  4059ac:	ldp	x19, x20, [sp, #16]
  4059b0:	ldp	x21, x22, [sp, #32]
  4059b4:	ldp	x23, x24, [sp, #48]
  4059b8:	ldp	x29, x30, [sp], #176
  4059bc:	ret
  4059c0:	mov	w0, #0xffffffff            	// #-1
  4059c4:	b	405930 <ferror@plt+0x3ae0>
  4059c8:	stp	x29, x30, [sp, #-64]!
  4059cc:	mov	x29, sp
  4059d0:	stp	x19, x20, [sp, #16]
  4059d4:	adrp	x20, 417000 <ferror@plt+0x151b0>
  4059d8:	add	x20, x20, #0xb30
  4059dc:	stp	x21, x22, [sp, #32]
  4059e0:	adrp	x21, 417000 <ferror@plt+0x151b0>
  4059e4:	add	x21, x21, #0xb28
  4059e8:	sub	x20, x20, x21
  4059ec:	mov	w22, w0
  4059f0:	stp	x23, x24, [sp, #48]
  4059f4:	mov	x23, x1
  4059f8:	mov	x24, x2
  4059fc:	bl	401988 <memcpy@plt-0x38>
  405a00:	cmp	xzr, x20, asr #3
  405a04:	b.eq	405a30 <ferror@plt+0x3be0>  // b.none
  405a08:	asr	x20, x20, #3
  405a0c:	mov	x19, #0x0                   	// #0
  405a10:	ldr	x3, [x21, x19, lsl #3]
  405a14:	mov	x2, x24
  405a18:	add	x19, x19, #0x1
  405a1c:	mov	x1, x23
  405a20:	mov	w0, w22
  405a24:	blr	x3
  405a28:	cmp	x20, x19
  405a2c:	b.ne	405a10 <ferror@plt+0x3bc0>  // b.any
  405a30:	ldp	x19, x20, [sp, #16]
  405a34:	ldp	x21, x22, [sp, #32]
  405a38:	ldp	x23, x24, [sp, #48]
  405a3c:	ldp	x29, x30, [sp], #64
  405a40:	ret
  405a44:	nop
  405a48:	ret
  405a4c:	nop
  405a50:	adrp	x2, 418000 <ferror@plt+0x161b0>
  405a54:	mov	x1, #0x0                   	// #0
  405a58:	ldr	x2, [x2, #600]
  405a5c:	b	401ab0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405a60 <.fini>:
  405a60:	stp	x29, x30, [sp, #-16]!
  405a64:	mov	x29, sp
  405a68:	ldp	x29, x30, [sp], #16
  405a6c:	ret
