// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_1 (
        ap_ready,
        data_128_val,
        data_129_val,
        data_130_val,
        data_131_val,
        data_132_val,
        data_133_val,
        data_134_val,
        data_135_val,
        data_136_val,
        data_137_val,
        data_138_val,
        data_139_val,
        data_140_val,
        data_141_val,
        data_142_val,
        data_143_val,
        weights_128_val,
        weights_129_val,
        weights_130_val,
        weights_131_val,
        weights_132_val,
        weights_133_val,
        weights_134_val,
        weights_135_val,
        weights_136_val,
        weights_137_val,
        weights_138_val,
        weights_139_val,
        weights_140_val,
        weights_141_val,
        weights_142_val,
        weights_143_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_128_val;
input  [15:0] data_129_val;
input  [15:0] data_130_val;
input  [15:0] data_131_val;
input  [15:0] data_132_val;
input  [15:0] data_133_val;
input  [15:0] data_134_val;
input  [15:0] data_135_val;
input  [15:0] data_136_val;
input  [15:0] data_137_val;
input  [15:0] data_138_val;
input  [15:0] data_139_val;
input  [15:0] data_140_val;
input  [15:0] data_141_val;
input  [15:0] data_142_val;
input  [15:0] data_143_val;
input  [15:0] weights_128_val;
input  [15:0] weights_129_val;
input  [15:0] weights_130_val;
input  [15:0] weights_131_val;
input  [15:0] weights_132_val;
input  [15:0] weights_133_val;
input  [15:0] weights_134_val;
input  [15:0] weights_135_val;
input  [15:0] weights_136_val;
input  [15:0] weights_137_val;
input  [15:0] weights_138_val;
input  [15:0] weights_139_val;
input  [15:0] weights_140_val;
input  [15:0] weights_141_val;
input  [15:0] weights_142_val;
input  [15:0] weights_143_val;
input  [7:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_30_fu_320_p0;
wire  signed [25:0] sext_ln73_55_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_24_fu_322_p0;
wire  signed [25:0] sext_ln73_47_fu_1517_p1;
wire  signed [15:0] mul_ln42_19_fu_323_p0;
wire  signed [25:0] sext_ln73_39_fu_1389_p1;
wire  signed [15:0] mul_ln42_20_fu_324_p0;
wire  signed [15:0] mul_ln42_16_fu_325_p0;
wire  signed [15:0] mul_ln42_21_fu_326_p0;
wire  signed [15:0] mul_ln42_26_fu_327_p0;
wire  signed [15:0] mul_ln42_18_fu_328_p0;
wire  signed [15:0] mul_ln42_23_fu_329_p0;
wire  signed [15:0] mul_ln42_25_fu_330_p0;
wire  signed [15:0] mul_ln42_27_fu_331_p0;
wire  signed [15:0] mul_ln42_22_fu_332_p0;
wire  signed [15:0] mul_ln42_28_fu_333_p0;
wire  signed [15:0] mul_ln42_29_fu_334_p0;
wire  signed [15:0] mul_ln42_17_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_16_fu_325_p2;
wire   [25:0] mul_ln42_17_fu_335_p2;
wire   [25:0] mul_ln42_18_fu_328_p2;
wire   [15:0] a_4_fu_1329_p27;
wire   [15:0] a_4_fu_1329_p29;
wire   [25:0] mul_ln42_19_fu_323_p2;
wire   [25:0] mul_ln42_20_fu_324_p2;
wire   [25:0] mul_ln42_21_fu_326_p2;
wire   [25:0] mul_ln42_22_fu_332_p2;
wire   [15:0] a_5_fu_1457_p27;
wire   [15:0] a_5_fu_1457_p29;
wire   [25:0] mul_ln42_23_fu_329_p2;
wire   [25:0] mul_ln42_24_fu_322_p2;
wire   [25:0] mul_ln42_25_fu_330_p2;
wire   [25:0] mul_ln42_26_fu_327_p2;
wire   [15:0] a_6_fu_1585_p27;
wire   [15:0] a_6_fu_1585_p29;
wire   [25:0] mul_ln42_27_fu_331_p2;
wire   [25:0] mul_ln42_28_fu_333_p2;
wire   [25:0] mul_ln42_29_fu_334_p2;
wire   [25:0] mul_ln42_30_fu_320_p2;
wire   [15:0] trunc_ln42_19_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_23_fu_1530_p4;
wire   [15:0] trunc_ln42_27_fu_1658_p4;
wire   [15:0] add_ln58_12_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_20_fu_1417_p4;
wire   [15:0] trunc_ln42_16_fu_1289_p4;
wire   [15:0] trunc_ln42_24_fu_1545_p4;
wire   [15:0] trunc_ln42_28_fu_1673_p4;
wire   [15:0] add_ln58_15_fu_1737_p2;
wire   [15:0] add_ln58_14_fu_1731_p2;
wire   [15:0] trunc_ln42_21_fu_1432_p4;
wire   [15:0] trunc_ln42_17_fu_1304_p4;
wire   [15:0] trunc_ln42_25_fu_1560_p4;
wire   [15:0] trunc_ln42_29_fu_1688_p4;
wire   [15:0] add_ln58_18_fu_1755_p2;
wire   [15:0] add_ln58_17_fu_1749_p2;
wire   [15:0] trunc_ln42_22_fu_1447_p4;
wire   [15:0] trunc_ln42_18_fu_1319_p4;
wire   [15:0] trunc_ln42_26_fu_1575_p4;
wire   [15:0] trunc_ln42_30_fu_1703_p4;
wire   [15:0] add_ln58_21_fu_1773_p2;
wire   [15:0] add_ln58_20_fu_1767_p2;
wire   [15:0] add_ln58_13_fu_1725_p2;
wire   [15:0] add_ln58_16_fu_1743_p2;
wire   [15:0] add_ln58_19_fu_1761_p2;
wire   [15:0] add_ln58_22_fu_1779_p2;
wire  signed [7:0] a_fu_1201_p1;
wire  signed [7:0] a_fu_1201_p3;
wire  signed [7:0] a_fu_1201_p5;
wire  signed [7:0] a_fu_1201_p7;
wire  signed [7:0] a_fu_1201_p9;
wire  signed [7:0] a_fu_1201_p11;
wire  signed [7:0] a_fu_1201_p13;
wire  signed [7:0] a_fu_1201_p15;
wire  signed [7:0] a_fu_1201_p17;
wire  signed [7:0] a_fu_1201_p19;
wire  signed [7:0] a_fu_1201_p21;
wire  signed [7:0] a_fu_1201_p23;
wire  signed [7:0] a_fu_1201_p25;
wire  signed [7:0] a_4_fu_1329_p1;
wire  signed [7:0] a_4_fu_1329_p3;
wire  signed [7:0] a_4_fu_1329_p5;
wire  signed [7:0] a_4_fu_1329_p7;
wire  signed [7:0] a_4_fu_1329_p9;
wire  signed [7:0] a_4_fu_1329_p11;
wire  signed [7:0] a_4_fu_1329_p13;
wire  signed [7:0] a_4_fu_1329_p15;
wire  signed [7:0] a_4_fu_1329_p17;
wire  signed [7:0] a_4_fu_1329_p19;
wire  signed [7:0] a_4_fu_1329_p21;
wire  signed [7:0] a_4_fu_1329_p23;
wire  signed [7:0] a_4_fu_1329_p25;
wire  signed [7:0] a_5_fu_1457_p1;
wire  signed [7:0] a_5_fu_1457_p3;
wire  signed [7:0] a_5_fu_1457_p5;
wire  signed [7:0] a_5_fu_1457_p7;
wire  signed [7:0] a_5_fu_1457_p9;
wire  signed [7:0] a_5_fu_1457_p11;
wire  signed [7:0] a_5_fu_1457_p13;
wire  signed [7:0] a_5_fu_1457_p15;
wire  signed [7:0] a_5_fu_1457_p17;
wire  signed [7:0] a_5_fu_1457_p19;
wire  signed [7:0] a_5_fu_1457_p21;
wire  signed [7:0] a_5_fu_1457_p23;
wire  signed [7:0] a_5_fu_1457_p25;
wire  signed [7:0] a_6_fu_1585_p1;
wire  signed [7:0] a_6_fu_1585_p3;
wire  signed [7:0] a_6_fu_1585_p5;
wire  signed [7:0] a_6_fu_1585_p7;
wire  signed [7:0] a_6_fu_1585_p9;
wire  signed [7:0] a_6_fu_1585_p11;
wire  signed [7:0] a_6_fu_1585_p13;
wire  signed [7:0] a_6_fu_1585_p15;
wire  signed [7:0] a_6_fu_1585_p17;
wire  signed [7:0] a_6_fu_1585_p19;
wire  signed [7:0] a_6_fu_1585_p21;
wire  signed [7:0] a_6_fu_1585_p23;
wire  signed [7:0] a_6_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5043(
    .din0(mul_ln42_30_fu_320_p0),
    .din1(weights_143_val),
    .dout(mul_ln42_30_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5044(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_128_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5045(
    .din0(mul_ln42_24_fu_322_p0),
    .din1(weights_137_val),
    .dout(mul_ln42_24_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5046(
    .din0(mul_ln42_19_fu_323_p0),
    .din1(weights_132_val),
    .dout(mul_ln42_19_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5047(
    .din0(mul_ln42_20_fu_324_p0),
    .din1(weights_133_val),
    .dout(mul_ln42_20_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5048(
    .din0(mul_ln42_16_fu_325_p0),
    .din1(weights_129_val),
    .dout(mul_ln42_16_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5049(
    .din0(mul_ln42_21_fu_326_p0),
    .din1(weights_134_val),
    .dout(mul_ln42_21_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5050(
    .din0(mul_ln42_26_fu_327_p0),
    .din1(weights_139_val),
    .dout(mul_ln42_26_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5051(
    .din0(mul_ln42_18_fu_328_p0),
    .din1(weights_131_val),
    .dout(mul_ln42_18_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5052(
    .din0(mul_ln42_23_fu_329_p0),
    .din1(weights_136_val),
    .dout(mul_ln42_23_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5053(
    .din0(mul_ln42_25_fu_330_p0),
    .din1(weights_138_val),
    .dout(mul_ln42_25_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5054(
    .din0(mul_ln42_27_fu_331_p0),
    .din1(weights_140_val),
    .dout(mul_ln42_27_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5055(
    .din0(mul_ln42_22_fu_332_p0),
    .din1(weights_135_val),
    .dout(mul_ln42_22_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5056(
    .din0(mul_ln42_28_fu_333_p0),
    .din1(weights_141_val),
    .dout(mul_ln42_28_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5057(
    .din0(mul_ln42_29_fu_334_p0),
    .din1(weights_142_val),
    .dout(mul_ln42_29_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5058(
    .din0(mul_ln42_17_fu_335_p0),
    .din1(weights_130_val),
    .dout(mul_ln42_17_fu_335_p2)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h80 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h81 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h82 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h83 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h84 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h85 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h86 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h87 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h88 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h89 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h8A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h8B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h8C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5059(
    .din0(data_128_val),
    .din1(data_129_val),
    .din2(data_130_val),
    .din3(data_131_val),
    .din4(data_132_val),
    .din5(data_133_val),
    .din6(data_134_val),
    .din7(data_135_val),
    .din8(data_136_val),
    .din9(data_137_val),
    .din10(data_138_val),
    .din11(data_139_val),
    .din12(data_140_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h80 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h81 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h82 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h83 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h84 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h85 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h86 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h87 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h88 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h89 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h8A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h8B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h8C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5060(
    .din0(data_129_val),
    .din1(data_130_val),
    .din2(data_131_val),
    .din3(data_132_val),
    .din4(data_133_val),
    .din5(data_134_val),
    .din6(data_135_val),
    .din7(data_136_val),
    .din8(data_137_val),
    .din9(data_138_val),
    .din10(data_139_val),
    .din11(data_140_val),
    .din12(data_141_val),
    .def(a_4_fu_1329_p27),
    .sel(idx),
    .dout(a_4_fu_1329_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h80 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h81 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h82 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h83 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h84 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h85 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h86 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h87 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h88 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h89 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h8A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h8B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h8C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5061(
    .din0(data_130_val),
    .din1(data_131_val),
    .din2(data_132_val),
    .din3(data_133_val),
    .din4(data_134_val),
    .din5(data_135_val),
    .din6(data_136_val),
    .din7(data_137_val),
    .din8(data_138_val),
    .din9(data_139_val),
    .din10(data_140_val),
    .din11(data_141_val),
    .din12(data_142_val),
    .def(a_5_fu_1457_p27),
    .sel(idx),
    .dout(a_5_fu_1457_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h80 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'h81 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'h82 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'h83 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'h84 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'h85 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'h86 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'h87 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'h88 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'h89 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'h8A ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'h8B ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'h8C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5062(
    .din0(data_131_val),
    .din1(data_132_val),
    .din2(data_133_val),
    .din3(data_134_val),
    .din4(data_135_val),
    .din5(data_136_val),
    .din6(data_137_val),
    .din7(data_138_val),
    .din8(data_139_val),
    .din9(data_140_val),
    .din10(data_141_val),
    .din11(data_142_val),
    .din12(data_143_val),
    .def(a_6_fu_1585_p27),
    .sel(idx),
    .dout(a_6_fu_1585_p29)
);

assign add_ln58_12_fu_1719_p2 = (trunc_ln42_23_fu_1530_p4 + trunc_ln42_27_fu_1658_p4);

assign add_ln58_13_fu_1725_p2 = (add_ln58_12_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_14_fu_1731_p2 = (trunc_ln42_20_fu_1417_p4 + trunc_ln42_16_fu_1289_p4);

assign add_ln58_15_fu_1737_p2 = (trunc_ln42_24_fu_1545_p4 + trunc_ln42_28_fu_1673_p4);

assign add_ln58_16_fu_1743_p2 = (add_ln58_15_fu_1737_p2 + add_ln58_14_fu_1731_p2);

assign add_ln58_17_fu_1749_p2 = (trunc_ln42_21_fu_1432_p4 + trunc_ln42_17_fu_1304_p4);

assign add_ln58_18_fu_1755_p2 = (trunc_ln42_25_fu_1560_p4 + trunc_ln42_29_fu_1688_p4);

assign add_ln58_19_fu_1761_p2 = (add_ln58_18_fu_1755_p2 + add_ln58_17_fu_1749_p2);

assign add_ln58_20_fu_1767_p2 = (trunc_ln42_22_fu_1447_p4 + trunc_ln42_18_fu_1319_p4);

assign add_ln58_21_fu_1773_p2 = (trunc_ln42_26_fu_1575_p4 + trunc_ln42_30_fu_1703_p4);

assign add_ln58_22_fu_1779_p2 = (add_ln58_21_fu_1773_p2 + add_ln58_20_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_19_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_39_fu_1389_p1 = $signed(a_4_fu_1329_p29);

assign sext_ln73_47_fu_1517_p1 = $signed(a_5_fu_1457_p29);

assign sext_ln73_55_fu_1645_p1 = $signed(a_6_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_16_fu_1289_p4 = {{mul_ln42_16_fu_325_p2[25:10]}};

assign trunc_ln42_17_fu_1304_p4 = {{mul_ln42_17_fu_335_p2[25:10]}};

assign trunc_ln42_18_fu_1319_p4 = {{mul_ln42_18_fu_328_p2[25:10]}};

assign trunc_ln42_19_fu_1402_p4 = {{mul_ln42_19_fu_323_p2[25:10]}};

assign trunc_ln42_20_fu_1417_p4 = {{mul_ln42_20_fu_324_p2[25:10]}};

assign trunc_ln42_21_fu_1432_p4 = {{mul_ln42_21_fu_326_p2[25:10]}};

assign trunc_ln42_22_fu_1447_p4 = {{mul_ln42_22_fu_332_p2[25:10]}};

assign trunc_ln42_23_fu_1530_p4 = {{mul_ln42_23_fu_329_p2[25:10]}};

assign trunc_ln42_24_fu_1545_p4 = {{mul_ln42_24_fu_322_p2[25:10]}};

assign trunc_ln42_25_fu_1560_p4 = {{mul_ln42_25_fu_330_p2[25:10]}};

assign trunc_ln42_26_fu_1575_p4 = {{mul_ln42_26_fu_327_p2[25:10]}};

assign trunc_ln42_27_fu_1658_p4 = {{mul_ln42_27_fu_331_p2[25:10]}};

assign trunc_ln42_28_fu_1673_p4 = {{mul_ln42_28_fu_333_p2[25:10]}};

assign trunc_ln42_29_fu_1688_p4 = {{mul_ln42_29_fu_334_p2[25:10]}};

assign trunc_ln42_30_fu_1703_p4 = {{mul_ln42_30_fu_320_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_4_fu_1329_p27 = 'bx;

assign a_5_fu_1457_p27 = 'bx;

assign a_6_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_13_fu_1725_p2;

assign ap_return_1 = add_ln58_16_fu_1743_p2;

assign ap_return_2 = add_ln58_19_fu_1761_p2;

assign ap_return_3 = add_ln58_22_fu_1779_p2;

assign mul_ln42_16_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_17_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_18_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_19_fu_323_p0 = sext_ln73_39_fu_1389_p1;

assign mul_ln42_20_fu_324_p0 = sext_ln73_39_fu_1389_p1;

assign mul_ln42_21_fu_326_p0 = sext_ln73_39_fu_1389_p1;

assign mul_ln42_22_fu_332_p0 = sext_ln73_39_fu_1389_p1;

assign mul_ln42_23_fu_329_p0 = sext_ln73_47_fu_1517_p1;

assign mul_ln42_24_fu_322_p0 = sext_ln73_47_fu_1517_p1;

assign mul_ln42_25_fu_330_p0 = sext_ln73_47_fu_1517_p1;

assign mul_ln42_26_fu_327_p0 = sext_ln73_47_fu_1517_p1;

assign mul_ln42_27_fu_331_p0 = sext_ln73_55_fu_1645_p1;

assign mul_ln42_28_fu_333_p0 = sext_ln73_55_fu_1645_p1;

assign mul_ln42_29_fu_334_p0 = sext_ln73_55_fu_1645_p1;

assign mul_ln42_30_fu_320_p0 = sext_ln73_55_fu_1645_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_1
