# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe -Mdir /home/samsow/myChisel/chisel-crash-course/alu/sim/vout --top-module Test /home/samsow/myChisel/chisel-crash-course/alu/sim/vout/Test.v /home/samsow/myChisel/chisel-crash-course/alu/src/test/resources/csrc/main.cc -Wno-STMTDLY -Wno-WIDTH -Wno-CASEINCOMPLETE --output-split 20000 --output-split-cfuncs 20000 --x-assign unique +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT -CFLAGS -I/home/samsow/myChisel/chisel-crash-course/alu/src/test/resources/csrc -include VTest.h -DVNAME=VTest -o /home/samsow/myChisel/chisel-crash-course/alu/sim/vout/Test"
S     21670 42467677  1561753304   781376334  1561753304   781376334 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/Test.v"
T     13467 42467681  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest.cpp"
T      4135 42467680  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest.h"
T      2098 42467684  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest.mk"
T      9146 42467682  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest__Slow.cpp"
T       520 42467679  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest__Syms.cpp"
T       703 42467678  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest__Syms.h"
T       669 42467685  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest__ver.d"
T         0        0  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest__verFiles.dat"
T      1168 42467683  1561753304   981380283  1561753304   981380283 "/home/samsow/myChisel/chisel-crash-course/alu/sim/vout/VTest_classes.mk"
S   6619528 15730091  1556424481   372840019  1556424481   372840019 "/usr/local/bin/verilator_bin"
