# vsim -debugDB -l test.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*; run -all;" 
# Start time: 13:40:24 on Jul 16,2025
# Loading sv_std.std
# Loading work.test_bench_sv_unit
# Loading work.test_bench
# Loading work.tb_if
# Loading work.top
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
#  run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Starting TEST BENCH...
# TEST CASE 1: TEST RESET HIGH
# Time  RST_N   VALID   PARITY  DATA_IN  TXD
# 11000	0	0	00	00	0
# 31000	0	1	01	ff	0
# END TEST CASE 1
# TEST CASE 2: TEST VALID LOW
# Time  RST_N   VALID   PARITY  DATA_IN  TXD
# 51000	0	0	00	00	0
# 71000	1	0	01	ff	0
# 91000	1	0	01	ff	0
# 111000	1	0	01	ff	0
# 131000	1	0	01	ff	0
# 151000	1	0	01	ff	0
# 171000	1	0	01	ff	0
# 191000	1	0	01	ff	0
# 211000	1	0	01	ff	0
# 231000	1	0	01	ff	0
# 251000	1	0	01	ff	0
# 271000	0	0	00	00	0
# 291000	0	0	00	00	0
# 311000	0	0	00	00	0
# 331000	0	0	00	00	0
# 351000	0	0	00	00	0
# 371000	0	0	00	00	0
# 391000	0	0	00	00	0
# 411000	0	0	00	00	0
# 431000	0	0	00	00	0
# 451000	0	0	00	00	0
# END TEST CASE 2
# 471000	1	0	00	00	0
# TEST CASE 3: PARITY_MODE = {00 11}, DATA_IN = {8'ha3 8'hFF}
# Time  RST_N   VALID   PARITY  DATA_IN  TXD
# 491000	1	1	00	a3	0
# 511000	1	0	00	00	1
# 531000	1	0	00	00	1
# 551000	1	0	00	00	0
# 571000	1	0	00	00	0
# 591000	1	0	00	00	0
# 611000	1	0	00	00	1
# 631000	1	0	00	00	0
# 651000	1	0	00	00	1
# 671000	1	0	00	00	0
# 691000	1	0	00	00	0
# 711000	1	1	11	ff	0
# 731000	1	0	11	00	1
# 751000	1	0	11	00	1
# 771000	1	0	11	00	1
# 791000	1	0	11	00	1
# 811000	1	0	11	00	1
# 831000	1	0	11	00	1
# 851000	1	0	11	00	1
# 871000	1	0	11	00	1
# 891000	1	0	11	00	0
# 911000	1	0	11	00	0
# END TEST CASE 3
# TEST CASE 4: PARITY_MODE = 01, DATA_IN = 8'hF4
# Time  RST_N   VALID   PARITY  DATA_IN  TXD
# 931000	1	1	01	f4	0
# 951000	1	0	01	00	0
# 971000	1	0	01	00	0
# 991000	1	0	01	00	1
# 1011000	1	0	01	00	0
# 1031000	1	0	01	00	1
# 1051000	1	0	01	00	1
# 1071000	1	0	01	00	1
# 1091000	1	0	01	00	1
# 1111000	1	0	01	00	0
# 1131000	1	0	01	00	0
# END TEST CASE 4
# TEST CASE 5: PARITY_MODE = 10, DATA_IN = 8'h4F
# Time  RST_N   VALID   PARITY  DATA_IN  TXD
# 1151000	1	1	10	4f	0
# 1171000	1	0	10	00	1
# 1191000	1	0	10	00	1
# 1211000	1	0	10	00	1
# 1231000	1	0	10	00	1
# 1251000	1	0	10	00	0
# 1271000	1	0	10	00	0
# 1291000	1	0	10	00	1
# 1311000	1	0	10	00	0
# 1331000	1	0	10	00	1
# 1351000	1	0	10	00	0
# END TEST CASE 5
# Testbench completed.
# ** Note: $stop    : ../tb/test_bench.sv(124)
#    Time: 1370 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at ../tb/test_bench.sv line 124
# Stopped at ../tb/test_bench.sv line 124
# 
# make[1]: Entering directory '/home/phamgiang/push_git/test/sim'
# vsim -i -view vsim.wlf -do "add wave vsim: /_if/*; radix -decimal" &
# make[1]: Leaving directory '/home/phamgiang/push_git/test/sim'
# Reading pref.tcl
# End time: 13:42:07 on Jul 16,2025, Elapsed time: 0:01:43
# Errors: 0, Warnings: 8
