
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 346.316 ; gain = 136.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Main.vhd:34]
INFO: [Synth 8-638] synthesizing module 'LEDs_Control' [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/LEDs_Control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'LEDs_Control' (1#1) [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/LEDs_Control.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Segment_Control' [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Segment_Control.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Segment_Control' (2#1) [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Segment_Control.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Temp_Sensor' [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Temp_Sensor.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Temp_Sensor.vhd:35]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Temp_Sensor.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Temp_Sensor' (3#1) [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Temp_Sensor.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Ultrasonic_Sensor' [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Ultrasonic_Sensor.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Ultrasonic_Sensor' (4#1) [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Ultrasonic_Sensor.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Main' (5#1) [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Main.vhd:34]
WARNING: [Synth 8-3917] design Main has port Zero driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 383.734 ; gain = 173.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 383.734 ; gain = 173.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eng.Ahmed/Desktop/Project/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Eng.Ahmed/Desktop/Project/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eng.Ahmed/Desktop/Project/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 684.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 684.402 ; gain = 474.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 684.402 ; gain = 474.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 684.402 ; gain = 474.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Current_State_H_reg' in module 'LEDs_Control'
INFO: [Synth 8-5544] ROM "Current_State_H" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Current_State_H" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Current_State_H" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Current_State_H" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "digit_to_segments" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit_to_segments" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit_to_segments" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit_to_segments" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              100
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              001
                 iSTATE2 |                              011 |                              010
                 iSTATE3 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_State_H_reg' using encoding 'sequential' in module 'LEDs_Control'
WARNING: [Synth 8-327] inferring latch for variable 'Alarm_reg' [C:/Users/Eng.Ahmed/Desktop/Project/Project.srcs/sources_1/new/Ultrasonic_Sensor.vhd:194]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 684.402 ; gain = 474.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LEDs_Control 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
Module Segment_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module Temp_Sensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Ultrasonic_Sensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Distance_Measured_43, operation Mode is: (A:0x85fc)*B2.
DSP Report: register B is absorbed into DSP Distance_Measured_43.
DSP Report: operator Distance_Measured_43 is absorbed into DSP Distance_Measured_43.
DSP Report: Generating DSP Distance_Measured_33, operation Mode is: (A:0x85fc)*B2.
DSP Report: register B is absorbed into DSP Distance_Measured_33.
DSP Report: operator Distance_Measured_33 is absorbed into DSP Distance_Measured_33.
DSP Report: Generating DSP Distance_Measured_23, operation Mode is: (A:0x85fc)*B2.
DSP Report: register B is absorbed into DSP Distance_Measured_23.
DSP Report: operator Distance_Measured_23 is absorbed into DSP Distance_Measured_23.
DSP Report: Generating DSP Distance_Measured_13, operation Mode is: (A:0x85fc)*B2.
DSP Report: register B is absorbed into DSP Distance_Measured_13.
DSP Report: operator Distance_Measured_13 is absorbed into DSP Distance_Measured_13.
WARNING: [Synth 8-3917] design Main has port Zero driven by constant 1
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[14]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[15]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[16]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[17]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[18]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[19]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[20]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[21]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[22]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[23]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[24]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[25]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[26]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[27]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[28]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[29]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_1_reg[30]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[14]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[15]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[16]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[17]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[18]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[19]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[20]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[21]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[22]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[23]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[24]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[25]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[26]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[27]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[28]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[29]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_2_reg[30]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[14]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[15]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[16]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[17]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[18]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[19]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[20]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[21]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[22]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[23]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[24]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[25]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[26]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[27]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[28]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[29]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_3_reg[30]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[14]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[15]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[15]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[16]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[17]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[17]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[18]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[18]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[19]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[19]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[20]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[21]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[22]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[23]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[23]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[24]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[24]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[25]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[26]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[27]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[27]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[28]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[29]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[29]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ultrasonic_Sensor/Distance_Measured_4_reg[30]' (FDE) to 'Ultrasonic_Sensor/Distance_Measured_4_reg[31]'
INFO: [Synth 8-3886] merging instance 'Temp_Sensor/Dig2_reg[0]' (FDRE) to 'Temp_Sensor/Dig2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Temp_Sensor/Dig2_reg[1]' (FDSE) to 'Temp_Sensor/Dig2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Temp_Sensor/Dig2_reg[2]' (FDRE) to 'Temp_Sensor/Dig1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Temp_Sensor/Dig2_reg[3]' (FDSE) to 'Temp_Sensor/Dig1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Temp_Sensor/Dig1_reg[0]' (FDSE) to 'Temp_Sensor/Dig1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Temp_Sensor/Dig1_reg[1]' (FDSE) to 'Temp_Sensor/Dig1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Temp_Sensor/Dig1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Temp_Sensor/Dig1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[39]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[38]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[37]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[36]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[35]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[34]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[33]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[32]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[31]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[30]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[29]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[28]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[27]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[26]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[25]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[24]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[15]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[14]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[13]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[12]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[11]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[10]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[9]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[8]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[7]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[6]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[5]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[4]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[3]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[2]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[1]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Data_Register_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Dig1_reg[2]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Temp_Sensor/Dig1_reg[3]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 684.402 ; gain = 474.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Ultrasonic_Sensor | (A:0x85fc)*B2 | 11     | 17     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Ultrasonic_Sensor | (A:0x85fc)*B2 | 11     | 17     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Ultrasonic_Sensor | (A:0x85fc)*B2 | 11     | 17     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Ultrasonic_Sensor | (A:0x85fc)*B2 | 11     | 17     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 696.086 ; gain = 486.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 741.602 ; gain = 531.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   344|
|3     |DSP48E1 |     4|
|4     |LUT1    |   336|
|5     |LUT2    |   438|
|6     |LUT3    |   395|
|7     |LUT4    |   185|
|8     |LUT5    |   594|
|9     |LUT6    |   604|
|10    |MUXF7   |     7|
|11    |FDCE    |    49|
|12    |FDRE    |   298|
|13    |LD      |     1|
|14    |IBUF    |     7|
|15    |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  3288|
|2     |  LEDs_Control      |LEDs_Control      |   192|
|3     |  Segment_Control   |Segment_Control   |   116|
|4     |  Temp_Sensor       |Temp_Sensor       |   440|
|5     |  Ultrasonic_Sensor |Ultrasonic_Sensor |  2386|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 755.805 ; gain = 546.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 755.805 ; gain = 183.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 755.805 ; gain = 546.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 755.805 ; gain = 492.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eng.Ahmed/Desktop/Project/Project.runs/synth_1/Main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 755.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 09 09:27:45 2024...
