// Seed: 223642485
macromodule module_0 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    input uwire id_10,
    output wire id_11,
    input wand id_12,
    input supply1 id_13,
    output wand id_14,
    output tri id_15,
    input uwire id_16,
    input supply1 id_17,
    output wand id_18,
    input wor id_19,
    output tri0 id_20,
    input uwire id_21,
    input wor id_22,
    output uwire id_23,
    input wor id_24
    , id_35,
    output supply1 id_25,
    input wor id_26,
    input wor id_27,
    input wire id_28,
    output tri id_29,
    input wor id_30,
    input wor id_31,
    output tri1 id_32,
    input tri1 id_33
);
  always force id_18 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6
);
  assign id_3 = 1'd0;
  module_0(
      id_0,
      id_5,
      id_6,
      id_3,
      id_5,
      id_3,
      id_5,
      id_0,
      id_2,
      id_4,
      id_0,
      id_4,
      id_6,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_6,
      id_1,
      id_5,
      id_2,
      id_4,
      id_2,
      id_3,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_0,
      id_4,
      id_2
  );
endmodule
