

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sat Dec  7 11:06:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       10|       10|         3|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     188|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     146|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     146|     251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_116_p2     |         +|   0|  0|  12|           4|           1|
    |and_ln57_1_fu_210_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln57_fu_204_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_105_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln57_1_fu_174_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln57_2_fu_186_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln57_3_fu_192_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln57_fu_168_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln57_1_fu_198_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_180_p2      |        or|   0|  0|   2|           1|           1|
    |max_prob_3_fu_227_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln57_fu_219_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 188|          77|          81|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_prob_1_load  |   9|          2|   32|         64|
    |i_023_fu_48                       |   9|          2|   32|         64|
    |i_fu_52                           |   9|          2|    4|          8|
    |max_prob_1_fu_44                  |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  106|        212|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_023_fu_48                       |  32|   0|   32|          0|
    |i_2_reg_269                       |   4|   0|    4|          0|
    |i_2_reg_269_pp0_iter1_reg         |   4|   0|    4|          0|
    |i_fu_52                           |   4|   0|    4|          0|
    |icmp_ln56_reg_274                 |   1|   0|    1|          0|
    |max_prob_1_fu_44                  |  32|   0|   32|          0|
    |max_prob_1_load_reg_283           |  32|   0|   32|          0|
    |max_prob_2_reg_290                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 146|   0|  146|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_423_p_din0    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_423_p_din1    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_423_p_opcode  |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_423_p_dout0   |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_423_p_ce      |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_56_1|  return value|
|max_prob             |   in|   32|     ap_none|                                max_prob|        scalar|
|fc3_output_address0  |  out|    4|   ap_memory|                              fc3_output|         array|
|fc3_output_ce0       |  out|    1|   ap_memory|                              fc3_output|         array|
|fc3_output_q0        |   in|   32|   ap_memory|                              fc3_output|         array|
|i_023_out            |  out|   32|      ap_vld|                               i_023_out|       pointer|
|i_023_out_ap_vld     |  out|    1|      ap_vld|                               i_023_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_prob_1 = alloca i32 1"   --->   Operation 6 'alloca' 'max_prob_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_023 = alloca i32 1"   --->   Operation 7 'alloca' 'i_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_prob_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_prob"   --->   Operation 9 'read' 'max_prob_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %i_023"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 %max_prob_read, i32 %max_prob_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [lenet_main.cpp:56]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln56 = icmp_eq  i4 %i_2, i4 10" [lenet_main.cpp:56]   --->   Operation 16 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.body.split, void %for.end.exitStub" [lenet_main.cpp:56]   --->   Operation 17 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln57_cast = zext i4 %i_2" [lenet_main.cpp:56]   --->   Operation 18 'zext' 'trunc_ln57_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 %trunc_ln57_cast" [lenet_main.cpp:57]   --->   Operation 19 'getelementptr' 'fc3_output_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.61ns)   --->   "%max_prob_2 = load i4 %fc3_output_addr" [lenet_main.cpp:57]   --->   Operation 20 'load' 'max_prob_2' <Predicate = (!icmp_ln56)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%add_ln56 = add i4 %i_2, i4 1" [lenet_main.cpp:56]   --->   Operation 21 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [lenet_main.cpp:56]   --->   Operation 22 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%max_prob_1_load = load i32 %max_prob_1" [lenet_main.cpp:57]   --->   Operation 23 'load' 'max_prob_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.61ns)   --->   "%max_prob_2 = load i4 %fc3_output_addr" [lenet_main.cpp:57]   --->   Operation 24 'load' 'max_prob_2' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 25 '%tmp_2 = fcmp_ogt  i32 %max_prob_2, i32 %max_prob_1_load'
ST_2 : Operation 25 [2/2] (1.85ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_prob_2, i32 %max_prob_1_load" [lenet_main.cpp:57]   --->   Operation 25 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_023_load = load i32 %i_023"   --->   Operation 50 'load' 'i_023_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_023_out, i32 %i_023_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_023_load_1 = load i32 %i_023" [lenet_main.cpp:57]   --->   Operation 26 'load' 'i_023_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [lenet_main.cpp:55]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lenet_main.cpp:56]   --->   Operation 28 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %max_prob_2" [lenet_main.cpp:57]   --->   Operation 29 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57, i32 23, i32 30" [lenet_main.cpp:57]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57" [lenet_main.cpp:57]   --->   Operation 31 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %max_prob_1_load" [lenet_main.cpp:57]   --->   Operation 32 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_1, i32 23, i32 30" [lenet_main.cpp:57]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i32 %bitcast_ln57_1" [lenet_main.cpp:57]   --->   Operation 34 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln57 = icmp_ne  i8 %tmp_s, i8 255" [lenet_main.cpp:57]   --->   Operation 35 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln57_1 = icmp_eq  i23 %trunc_ln57, i23 0" [lenet_main.cpp:57]   --->   Operation 36 'icmp' 'icmp_ln57_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln57 = or i1 %icmp_ln57_1, i1 %icmp_ln57" [lenet_main.cpp:57]   --->   Operation 37 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln57_2 = icmp_ne  i8 %tmp_1, i8 255" [lenet_main.cpp:57]   --->   Operation 38 'icmp' 'icmp_ln57_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.88ns)   --->   "%icmp_ln57_3 = icmp_eq  i23 %trunc_ln57_1, i23 0" [lenet_main.cpp:57]   --->   Operation 39 'icmp' 'icmp_ln57_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln57_1 = or i1 %icmp_ln57_3, i1 %icmp_ln57_2" [lenet_main.cpp:57]   --->   Operation 40 'or' 'or_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.57ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_prob_2, i32 %max_prob_1_load" [lenet_main.cpp:57]   --->   Operation 41 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%and_ln57 = and i1 %tmp_2, i1 %or_ln57" [lenet_main.cpp:57]   --->   Operation 42 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln57_1 = and i1 %and_ln57, i1 %or_ln57_1" [lenet_main.cpp:57]   --->   Operation 43 'and' 'and_ln57_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %i_2" [lenet_main.cpp:57]   --->   Operation 44 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.41ns)   --->   "%select_ln57 = select i1 %and_ln57_1, i32 %zext_ln57, i32 %i_023_load_1" [lenet_main.cpp:57]   --->   Operation 45 'select' 'select_ln57' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.41ns)   --->   "%max_prob_3 = select i1 %and_ln57_1, i32 %max_prob_2, i32 %max_prob_1_load" [lenet_main.cpp:57]   --->   Operation 46 'select' 'max_prob_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.40ns)   --->   "%store_ln56 = store i32 %select_ln57, i32 %i_023" [lenet_main.cpp:56]   --->   Operation 47 'store' 'store_ln56' <Predicate = true> <Delay = 0.40>
ST_3 : Operation 48 [1/1] (0.40ns)   --->   "%store_ln56 = store i32 %max_prob_3, i32 %max_prob_1" [lenet_main.cpp:56]   --->   Operation 48 'store' 'store_ln56' <Predicate = true> <Delay = 0.40>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body" [lenet_main.cpp:56]   --->   Operation 49 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_prob]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc3_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_023_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_prob_1             (alloca           ) [ 0111]
i_023                  (alloca           ) [ 0111]
i                      (alloca           ) [ 0100]
max_prob_read          (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_2                    (load             ) [ 0111]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln56              (icmp             ) [ 0110]
br_ln56                (br               ) [ 0000]
trunc_ln57_cast        (zext             ) [ 0000]
fc3_output_addr        (getelementptr    ) [ 0110]
add_ln56               (add              ) [ 0000]
store_ln56             (store            ) [ 0000]
max_prob_1_load        (load             ) [ 0101]
max_prob_2             (load             ) [ 0101]
i_023_load_1           (load             ) [ 0000]
speclooptripcount_ln55 (speclooptripcount) [ 0000]
specloopname_ln56      (specloopname     ) [ 0000]
bitcast_ln57           (bitcast          ) [ 0000]
tmp_s                  (partselect       ) [ 0000]
trunc_ln57             (trunc            ) [ 0000]
bitcast_ln57_1         (bitcast          ) [ 0000]
tmp_1                  (partselect       ) [ 0000]
trunc_ln57_1           (trunc            ) [ 0000]
icmp_ln57              (icmp             ) [ 0000]
icmp_ln57_1            (icmp             ) [ 0000]
or_ln57                (or               ) [ 0000]
icmp_ln57_2            (icmp             ) [ 0000]
icmp_ln57_3            (icmp             ) [ 0000]
or_ln57_1              (or               ) [ 0000]
tmp_2                  (fcmp             ) [ 0000]
and_ln57               (and              ) [ 0000]
and_ln57_1             (and              ) [ 0000]
zext_ln57              (zext             ) [ 0000]
select_ln57            (select           ) [ 0000]
max_prob_3             (select           ) [ 0000]
store_ln56             (store            ) [ 0000]
store_ln56             (store            ) [ 0000]
br_ln56                (br               ) [ 0000]
i_023_load             (load             ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_prob">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_prob"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fc3_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_023_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_023_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="max_prob_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_prob_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_023_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_023/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="max_prob_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_prob_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="fc3_output_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_output_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_prob_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="4" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_2_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln56_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln57_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln57_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln56_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln56_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="max_prob_1_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_prob_1_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_023_load_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_023_load_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bitcast_ln57_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln57_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="bitcast_ln57_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="6" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln57_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln57_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln57_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="23" slack="0"/>
<pin id="176" dir="0" index="1" bw="23" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="or_ln57_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln57_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln57_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="23" slack="0"/>
<pin id="194" dir="0" index="1" bw="23" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_3/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln57_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln57_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and_ln57_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln57_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln57_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="max_prob_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_prob_3/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln56_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln56_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_023_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_023_load/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="max_prob_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_prob_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_023_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_023 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="2"/>
<pin id="271" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln56_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="278" class="1005" name="fc3_output_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc3_output_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="max_prob_1_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_prob_1_load "/>
</bind>
</comp>

<comp id="290" class="1005" name="max_prob_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_prob_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="56" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="127" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="134" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="151" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="137" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="147" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="168" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="154" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="164" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="82" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="180" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="198" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="224"><net_src comp="210" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="131" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="210" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="219" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="227" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="250"><net_src comp="44" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="257"><net_src comp="48" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="265"><net_src comp="52" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="272"><net_src comp="102" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="277"><net_src comp="105" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="69" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="286"><net_src comp="127" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="293"><net_src comp="76" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="227" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_023_out | {2 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_56_1 : max_prob | {1 }
	Port: lenet_predict_Pipeline_VITIS_LOOP_56_1 : fc3_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln56 : 2
		br_ln56 : 3
		trunc_ln57_cast : 2
		fc3_output_addr : 3
		max_prob_2 : 4
		add_ln56 : 2
		store_ln56 : 3
	State 2
		tmp_2 : 1
		write_ln0 : 1
	State 3
		tmp_s : 1
		trunc_ln57 : 1
		tmp_1 : 1
		trunc_ln57_1 : 1
		icmp_ln57 : 2
		icmp_ln57_1 : 2
		or_ln57 : 3
		icmp_ln57_2 : 2
		icmp_ln57_3 : 2
		or_ln57_1 : 3
		and_ln57 : 3
		and_ln57_1 : 3
		select_ln57 : 3
		max_prob_3 : 3
		store_ln56 : 4
		store_ln56 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln56_fu_105     |    0    |    12   |
|          |     icmp_ln57_fu_168     |    0    |    15   |
|   icmp   |    icmp_ln57_1_fu_174    |    0    |    30   |
|          |    icmp_ln57_2_fu_186    |    0    |    15   |
|          |    icmp_ln57_3_fu_192    |    0    |    30   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln57_fu_219    |    0    |    32   |
|          |     max_prob_3_fu_227    |    0    |    32   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln56_fu_116     |    0    |    12   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln57_fu_180      |    0    |    2    |
|          |     or_ln57_1_fu_198     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |      and_ln57_fu_204     |    0    |    2    |
|          |     and_ln57_1_fu_210    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | max_prob_read_read_fu_56 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_62  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   fcmp   |         grp_fu_82        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |  trunc_ln57_cast_fu_111  |    0    |    0    |
|          |     zext_ln57_fu_216     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_s_fu_137       |    0    |    0    |
|          |       tmp_1_fu_154       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln57_fu_147    |    0    |    0    |
|          |    trunc_ln57_1_fu_164   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   186   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|fc3_output_addr_reg_278|    4   |
|     i_023_reg_254     |   32   |
|      i_2_reg_269      |    4   |
|       i_reg_262       |    4   |
|   icmp_ln56_reg_274   |    1   |
|max_prob_1_load_reg_283|   32   |
|   max_prob_1_reg_247  |   32   |
|   max_prob_2_reg_290  |   32   |
+-----------------------+--------+
|         Total         |   141  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_82    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_82    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  1.206  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   141  |   213  |
+-----------+--------+--------+--------+
