module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    reg [7:0] in_delay; // if in_daly is not given with proper bit size, it defaults takes 1 bit
    always@(posedge clk) begin
        in_delay <= in;
       
        pedge <= in & ~in_delay ;
        
    end
endmodule
