src/platform.o src/platform.o: ../src/platform.c \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters_ps.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_cache.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_types.h \
 ../src/platform_config.h

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters_ps.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_cache.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_types.h:

../src/platform_config.h:
