$date
	Tue Apr 29 22:13:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FourbitALU_tb $end
$var wire 1 ! zero $end
$var wire 4 " result [3:0] $end
$var wire 1 # parity $end
$var wire 1 $ carryout $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$var reg 3 ' s [2:0] $end
$scope module uut $end
$var wire 4 ( a [3:0] $end
$var wire 4 ) b [3:0] $end
$var wire 3 * s [2:0] $end
$var wire 1 ! zero $end
$var wire 1 # parity $end
$var reg 1 $ carryout $end
$var reg 4 + result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 +
b0 *
b111 )
b100 (
b0 '
b111 &
b100 %
0$
1#
b1011 "
0!
$end
#10
0!
1#
b1101 "
b1101 +
b1 '
b1 *
#20
b100 "
b100 +
b10 '
b10 *
#30
b111 "
b111 +
b11 '
b11 *
#40
0#
b11 "
b11 +
b100 '
b100 *
#50
1#
b1011 "
b1011 +
b101 '
b101 *
#60
0#
b101 "
b101 +
b110 '
b110 *
#70
b11 "
b11 +
b111 '
b111 *
#80
