{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 16:28:24 2019 " "Info: Processing started: Wed Jun 12 16:28:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(456) " "Warning (10268): Verilog HDL information at Final_gen_2.v(456): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 456 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Final_gen_2.v(504) " "Warning (10261): Verilog HDL Event Control warning at Final_gen_2.v(504): Event Control contains a complex event expression" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(508) " "Warning (10268): Verilog HDL information at Final_gen_2.v(508): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(914) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(914): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 914 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(915) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(915): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 915 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(916) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(916): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 916 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(917) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(917): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 917 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(923) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(923): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 923 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(924) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(924): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 924 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(925) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(925): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 925 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(926) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(926): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 926 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(957) " "Warning (10268): Verilog HDL information at Final_gen_2.v(957): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 22 22 " "Info: Found 22 design units, including 22 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lcd_top " "Info: Found entity 2: lcd_top" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bidec_to_lcd " "Info: Found entity 3: bidec_to_lcd" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 323 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 lcd " "Info: Found entity 4: lcd" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 349 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 write " "Info: Found entity 5: write" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 433 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 init " "Info: Found entity 6: init" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 484 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 timer " "Info: Found entity 7: timer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 536 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 time_counter " "Info: Found entity 8: time_counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 593 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 time_trig " "Info: Found entity 9: time_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 635 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 time_mux " "Info: Found entity 10: time_mux" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 five_sec_trig " "Info: Found entity 11: five_sec_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 684 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fl_fl " "Info: Found entity 12: fl_fl" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 710 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Info: Found entity 13: counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 728 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 up_down_counter " "Info: Found entity 14: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 745 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 keys " "Info: Found entity 15: keys" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 766 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 delitel " "Info: Found entity 16: delitel" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 781 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 d_trig " "Info: Found entity 17: d_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 800 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 LED " "Info: Found entity 18: LED" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 827 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 segm_out " "Info: Found entity 19: segm_out" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 892 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 counter_6 " "Info: Found entity 20: counter_6" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 935 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 bidec " "Info: Found entity 21: bidec" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 bidec_to_7 " "Info: Found entity 22: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1020 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "E:/slava/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(567) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(567): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 567 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(864) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(864): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 864 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top lcd_top:l_t " "Info: Elaborating entity \"lcd_top\" for hierarchy \"lcd_top:l_t\"" {  } { { "Final_gen_2.v" "l_t" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_wire\[28..33\] 0 Final_gen_2.v(160) " "Warning (10030): Net \"data_wire\[28..33\]\" at Final_gen_2.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd_top:l_t\|lcd:mylcd " "Info: Elaborating entity \"lcd\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\"" {  } { { "Final_gen_2.v" "mylcd" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init lcd_top:l_t\|lcd:mylcd\|init:initializator " "Info: Elaborating entity \"init\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\|init:initializator\"" {  } { { "Final_gen_2.v" "initializator" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(505) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(505): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(510) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(510): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write lcd_top:l_t\|lcd:mylcd\|write:wrt " "Info: Elaborating entity \"write\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\|write:wrt\"" {  } { { "Final_gen_2.v" "wrt" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(452) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(452): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(462) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(462): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec lcd_top:l_t\|bidec:bdc1 " "Info: Elaborating entity \"bidec\" for hierarchy \"lcd_top:l_t\|bidec:bdc1\"" {  } { { "Final_gen_2.v" "bdc1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(968) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(968): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(973) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(973): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(978) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(978): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(984) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(984): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(990) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(990): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(996) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(996): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(1002) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(1002): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(1008) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(1008): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(1014) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(1014): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_lcd lcd_top:l_t\|bidec_to_lcd:btl1 " "Info: Elaborating entity \"bidec_to_lcd\" for hierarchy \"lcd_top:l_t\|bidec_to_lcd:btl1\"" {  } { { "Final_gen_2.v" "btl1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(331) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(331): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data Final_gen_2.v(331) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(331): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[0\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[1\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[2\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[3\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[4\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[5\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[6\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[7\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[8\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[9\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "five_seconds Final_gen_2.v(547) " "Warning (10034): Output port \"five_seconds\" at Final_gen_2.v(547) has no driver" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 547 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 567 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(618) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(618): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 573 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(618) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(618): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(618) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(618): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec_trig five_sec_trig:fst " "Info: Elaborating entity \"five_sec_trig\" for hierarchy \"five_sec_trig:fst\"" {  } { { "Final_gen_2.v" "fst" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_trig time_trig:ttr " "Info: Elaborating entity \"time_trig\" for hierarchy \"time_trig:ttr\"" {  } { { "Final_gen_2.v" "ttr" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl2\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt23\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt21\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt22\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl1\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl6\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl5\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt26\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl4\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt25\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt24\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl3\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl2\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt23\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt21\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt22\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl1\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl6\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl5\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt26\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl4\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt25\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt24\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl3\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl2\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt23\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt21\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt22\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl1\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl6\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl5\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt26\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl4\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt25\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt24\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl3\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[8\] GND " "Warning (13410): Pin \"output_data\[8\]\" is stuck at GND" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/slava/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file E:/slava/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "492 " "Info: Implemented 492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "479 " "Info: Implemented 479 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 16:28:39 2019 " "Info: Processing ended: Wed Jun 12 16:28:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 16:28:42 2019 " "Info: Processing started: Wed Jun 12 16:28:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_gen_2 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Final_gen_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\] " "Info: Destination node lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc5|vyhod_1[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\] " "Info: Destination node lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc4|vyhod_1[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\] " "Info: Destination node lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc1|vyhod_1[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\] " "Info: Destination node lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc3|vyhod_1[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\] " "Info: Destination node lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc6|vyhod_1[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\] " "Info: Destination node lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc2|vyhod_1[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "five_sec_trig:fst\|reset " "Info: Destination node five_sec_trig:fst\|reset" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\] " "Info: Destination node lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 450 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|write:wrt|inner_delitel[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\] " "Info: Destination node lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc1|vyhod_1[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] " "Info: Destination node lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { master_clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|clk  " "Info: Automatically promoted node timer:lap_timer\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 557 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "five_sec_trig:fst\|reset  " "Info: Automatically promoted node five_sec_trig:fst\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "five_sec_trig:fst\|reset " "Info: Destination node five_sec_trig:fst\|reset" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:seconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\]  " "Info: Automatically promoted node lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\]~43 " "Info: Destination node lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\]~43" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 450 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|write:wrt|inner_delitel[14]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|lcd:mylcd\|enable " "Info: Destination node lcd_top:l_t\|lcd:mylcd\|enable" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 354 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 450 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|write:wrt|inner_delitel[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0  " "Info: Automatically promoted node lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\] " "Info: Destination node lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|init:initializator|always0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]  " "Info: Automatically promoted node lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]~40 " "Info: Destination node lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]~40" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:l_t\|lcd:mylcd\|enable " "Info: Destination node lcd_top:l_t\|lcd:mylcd\|enable" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 354 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|time_counter:clk_counter\|out_clk  " "Info: Automatically promoted node timer:lap_timer\|time_counter:clk_counter\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk  " "Info: Automatically promoted node timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:seconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.516 ns register register " "Info: Estimated most critical path is register to register delay of 3.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[2\] 1 REG LAB_X8_Y8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y8; Fanout = 18; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~7 2 COMB LAB_X8_Y8 2 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { timer:lap_timer|time_counter:minutes_counter|value[2] lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.616 ns) 1.991 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~8 3 COMB LAB_X9_Y8 5 " "Info: 3: + IC(0.494 ns) + CELL(0.616 ns) = 1.991 ns; Loc. = LAB_X9_Y8; Fanout = 5; COMB Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.855 ns) 3.516 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[0\] 4 REG LAB_X10_Y8 1 " "Info: 4: + IC(0.670 ns) + CELL(0.855 ns) = 3.516 ns; Loc. = LAB_X10_Y8; Fanout = 1; REG Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 lcd_top:l_t|bidec:bdc1|vyhod_1[1][0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 47.70 % ) " "Info: Total cell delay = 1.677 ns ( 47.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.839 ns ( 52.30 % ) " "Info: Total interconnect delay = 1.839 ns ( 52.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { timer:lap_timer|time_counter:minutes_counter|value[2] lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 lcd_top:l_t|bidec:bdc1|vyhod_1[1][0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[0\] 0 " "Info: Pin \"output_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[1\] 0 " "Info: Pin \"output_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[2\] 0 " "Info: Pin \"output_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[3\] 0 " "Info: Pin \"output_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[4\] 0 " "Info: Pin \"output_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[5\] 0 " "Info: Pin \"output_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[6\] 0 " "Info: Pin \"output_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[7\] 0 " "Info: Pin \"output_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[8\] 0 " "Info: Pin \"output_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[9\] 0 " "Info: Pin \"output_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_enable 0 " "Info: Pin \"output_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 16:28:52 2019 " "Info: Processing ended: Wed Jun 12 16:28:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 16:28:55 2019 " "Info: Processing started: Wed Jun 12 16:28:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 16:28:57 2019 " "Info: Processing ended: Wed Jun 12 16:28:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 16:29:00 2019 " "Info: Processing started: Wed Jun 12 16:29:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl5\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl1\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt26\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt23\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl2\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl4\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt25\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt21\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl3\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt22\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[0\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt24\|data\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl5\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl1\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl6\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt26\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt23\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl2\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt25\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl4\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt21\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl3\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt22\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[1\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt24\|data\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl5\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl1\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl6\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt26\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt23\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl2\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt25\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl4\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt21\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl3\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt22\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[2\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt24\|data\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl5\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl1\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl6\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt26\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl2\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt23\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt25\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl4\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt21\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:btl3\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt22\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[3\] " "Warning: Node \"lcd_top:l_t\|bidec_to_lcd:bt24\|data\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "laser_detector " "Info: Assuming node \"laser_detector\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "laser_detector" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "58 " "Warning: Found 58 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "d_trig:start_trigger\|out " "Info: Detected ripple clock \"d_trig:start_trigger\|out\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 803 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_trig:start_trigger\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:lap_timer\|clk " "Info: Detected gated clock \"timer:lap_timer\|clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 557 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:bt24\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:bt24\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:bt24\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "five_sec_trig:fst\|reset " "Info: Detected ripple clock \"five_sec_trig:fst\|reset\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "five_sec_trig:fst\|reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:clk_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:bt22\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:bt22\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:bt22\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:seconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:seconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|en " "Info: Detected ripple clock \"lcd_top:l_t\|lcd:mylcd\|init:initializator\|en\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 496 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|lcd:mylcd\|init:initializator\|en" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:btl3\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:btl3\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:btl3\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:bt21\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:bt21\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:bt21\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0 " "Info: Detected gated clock \"lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:bt25\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:bt25\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:bt25\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:btl4\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:btl4\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:btl4\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:btl2\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:btl2\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:btl2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:bt23\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:bt23\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:bt23\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\] " "Info: Detected ripple clock \"lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:bt26\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:bt26\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:bt26\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:btl6\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:btl6\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:btl6\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:btl1\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:btl1\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:btl1\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcd_top:l_t\|bidec_to_lcd:btl5\|Mux0~0 " "Info: Detected gated clock \"lcd_top:l_t\|bidec_to_lcd:btl5\|Mux0~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|bidec_to_lcd:btl5\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\] " "Info: Detected ripple clock \"lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 450 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_top:l_t\|lcd:mylcd\|write:wrt\|inner_delitel\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register timer:lap_timer\|time_counter:minutes_counter\|value\[3\] register lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] 84.03 MHz 11.9 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 84.03 MHz between source register \"timer:lap_timer\|time_counter:minutes_counter\|value\[3\]\" and destination register \"lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]\" (period= 11.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.949 ns + Longest register register " "Info: + Longest register to register delay is 4.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[3\] 1 REG LCFF_X8_Y8_N15 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y8_N15; Fanout = 19; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.650 ns) 1.389 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~7 2 COMB LCCOMB_X8_Y8_N12 2 " "Info: 2: + IC(0.739 ns) + CELL(0.650 ns) = 1.389 ns; Loc. = LCCOMB_X8_Y8_N12; Fanout = 2; COMB Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.206 ns) 2.285 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~8 3 COMB LCCOMB_X9_Y8_N10 5 " "Info: 3: + IC(0.690 ns) + CELL(0.206 ns) = 2.285 ns; Loc. = LCCOMB_X9_Y8_N10; Fanout = 5; COMB Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.855 ns) 4.949 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] 4 REG LCFF_X10_Y8_N25 2 " "Info: 4: + IC(1.809 ns) + CELL(0.855 ns) = 4.949 ns; Loc. = LCFF_X10_Y8_N25; Fanout = 2; REG Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.711 ns ( 34.57 % ) " "Info: Total cell delay = 1.711 ns ( 34.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.238 ns ( 65.43 % ) " "Info: Total interconnect delay = 3.238 ns ( 65.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.949 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] {} lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 {} lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 {} lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] {} } { 0.000ns 0.739ns 0.690ns 1.809ns } { 0.000ns 0.650ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.687 ns - Smallest " "Info: - Smallest clock skew is -6.687 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 3.242 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 3.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.666 ns) 3.242 ns lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] 2 REG LCFF_X10_Y8_N25 2 " "Info: 2: + IC(1.476 ns) + CELL(0.666 ns) = 3.242 ns; Loc. = LCFF_X10_Y8_N25; Fanout = 2; REG Node = 'lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { master_clk lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.47 % ) " "Info: Total cell delay = 1.766 ns ( 54.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.476 ns ( 45.53 % ) " "Info: Total interconnect delay = 1.476 ns ( 45.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { master_clk lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] {} } { 0.000ns 0.000ns 1.476ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 9.929 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 9.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.206 ns) 2.697 ns timer:lap_timer\|clk 2 COMB LCCOMB_X8_Y6_N20 2 " "Info: 2: + IC(1.391 ns) + CELL(0.206 ns) = 2.697 ns; Loc. = LCCOMB_X8_Y6_N20; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 4.000 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X8_Y6_N13 2 " "Info: 3: + IC(0.333 ns) + CELL(0.970 ns) = 4.000 ns; Loc. = LCFF_X8_Y6_N13; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.970 ns) 6.088 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X8_Y7_N29 2 " "Info: 4: + IC(1.118 ns) + CELL(0.970 ns) = 6.088 ns; Loc. = LCFF_X8_Y7_N29; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.970 ns) 8.166 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 5 REG LCFF_X9_Y9_N21 7 " "Info: 5: + IC(1.108 ns) + CELL(0.970 ns) = 8.166 ns; Loc. = LCFF_X9_Y9_N21; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.666 ns) 9.929 ns timer:lap_timer\|time_counter:minutes_counter\|value\[3\] 6 REG LCFF_X8_Y8_N15 19 " "Info: 6: + IC(1.097 ns) + CELL(0.666 ns) = 9.929 ns; Loc. = LCFF_X8_Y8_N15; Fanout = 19; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.882 ns ( 49.17 % ) " "Info: Total cell delay = 4.882 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 50.83 % ) " "Info: Total interconnect delay = 5.047 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.929 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.929 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[3] {} } { 0.000ns 0.000ns 1.391ns 0.333ns 1.118ns 1.108ns 1.097ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { master_clk lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] {} } { 0.000ns 0.000ns 1.476ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.929 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.929 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[3] {} } { 0.000ns 0.000ns 1.391ns 0.333ns 1.118ns 1.108ns 1.097ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.949 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] {} lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~7 {} lcd_top:l_t|bidec:bdc1|vyhod_1[0][0]~8 {} lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] {} } { 0.000ns 0.739ns 0.690ns 1.809ns } { 0.000ns 0.650ns 0.206ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { master_clk lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|bidec:bdc1|vyhod_1[1][2] {} } { 0.000ns 0.000ns 1.476ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.929 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.929 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[3] {} } { 0.000ns 0.000ns 1.391ns 0.333ns 1.118ns 1.108ns 1.097ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "laser_detector register timer:lap_timer\|time_counter:clk_counter\|value\[17\] register timer:lap_timer\|time_counter:clk_counter\|out_clk 169.43 MHz 5.902 ns Internal " "Info: Clock \"laser_detector\" has Internal fmax of 169.43 MHz between source register \"timer:lap_timer\|time_counter:clk_counter\|value\[17\]\" and destination register \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" (period= 5.902 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.709 ns + Longest register register " "Info: + Longest register to register delay is 3.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:clk_counter\|value\[17\] 1 REG LCFF_X9_Y5_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N29; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|value[17] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.370 ns) 1.868 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~2 2 COMB LCCOMB_X8_Y6_N22 1 " "Info: 2: + IC(1.498 ns) + CELL(0.370 ns) = 1.868 ns; Loc. = LCCOMB_X8_Y6_N22; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { timer:lap_timer|time_counter:clk_counter|value[17] timer:lap_timer|time_counter:clk_counter|Equal0~2 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.589 ns) 2.818 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~4 3 COMB LCCOMB_X8_Y6_N8 11 " "Info: 3: + IC(0.361 ns) + CELL(0.589 ns) = 2.818 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 11; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~2 timer:lap_timer|time_counter:clk_counter|Equal0~4 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.366 ns) 3.601 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~8 4 COMB LCCOMB_X8_Y6_N12 1 " "Info: 4: + IC(0.417 ns) + CELL(0.366 ns) = 3.601 ns; Loc. = LCCOMB_X8_Y6_N12; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|Equal0~8 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.709 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 5 REG LCFF_X8_Y6_N13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.709 ns; Loc. = LCFF_X8_Y6_N13; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 38.64 % ) " "Info: Total cell delay = 1.433 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.276 ns ( 61.36 % ) " "Info: Total interconnect delay = 2.276 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { timer:lap_timer|time_counter:clk_counter|value[17] timer:lap_timer|time_counter:clk_counter|Equal0~2 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { timer:lap_timer|time_counter:clk_counter|value[17] {} timer:lap_timer|time_counter:clk_counter|Equal0~2 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|Equal0~8 {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 1.498ns 0.361ns 0.417ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.929 ns - Smallest " "Info: - Smallest clock skew is -1.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 7.056 ns + Shortest register " "Info: + Shortest clock path from clock \"laser_detector\" to destination register is 7.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns laser_detector 1 CLK PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.585 ns) + CELL(0.970 ns) 4.509 ns d_trig:start_trigger\|out 2 REG LCFF_X9_Y8_N29 1 " "Info: 2: + IC(2.585 ns) + CELL(0.970 ns) = 4.509 ns; Loc. = LCFF_X9_Y8_N29; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.366 ns) 6.057 ns timer:lap_timer\|clk 3 COMB LCCOMB_X8_Y6_N20 2 " "Info: 3: + IC(1.182 ns) + CELL(0.366 ns) = 6.057 ns; Loc. = LCCOMB_X8_Y6_N20; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 7.056 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 4 REG LCFF_X8_Y6_N13 2 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 7.056 ns; Loc. = LCFF_X8_Y6_N13; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.956 ns ( 41.89 % ) " "Info: Total cell delay = 2.956 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.11 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 2.585ns 1.182ns 0.333ns } { 0.000ns 0.954ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 8.985 ns - Longest register " "Info: - Longest clock path from clock \"laser_detector\" to source register is 8.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns laser_detector 1 CLK PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.585 ns) + CELL(0.970 ns) 4.509 ns d_trig:start_trigger\|out 2 REG LCFF_X9_Y8_N29 1 " "Info: 2: + IC(2.585 ns) + CELL(0.970 ns) = 4.509 ns; Loc. = LCFF_X9_Y8_N29; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.366 ns) 6.057 ns timer:lap_timer\|clk 3 COMB LCCOMB_X8_Y6_N20 2 " "Info: 3: + IC(1.182 ns) + CELL(0.366 ns) = 6.057 ns; Loc. = LCCOMB_X8_Y6_N20; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.000 ns) 7.489 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G0 26 " "Info: 4: + IC(1.432 ns) + CELL(0.000 ns) = 7.489 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 8.985 ns timer:lap_timer\|time_counter:clk_counter\|value\[17\] 5 REG LCFF_X9_Y5_N29 3 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 8.985 ns; Loc. = LCFF_X9_Y5_N29; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[17] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.956 ns ( 32.90 % ) " "Info: Total cell delay = 2.956 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.029 ns ( 67.10 % ) " "Info: Total interconnect delay = 6.029 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[17] {} } { 0.000ns 0.000ns 2.585ns 1.182ns 1.432ns 0.830ns } { 0.000ns 0.954ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 2.585ns 1.182ns 0.333ns } { 0.000ns 0.954ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[17] {} } { 0.000ns 0.000ns 2.585ns 1.182ns 1.432ns 0.830ns } { 0.000ns 0.954ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 610 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 601 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { timer:lap_timer|time_counter:clk_counter|value[17] timer:lap_timer|time_counter:clk_counter|Equal0~2 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { timer:lap_timer|time_counter:clk_counter|value[17] {} timer:lap_timer|time_counter:clk_counter|Equal0~2 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|Equal0~8 {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 1.498ns 0.361ns 0.417ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 2.585ns 1.182ns 0.333ns } { 0.000ns 0.954ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[17] {} } { 0.000ns 0.000ns 2.585ns 1.182ns 1.432ns 0.830ns } { 0.000ns 0.954ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "master_clk 61 " "Warning: Circuit may not operate. Detected 61 non-operational path(s) clocked by clock \"master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[0\] lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\] master_clk 2.619 ns " "Info: Found hold time violation between source  pin or register \"lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[0\]\" and destination pin or register \"lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\]\" for clock \"master_clk\" (Hold time is 2.619 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.988 ns + Largest " "Info: + Largest clock skew is 3.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 6.745 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 6.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.970 ns) 3.400 ns lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\] 2 REG LCFF_X7_Y7_N31 2 " "Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X7_Y7_N31; Fanout = 2; REG Node = 'lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { master_clk lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.624 ns) 5.272 ns lcd_top:l_t\|bidec_to_lcd:btl6\|Mux0~0 3 COMB LCCOMB_X7_Y9_N28 4 " "Info: 3: + IC(1.248 ns) + CELL(0.624 ns) = 5.272 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 4; COMB Node = 'lcd_top:l_t\|bidec_to_lcd:btl6\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.370 ns) 6.745 ns lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\] 4 REG LCCOMB_X7_Y11_N12 1 " "Info: 4: + IC(1.103 ns) + CELL(0.370 ns) = 6.745 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 1; REG Node = 'lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.064 ns ( 45.43 % ) " "Info: Total cell delay = 3.064 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.681 ns ( 54.57 % ) " "Info: Total interconnect delay = 3.681 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { master_clk lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] {} lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 {} lcd_top:l_t|bidec_to_lcd:btl6|data[0] {} } { 0.000ns 0.000ns 1.330ns 1.248ns 1.103ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns master_clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'master_clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { master_clk master_clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[0\] 3 REG LCFF_X7_Y11_N31 2 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X7_Y11_N31; Fanout = 2; REG Node = 'lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { master_clk~clkctrl lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { master_clk master_clk~clkctrl lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { master_clk lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] {} lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 {} lcd_top:l_t|bidec_to_lcd:btl6|data[0] {} } { 0.000ns 0.000ns 1.330ns 1.248ns 1.103ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { master_clk master_clk~clkctrl lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.065 ns - Shortest register register " "Info: - Shortest register to register delay is 1.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[0\] 1 REG LCFF_X7_Y11_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N31; Fanout = 2; REG Node = 'lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.624 ns) 1.065 ns lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\] 2 REG LCCOMB_X7_Y11_N12 1 " "Info: 2: + IC(0.441 ns) + CELL(0.624 ns) = 1.065 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 1; REG Node = 'lcd_top:l_t\|bidec_to_lcd:btl6\|data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.624 ns ( 58.59 % ) " "Info: Total cell delay = 0.624 ns ( 58.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 41.41 % ) " "Info: Total interconnect delay = 0.441 ns ( 41.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.065 ns" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] {} lcd_top:l_t|bidec_to_lcd:btl6|data[0] {} } { 0.000ns 0.441ns } { 0.000ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { master_clk lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|bidec:bdc3|vyhod_1[0][1] {} lcd_top:l_t|bidec_to_lcd:btl6|Mux0~0 {} lcd_top:l_t|bidec_to_lcd:btl6|data[0] {} } { 0.000ns 0.000ns 1.330ns 1.248ns 1.103ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { master_clk master_clk~clkctrl lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] lcd_top:l_t|bidec_to_lcd:btl6|data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.065 ns" { lcd_top:l_t|bidec:bdc3|vyhod_1[0][0] {} lcd_top:l_t|bidec_to_lcd:btl6|data[0] {} } { 0.000ns 0.441ns } { 0.000ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "five_sec_trig:fst\|reset laser_detector master_clk 5.565 ns register " "Info: tsu for register \"five_sec_trig:fst\|reset\" (data pin = \"laser_detector\", clock pin = \"master_clk\") is 5.565 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.825 ns + Longest pin register " "Info: + Longest pin to register delay is 8.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns laser_detector 1 CLK PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.226 ns) + CELL(0.537 ns) 8.717 ns five_sec_trig:fst\|always0~4 2 COMB LCCOMB_X9_Y8_N22 1 " "Info: 2: + IC(7.226 ns) + CELL(0.537 ns) = 8.717 ns; Loc. = LCCOMB_X9_Y8_N22; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { laser_detector five_sec_trig:fst|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.825 ns five_sec_trig:fst\|reset 3 REG LCFF_X9_Y8_N23 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.825 ns; Loc. = LCFF_X9_Y8_N23; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~4 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 18.12 % ) " "Info: Total cell delay = 1.599 ns ( 18.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 81.88 % ) " "Info: Total interconnect delay = 7.226 ns ( 81.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.825 ns" { laser_detector five_sec_trig:fst|always0~4 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.825 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~4 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 7.226ns 0.000ns } { 0.000ns 0.954ns 0.537ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 3.220 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to destination register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.666 ns) 3.220 ns five_sec_trig:fst\|reset 2 REG LCFF_X9_Y8_N23 5 " "Info: 2: + IC(1.454 ns) + CELL(0.666 ns) = 3.220 ns; Loc. = LCFF_X9_Y8_N23; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.84 % ) " "Info: Total cell delay = 1.766 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.454 ns ( 45.16 % ) " "Info: Total interconnect delay = 1.454 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.454ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.825 ns" { laser_detector five_sec_trig:fst|always0~4 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.825 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~4 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 7.226ns 0.000ns } { 0.000ns 0.954ns 0.537ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.454ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk output_enable lcd_top:l_t\|lcd:mylcd\|init:initializator\|ready 17.214 ns register " "Info: tco from clock \"master_clk\" to destination pin \"output_enable\" through register \"lcd_top:l_t\|lcd:mylcd\|init:initializator\|ready\" is 17.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 7.401 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 7.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.370 ns) 3.459 ns lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0 2 COMB LCCOMB_X25_Y7_N2 2 " "Info: 2: + IC(1.989 ns) + CELL(0.370 ns) = 3.459 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'lcd_top:l_t\|lcd:mylcd\|init:initializator\|always0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { master_clk lcd_top:l_t|lcd:mylcd|init:initializator|always0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 4.765 ns lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\] 3 REG LCFF_X25_Y7_N31 3 " "Info: 3: + IC(0.336 ns) + CELL(0.970 ns) = 4.765 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 3; REG Node = 'lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|always0 lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.000 ns) 5.875 ns lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]~clkctrl 4 COMB CLKCTRL_G7 11 " "Info: 4: + IC(1.110 ns) + CELL(0.000 ns) = 5.875 ns; Loc. = CLKCTRL_G7; Fanout = 11; COMB Node = 'lcd_top:l_t\|lcd:mylcd\|init:initializator\|counter_1\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 7.401 ns lcd_top:l_t\|lcd:mylcd\|init:initializator\|ready 5 REG LCFF_X12_Y12_N17 17 " "Info: 5: + IC(0.860 ns) + CELL(0.666 ns) = 7.401 ns; Loc. = LCFF_X12_Y12_N17; Fanout = 17; REG Node = 'lcd_top:l_t\|lcd:mylcd\|init:initializator\|ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~clkctrl lcd_top:l_t|lcd:mylcd|init:initializator|ready } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 41.97 % ) " "Info: Total cell delay = 3.106 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 58.03 % ) " "Info: Total interconnect delay = 4.295 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.401 ns" { master_clk lcd_top:l_t|lcd:mylcd|init:initializator|always0 lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~clkctrl lcd_top:l_t|lcd:mylcd|init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.401 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|lcd:mylcd|init:initializator|always0 {} lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] {} lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~clkctrl {} lcd_top:l_t|lcd:mylcd|init:initializator|ready {} } { 0.000ns 0.000ns 1.989ns 0.336ns 1.110ns 0.860ns } { 0.000ns 1.100ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 492 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.509 ns + Longest register pin " "Info: + Longest register to pin delay is 9.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd_top:l_t\|lcd:mylcd\|init:initializator\|ready 1 REG LCFF_X12_Y12_N17 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N17; Fanout = 17; REG Node = 'lcd_top:l_t\|lcd:mylcd\|init:initializator\|ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_top:l_t|lcd:mylcd|init:initializator|ready } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(0.370 ns) 2.988 ns lcd_top:l_t\|lcd:mylcd\|enable 2 COMB LCCOMB_X24_Y7_N30 1 " "Info: 2: + IC(2.618 ns) + CELL(0.370 ns) = 2.988 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; COMB Node = 'lcd_top:l_t\|lcd:mylcd\|enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|ready lcd_top:l_t|lcd:mylcd|enable } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(3.246 ns) 9.509 ns output_enable 3 PIN PIN_47 0 " "Info: 3: + IC(3.275 ns) + CELL(3.246 ns) = 9.509 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'output_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { lcd_top:l_t|lcd:mylcd|enable output_enable } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.616 ns ( 38.03 % ) " "Info: Total cell delay = 3.616 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.893 ns ( 61.97 % ) " "Info: Total interconnect delay = 5.893 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.509 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|ready lcd_top:l_t|lcd:mylcd|enable output_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.509 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|ready {} lcd_top:l_t|lcd:mylcd|enable {} output_enable {} } { 0.000ns 2.618ns 3.275ns } { 0.000ns 0.370ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.401 ns" { master_clk lcd_top:l_t|lcd:mylcd|init:initializator|always0 lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~clkctrl lcd_top:l_t|lcd:mylcd|init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.401 ns" { master_clk {} master_clk~combout {} lcd_top:l_t|lcd:mylcd|init:initializator|always0 {} lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14] {} lcd_top:l_t|lcd:mylcd|init:initializator|counter_1[14]~clkctrl {} lcd_top:l_t|lcd:mylcd|init:initializator|ready {} } { 0.000ns 0.000ns 1.989ns 0.336ns 1.110ns 0.860ns } { 0.000ns 1.100ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.509 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|ready lcd_top:l_t|lcd:mylcd|enable output_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.509 ns" { lcd_top:l_t|lcd:mylcd|init:initializator|ready {} lcd_top:l_t|lcd:mylcd|enable {} output_enable {} } { 0.000ns 2.618ns 3.275ns } { 0.000ns 0.370ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "five_sec_trig:fst\|reset laser_detector master_clk -5.299 ns register " "Info: th for register \"five_sec_trig:fst\|reset\" (data pin = \"laser_detector\", clock pin = \"master_clk\") is -5.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 3.220 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 41 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.666 ns) 3.220 ns five_sec_trig:fst\|reset 2 REG LCFF_X9_Y8_N23 5 " "Info: 2: + IC(1.454 ns) + CELL(0.666 ns) = 3.220 ns; Loc. = LCFF_X9_Y8_N23; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.84 % ) " "Info: Total cell delay = 1.766 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.454 ns ( 45.16 % ) " "Info: Total interconnect delay = 1.454 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.454ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.825 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns laser_detector 1 CLK PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.226 ns) + CELL(0.537 ns) 8.717 ns five_sec_trig:fst\|always0~4 2 COMB LCCOMB_X9_Y8_N22 1 " "Info: 2: + IC(7.226 ns) + CELL(0.537 ns) = 8.717 ns; Loc. = LCCOMB_X9_Y8_N22; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { laser_detector five_sec_trig:fst|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.825 ns five_sec_trig:fst\|reset 3 REG LCFF_X9_Y8_N23 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.825 ns; Loc. = LCFF_X9_Y8_N23; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~4 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 18.12 % ) " "Info: Total cell delay = 1.599 ns ( 18.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 81.88 % ) " "Info: Total interconnect delay = 7.226 ns ( 81.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.825 ns" { laser_detector five_sec_trig:fst|always0~4 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.825 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~4 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 7.226ns 0.000ns } { 0.000ns 0.954ns 0.537ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.454ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.825 ns" { laser_detector five_sec_trig:fst|always0~4 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.825 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~4 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 7.226ns 0.000ns } { 0.000ns 0.954ns 0.537ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 16:29:01 2019 " "Info: Processing ended: Wed Jun 12 16:29:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Info: Quartus II Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
