Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 11 01:37:25 2023
| Host         : WellDone running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (1164)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 9 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1164)
---------------------------------
 There are 1164 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.477        0.000                      0                 2776        0.030        0.000                      0                 2776        2.000        0.000                       0                  1170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_1    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_1_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1         27.477        0.000                      0                 2776        0.190        0.000                      0                 2776       19.500        0.000                       0                  1166  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1_1       27.490        0.000                      0                 2776        0.190        0.000                      0                 2776       19.500        0.000                       0                  1166  
  clkfbout_design_1_clk_wiz_0_1_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1_1  clk_out1_design_1_clk_wiz_0_1         27.477        0.000                      0                 2776        0.030        0.000                      0                 2776  
clk_out1_design_1_clk_wiz_0_1    clk_out1_design_1_clk_wiz_0_1_1       27.477        0.000                      0                 2776        0.030        0.000                      0                 2776  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.477ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 0.828ns (6.715%)  route 11.502ns (93.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.920    11.265    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.389 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][4]_i_1/O
                         net (fo=1, routed)           0.000    11.389    design_1_i/mainPattern_0/inst/timer_Hard_n_256
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X93Y65         FDRE (Setup_fdre_C_D)        0.029    38.866    design_1_i/mainPattern_0/inst/move_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 27.477    

Slack (MET) :             27.729ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 0.828ns (6.828%)  route 11.298ns (93.172%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.716    11.061    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.185 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][3]_i_1/O
                         net (fo=1, routed)           0.000    11.185    design_1_i/mainPattern_0/inst/timer_Hard_n_257
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.077    38.914    design_1_i/mainPattern_0/inst/move_reg[12][3]
  -------------------------------------------------------------------
                         required time                         38.914    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 27.729    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.828ns (6.900%)  route 11.171ns (93.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.590    10.935    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.059 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][6]_i_1/O
                         net (fo=1, routed)           0.000    11.059    design_1_i/mainPattern_0/inst/timer_Hard_n_314
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.081    38.919    design_1_i/mainPattern_0/inst/move_reg[11][6]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 27.860    

Slack (MET) :             27.879ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 0.828ns (6.941%)  route 11.101ns (93.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.520    10.865    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X95Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][5]_i_1/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/mainPattern_0/inst/timer_Hard_n_255
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.602    38.433    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/C
                         clock pessimism              0.567    39.000    
                         clock uncertainty           -0.160    38.839    
    SLICE_X95Y65         FDRE (Setup_fdre_C_D)        0.029    38.868    design_1_i/mainPattern_0/inst/move_reg[12][5]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 27.879    

Slack (MET) :             28.043ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 0.828ns (7.037%)  route 10.938ns (92.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.357    10.702    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.826 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][3]_i_1/O
                         net (fo=1, routed)           0.000    10.826    design_1_i/mainPattern_0/inst/timer_Hard_n_317
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.032    38.868    design_1_i/mainPattern_0/inst/move_reg[11][3]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 28.043    

Slack (MET) :             28.047ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 0.828ns (7.040%)  route 10.933ns (92.960%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.352    10.697    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.821 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][2]_i_1/O
                         net (fo=1, routed)           0.000    10.821    design_1_i/mainPattern_0/inst/timer_Hard_n_318
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.031    38.867    design_1_i/mainPattern_0/inst/move_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 28.047    

Slack (MET) :             28.057ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 0.828ns (7.018%)  route 10.970ns (92.982%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.389    10.734    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.858 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][5]_i_1/O
                         net (fo=1, routed)           0.000    10.858    design_1_i/mainPattern_0/inst/timer_Hard_n_315
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.077    38.915    design_1_i/mainPattern_0/inst/move_reg[11][5]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 28.057    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 0.828ns (7.046%)  route 10.923ns (92.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.341    10.686    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.810 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][7]_i_1/O
                         net (fo=1, routed)           0.000    10.810    design_1_i/mainPattern_0/inst/timer_Hard_n_253
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.915    design_1_i/mainPattern_0/inst/move_reg[12][7]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][2]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_258
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.915    design_1_i/mainPattern_0/inst/move_reg[12][2]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[13][3]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_277
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.081    38.918    design_1_i/mainPattern_0/inst/move_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.602    -0.629    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/mainPattern_0/inst/move_reg[11][6]/Q
                         net (fo=6, routed)           0.086    -0.379    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[12][19]_0[6]
    SLICE_X95Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/mainPattern_0/inst/timer_Hard_n_254
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.870    -0.870    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X95Y66         FDRE (Hold_fdre_C_D)         0.092    -0.524    design_1_i/mainPattern_0/inst/move_reg[12][6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[16][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/mainPattern_0/inst/move_reg[16][3]/Q
                         net (fo=6, routed)           0.109    -0.402    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[17][19]_0[3]
    SLICE_X84Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/timer_Hard/move[17][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/timer_Hard_n_137
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/mainPattern_0/inst/move_reg[17][3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.653%)  route 0.116ns (38.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.626    -0.605    design_1_i/mainPattern_0/inst/iClk
    SLICE_X109Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/mainPattern_0/inst/move_reg[3][7]/Q
                         net (fo=6, routed)           0.116    -0.349    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[4][19]_0[7]
    SLICE_X106Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  design_1_i/mainPattern_0/inst/timer_Hard/move[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/mainPattern_0/inst/timer_Hard_n_233
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.894    -0.846    design_1_i/mainPattern_0/inst/iClk
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X106Y70        FDRE (Hold_fdre_C_D)         0.091    -0.500    design_1_i/mainPattern_0/inst/move_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  design_1_i/mainPattern_0/inst/move_reg[19][6]/Q
                         net (fo=5, routed)           0.094    -0.394    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][6]
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_1_i/mainPattern_0/inst/timer_Hard_n_95
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.092    -0.547    design_1_i/mainPattern_0/inst/move_reg[19][5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.571    -0.660    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  design_1_i/mainPattern_0/inst/still_reg[15][10]/Q
                         net (fo=6, routed)           0.094    -0.402    design_1_i/mainPattern_0/inst/still_reg[15]_19[10]
    SLICE_X83Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/still[16][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/still[16][10]_i_1_n_0
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -0.903    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/C
                         clock pessimism              0.255    -0.647    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.091    -0.556    design_1_i/mainPattern_0/inst/still_reg[16][10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[10][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.601    -0.630    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/mainPattern_0/inst/still_reg[10][1]/Q
                         net (fo=6, routed)           0.094    -0.372    design_1_i/mainPattern_0/inst/still_reg[10]_14[1]
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.327 r  design_1_i/mainPattern_0/inst/still[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/mainPattern_0/inst/still[11][1]_i_1_n_0
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.869    -0.871    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X95Y67         FDRE (Hold_fdre_C_D)         0.091    -0.526    design_1_i/mainPattern_0/inst/still_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.569    -0.662    design_1_i/mainPattern_0/inst/iClk
    SLICE_X66Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  design_1_i/mainPattern_0/inst/still_reg[18][16]/Q
                         net (fo=7, routed)           0.096    -0.403    design_1_i/mainPattern_0/inst/still_reg[18]_22[16]
    SLICE_X67Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/mainPattern_0/inst/still[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/mainPattern_0/inst/still[19][16]_i_1_n_0
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.835    -0.905    design_1_i/mainPattern_0/inst/iClk
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/C
                         clock pessimism              0.255    -0.649    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/mainPattern_0/inst/still_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.623    -0.608    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y74        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/mainPattern_0/inst/still_reg[2][5]/Q
                         net (fo=5, routed)           0.127    -0.317    design_1_i/mainPattern_0/inst/still_reg[2]_6[5]
    SLICE_X112Y73        LUT5 (Prop_lut5_I4_O)        0.045    -0.272 r  design_1_i/mainPattern_0/inst/still[3][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/mainPattern_0/inst/still[3][5]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.893    -0.847    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/mainPattern_0/inst/still_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.145%)  route 0.171ns (47.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[19][15]/Q
                         net (fo=5, routed)           0.171    -0.347    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][15]
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/mainPattern_0/inst/timer_Hard_n_84
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/C
                         clock pessimism              0.274    -0.625    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.121    -0.504    design_1_i/mainPattern_0/inst/move_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[15][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[15][15]/Q
                         net (fo=6, routed)           0.121    -0.396    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[16][19]_0[15]
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/mainPattern_0/inst/timer_Hard/move[15][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/mainPattern_0/inst/timer_Hard_n_164
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/C
                         clock pessimism              0.254    -0.645    
    SLICE_X84Y78         FDRE (Hold_fdre_C_D)         0.091    -0.554    design_1_i/mainPattern_0/inst/move_reg[15][16]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y102    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y104    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y104    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y106    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y102    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_Up/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_Up/inst/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y113   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y113   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y114   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y114   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y112   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y78     design_1_i/mainPattern_0/inst/move_reg[12][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y78     design_1_i/mainPattern_0/inst/move_reg[13][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y70     design_1_i/mainPattern_0/inst/still_reg[11][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y73    design_1_i/mainPattern_0/inst/still_reg[4][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y73    design_1_i/mainPattern_0/inst/still_reg[5][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       27.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 0.828ns (6.715%)  route 11.502ns (93.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.920    11.265    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.389 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][4]_i_1/O
                         net (fo=1, routed)           0.000    11.389    design_1_i/mainPattern_0/inst/timer_Hard_n_256
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.147    38.850    
    SLICE_X93Y65         FDRE (Setup_fdre_C_D)        0.029    38.879    design_1_i/mainPattern_0/inst/move_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.742ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 0.828ns (6.828%)  route 11.298ns (93.172%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.716    11.061    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.185 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][3]_i_1/O
                         net (fo=1, routed)           0.000    11.185    design_1_i/mainPattern_0/inst/timer_Hard_n_257
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.147    38.850    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.077    38.927    design_1_i/mainPattern_0/inst/move_reg[12][3]
  -------------------------------------------------------------------
                         required time                         38.927    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 27.742    

Slack (MET) :             27.873ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.828ns (6.900%)  route 11.171ns (93.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.590    10.935    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.059 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][6]_i_1/O
                         net (fo=1, routed)           0.000    11.059    design_1_i/mainPattern_0/inst/timer_Hard_n_314
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.147    38.851    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.081    38.932    design_1_i/mainPattern_0/inst/move_reg[11][6]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 27.873    

Slack (MET) :             27.892ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 0.828ns (6.941%)  route 11.101ns (93.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.520    10.865    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X95Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][5]_i_1/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/mainPattern_0/inst/timer_Hard_n_255
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.602    38.433    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/C
                         clock pessimism              0.567    39.000    
                         clock uncertainty           -0.147    38.852    
    SLICE_X95Y65         FDRE (Setup_fdre_C_D)        0.029    38.881    design_1_i/mainPattern_0/inst/move_reg[12][5]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 27.892    

Slack (MET) :             28.056ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 0.828ns (7.037%)  route 10.938ns (92.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.357    10.702    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.826 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][3]_i_1/O
                         net (fo=1, routed)           0.000    10.826    design_1_i/mainPattern_0/inst/timer_Hard_n_317
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.147    38.849    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.032    38.881    design_1_i/mainPattern_0/inst/move_reg[11][3]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 28.056    

Slack (MET) :             28.060ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 0.828ns (7.040%)  route 10.933ns (92.960%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.352    10.697    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.821 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][2]_i_1/O
                         net (fo=1, routed)           0.000    10.821    design_1_i/mainPattern_0/inst/timer_Hard_n_318
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.147    38.849    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.031    38.880    design_1_i/mainPattern_0/inst/move_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 28.060    

Slack (MET) :             28.070ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 0.828ns (7.018%)  route 10.970ns (92.982%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.389    10.734    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.858 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][5]_i_1/O
                         net (fo=1, routed)           0.000    10.858    design_1_i/mainPattern_0/inst/timer_Hard_n_315
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.147    38.851    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.077    38.928    design_1_i/mainPattern_0/inst/move_reg[11][5]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 28.070    

Slack (MET) :             28.118ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 0.828ns (7.046%)  route 10.923ns (92.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.341    10.686    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.810 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][7]_i_1/O
                         net (fo=1, routed)           0.000    10.810    design_1_i/mainPattern_0/inst/timer_Hard_n_253
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.147    38.849    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.928    design_1_i/mainPattern_0/inst/move_reg[12][7]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 28.118    

Slack (MET) :             28.316ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][2]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_258
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.147    38.849    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.928    design_1_i/mainPattern_0/inst/move_reg[12][2]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.316    

Slack (MET) :             28.319ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[13][3]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_277
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.147    38.850    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.081    38.931    design_1_i/mainPattern_0/inst/move_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.602    -0.629    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/mainPattern_0/inst/move_reg[11][6]/Q
                         net (fo=6, routed)           0.086    -0.379    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[12][19]_0[6]
    SLICE_X95Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/mainPattern_0/inst/timer_Hard_n_254
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.870    -0.870    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X95Y66         FDRE (Hold_fdre_C_D)         0.092    -0.524    design_1_i/mainPattern_0/inst/move_reg[12][6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[16][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/mainPattern_0/inst/move_reg[16][3]/Q
                         net (fo=6, routed)           0.109    -0.402    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[17][19]_0[3]
    SLICE_X84Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/timer_Hard/move[17][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/timer_Hard_n_137
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/mainPattern_0/inst/move_reg[17][3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.653%)  route 0.116ns (38.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.626    -0.605    design_1_i/mainPattern_0/inst/iClk
    SLICE_X109Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/mainPattern_0/inst/move_reg[3][7]/Q
                         net (fo=6, routed)           0.116    -0.349    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[4][19]_0[7]
    SLICE_X106Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  design_1_i/mainPattern_0/inst/timer_Hard/move[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/mainPattern_0/inst/timer_Hard_n_233
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.894    -0.846    design_1_i/mainPattern_0/inst/iClk
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X106Y70        FDRE (Hold_fdre_C_D)         0.091    -0.500    design_1_i/mainPattern_0/inst/move_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  design_1_i/mainPattern_0/inst/move_reg[19][6]/Q
                         net (fo=5, routed)           0.094    -0.394    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][6]
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_1_i/mainPattern_0/inst/timer_Hard_n_95
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.092    -0.547    design_1_i/mainPattern_0/inst/move_reg[19][5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.571    -0.660    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  design_1_i/mainPattern_0/inst/still_reg[15][10]/Q
                         net (fo=6, routed)           0.094    -0.402    design_1_i/mainPattern_0/inst/still_reg[15]_19[10]
    SLICE_X83Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/still[16][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/still[16][10]_i_1_n_0
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -0.903    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/C
                         clock pessimism              0.255    -0.647    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.091    -0.556    design_1_i/mainPattern_0/inst/still_reg[16][10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[10][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.601    -0.630    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/mainPattern_0/inst/still_reg[10][1]/Q
                         net (fo=6, routed)           0.094    -0.372    design_1_i/mainPattern_0/inst/still_reg[10]_14[1]
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.327 r  design_1_i/mainPattern_0/inst/still[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/mainPattern_0/inst/still[11][1]_i_1_n_0
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.869    -0.871    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X95Y67         FDRE (Hold_fdre_C_D)         0.091    -0.526    design_1_i/mainPattern_0/inst/still_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.569    -0.662    design_1_i/mainPattern_0/inst/iClk
    SLICE_X66Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  design_1_i/mainPattern_0/inst/still_reg[18][16]/Q
                         net (fo=7, routed)           0.096    -0.403    design_1_i/mainPattern_0/inst/still_reg[18]_22[16]
    SLICE_X67Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/mainPattern_0/inst/still[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/mainPattern_0/inst/still[19][16]_i_1_n_0
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.835    -0.905    design_1_i/mainPattern_0/inst/iClk
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/C
                         clock pessimism              0.255    -0.649    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/mainPattern_0/inst/still_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.623    -0.608    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y74        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/mainPattern_0/inst/still_reg[2][5]/Q
                         net (fo=5, routed)           0.127    -0.317    design_1_i/mainPattern_0/inst/still_reg[2]_6[5]
    SLICE_X112Y73        LUT5 (Prop_lut5_I4_O)        0.045    -0.272 r  design_1_i/mainPattern_0/inst/still[3][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/mainPattern_0/inst/still[3][5]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.893    -0.847    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/mainPattern_0/inst/still_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.145%)  route 0.171ns (47.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[19][15]/Q
                         net (fo=5, routed)           0.171    -0.347    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][15]
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/mainPattern_0/inst/timer_Hard_n_84
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/C
                         clock pessimism              0.274    -0.625    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.121    -0.504    design_1_i/mainPattern_0/inst/move_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[15][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[15][15]/Q
                         net (fo=6, routed)           0.121    -0.396    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[16][19]_0[15]
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/mainPattern_0/inst/timer_Hard/move[15][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/mainPattern_0/inst/timer_Hard_n_164
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/C
                         clock pessimism              0.254    -0.645    
    SLICE_X84Y78         FDRE (Hold_fdre_C_D)         0.091    -0.554    design_1_i/mainPattern_0/inst/move_reg[15][16]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y102    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y104    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y104    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y105    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y106    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y102    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_Up/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_Up/inst/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y110   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y111   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y113   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y113   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y114   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y114   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y112   design_1_i/buttonCtrl_0/inst/timer_inst1/r_CntCurr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y78     design_1_i/mainPattern_0/inst/move_reg[12][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y78     design_1_i/mainPattern_0/inst/move_reg[13][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y70     design_1_i/mainPattern_0/inst/still_reg[11][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y73    design_1_i/mainPattern_0/inst/still_reg[4][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y73    design_1_i/mainPattern_0/inst/still_reg[5][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.477ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 0.828ns (6.715%)  route 11.502ns (93.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.920    11.265    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.389 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][4]_i_1/O
                         net (fo=1, routed)           0.000    11.389    design_1_i/mainPattern_0/inst/timer_Hard_n_256
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X93Y65         FDRE (Setup_fdre_C_D)        0.029    38.866    design_1_i/mainPattern_0/inst/move_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 27.477    

Slack (MET) :             27.729ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 0.828ns (6.828%)  route 11.298ns (93.172%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.716    11.061    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.185 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][3]_i_1/O
                         net (fo=1, routed)           0.000    11.185    design_1_i/mainPattern_0/inst/timer_Hard_n_257
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.077    38.914    design_1_i/mainPattern_0/inst/move_reg[12][3]
  -------------------------------------------------------------------
                         required time                         38.914    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 27.729    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.828ns (6.900%)  route 11.171ns (93.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.590    10.935    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.059 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][6]_i_1/O
                         net (fo=1, routed)           0.000    11.059    design_1_i/mainPattern_0/inst/timer_Hard_n_314
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.081    38.919    design_1_i/mainPattern_0/inst/move_reg[11][6]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 27.860    

Slack (MET) :             27.879ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 0.828ns (6.941%)  route 11.101ns (93.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.520    10.865    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X95Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][5]_i_1/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/mainPattern_0/inst/timer_Hard_n_255
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.602    38.433    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/C
                         clock pessimism              0.567    39.000    
                         clock uncertainty           -0.160    38.839    
    SLICE_X95Y65         FDRE (Setup_fdre_C_D)        0.029    38.868    design_1_i/mainPattern_0/inst/move_reg[12][5]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 27.879    

Slack (MET) :             28.043ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 0.828ns (7.037%)  route 10.938ns (92.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.357    10.702    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.826 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][3]_i_1/O
                         net (fo=1, routed)           0.000    10.826    design_1_i/mainPattern_0/inst/timer_Hard_n_317
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.032    38.868    design_1_i/mainPattern_0/inst/move_reg[11][3]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 28.043    

Slack (MET) :             28.047ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 0.828ns (7.040%)  route 10.933ns (92.960%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.352    10.697    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.821 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][2]_i_1/O
                         net (fo=1, routed)           0.000    10.821    design_1_i/mainPattern_0/inst/timer_Hard_n_318
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.031    38.867    design_1_i/mainPattern_0/inst/move_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 28.047    

Slack (MET) :             28.057ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 0.828ns (7.018%)  route 10.970ns (92.982%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.389    10.734    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.858 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][5]_i_1/O
                         net (fo=1, routed)           0.000    10.858    design_1_i/mainPattern_0/inst/timer_Hard_n_315
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.077    38.915    design_1_i/mainPattern_0/inst/move_reg[11][5]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 28.057    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 0.828ns (7.046%)  route 10.923ns (92.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.341    10.686    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.810 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][7]_i_1/O
                         net (fo=1, routed)           0.000    10.810    design_1_i/mainPattern_0/inst/timer_Hard_n_253
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.915    design_1_i/mainPattern_0/inst/move_reg[12][7]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][2]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_258
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.915    design_1_i/mainPattern_0/inst/move_reg[12][2]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[13][3]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_277
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.081    38.918    design_1_i/mainPattern_0/inst/move_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.602    -0.629    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/mainPattern_0/inst/move_reg[11][6]/Q
                         net (fo=6, routed)           0.086    -0.379    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[12][19]_0[6]
    SLICE_X95Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/mainPattern_0/inst/timer_Hard_n_254
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.870    -0.870    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X95Y66         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/mainPattern_0/inst/move_reg[12][6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[16][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/mainPattern_0/inst/move_reg[16][3]/Q
                         net (fo=6, routed)           0.109    -0.402    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[17][19]_0[3]
    SLICE_X84Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/timer_Hard/move[17][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/timer_Hard_n_137
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/C
                         clock pessimism              0.253    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.091    -0.388    design_1_i/mainPattern_0/inst/move_reg[17][3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.653%)  route 0.116ns (38.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.626    -0.605    design_1_i/mainPattern_0/inst/iClk
    SLICE_X109Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/mainPattern_0/inst/move_reg[3][7]/Q
                         net (fo=6, routed)           0.116    -0.349    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[4][19]_0[7]
    SLICE_X106Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  design_1_i/mainPattern_0/inst/timer_Hard/move[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/mainPattern_0/inst/timer_Hard_n_233
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.894    -0.846    design_1_i/mainPattern_0/inst/iClk
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.160    -0.431    
    SLICE_X106Y70        FDRE (Hold_fdre_C_D)         0.091    -0.340    design_1_i/mainPattern_0/inst/move_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  design_1_i/mainPattern_0/inst/move_reg[19][6]/Q
                         net (fo=5, routed)           0.094    -0.394    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][6]
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_1_i/mainPattern_0/inst/timer_Hard_n_95
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/C
                         clock pessimism              0.253    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.092    -0.387    design_1_i/mainPattern_0/inst/move_reg[19][5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.571    -0.660    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  design_1_i/mainPattern_0/inst/still_reg[15][10]/Q
                         net (fo=6, routed)           0.094    -0.402    design_1_i/mainPattern_0/inst/still_reg[15]_19[10]
    SLICE_X83Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/still[16][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/still[16][10]_i_1_n_0
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -0.903    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/C
                         clock pessimism              0.255    -0.647    
                         clock uncertainty            0.160    -0.487    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.091    -0.396    design_1_i/mainPattern_0/inst/still_reg[16][10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[10][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.601    -0.630    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/mainPattern_0/inst/still_reg[10][1]/Q
                         net (fo=6, routed)           0.094    -0.372    design_1_i/mainPattern_0/inst/still_reg[10]_14[1]
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.327 r  design_1_i/mainPattern_0/inst/still[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/mainPattern_0/inst/still[11][1]_i_1_n_0
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.869    -0.871    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.160    -0.457    
    SLICE_X95Y67         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/mainPattern_0/inst/still_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.569    -0.662    design_1_i/mainPattern_0/inst/iClk
    SLICE_X66Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  design_1_i/mainPattern_0/inst/still_reg[18][16]/Q
                         net (fo=7, routed)           0.096    -0.403    design_1_i/mainPattern_0/inst/still_reg[18]_22[16]
    SLICE_X67Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/mainPattern_0/inst/still[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/mainPattern_0/inst/still[19][16]_i_1_n_0
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.835    -0.905    design_1_i/mainPattern_0/inst/iClk
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/C
                         clock pessimism              0.255    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.091    -0.398    design_1_i/mainPattern_0/inst/still_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.623    -0.608    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y74        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/mainPattern_0/inst/still_reg[2][5]/Q
                         net (fo=5, routed)           0.127    -0.317    design_1_i/mainPattern_0/inst/still_reg[2]_6[5]
    SLICE_X112Y73        LUT5 (Prop_lut5_I4_O)        0.045    -0.272 r  design_1_i/mainPattern_0/inst/still[3][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/mainPattern_0/inst/still[3][5]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.893    -0.847    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.121    -0.313    design_1_i/mainPattern_0/inst/still_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.145%)  route 0.171ns (47.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[19][15]/Q
                         net (fo=5, routed)           0.171    -0.347    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][15]
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/mainPattern_0/inst/timer_Hard_n_84
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/C
                         clock pessimism              0.274    -0.625    
                         clock uncertainty            0.160    -0.465    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.121    -0.344    design_1_i/mainPattern_0/inst/move_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[15][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[15][15]/Q
                         net (fo=6, routed)           0.121    -0.396    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[16][19]_0[15]
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/mainPattern_0/inst/timer_Hard/move[15][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/mainPattern_0/inst/timer_Hard_n_164
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/C
                         clock pessimism              0.254    -0.645    
                         clock uncertainty            0.160    -0.485    
    SLICE_X84Y78         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/mainPattern_0/inst/move_reg[15][16]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       27.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.477ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 0.828ns (6.715%)  route 11.502ns (93.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.920    11.265    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.389 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][4]_i_1/O
                         net (fo=1, routed)           0.000    11.389    design_1_i/mainPattern_0/inst/timer_Hard_n_256
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][4]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X93Y65         FDRE (Setup_fdre_C_D)        0.029    38.866    design_1_i/mainPattern_0/inst/move_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 27.477    

Slack (MET) :             27.729ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.126ns  (logic 0.828ns (6.828%)  route 11.298ns (93.172%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.716    11.061    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.185 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][3]_i_1/O
                         net (fo=1, routed)           0.000    11.185    design_1_i/mainPattern_0/inst/timer_Hard_n_257
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.077    38.914    design_1_i/mainPattern_0/inst/move_reg[12][3]
  -------------------------------------------------------------------
                         required time                         38.914    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 27.729    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.828ns (6.900%)  route 11.171ns (93.100%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.590    10.935    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.059 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][6]_i_1/O
                         net (fo=1, routed)           0.000    11.059    design_1_i/mainPattern_0/inst/timer_Hard_n_314
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.081    38.919    design_1_i/mainPattern_0/inst/move_reg[11][6]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 27.860    

Slack (MET) :             27.879ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 0.828ns (6.941%)  route 11.101ns (93.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.520    10.865    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X95Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][5]_i_1/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/mainPattern_0/inst/timer_Hard_n_255
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.602    38.433    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][5]/C
                         clock pessimism              0.567    39.000    
                         clock uncertainty           -0.160    38.839    
    SLICE_X95Y65         FDRE (Setup_fdre_C_D)        0.029    38.868    design_1_i/mainPattern_0/inst/move_reg[12][5]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 27.879    

Slack (MET) :             28.043ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 0.828ns (7.037%)  route 10.938ns (92.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.357    10.702    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.826 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][3]_i_1/O
                         net (fo=1, routed)           0.000    10.826    design_1_i/mainPattern_0/inst/timer_Hard_n_317
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][3]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.032    38.868    design_1_i/mainPattern_0/inst/move_reg[11][3]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 28.043    

Slack (MET) :             28.047ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 0.828ns (7.040%)  route 10.933ns (92.960%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.352    10.697    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X93Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.821 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][2]_i_1/O
                         net (fo=1, routed)           0.000    10.821    design_1_i/mainPattern_0/inst/timer_Hard_n_318
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X93Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.031    38.867    design_1_i/mainPattern_0/inst/move_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 28.047    

Slack (MET) :             28.057ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 0.828ns (7.018%)  route 10.970ns (92.982%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.389    10.734    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X94Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.858 r  design_1_i/mainPattern_0/inst/timer_Hard/move[11][5]_i_1/O
                         net (fo=1, routed)           0.000    10.858    design_1_i/mainPattern_0/inst/timer_Hard_n_315
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.601    38.432    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][5]/C
                         clock pessimism              0.567    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.077    38.915    design_1_i/mainPattern_0/inst/move_reg[11][5]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 28.057    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 0.828ns (7.046%)  route 10.923ns (92.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.341    10.686    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.810 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][7]_i_1/O
                         net (fo=1, routed)           0.000    10.810    design_1_i/mainPattern_0/inst/timer_Hard_n_253
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][7]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.915    design_1_i/mainPattern_0/inst/move_reg[12][7]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][2]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_258
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.599    38.430    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][2]/C
                         clock pessimism              0.567    38.997    
                         clock uncertainty           -0.160    38.836    
    SLICE_X92Y66         FDRE (Setup_fdre_C_D)        0.079    38.915    design_1_i/mainPattern_0/inst/move_reg[12][2]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.306ns  (required time - arrival time)
  Source:                 design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 0.828ns (7.167%)  route 10.725ns (92.833%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.776    -0.940    design_1_i/mainPattern_0/inst/iClk
    SLICE_X99Y82         FDRE                                         r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep/Q
                         net (fo=102, routed)         3.265     2.781    design_1_i/mainPattern_0/inst/stateCurr_reg[1]_rep_n_0
    SLICE_X80Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.905 r  design_1_i/mainPattern_0/inst/stateCurr[2]_i_3/O
                         net (fo=6, routed)           2.316     5.221    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[0][0]_2
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/mainPattern_0/inst/timer_Hard/move[0][19]_i_1/O
                         net (fo=402, routed)         5.143    10.488    design_1_i/mainPattern_0/inst/timer_Hard/rDropNext079_out
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.612 r  design_1_i/mainPattern_0/inst/timer_Hard/move[13][3]_i_1/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/mainPattern_0/inst/timer_Hard_n_277
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.600    38.431    design_1_i/mainPattern_0/inst/iClk
    SLICE_X92Y65         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[13][3]/C
                         clock pessimism              0.567    38.998    
                         clock uncertainty           -0.160    38.837    
    SLICE_X92Y65         FDRE (Setup_fdre_C_D)        0.081    38.918    design_1_i/mainPattern_0/inst/move_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 28.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.602    -0.629    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/mainPattern_0/inst/move_reg[11][6]/Q
                         net (fo=6, routed)           0.086    -0.379    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[12][19]_0[6]
    SLICE_X95Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  design_1_i/mainPattern_0/inst/timer_Hard/move[12][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/mainPattern_0/inst/timer_Hard_n_254
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.870    -0.870    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y66         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[12][6]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X95Y66         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/mainPattern_0/inst/move_reg[12][6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[16][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/mainPattern_0/inst/move_reg[16][3]/Q
                         net (fo=6, routed)           0.109    -0.402    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[17][19]_0[3]
    SLICE_X84Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/timer_Hard/move[17][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/timer_Hard_n_137
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[17][3]/C
                         clock pessimism              0.253    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.091    -0.388    design_1_i/mainPattern_0/inst/move_reg[17][3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.653%)  route 0.116ns (38.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.626    -0.605    design_1_i/mainPattern_0/inst/iClk
    SLICE_X109Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/mainPattern_0/inst/move_reg[3][7]/Q
                         net (fo=6, routed)           0.116    -0.349    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[4][19]_0[7]
    SLICE_X106Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  design_1_i/mainPattern_0/inst/timer_Hard/move[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/mainPattern_0/inst/timer_Hard_n_233
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.894    -0.846    design_1_i/mainPattern_0/inst/iClk
    SLICE_X106Y70        FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[4][7]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.160    -0.431    
    SLICE_X106Y70        FDRE (Hold_fdre_C_D)         0.091    -0.340    design_1_i/mainPattern_0/inst/move_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.579    -0.652    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  design_1_i/mainPattern_0/inst/move_reg[19][6]/Q
                         net (fo=5, routed)           0.094    -0.394    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][6]
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    design_1_i/mainPattern_0/inst/timer_Hard_n_95
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.847    -0.893    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y64         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][5]/C
                         clock pessimism              0.253    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.092    -0.387    design_1_i/mainPattern_0/inst/move_reg[19][5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[16][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.571    -0.660    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  design_1_i/mainPattern_0/inst/still_reg[15][10]/Q
                         net (fo=6, routed)           0.094    -0.402    design_1_i/mainPattern_0/inst/still_reg[15]_19[10]
    SLICE_X83Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.357 r  design_1_i/mainPattern_0/inst/still[16][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/mainPattern_0/inst/still[16][10]_i_1_n_0
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -0.903    design_1_i/mainPattern_0/inst/iClk
    SLICE_X83Y73         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[16][10]/C
                         clock pessimism              0.255    -0.647    
                         clock uncertainty            0.160    -0.487    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.091    -0.396    design_1_i/mainPattern_0/inst/still_reg[16][10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[10][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.601    -0.630    design_1_i/mainPattern_0/inst/iClk
    SLICE_X94Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/mainPattern_0/inst/still_reg[10][1]/Q
                         net (fo=6, routed)           0.094    -0.372    design_1_i/mainPattern_0/inst/still_reg[10]_14[1]
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.327 r  design_1_i/mainPattern_0/inst/still[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/mainPattern_0/inst/still[11][1]_i_1_n_0
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.869    -0.871    design_1_i/mainPattern_0/inst/iClk
    SLICE_X95Y67         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[11][1]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.160    -0.457    
    SLICE_X95Y67         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/mainPattern_0/inst/still_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.569    -0.662    design_1_i/mainPattern_0/inst/iClk
    SLICE_X66Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  design_1_i/mainPattern_0/inst/still_reg[18][16]/Q
                         net (fo=7, routed)           0.096    -0.403    design_1_i/mainPattern_0/inst/still_reg[18]_22[16]
    SLICE_X67Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/mainPattern_0/inst/still[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/mainPattern_0/inst/still[19][16]_i_1_n_0
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.835    -0.905    design_1_i/mainPattern_0/inst/iClk
    SLICE_X67Y72         FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[19][16]/C
                         clock pessimism              0.255    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.091    -0.398    design_1_i/mainPattern_0/inst/still_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/still_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/still_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.623    -0.608    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y74        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/mainPattern_0/inst/still_reg[2][5]/Q
                         net (fo=5, routed)           0.127    -0.317    design_1_i/mainPattern_0/inst/still_reg[2]_6[5]
    SLICE_X112Y73        LUT5 (Prop_lut5_I4_O)        0.045    -0.272 r  design_1_i/mainPattern_0/inst/still[3][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/mainPattern_0/inst/still[3][5]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.893    -0.847    design_1_i/mainPattern_0/inst/iClk
    SLICE_X112Y73        FDRE                                         r  design_1_i/mainPattern_0/inst/still_reg[3][5]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.121    -0.313    design_1_i/mainPattern_0/inst/still_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[19][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.145%)  route 0.171ns (47.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[19][15]/Q
                         net (fo=5, routed)           0.171    -0.347    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[19][18][15]
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  design_1_i/mainPattern_0/inst/timer_Hard/move[19][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/mainPattern_0/inst/timer_Hard_n_84
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X82Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[19][16]/C
                         clock pessimism              0.274    -0.625    
                         clock uncertainty            0.160    -0.465    
    SLICE_X82Y78         FDRE (Hold_fdre_C_D)         0.121    -0.344    design_1_i/mainPattern_0/inst/move_reg[19][16]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/mainPattern_0/inst/move_reg[15][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/mainPattern_0/inst/move_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.658    design_1_i/mainPattern_0/inst/iClk
    SLICE_X85Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/mainPattern_0/inst/move_reg[15][15]/Q
                         net (fo=6, routed)           0.121    -0.396    design_1_i/mainPattern_0/inst/timer_Hard/move_reg[16][19]_0[15]
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/mainPattern_0/inst/timer_Hard/move[15][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/mainPattern_0/inst/timer_Hard_n_164
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -0.900    design_1_i/mainPattern_0/inst/iClk
    SLICE_X84Y78         FDRE                                         r  design_1_i/mainPattern_0/inst/move_reg[15][16]/C
                         clock pessimism              0.254    -0.645    
                         clock uncertainty            0.160    -0.485    
    SLICE_X84Y78         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/mainPattern_0/inst/move_reg[15][16]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.043    





