vendor_name = ModelSim
source_file = 1, D:/Tec_4_Semestre/Sistemas_Embebidos/MULT/MULTIPLEXOR.vhd
source_file = 1, D:/Tec_4_Semestre/Sistemas_Embebidos/Coder/CODER.vhd
source_file = 1, D:/Tec_4_Semestre/Sistemas_Embebidos/Coder/CODER.vwf
source_file = 1, d:/sistemas_embedidos/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/sistemas_embedidos/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/sistemas_embedidos/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/sistemas_embedidos/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Tec_4_Semestre/Sistemas_Embebidos/Coder/db/CODER.cbx.xml
design_name = hard_block
design_name = CODER
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CODER, 1
instance = comp, \X~output\, X~output, CODER, 1
instance = comp, \Y~output\, Y~output, CODER, 1
instance = comp, \Z~output\, Z~output, CODER, 1
instance = comp, \A~input\, A~input, CODER, 1
instance = comp, \B~input\, B~input, CODER, 1
instance = comp, \Co~input\, Co~input, CODER, 1
instance = comp, \C~input\, C~input, CODER, 1
instance = comp, \Z~0\, Z~0, CODER, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, CODER, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, CODER, 1
