{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619680014138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619680014156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 15:06:53 2021 " "Processing started: Thu Apr 29 15:06:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619680014156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680014156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BDPSK -c BDPSK " "Command: quartus_map --read_settings_files=on --write_settings_files=off BDPSK -c BDPSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680014156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619680015292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619680015292 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BDPSK.v(60) " "Verilog HDL Module Instantiation warning at BDPSK.v(60): ignored dangling comma in List of Port Connections" {  } { { "BDPSK.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1619680026694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file bdpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDPSK " "Found entity 1: BDPSK" {  } { { "BDPSK.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680026696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdpsk_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bdpsk_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDPSK_test " "Found entity 1: BDPSK_test" {  } { { "BDPSK_test.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680026702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/QuartusProject/BDPSK/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680026708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BDPSK " "Elaborating entity \"BDPSK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619680026758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_fre.v 1 1 " "Using design file div_fre.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div_fre " "Found entity 1: div_fre" {  } { { "div_fre.v" "" { Text "D:/QuartusProject/BDPSK/div_fre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619680026815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_fre div_fre:DIV_FRE " "Elaborating entity \"div_fre\" for hierarchy \"div_fre:DIV_FRE\"" {  } { { "BDPSK.v" "DIV_FRE" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619680026817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pn_seq.v 1 1 " "Using design file pn_seq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PN_Seq " "Found entity 1: PN_Seq" {  } { { "pn_seq.v" "" { Text "D:/QuartusProject/BDPSK/pn_seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619680026864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PN_Seq PN_Seq:PN_SEQ " "Elaborating entity \"PN_Seq\" for hierarchy \"PN_Seq:PN_SEQ\"" {  } { { "BDPSK.v" "PN_SEQ" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619680026866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dif_encoder.v 1 1 " "Using design file dif_encoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dif_encoder " "Found entity 1: dif_encoder" {  } { { "dif_encoder.v" "" { Text "D:/QuartusProject/BDPSK/dif_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619680026918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dif_encoder dif_encoder:DIF_ENCODER " "Elaborating entity \"dif_encoder\" for hierarchy \"dif_encoder:DIF_ENCODER\"" {  } { { "BDPSK.v" "DIF_ENCODER" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619680026919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "D:/QuartusProject/BDPSK/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680026955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619680026955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:CONTROLLER " "Elaborating entity \"Controller\" for hierarchy \"Controller:CONTROLLER\"" {  } { { "BDPSK.v" "CONTROLLER" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619680026956 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lookuptable.v 1 1 " "Using design file lookuptable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTable " "Found entity 1: LookUpTable" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619680027004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619680027004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTable LookUpTable:LOOKUPTABLE " "Elaborating entity \"LookUpTable\" for hierarchy \"LookUpTable:LOOKUPTABLE\"" {  } { { "BDPSK.v" "LOOKUPTABLE" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619680027006 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[127\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[127\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027020 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[126\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[126\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[125\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[125\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[124\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[124\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027021 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[123\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[123\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[122\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[122\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[121\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[121\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027022 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[120\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[120\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[119\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[119\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[118\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[118\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027023 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[117\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[117\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[116\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[116\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027024 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[115\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[115\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[114\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[114\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[113\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[113\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027025 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[112\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[112\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[111\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[111\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[110\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[110\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027026 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[109\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[109\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[108\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[108\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027027 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[107\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[107\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[106\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[106\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[105\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[105\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027028 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[104\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[104\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027029 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027030 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[103\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[103\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027031 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[102\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[102\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027032 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[101\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[101\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027033 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[100\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[100\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027034 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[99\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[99\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027035 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[98\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[98\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[97\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[97\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027036 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[96\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[96\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027037 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[95\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[95\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027038 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027039 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[94\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[94\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027040 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[93\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[93\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027041 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[92\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[92\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027042 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[91\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[91\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027043 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[90\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[90\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[89\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[89\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027044 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[88\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[88\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[87\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[87\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027045 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[86\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[86\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[85\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[85\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[84\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[84\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027046 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[83\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[83\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[82\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[82\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027047 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[81\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[81\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[80\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[80\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027048 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[79\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[79\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[78\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[78\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[77\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[77\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027049 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[76\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[76\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[75\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[75\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027050 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[74\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[74\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[73\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[73\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027051 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[72\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[72\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[71\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[71\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027052 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[70\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[70\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[69\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[69\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[68\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[68\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027053 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[67\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[67\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[66\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[66\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027054 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[65\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[65\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[64\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[64\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027055 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[63\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[63\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[62\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[62\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027056 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[61\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[61\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027057 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[60\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[60\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[59\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[59\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027058 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[58\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[58\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[57\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[57\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027059 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[56\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[56\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[55\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[55\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027060 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[54\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[54\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[53\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[53\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027061 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[52\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[52\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[51\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[51\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027062 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[50\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[50\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[49\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[49\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027063 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[48\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[48\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[47\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[47\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027064 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[46\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[46\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027065 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[45\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[45\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[44\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[44\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027066 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[43\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[43\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027067 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[42\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[42\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[41\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[41\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027068 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[40\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[40\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[39\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[39\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027069 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[38\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[38\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027070 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[37\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[37\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[36\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[36\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027071 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[35\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[35\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[34\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[34\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027072 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[33\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[33\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027073 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[32\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[32\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[31\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[31\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027074 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[30\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[30\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[29\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[29\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027075 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[28\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[28\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027076 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027077 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027077 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027077 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027077 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027077 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[27\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[27\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027077 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[26\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[26\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027078 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[25\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[25\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[24\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[24\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027079 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[23\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[23\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[22\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[22\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027080 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[21\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[21\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[20\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[20\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[19\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[19\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027081 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[18\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[18\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027082 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[17\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[17\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[16\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[16\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027083 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[15\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[15\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[14\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[14\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027084 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[13\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[13\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[12\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[12\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027085 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[11\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[11\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[10\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[10\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027086 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[9\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[9\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[8\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[8\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027087 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[7\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[7\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[6\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[6\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027088 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[5\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[5\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[4\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[4\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027089 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[3\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[3\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[2\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[2\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027090 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[1\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[1\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[0\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[0\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[1\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[1\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[2\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[2\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[3\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[3\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[4\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[4\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[5\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[5\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[6\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[6\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT\[0\]\[7\] lookuptable.v(17) " "Inferred latch for \"LUT\[0\]\[7\]\" at lookuptable.v(17)" {  } { { "lookuptable.v" "" { Text "D:/QuartusProject/BDPSK/lookuptable.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680027091 "|BDPSK|LookUpTable:LOOKUPTABLE"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dif_encoder.v" "" { Text "D:/QuartusProject/BDPSK/dif_encoder.v" 24 -1 0 } } { "pn_seq.v" "" { Text "D:/QuartusProject/BDPSK/pn_seq.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619680027674 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619680027674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blank_DA_n VCC " "Pin \"blank_DA_n\" is stuck at VCC" {  } { { "BDPSK.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619680027692 "|BDPSK|blank_DA_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_DA_n VCC " "Pin \"sync_DA_n\" is stuck at VCC" {  } { { "BDPSK.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619680027692 "|BDPSK|sync_DA_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619680027692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619680027777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619680028645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619680028645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619680028679 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619680028679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619680028679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619680028679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619680028722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 15:07:08 2021 " "Processing ended: Thu Apr 29 15:07:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619680028722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619680028722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619680028722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619680028722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619680030124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619680030134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 15:07:09 2021 " "Processing started: Thu Apr 29 15:07:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619680030134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619680030134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BDPSK -c BDPSK " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BDPSK -c BDPSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619680030134 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619680030335 ""}
{ "Info" "0" "" "Project  = BDPSK" {  } {  } 0 0 "Project  = BDPSK" 0 0 "Fitter" 0 0 1619680030336 ""}
{ "Info" "0" "" "Revision = BDPSK" {  } {  } 0 0 "Revision = BDPSK" 0 0 "Fitter" 0 0 1619680030336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619680030415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619680030416 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BDPSK EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"BDPSK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619680030433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619680030512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619680030512 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619680030882 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619680030890 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619680031308 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619680031308 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619680031310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619680031310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619680031310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619680031310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_file/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619680031310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619680031310 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619680031312 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 15 " "No exact pin location assignment(s) for 3 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619680032057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BDPSK.sdc " "Synopsys Design Constraints File file not found: 'BDPSK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619680032261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619680032262 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619680032264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619680032265 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619680032265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619680032277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_DA~output " "Destination node clk_DA~output" {  } { { "BDPSK.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619680032277 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619680032277 ""}  } { { "BDPSK.v" "" { Text "D:/QuartusProject/BDPSK/BDPSK.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619680032277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_fre:DIV_FRE\|clk_o  " "Automatically promoted node div_fre:DIV_FRE\|clk_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619680032278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_fre:DIV_FRE\|clk_o~0 " "Destination node div_fre:DIV_FRE\|clk_o~0" {  } { { "div_fre.v" "" { Text "D:/QuartusProject/BDPSK/div_fre.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619680032278 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619680032278 ""}  } { { "div_fre.v" "" { Text "D:/QuartusProject/BDPSK/div_fre.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619680032278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619680032502 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619680032502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619680032502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619680032503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619680032504 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619680032505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619680032505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619680032505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619680032521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619680032522 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619680032522 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1619680032524 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1619680032524 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619680032524 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 61 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619680032525 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1619680032525 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619680032525 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A " "Node \"A\" is assigned to location or region, but does not exist in design" {  } { { "d:/program_file/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_file/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1619680032554 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1619680032554 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619680032555 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619680032559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619680034442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619680034562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619680034598 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619680042653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619680042653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619680042904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "D:/QuartusProject/BDPSK/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 12 { 0 ""} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619680045698 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619680045698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619680046282 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619680046282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619680046285 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619680046402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619680046412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619680046614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619680046614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619680046799 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619680047103 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1619680047381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/BDPSK/BDPSK.fit.smsg " "Generated suppressed messages file D:/QuartusProject/BDPSK/BDPSK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619680047430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6298 " "Peak virtual memory: 6298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619680047657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 15:07:27 2021 " "Processing ended: Thu Apr 29 15:07:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619680047657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619680047657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619680047657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619680047657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619680048934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619680048942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 15:07:28 2021 " "Processing started: Thu Apr 29 15:07:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619680048942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619680048942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BDPSK -c BDPSK " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BDPSK -c BDPSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619680048942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619680049313 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619680051566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619680051657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619680051917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 15:07:31 2021 " "Processing ended: Thu Apr 29 15:07:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619680051917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619680051917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619680051917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619680051917 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619680052622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619680053775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619680053788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 15:07:33 2021 " "Processing started: Thu Apr 29 15:07:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619680053788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619680053788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BDPSK -c BDPSK " "Command: quartus_sta BDPSK -c BDPSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619680053788 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619680054107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619680054754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619680054754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680054845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680054845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BDPSK.sdc " "Synopsys Design Constraints File file not found: 'BDPSK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1619680055420 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680055421 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619680055421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_fre:DIV_FRE\|clk_o div_fre:DIV_FRE\|clk_o " "create_clock -period 1.000 -name div_fre:DIV_FRE\|clk_o div_fre:DIV_FRE\|clk_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619680055421 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619680055421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1619680055423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619680055423 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619680055424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619680055436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619680055458 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619680055458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.550 " "Worst-case setup slack is -2.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550             -30.770 clk  " "   -2.550             -30.770 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -1.422 div_fre:DIV_FRE\|clk_o  " "   -0.612              -1.422 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680055462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 div_fre:DIV_FRE\|clk_o  " "    0.428               0.000 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk  " "    0.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680055467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619680055472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619680055477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 clk  " "   -3.000             -44.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 div_fre:DIV_FRE\|clk_o  " "   -1.285             -11.565 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680055481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680055481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619680055541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619680055585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619680055960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619680056001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619680056009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619680056009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.258 " "Worst-case setup slack is -2.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.258             -24.504 clk  " "   -2.258             -24.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -0.783 div_fre:DIV_FRE\|clk_o  " "   -0.445              -0.783 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680056012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 div_fre:DIV_FRE\|clk_o  " "    0.386               0.000 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680056017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619680056022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619680056026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 clk  " "   -3.000             -44.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 div_fre:DIV_FRE\|clk_o  " "   -1.285             -11.565 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680056029 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619680056072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619680056166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619680056167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619680056167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.798 " "Worst-case setup slack is -0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.798              -1.373 clk  " "   -0.798              -1.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 div_fre:DIV_FRE\|clk_o  " "    0.208               0.000 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680056172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 div_fre:DIV_FRE\|clk_o  " "    0.188               0.000 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680056180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619680056188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619680056193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.117 clk  " "   -3.000             -37.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 div_fre:DIV_FRE\|clk_o  " "   -1.000              -9.000 div_fre:DIV_FRE\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619680056197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619680056197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619680056741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619680056741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619680056815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 15:07:36 2021 " "Processing ended: Thu Apr 29 15:07:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619680056815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619680056815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619680056815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619680056815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1619680058290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619680058304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 15:07:38 2021 " "Processing started: Thu Apr 29 15:07:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619680058304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619680058304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BDPSK -c BDPSK " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BDPSK -c BDPSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619680058304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1619680059664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_7_1200mv_85c_slow.vo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_7_1200mv_85c_slow.vo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680059851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_7_1200mv_0c_slow.vo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_7_1200mv_0c_slow.vo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680059895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_min_1200mv_0c_fast.vo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_min_1200mv_0c_fast.vo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680059945 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK.vo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK.vo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680059999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_7_1200mv_85c_v_slow.sdo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_7_1200mv_85c_v_slow.sdo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680060037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_7_1200mv_0c_v_slow.sdo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_7_1200mv_0c_v_slow.sdo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680060078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_min_1200mv_0c_v_fast.sdo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_min_1200mv_0c_v_fast.sdo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680060117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BDPSK_v.sdo D:/QuartusProject/BDPSK/simulation/modelsim/ simulation " "Generated file BDPSK_v.sdo in folder \"D:/QuartusProject/BDPSK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619680060156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619680060219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 15:07:40 2021 " "Processing ended: Thu Apr 29 15:07:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619680060219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619680060219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619680060219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619680060219 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619680060902 ""}
