|sine_generator
CLOCK_50 => sw_debounce:c1.i_clk
CLOCK_50 => PLL0:c2.refclk
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
HEX0[0] << HEX0[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << HEX0[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << HEX0[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << HEX0[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << HEX0[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << HEX0[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << HEX0[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << HEX1[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << HEX1[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << HEX1[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << HEX1[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << HEX1[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << HEX1[6].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> <UNC>
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> <UNC>
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> <VCC>
SW[0] => sw_debounce:c1.i_switch
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>


|sine_generator|sw_debounce:c1
i_clk => r_state.CLK
i_clk => r_count[0].CLK
i_clk => r_count[1].CLK
i_clk => r_count[2].CLK
i_clk => r_count[3].CLK
i_clk => r_count[4].CLK
i_clk => r_count[5].CLK
i_clk => r_count[6].CLK
i_clk => r_count[7].CLK
i_clk => r_count[8].CLK
i_clk => r_count[9].CLK
i_clk => r_count[10].CLK
i_clk => r_count[11].CLK
i_clk => r_count[12].CLK
i_clk => r_count[13].CLK
i_clk => r_count[14].CLK
i_clk => r_count[15].CLK
i_clk => r_count[16].CLK
i_clk => r_count[17].CLK
i_clk => r_count[18].CLK
i_switch => process_0.IN1
i_switch => r_state.DATAB
o_switch <= r_state.DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|PLL0:c2
refclk => PLL0_0002:pll0_inst.refclk
rst => PLL0_0002:pll0_inst.rst
outclk_0 <= PLL0_0002:pll0_inst.outclk_0


|sine_generator|PLL0:c2|PLL0_0002:pll0_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|sine_generator|PLL0:c2|PLL0_0002:pll0_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|sine_generator|nco_0:c3
phi_inc_i[0] => nco_0_st:nco_0_st_inst.phi_inc_i[0]
phi_inc_i[1] => nco_0_st:nco_0_st_inst.phi_inc_i[1]
phi_inc_i[2] => nco_0_st:nco_0_st_inst.phi_inc_i[2]
phi_inc_i[3] => nco_0_st:nco_0_st_inst.phi_inc_i[3]
phi_inc_i[4] => nco_0_st:nco_0_st_inst.phi_inc_i[4]
phi_inc_i[5] => nco_0_st:nco_0_st_inst.phi_inc_i[5]
phi_inc_i[6] => nco_0_st:nco_0_st_inst.phi_inc_i[6]
phi_inc_i[7] => nco_0_st:nco_0_st_inst.phi_inc_i[7]
phi_inc_i[8] => nco_0_st:nco_0_st_inst.phi_inc_i[8]
phi_inc_i[9] => nco_0_st:nco_0_st_inst.phi_inc_i[9]
phi_inc_i[10] => nco_0_st:nco_0_st_inst.phi_inc_i[10]
phi_inc_i[11] => nco_0_st:nco_0_st_inst.phi_inc_i[11]
phi_inc_i[12] => nco_0_st:nco_0_st_inst.phi_inc_i[12]
phi_inc_i[13] => nco_0_st:nco_0_st_inst.phi_inc_i[13]
phi_inc_i[14] => nco_0_st:nco_0_st_inst.phi_inc_i[14]
phi_inc_i[15] => nco_0_st:nco_0_st_inst.phi_inc_i[15]
phi_inc_i[16] => nco_0_st:nco_0_st_inst.phi_inc_i[16]
phi_inc_i[17] => nco_0_st:nco_0_st_inst.phi_inc_i[17]
phi_inc_i[18] => nco_0_st:nco_0_st_inst.phi_inc_i[18]
phi_inc_i[19] => nco_0_st:nco_0_st_inst.phi_inc_i[19]
phi_inc_i[20] => nco_0_st:nco_0_st_inst.phi_inc_i[20]
phi_inc_i[21] => nco_0_st:nco_0_st_inst.phi_inc_i[21]
phi_inc_i[22] => nco_0_st:nco_0_st_inst.phi_inc_i[22]
phi_inc_i[23] => nco_0_st:nco_0_st_inst.phi_inc_i[23]
phi_inc_i[24] => nco_0_st:nco_0_st_inst.phi_inc_i[24]
phi_inc_i[25] => nco_0_st:nco_0_st_inst.phi_inc_i[25]
phi_inc_i[26] => nco_0_st:nco_0_st_inst.phi_inc_i[26]
phi_inc_i[27] => nco_0_st:nco_0_st_inst.phi_inc_i[27]
phi_inc_i[28] => nco_0_st:nco_0_st_inst.phi_inc_i[28]
phi_inc_i[29] => nco_0_st:nco_0_st_inst.phi_inc_i[29]
phi_inc_i[30] => nco_0_st:nco_0_st_inst.phi_inc_i[30]
phi_inc_i[31] => nco_0_st:nco_0_st_inst.phi_inc_i[31]
clk => nco_0_st:nco_0_st_inst.clk
reset_n => nco_0_st:nco_0_st_inst.reset_n
clken => nco_0_st:nco_0_st_inst.clken
fsin_o[0] <= nco_0_st:nco_0_st_inst.fsin_o[0]
fsin_o[1] <= nco_0_st:nco_0_st_inst.fsin_o[1]
fsin_o[2] <= nco_0_st:nco_0_st_inst.fsin_o[2]
fsin_o[3] <= nco_0_st:nco_0_st_inst.fsin_o[3]
fsin_o[4] <= nco_0_st:nco_0_st_inst.fsin_o[4]
fsin_o[5] <= nco_0_st:nco_0_st_inst.fsin_o[5]
fsin_o[6] <= nco_0_st:nco_0_st_inst.fsin_o[6]
fsin_o[7] <= nco_0_st:nco_0_st_inst.fsin_o[7]
fsin_o[8] <= nco_0_st:nco_0_st_inst.fsin_o[8]
fsin_o[9] <= nco_0_st:nco_0_st_inst.fsin_o[9]
fsin_o[10] <= nco_0_st:nco_0_st_inst.fsin_o[10]
fsin_o[11] <= nco_0_st:nco_0_st_inst.fsin_o[11]
fsin_o[12] <= nco_0_st:nco_0_st_inst.fsin_o[12]
fsin_o[13] <= nco_0_st:nco_0_st_inst.fsin_o[13]
out_valid <= nco_0_st:nco_0_st_inst.out_valid


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst
clk => clk.IN10
reset_n => reset.IN7
clken => clken.IN10
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
fsin_o[13] <= asj_nco_mob_w:blk0.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN17
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_cmh:auto_generated.dataa[0]
dataa[1] => add_sub_cmh:auto_generated.dataa[1]
dataa[2] => add_sub_cmh:auto_generated.dataa[2]
dataa[3] => add_sub_cmh:auto_generated.dataa[3]
dataa[4] => add_sub_cmh:auto_generated.dataa[4]
dataa[5] => add_sub_cmh:auto_generated.dataa[5]
dataa[6] => add_sub_cmh:auto_generated.dataa[6]
dataa[7] => add_sub_cmh:auto_generated.dataa[7]
dataa[8] => add_sub_cmh:auto_generated.dataa[8]
dataa[9] => add_sub_cmh:auto_generated.dataa[9]
dataa[10] => add_sub_cmh:auto_generated.dataa[10]
dataa[11] => add_sub_cmh:auto_generated.dataa[11]
dataa[12] => add_sub_cmh:auto_generated.dataa[12]
dataa[13] => add_sub_cmh:auto_generated.dataa[13]
dataa[14] => add_sub_cmh:auto_generated.dataa[14]
dataa[15] => add_sub_cmh:auto_generated.dataa[15]
dataa[16] => add_sub_cmh:auto_generated.dataa[16]
dataa[17] => add_sub_cmh:auto_generated.dataa[17]
dataa[18] => add_sub_cmh:auto_generated.dataa[18]
dataa[19] => add_sub_cmh:auto_generated.dataa[19]
dataa[20] => add_sub_cmh:auto_generated.dataa[20]
datab[0] => add_sub_cmh:auto_generated.datab[0]
datab[1] => add_sub_cmh:auto_generated.datab[1]
datab[2] => add_sub_cmh:auto_generated.datab[2]
datab[3] => add_sub_cmh:auto_generated.datab[3]
datab[4] => add_sub_cmh:auto_generated.datab[4]
datab[5] => add_sub_cmh:auto_generated.datab[5]
datab[6] => add_sub_cmh:auto_generated.datab[6]
datab[7] => add_sub_cmh:auto_generated.datab[7]
datab[8] => add_sub_cmh:auto_generated.datab[8]
datab[9] => add_sub_cmh:auto_generated.datab[9]
datab[10] => add_sub_cmh:auto_generated.datab[10]
datab[11] => add_sub_cmh:auto_generated.datab[11]
datab[12] => add_sub_cmh:auto_generated.datab[12]
datab[13] => add_sub_cmh:auto_generated.datab[13]
datab[14] => add_sub_cmh:auto_generated.datab[14]
datab[15] => add_sub_cmh:auto_generated.datab[15]
datab[16] => add_sub_cmh:auto_generated.datab[16]
datab[17] => add_sub_cmh:auto_generated.datab[17]
datab[18] => add_sub_cmh:auto_generated.datab[18]
datab[19] => add_sub_cmh:auto_generated.datab[19]
datab[20] => add_sub_cmh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cmh:auto_generated.clock
aclr => add_sub_cmh:auto_generated.aclr
clken => add_sub_cmh:auto_generated.clken
result[0] <= add_sub_cmh:auto_generated.result[0]
result[1] <= add_sub_cmh:auto_generated.result[1]
result[2] <= add_sub_cmh:auto_generated.result[2]
result[3] <= add_sub_cmh:auto_generated.result[3]
result[4] <= add_sub_cmh:auto_generated.result[4]
result[5] <= add_sub_cmh:auto_generated.result[5]
result[6] <= add_sub_cmh:auto_generated.result[6]
result[7] <= add_sub_cmh:auto_generated.result[7]
result[8] <= add_sub_cmh:auto_generated.result[8]
result[9] <= add_sub_cmh:auto_generated.result[9]
result[10] <= add_sub_cmh:auto_generated.result[10]
result[11] <= add_sub_cmh:auto_generated.result[11]
result[12] <= add_sub_cmh:auto_generated.result[12]
result[13] <= add_sub_cmh:auto_generated.result[13]
result[14] <= add_sub_cmh:auto_generated.result[14]
result[15] <= add_sub_cmh:auto_generated.result[15]
result[16] <= add_sub_cmh:auto_generated.result[16]
result[17] <= add_sub_cmh:auto_generated.result[17]
result[18] <= add_sub_cmh:auto_generated.result[18]
result[19] <= add_sub_cmh:auto_generated.result[19]
result[20] <= add_sub_cmh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[21] <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cc_temp[7].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
clk => rom_add_cs[7]~reg0.CLK
reset => rom_add_f[0]~reg0.ACLR
reset => rom_add_f[1]~reg0.ACLR
reset => rom_add_f[2]~reg0.ACLR
reset => rom_add_f[3]~reg0.ACLR
reset => rom_add_f[4]~reg0.ACLR
reset => rom_add_f[5]~reg0.ACLR
reset => rom_add_f[6]~reg0.ACLR
reset => rom_add_f[7]~reg0.ACLR
reset => rom_add_cc_temp[0].ACLR
reset => rom_add_cc_temp[1].ACLR
reset => rom_add_cc_temp[2].ACLR
reset => rom_add_cc_temp[3].ACLR
reset => rom_add_cc_temp[4].ACLR
reset => rom_add_cc_temp[5].ACLR
reset => rom_add_cc_temp[6].ACLR
reset => rom_add_cc_temp[7].ACLR
reset => rom_add_cs[0]~reg0.ACLR
reset => rom_add_cs[1]~reg0.ACLR
reset => rom_add_cs[2]~reg0.ACLR
reset => rom_add_cs[3]~reg0.ACLR
reset => rom_add_cs[4]~reg0.ACLR
reset => rom_add_cs[5]~reg0.ACLR
reset => rom_add_cs[6]~reg0.ACLR
reset => rom_add_cs[7]~reg0.ACLR
clken => rom_add_f[0]~reg0.ENA
clken => rom_add_cs[7]~reg0.ENA
clken => rom_add_cs[6]~reg0.ENA
clken => rom_add_cs[5]~reg0.ENA
clken => rom_add_cs[4]~reg0.ENA
clken => rom_add_cs[3]~reg0.ENA
clken => rom_add_cs[2]~reg0.ENA
clken => rom_add_cs[1]~reg0.ENA
clken => rom_add_cs[0]~reg0.ENA
clken => rom_add_cc_temp[7].ENA
clken => rom_add_cc_temp[6].ENA
clken => rom_add_cc_temp[5].ENA
clken => rom_add_cc_temp[4].ENA
clken => rom_add_cc_temp[3].ENA
clken => rom_add_cc_temp[2].ENA
clken => rom_add_cc_temp[1].ENA
clken => rom_add_cc_temp[0].ENA
clken => rom_add_f[7]~reg0.ENA
clken => rom_add_f[6]~reg0.ENA
clken => rom_add_f[5]~reg0.ENA
clken => rom_add_f[4]~reg0.ENA
clken => rom_add_f[3]~reg0.ENA
clken => rom_add_f[2]~reg0.ENA
clken => rom_add_f[1]~reg0.ENA
phi_acc_w[0] => rom_add_f[0]~reg0.DATAIN
phi_acc_w[1] => rom_add_f[1]~reg0.DATAIN
phi_acc_w[2] => rom_add_f[2]~reg0.DATAIN
phi_acc_w[3] => rom_add_f[3]~reg0.DATAIN
phi_acc_w[4] => rom_add_f[4]~reg0.DATAIN
phi_acc_w[5] => rom_add_f[5]~reg0.DATAIN
phi_acc_w[6] => rom_add_f[6]~reg0.DATAIN
phi_acc_w[7] => rom_add_f[7]~reg0.DATAIN
phi_acc_w[8] => Add0.IN18
phi_acc_w[8] => rom_add_cs[0]~reg0.DATAIN
phi_acc_w[9] => Add0.IN17
phi_acc_w[9] => rom_add_cs[1]~reg0.DATAIN
phi_acc_w[10] => Add0.IN16
phi_acc_w[10] => rom_add_cs[2]~reg0.DATAIN
phi_acc_w[11] => Add0.IN15
phi_acc_w[11] => rom_add_cs[3]~reg0.DATAIN
phi_acc_w[12] => Add0.IN14
phi_acc_w[12] => rom_add_cs[4]~reg0.DATAIN
phi_acc_w[13] => Add0.IN13
phi_acc_w[13] => rom_add_cs[5]~reg0.DATAIN
phi_acc_w[14] => Add0.IN12
phi_acc_w[14] => rom_add_cs[6]~reg0.DATAIN
phi_acc_w[15] => Add0.IN11
phi_acc_w[15] => rom_add_cs[7]~reg0.DATAIN
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[7] <= rom_add_cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[7] <= rom_add_cc_temp[7].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_a[7] => raxx_a[7].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
raxx_b[7] => raxx_b[7].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vjd2:auto_generated.data_a[0]
data_a[1] => altsyncram_vjd2:auto_generated.data_a[1]
data_a[2] => altsyncram_vjd2:auto_generated.data_a[2]
data_a[3] => altsyncram_vjd2:auto_generated.data_a[3]
data_a[4] => altsyncram_vjd2:auto_generated.data_a[4]
data_a[5] => altsyncram_vjd2:auto_generated.data_a[5]
data_a[6] => altsyncram_vjd2:auto_generated.data_a[6]
data_a[7] => altsyncram_vjd2:auto_generated.data_a[7]
data_a[8] => altsyncram_vjd2:auto_generated.data_a[8]
data_a[9] => altsyncram_vjd2:auto_generated.data_a[9]
data_a[10] => altsyncram_vjd2:auto_generated.data_a[10]
data_a[11] => altsyncram_vjd2:auto_generated.data_a[11]
data_a[12] => altsyncram_vjd2:auto_generated.data_a[12]
data_a[13] => altsyncram_vjd2:auto_generated.data_a[13]
data_b[0] => altsyncram_vjd2:auto_generated.data_b[0]
data_b[1] => altsyncram_vjd2:auto_generated.data_b[1]
data_b[2] => altsyncram_vjd2:auto_generated.data_b[2]
data_b[3] => altsyncram_vjd2:auto_generated.data_b[3]
data_b[4] => altsyncram_vjd2:auto_generated.data_b[4]
data_b[5] => altsyncram_vjd2:auto_generated.data_b[5]
data_b[6] => altsyncram_vjd2:auto_generated.data_b[6]
data_b[7] => altsyncram_vjd2:auto_generated.data_b[7]
data_b[8] => altsyncram_vjd2:auto_generated.data_b[8]
data_b[9] => altsyncram_vjd2:auto_generated.data_b[9]
data_b[10] => altsyncram_vjd2:auto_generated.data_b[10]
data_b[11] => altsyncram_vjd2:auto_generated.data_b[11]
data_b[12] => altsyncram_vjd2:auto_generated.data_b[12]
data_b[13] => altsyncram_vjd2:auto_generated.data_b[13]
address_a[0] => altsyncram_vjd2:auto_generated.address_a[0]
address_a[1] => altsyncram_vjd2:auto_generated.address_a[1]
address_a[2] => altsyncram_vjd2:auto_generated.address_a[2]
address_a[3] => altsyncram_vjd2:auto_generated.address_a[3]
address_a[4] => altsyncram_vjd2:auto_generated.address_a[4]
address_a[5] => altsyncram_vjd2:auto_generated.address_a[5]
address_a[6] => altsyncram_vjd2:auto_generated.address_a[6]
address_a[7] => altsyncram_vjd2:auto_generated.address_a[7]
address_b[0] => altsyncram_vjd2:auto_generated.address_b[0]
address_b[1] => altsyncram_vjd2:auto_generated.address_b[1]
address_b[2] => altsyncram_vjd2:auto_generated.address_b[2]
address_b[3] => altsyncram_vjd2:auto_generated.address_b[3]
address_b[4] => altsyncram_vjd2:auto_generated.address_b[4]
address_b[5] => altsyncram_vjd2:auto_generated.address_b[5]
address_b[6] => altsyncram_vjd2:auto_generated.address_b[6]
address_b[7] => altsyncram_vjd2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjd2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjd2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vjd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_vjd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_vjd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_vjd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_vjd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_vjd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_vjd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_vjd2:auto_generated.q_a[7]
q_a[8] <= altsyncram_vjd2:auto_generated.q_a[8]
q_a[9] <= altsyncram_vjd2:auto_generated.q_a[9]
q_a[10] <= altsyncram_vjd2:auto_generated.q_a[10]
q_a[11] <= altsyncram_vjd2:auto_generated.q_a[11]
q_a[12] <= altsyncram_vjd2:auto_generated.q_a[12]
q_a[13] <= altsyncram_vjd2:auto_generated.q_a[13]
q_b[0] <= altsyncram_vjd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjd2:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjd2:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjd2:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjd2:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjd2:auto_generated.q_b[13]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vjd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a
srw_int_res[13] <= altsyncram:altsyncram_component0.q_a


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mbf1:auto_generated.address_a[0]
address_a[1] => altsyncram_mbf1:auto_generated.address_a[1]
address_a[2] => altsyncram_mbf1:auto_generated.address_a[2]
address_a[3] => altsyncram_mbf1:auto_generated.address_a[3]
address_a[4] => altsyncram_mbf1:auto_generated.address_a[4]
address_a[5] => altsyncram_mbf1:auto_generated.address_a[5]
address_a[6] => altsyncram_mbf1:auto_generated.address_a[6]
address_a[7] => altsyncram_mbf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mbf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mbf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mbf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mbf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mbf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mbf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mbf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mbf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mbf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mbf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mbf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mbf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mbf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mbf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mbf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mbf1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_mbf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a
srw_int_res[13] <= altsyncram:altsyncram_component0.q_a


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hbf1:auto_generated.address_a[0]
address_a[1] => altsyncram_hbf1:auto_generated.address_a[1]
address_a[2] => altsyncram_hbf1:auto_generated.address_a[2]
address_a[3] => altsyncram_hbf1:auto_generated.address_a[3]
address_a[4] => altsyncram_hbf1:auto_generated.address_a[4]
address_a[5] => altsyncram_hbf1:auto_generated.address_a[5]
address_a[6] => altsyncram_hbf1:auto_generated.address_a[6]
address_a[7] => altsyncram_hbf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hbf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_hbf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hbf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hbf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hbf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hbf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hbf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hbf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hbf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hbf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hbf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hbf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hbf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hbf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hbf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hbf1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_hbf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0
clk => clk.IN3
reset => result_b[0].ACLR
reset => result_b[1].ACLR
reset => result_b[2].ACLR
reset => result_b[3].ACLR
reset => result_b[4].ACLR
reset => result_b[5].ACLR
reset => result_b[6].ACLR
reset => result_b[7].ACLR
reset => result_b[8].ACLR
reset => result_b[9].ACLR
reset => result_b[10].ACLR
reset => result_b[11].ACLR
reset => result_b[12].ACLR
reset => result_b[13].ACLR
reset => result_b[14].ACLR
reset => result_b[15].ACLR
reset => result_b[16].ACLR
reset => result_b[17].ACLR
reset => result_b[18].ACLR
reset => result_b[19].ACLR
reset => result_b[20].ACLR
reset => result_b[21].ACLR
reset => result_b[22].ACLR
reset => result_b[23].ACLR
reset => result_b[24].ACLR
reset => result_b[25].ACLR
reset => result_b[26].ACLR
reset => result_b[27].ACLR
reset => result_b[28].ACLR
reset => result_a[0].ACLR
reset => result_a[1].ACLR
reset => result_a[2].ACLR
reset => result_a[3].ACLR
reset => result_a[4].ACLR
reset => result_a[5].ACLR
reset => result_a[6].ACLR
reset => result_a[7].ACLR
reset => result_a[8].ACLR
reset => result_a[9].ACLR
reset => result_a[10].ACLR
reset => result_a[11].ACLR
reset => result_a[12].ACLR
reset => result_a[13].ACLR
reset => result_a[14].ACLR
reset => result_a[15].ACLR
reset => result_a[16].ACLR
reset => result_a[17].ACLR
reset => result_a[18].ACLR
reset => result_a[19].ACLR
reset => result_a[20].ACLR
reset => result_a[21].ACLR
reset => result_a[22].ACLR
reset => result_a[23].ACLR
reset => result_a[24].ACLR
reset => result_a[25].ACLR
reset => result_a[26].ACLR
reset => result_a[27].ACLR
reset => result_a[28].ACLR
clken => clken.IN3
a_or_s => a_or_s.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
dataa_0[12] => dataa_0[12].IN1
dataa_0[13] => dataa_0[13].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_1[8] => dataa_1[8].IN1
dataa_1[9] => dataa_1[9].IN1
dataa_1[10] => dataa_1[10].IN1
dataa_1[11] => dataa_1[11].IN1
dataa_1[12] => dataa_1[12].IN1
dataa_1[13] => dataa_1[13].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
result[0] <= las:a_0.result
result[1] <= las:a_0.result
result[2] <= las:a_0.result
result[3] <= las:a_0.result
result[4] <= las:a_0.result
result[5] <= las:a_0.result
result[6] <= las:a_0.result
result[7] <= las:a_0.result
result[8] <= las:a_0.result
result[9] <= las:a_0.result
result[10] <= las:a_0.result
result[11] <= las:a_0.result
result[12] <= las:a_0.result
result[13] <= las:a_0.result
result[14] <= las:a_0.result
result[15] <= las:a_0.result
result[16] <= las:a_0.result
result[17] <= las:a_0.result
result[18] <= las:a_0.result
result[19] <= las:a_0.result
result[20] <= las:a_0.result
result[21] <= las:a_0.result
result[22] <= las:a_0.result
result[23] <= las:a_0.result
result[24] <= las:a_0.result
result[25] <= las:a_0.result
result[26] <= las:a_0.result
result[27] <= las:a_0.result
result[28] <= las:a_0.result


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|lmsd:m_0
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component
dataa[0] => mult_vbu:auto_generated.dataa[0]
dataa[1] => mult_vbu:auto_generated.dataa[1]
dataa[2] => mult_vbu:auto_generated.dataa[2]
dataa[3] => mult_vbu:auto_generated.dataa[3]
dataa[4] => mult_vbu:auto_generated.dataa[4]
dataa[5] => mult_vbu:auto_generated.dataa[5]
dataa[6] => mult_vbu:auto_generated.dataa[6]
dataa[7] => mult_vbu:auto_generated.dataa[7]
dataa[8] => mult_vbu:auto_generated.dataa[8]
dataa[9] => mult_vbu:auto_generated.dataa[9]
dataa[10] => mult_vbu:auto_generated.dataa[10]
dataa[11] => mult_vbu:auto_generated.dataa[11]
dataa[12] => mult_vbu:auto_generated.dataa[12]
dataa[13] => mult_vbu:auto_generated.dataa[13]
datab[0] => mult_vbu:auto_generated.datab[0]
datab[1] => mult_vbu:auto_generated.datab[1]
datab[2] => mult_vbu:auto_generated.datab[2]
datab[3] => mult_vbu:auto_generated.datab[3]
datab[4] => mult_vbu:auto_generated.datab[4]
datab[5] => mult_vbu:auto_generated.datab[5]
datab[6] => mult_vbu:auto_generated.datab[6]
datab[7] => mult_vbu:auto_generated.datab[7]
datab[8] => mult_vbu:auto_generated.datab[8]
datab[9] => mult_vbu:auto_generated.datab[9]
datab[10] => mult_vbu:auto_generated.datab[10]
datab[11] => mult_vbu:auto_generated.datab[11]
datab[12] => mult_vbu:auto_generated.datab[12]
datab[13] => mult_vbu:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
sum[26] => ~NO_FANOUT~
sum[27] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_vbu:auto_generated.clock
clken => mult_vbu:auto_generated.clken
result[0] <= mult_vbu:auto_generated.result[0]
result[1] <= mult_vbu:auto_generated.result[1]
result[2] <= mult_vbu:auto_generated.result[2]
result[3] <= mult_vbu:auto_generated.result[3]
result[4] <= mult_vbu:auto_generated.result[4]
result[5] <= mult_vbu:auto_generated.result[5]
result[6] <= mult_vbu:auto_generated.result[6]
result[7] <= mult_vbu:auto_generated.result[7]
result[8] <= mult_vbu:auto_generated.result[8]
result[9] <= mult_vbu:auto_generated.result[9]
result[10] <= mult_vbu:auto_generated.result[10]
result[11] <= mult_vbu:auto_generated.result[11]
result[12] <= mult_vbu:auto_generated.result[12]
result[13] <= mult_vbu:auto_generated.result[13]
result[14] <= mult_vbu:auto_generated.result[14]
result[15] <= mult_vbu:auto_generated.result[15]
result[16] <= mult_vbu:auto_generated.result[16]
result[17] <= mult_vbu:auto_generated.result[17]
result[18] <= mult_vbu:auto_generated.result[18]
result[19] <= mult_vbu:auto_generated.result[19]
result[20] <= mult_vbu:auto_generated.result[20]
result[21] <= mult_vbu:auto_generated.result[21]
result[22] <= mult_vbu:auto_generated.result[22]
result[23] <= mult_vbu:auto_generated.result[23]
result[24] <= mult_vbu:auto_generated.result[24]
result[25] <= mult_vbu:auto_generated.result[25]
result[26] <= mult_vbu:auto_generated.result[26]
result[27] <= mult_vbu:auto_generated.result[27]


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_vbu:auto_generated
clken => result_extra0_reg[1].ENA
clken => result_extra0_reg[0].ENA
clken => dataa_input_reg[0].ENA
clken => datab_input_reg[0].ENA
clken => result_output_reg[0].ENA
clken => result_extra0_reg[2].ENA
clken => result_extra0_reg[3].ENA
clken => result_extra0_reg[4].ENA
clken => result_extra0_reg[5].ENA
clken => result_extra0_reg[6].ENA
clken => result_extra0_reg[7].ENA
clken => result_extra0_reg[8].ENA
clken => result_extra0_reg[9].ENA
clken => result_extra0_reg[10].ENA
clken => result_extra0_reg[11].ENA
clken => result_extra0_reg[12].ENA
clken => result_extra0_reg[13].ENA
clken => result_extra0_reg[14].ENA
clken => result_extra0_reg[15].ENA
clken => result_extra0_reg[16].ENA
clken => result_extra0_reg[17].ENA
clken => result_extra0_reg[18].ENA
clken => result_extra0_reg[19].ENA
clken => result_extra0_reg[20].ENA
clken => result_extra0_reg[21].ENA
clken => result_extra0_reg[22].ENA
clken => result_extra0_reg[23].ENA
clken => result_extra0_reg[24].ENA
clken => result_extra0_reg[25].ENA
clken => result_extra0_reg[26].ENA
clken => result_extra0_reg[27].ENA
clken => result_output_reg[1].ENA
clken => result_output_reg[2].ENA
clken => result_output_reg[3].ENA
clken => result_output_reg[4].ENA
clken => result_output_reg[5].ENA
clken => result_output_reg[6].ENA
clken => result_output_reg[7].ENA
clken => result_output_reg[8].ENA
clken => result_output_reg[9].ENA
clken => result_output_reg[10].ENA
clken => result_output_reg[11].ENA
clken => result_output_reg[12].ENA
clken => result_output_reg[13].ENA
clken => result_output_reg[14].ENA
clken => result_output_reg[15].ENA
clken => result_output_reg[16].ENA
clken => result_output_reg[17].ENA
clken => result_output_reg[18].ENA
clken => result_output_reg[19].ENA
clken => result_output_reg[20].ENA
clken => result_output_reg[21].ENA
clken => result_output_reg[22].ENA
clken => result_output_reg[23].ENA
clken => result_output_reg[24].ENA
clken => result_output_reg[25].ENA
clken => result_output_reg[26].ENA
clken => result_output_reg[27].ENA
clken => datab_input_reg[1].ENA
clken => datab_input_reg[2].ENA
clken => datab_input_reg[3].ENA
clken => datab_input_reg[4].ENA
clken => datab_input_reg[5].ENA
clken => datab_input_reg[6].ENA
clken => datab_input_reg[7].ENA
clken => datab_input_reg[8].ENA
clken => datab_input_reg[9].ENA
clken => datab_input_reg[10].ENA
clken => datab_input_reg[11].ENA
clken => datab_input_reg[12].ENA
clken => datab_input_reg[13].ENA
clken => dataa_input_reg[1].ENA
clken => dataa_input_reg[2].ENA
clken => dataa_input_reg[3].ENA
clken => dataa_input_reg[4].ENA
clken => dataa_input_reg[5].ENA
clken => dataa_input_reg[6].ENA
clken => dataa_input_reg[7].ENA
clken => dataa_input_reg[8].ENA
clken => dataa_input_reg[9].ENA
clken => dataa_input_reg[10].ENA
clken => dataa_input_reg[11].ENA
clken => dataa_input_reg[12].ENA
clken => dataa_input_reg[13].ENA
clock => result_extra0_reg[0].CLK
clock => result_extra0_reg[1].CLK
clock => result_extra0_reg[2].CLK
clock => result_extra0_reg[3].CLK
clock => result_extra0_reg[4].CLK
clock => result_extra0_reg[5].CLK
clock => result_extra0_reg[6].CLK
clock => result_extra0_reg[7].CLK
clock => result_extra0_reg[8].CLK
clock => result_extra0_reg[9].CLK
clock => result_extra0_reg[10].CLK
clock => result_extra0_reg[11].CLK
clock => result_extra0_reg[12].CLK
clock => result_extra0_reg[13].CLK
clock => result_extra0_reg[14].CLK
clock => result_extra0_reg[15].CLK
clock => result_extra0_reg[16].CLK
clock => result_extra0_reg[17].CLK
clock => result_extra0_reg[18].CLK
clock => result_extra0_reg[19].CLK
clock => result_extra0_reg[20].CLK
clock => result_extra0_reg[21].CLK
clock => result_extra0_reg[22].CLK
clock => result_extra0_reg[23].CLK
clock => result_extra0_reg[24].CLK
clock => result_extra0_reg[25].CLK
clock => result_extra0_reg[26].CLK
clock => result_extra0_reg[27].CLK
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
clock => result_output_reg[15].CLK
clock => result_output_reg[16].CLK
clock => result_output_reg[17].CLK
clock => result_output_reg[18].CLK
clock => result_output_reg[19].CLK
clock => result_output_reg[20].CLK
clock => result_output_reg[21].CLK
clock => result_output_reg[22].CLK
clock => result_output_reg[23].CLK
clock => result_output_reg[24].CLK
clock => result_output_reg[25].CLK
clock => result_output_reg[26].CLK
clock => result_output_reg[27].CLK
clock => datab_input_reg[0].CLK
clock => datab_input_reg[1].CLK
clock => datab_input_reg[2].CLK
clock => datab_input_reg[3].CLK
clock => datab_input_reg[4].CLK
clock => datab_input_reg[5].CLK
clock => datab_input_reg[6].CLK
clock => datab_input_reg[7].CLK
clock => datab_input_reg[8].CLK
clock => datab_input_reg[9].CLK
clock => datab_input_reg[10].CLK
clock => datab_input_reg[11].CLK
clock => datab_input_reg[12].CLK
clock => datab_input_reg[13].CLK
clock => dataa_input_reg[0].CLK
clock => dataa_input_reg[1].CLK
clock => dataa_input_reg[2].CLK
clock => dataa_input_reg[3].CLK
clock => dataa_input_reg[4].CLK
clock => dataa_input_reg[5].CLK
clock => dataa_input_reg[6].CLK
clock => dataa_input_reg[7].CLK
clock => dataa_input_reg[8].CLK
clock => dataa_input_reg[9].CLK
clock => dataa_input_reg[10].CLK
clock => dataa_input_reg[11].CLK
clock => dataa_input_reg[12].CLK
clock => dataa_input_reg[13].CLK
dataa[0] => dataa_input_reg[0].DATAIN
dataa[1] => dataa_input_reg[1].DATAIN
dataa[2] => dataa_input_reg[2].DATAIN
dataa[3] => dataa_input_reg[3].DATAIN
dataa[4] => dataa_input_reg[4].DATAIN
dataa[5] => dataa_input_reg[5].DATAIN
dataa[6] => dataa_input_reg[6].DATAIN
dataa[7] => dataa_input_reg[7].DATAIN
dataa[8] => dataa_input_reg[8].DATAIN
dataa[9] => dataa_input_reg[9].DATAIN
dataa[10] => dataa_input_reg[10].DATAIN
dataa[11] => dataa_input_reg[11].DATAIN
dataa[12] => dataa_input_reg[12].DATAIN
dataa[13] => dataa_input_reg[13].DATAIN
datab[0] => datab_input_reg[0].DATAIN
datab[1] => datab_input_reg[1].DATAIN
datab[2] => datab_input_reg[2].DATAIN
datab[3] => datab_input_reg[3].DATAIN
datab[4] => datab_input_reg[4].DATAIN
datab[5] => datab_input_reg[5].DATAIN
datab[6] => datab_input_reg[6].DATAIN
datab[7] => datab_input_reg[7].DATAIN
datab[8] => datab_input_reg[8].DATAIN
datab[9] => datab_input_reg[9].DATAIN
datab[10] => datab_input_reg[10].DATAIN
datab[11] => datab_input_reg[11].DATAIN
datab[12] => datab_input_reg[12].DATAIN
datab[13] => datab_input_reg[13].DATAIN
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_output_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_output_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_output_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_output_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_output_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_output_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_output_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_output_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_output_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_output_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_output_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_output_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_output_reg[27].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|lmsd:m_1
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component
dataa[0] => mult_vbu:auto_generated.dataa[0]
dataa[1] => mult_vbu:auto_generated.dataa[1]
dataa[2] => mult_vbu:auto_generated.dataa[2]
dataa[3] => mult_vbu:auto_generated.dataa[3]
dataa[4] => mult_vbu:auto_generated.dataa[4]
dataa[5] => mult_vbu:auto_generated.dataa[5]
dataa[6] => mult_vbu:auto_generated.dataa[6]
dataa[7] => mult_vbu:auto_generated.dataa[7]
dataa[8] => mult_vbu:auto_generated.dataa[8]
dataa[9] => mult_vbu:auto_generated.dataa[9]
dataa[10] => mult_vbu:auto_generated.dataa[10]
dataa[11] => mult_vbu:auto_generated.dataa[11]
dataa[12] => mult_vbu:auto_generated.dataa[12]
dataa[13] => mult_vbu:auto_generated.dataa[13]
datab[0] => mult_vbu:auto_generated.datab[0]
datab[1] => mult_vbu:auto_generated.datab[1]
datab[2] => mult_vbu:auto_generated.datab[2]
datab[3] => mult_vbu:auto_generated.datab[3]
datab[4] => mult_vbu:auto_generated.datab[4]
datab[5] => mult_vbu:auto_generated.datab[5]
datab[6] => mult_vbu:auto_generated.datab[6]
datab[7] => mult_vbu:auto_generated.datab[7]
datab[8] => mult_vbu:auto_generated.datab[8]
datab[9] => mult_vbu:auto_generated.datab[9]
datab[10] => mult_vbu:auto_generated.datab[10]
datab[11] => mult_vbu:auto_generated.datab[11]
datab[12] => mult_vbu:auto_generated.datab[12]
datab[13] => mult_vbu:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
sum[26] => ~NO_FANOUT~
sum[27] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_vbu:auto_generated.clock
clken => mult_vbu:auto_generated.clken
result[0] <= mult_vbu:auto_generated.result[0]
result[1] <= mult_vbu:auto_generated.result[1]
result[2] <= mult_vbu:auto_generated.result[2]
result[3] <= mult_vbu:auto_generated.result[3]
result[4] <= mult_vbu:auto_generated.result[4]
result[5] <= mult_vbu:auto_generated.result[5]
result[6] <= mult_vbu:auto_generated.result[6]
result[7] <= mult_vbu:auto_generated.result[7]
result[8] <= mult_vbu:auto_generated.result[8]
result[9] <= mult_vbu:auto_generated.result[9]
result[10] <= mult_vbu:auto_generated.result[10]
result[11] <= mult_vbu:auto_generated.result[11]
result[12] <= mult_vbu:auto_generated.result[12]
result[13] <= mult_vbu:auto_generated.result[13]
result[14] <= mult_vbu:auto_generated.result[14]
result[15] <= mult_vbu:auto_generated.result[15]
result[16] <= mult_vbu:auto_generated.result[16]
result[17] <= mult_vbu:auto_generated.result[17]
result[18] <= mult_vbu:auto_generated.result[18]
result[19] <= mult_vbu:auto_generated.result[19]
result[20] <= mult_vbu:auto_generated.result[20]
result[21] <= mult_vbu:auto_generated.result[21]
result[22] <= mult_vbu:auto_generated.result[22]
result[23] <= mult_vbu:auto_generated.result[23]
result[24] <= mult_vbu:auto_generated.result[24]
result[25] <= mult_vbu:auto_generated.result[25]
result[26] <= mult_vbu:auto_generated.result[26]
result[27] <= mult_vbu:auto_generated.result[27]


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_vbu:auto_generated
clken => result_extra0_reg[1].ENA
clken => result_extra0_reg[0].ENA
clken => dataa_input_reg[0].ENA
clken => datab_input_reg[0].ENA
clken => result_output_reg[0].ENA
clken => result_extra0_reg[2].ENA
clken => result_extra0_reg[3].ENA
clken => result_extra0_reg[4].ENA
clken => result_extra0_reg[5].ENA
clken => result_extra0_reg[6].ENA
clken => result_extra0_reg[7].ENA
clken => result_extra0_reg[8].ENA
clken => result_extra0_reg[9].ENA
clken => result_extra0_reg[10].ENA
clken => result_extra0_reg[11].ENA
clken => result_extra0_reg[12].ENA
clken => result_extra0_reg[13].ENA
clken => result_extra0_reg[14].ENA
clken => result_extra0_reg[15].ENA
clken => result_extra0_reg[16].ENA
clken => result_extra0_reg[17].ENA
clken => result_extra0_reg[18].ENA
clken => result_extra0_reg[19].ENA
clken => result_extra0_reg[20].ENA
clken => result_extra0_reg[21].ENA
clken => result_extra0_reg[22].ENA
clken => result_extra0_reg[23].ENA
clken => result_extra0_reg[24].ENA
clken => result_extra0_reg[25].ENA
clken => result_extra0_reg[26].ENA
clken => result_extra0_reg[27].ENA
clken => result_output_reg[1].ENA
clken => result_output_reg[2].ENA
clken => result_output_reg[3].ENA
clken => result_output_reg[4].ENA
clken => result_output_reg[5].ENA
clken => result_output_reg[6].ENA
clken => result_output_reg[7].ENA
clken => result_output_reg[8].ENA
clken => result_output_reg[9].ENA
clken => result_output_reg[10].ENA
clken => result_output_reg[11].ENA
clken => result_output_reg[12].ENA
clken => result_output_reg[13].ENA
clken => result_output_reg[14].ENA
clken => result_output_reg[15].ENA
clken => result_output_reg[16].ENA
clken => result_output_reg[17].ENA
clken => result_output_reg[18].ENA
clken => result_output_reg[19].ENA
clken => result_output_reg[20].ENA
clken => result_output_reg[21].ENA
clken => result_output_reg[22].ENA
clken => result_output_reg[23].ENA
clken => result_output_reg[24].ENA
clken => result_output_reg[25].ENA
clken => result_output_reg[26].ENA
clken => result_output_reg[27].ENA
clken => datab_input_reg[1].ENA
clken => datab_input_reg[2].ENA
clken => datab_input_reg[3].ENA
clken => datab_input_reg[4].ENA
clken => datab_input_reg[5].ENA
clken => datab_input_reg[6].ENA
clken => datab_input_reg[7].ENA
clken => datab_input_reg[8].ENA
clken => datab_input_reg[9].ENA
clken => datab_input_reg[10].ENA
clken => datab_input_reg[11].ENA
clken => datab_input_reg[12].ENA
clken => datab_input_reg[13].ENA
clken => dataa_input_reg[1].ENA
clken => dataa_input_reg[2].ENA
clken => dataa_input_reg[3].ENA
clken => dataa_input_reg[4].ENA
clken => dataa_input_reg[5].ENA
clken => dataa_input_reg[6].ENA
clken => dataa_input_reg[7].ENA
clken => dataa_input_reg[8].ENA
clken => dataa_input_reg[9].ENA
clken => dataa_input_reg[10].ENA
clken => dataa_input_reg[11].ENA
clken => dataa_input_reg[12].ENA
clken => dataa_input_reg[13].ENA
clock => result_extra0_reg[0].CLK
clock => result_extra0_reg[1].CLK
clock => result_extra0_reg[2].CLK
clock => result_extra0_reg[3].CLK
clock => result_extra0_reg[4].CLK
clock => result_extra0_reg[5].CLK
clock => result_extra0_reg[6].CLK
clock => result_extra0_reg[7].CLK
clock => result_extra0_reg[8].CLK
clock => result_extra0_reg[9].CLK
clock => result_extra0_reg[10].CLK
clock => result_extra0_reg[11].CLK
clock => result_extra0_reg[12].CLK
clock => result_extra0_reg[13].CLK
clock => result_extra0_reg[14].CLK
clock => result_extra0_reg[15].CLK
clock => result_extra0_reg[16].CLK
clock => result_extra0_reg[17].CLK
clock => result_extra0_reg[18].CLK
clock => result_extra0_reg[19].CLK
clock => result_extra0_reg[20].CLK
clock => result_extra0_reg[21].CLK
clock => result_extra0_reg[22].CLK
clock => result_extra0_reg[23].CLK
clock => result_extra0_reg[24].CLK
clock => result_extra0_reg[25].CLK
clock => result_extra0_reg[26].CLK
clock => result_extra0_reg[27].CLK
clock => result_output_reg[0].CLK
clock => result_output_reg[1].CLK
clock => result_output_reg[2].CLK
clock => result_output_reg[3].CLK
clock => result_output_reg[4].CLK
clock => result_output_reg[5].CLK
clock => result_output_reg[6].CLK
clock => result_output_reg[7].CLK
clock => result_output_reg[8].CLK
clock => result_output_reg[9].CLK
clock => result_output_reg[10].CLK
clock => result_output_reg[11].CLK
clock => result_output_reg[12].CLK
clock => result_output_reg[13].CLK
clock => result_output_reg[14].CLK
clock => result_output_reg[15].CLK
clock => result_output_reg[16].CLK
clock => result_output_reg[17].CLK
clock => result_output_reg[18].CLK
clock => result_output_reg[19].CLK
clock => result_output_reg[20].CLK
clock => result_output_reg[21].CLK
clock => result_output_reg[22].CLK
clock => result_output_reg[23].CLK
clock => result_output_reg[24].CLK
clock => result_output_reg[25].CLK
clock => result_output_reg[26].CLK
clock => result_output_reg[27].CLK
clock => datab_input_reg[0].CLK
clock => datab_input_reg[1].CLK
clock => datab_input_reg[2].CLK
clock => datab_input_reg[3].CLK
clock => datab_input_reg[4].CLK
clock => datab_input_reg[5].CLK
clock => datab_input_reg[6].CLK
clock => datab_input_reg[7].CLK
clock => datab_input_reg[8].CLK
clock => datab_input_reg[9].CLK
clock => datab_input_reg[10].CLK
clock => datab_input_reg[11].CLK
clock => datab_input_reg[12].CLK
clock => datab_input_reg[13].CLK
clock => dataa_input_reg[0].CLK
clock => dataa_input_reg[1].CLK
clock => dataa_input_reg[2].CLK
clock => dataa_input_reg[3].CLK
clock => dataa_input_reg[4].CLK
clock => dataa_input_reg[5].CLK
clock => dataa_input_reg[6].CLK
clock => dataa_input_reg[7].CLK
clock => dataa_input_reg[8].CLK
clock => dataa_input_reg[9].CLK
clock => dataa_input_reg[10].CLK
clock => dataa_input_reg[11].CLK
clock => dataa_input_reg[12].CLK
clock => dataa_input_reg[13].CLK
dataa[0] => dataa_input_reg[0].DATAIN
dataa[1] => dataa_input_reg[1].DATAIN
dataa[2] => dataa_input_reg[2].DATAIN
dataa[3] => dataa_input_reg[3].DATAIN
dataa[4] => dataa_input_reg[4].DATAIN
dataa[5] => dataa_input_reg[5].DATAIN
dataa[6] => dataa_input_reg[6].DATAIN
dataa[7] => dataa_input_reg[7].DATAIN
dataa[8] => dataa_input_reg[8].DATAIN
dataa[9] => dataa_input_reg[9].DATAIN
dataa[10] => dataa_input_reg[10].DATAIN
dataa[11] => dataa_input_reg[11].DATAIN
dataa[12] => dataa_input_reg[12].DATAIN
dataa[13] => dataa_input_reg[13].DATAIN
datab[0] => datab_input_reg[0].DATAIN
datab[1] => datab_input_reg[1].DATAIN
datab[2] => datab_input_reg[2].DATAIN
datab[3] => datab_input_reg[3].DATAIN
datab[4] => datab_input_reg[4].DATAIN
datab[5] => datab_input_reg[5].DATAIN
datab[6] => datab_input_reg[6].DATAIN
datab[7] => datab_input_reg[7].DATAIN
datab[8] => datab_input_reg[8].DATAIN
datab[9] => datab_input_reg[9].DATAIN
datab[10] => datab_input_reg[10].DATAIN
datab[11] => datab_input_reg[11].DATAIN
datab[12] => datab_input_reg[12].DATAIN
datab[13] => datab_input_reg[13].DATAIN
result[0] <= result_output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_output_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_output_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_output_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_output_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_output_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_output_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_output_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_output_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_output_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_output_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_output_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_output_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_output_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_output_reg[27].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|las:a_0
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
clk => clk.IN1
clken => clken.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result
result[25] <= lpm_add_sub:lpm_add_sub_component.result
result[26] <= lpm_add_sub:lpm_add_sub_component.result
result[27] <= lpm_add_sub:lpm_add_sub_component.result
result[28] <= lpm_add_sub:lpm_add_sub_component.result


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_4pi:auto_generated.dataa[0]
dataa[1] => add_sub_4pi:auto_generated.dataa[1]
dataa[2] => add_sub_4pi:auto_generated.dataa[2]
dataa[3] => add_sub_4pi:auto_generated.dataa[3]
dataa[4] => add_sub_4pi:auto_generated.dataa[4]
dataa[5] => add_sub_4pi:auto_generated.dataa[5]
dataa[6] => add_sub_4pi:auto_generated.dataa[6]
dataa[7] => add_sub_4pi:auto_generated.dataa[7]
dataa[8] => add_sub_4pi:auto_generated.dataa[8]
dataa[9] => add_sub_4pi:auto_generated.dataa[9]
dataa[10] => add_sub_4pi:auto_generated.dataa[10]
dataa[11] => add_sub_4pi:auto_generated.dataa[11]
dataa[12] => add_sub_4pi:auto_generated.dataa[12]
dataa[13] => add_sub_4pi:auto_generated.dataa[13]
dataa[14] => add_sub_4pi:auto_generated.dataa[14]
dataa[15] => add_sub_4pi:auto_generated.dataa[15]
dataa[16] => add_sub_4pi:auto_generated.dataa[16]
dataa[17] => add_sub_4pi:auto_generated.dataa[17]
dataa[18] => add_sub_4pi:auto_generated.dataa[18]
dataa[19] => add_sub_4pi:auto_generated.dataa[19]
dataa[20] => add_sub_4pi:auto_generated.dataa[20]
dataa[21] => add_sub_4pi:auto_generated.dataa[21]
dataa[22] => add_sub_4pi:auto_generated.dataa[22]
dataa[23] => add_sub_4pi:auto_generated.dataa[23]
dataa[24] => add_sub_4pi:auto_generated.dataa[24]
dataa[25] => add_sub_4pi:auto_generated.dataa[25]
dataa[26] => add_sub_4pi:auto_generated.dataa[26]
dataa[27] => add_sub_4pi:auto_generated.dataa[27]
dataa[28] => add_sub_4pi:auto_generated.dataa[28]
datab[0] => add_sub_4pi:auto_generated.datab[0]
datab[1] => add_sub_4pi:auto_generated.datab[1]
datab[2] => add_sub_4pi:auto_generated.datab[2]
datab[3] => add_sub_4pi:auto_generated.datab[3]
datab[4] => add_sub_4pi:auto_generated.datab[4]
datab[5] => add_sub_4pi:auto_generated.datab[5]
datab[6] => add_sub_4pi:auto_generated.datab[6]
datab[7] => add_sub_4pi:auto_generated.datab[7]
datab[8] => add_sub_4pi:auto_generated.datab[8]
datab[9] => add_sub_4pi:auto_generated.datab[9]
datab[10] => add_sub_4pi:auto_generated.datab[10]
datab[11] => add_sub_4pi:auto_generated.datab[11]
datab[12] => add_sub_4pi:auto_generated.datab[12]
datab[13] => add_sub_4pi:auto_generated.datab[13]
datab[14] => add_sub_4pi:auto_generated.datab[14]
datab[15] => add_sub_4pi:auto_generated.datab[15]
datab[16] => add_sub_4pi:auto_generated.datab[16]
datab[17] => add_sub_4pi:auto_generated.datab[17]
datab[18] => add_sub_4pi:auto_generated.datab[18]
datab[19] => add_sub_4pi:auto_generated.datab[19]
datab[20] => add_sub_4pi:auto_generated.datab[20]
datab[21] => add_sub_4pi:auto_generated.datab[21]
datab[22] => add_sub_4pi:auto_generated.datab[22]
datab[23] => add_sub_4pi:auto_generated.datab[23]
datab[24] => add_sub_4pi:auto_generated.datab[24]
datab[25] => add_sub_4pi:auto_generated.datab[25]
datab[26] => add_sub_4pi:auto_generated.datab[26]
datab[27] => add_sub_4pi:auto_generated.datab[27]
datab[28] => add_sub_4pi:auto_generated.datab[28]
cin => ~NO_FANOUT~
add_sub => add_sub_4pi:auto_generated.add_sub
clock => add_sub_4pi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4pi:auto_generated.clken
result[0] <= add_sub_4pi:auto_generated.result[0]
result[1] <= add_sub_4pi:auto_generated.result[1]
result[2] <= add_sub_4pi:auto_generated.result[2]
result[3] <= add_sub_4pi:auto_generated.result[3]
result[4] <= add_sub_4pi:auto_generated.result[4]
result[5] <= add_sub_4pi:auto_generated.result[5]
result[6] <= add_sub_4pi:auto_generated.result[6]
result[7] <= add_sub_4pi:auto_generated.result[7]
result[8] <= add_sub_4pi:auto_generated.result[8]
result[9] <= add_sub_4pi:auto_generated.result[9]
result[10] <= add_sub_4pi:auto_generated.result[10]
result[11] <= add_sub_4pi:auto_generated.result[11]
result[12] <= add_sub_4pi:auto_generated.result[12]
result[13] <= add_sub_4pi:auto_generated.result[13]
result[14] <= add_sub_4pi:auto_generated.result[14]
result[15] <= add_sub_4pi:auto_generated.result[15]
result[16] <= add_sub_4pi:auto_generated.result[16]
result[17] <= add_sub_4pi:auto_generated.result[17]
result[18] <= add_sub_4pi:auto_generated.result[18]
result[19] <= add_sub_4pi:auto_generated.result[19]
result[20] <= add_sub_4pi:auto_generated.result[20]
result[21] <= add_sub_4pi:auto_generated.result[21]
result[22] <= add_sub_4pi:auto_generated.result[22]
result[23] <= add_sub_4pi:auto_generated.result[23]
result[24] <= add_sub_4pi:auto_generated.result[24]
result[25] <= add_sub_4pi:auto_generated.result[25]
result[26] <= add_sub_4pi:auto_generated.result[26]
result[27] <= add_sub_4pi:auto_generated.result[27]
result[28] <= add_sub_4pi:auto_generated.result[28]
cout <= <GND>
overflow <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_4pi:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[28].DATAC
add_sub => add_sub_cella[27].DATAC
add_sub => add_sub_cella[26].DATAC
add_sub => add_sub_cella[25].DATAC
add_sub => add_sub_cella[24].DATAC
add_sub => add_sub_cella[23].DATAC
add_sub => add_sub_cella[22].DATAC
add_sub => add_sub_cella[21].DATAC
add_sub => add_sub_cella[20].DATAC
add_sub => add_sub_cella[19].DATAC
add_sub => add_sub_cella[18].DATAC
add_sub => add_sub_cella[17].DATAC
add_sub => add_sub_cella[16].DATAC
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe17.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe2.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
dataa[16] => add_sub_cella[16].DATAD
dataa[17] => add_sub_cella[17].DATAD
dataa[18] => add_sub_cella[18].DATAD
dataa[19] => add_sub_cella[19].DATAD
dataa[20] => add_sub_cella[20].DATAD
dataa[21] => add_sub_cella[21].DATAD
dataa[22] => add_sub_cella[22].DATAD
dataa[23] => add_sub_cella[23].DATAD
dataa[24] => add_sub_cella[24].DATAD
dataa[25] => add_sub_cella[25].DATAD
dataa[26] => add_sub_cella[26].DATAD
dataa[27] => add_sub_cella[27].DATAD
dataa[28] => add_sub_cella[28].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
datab[16] => add_sub_cella[16].DATAF
datab[17] => add_sub_cella[17].DATAF
datab[18] => add_sub_cella[18].DATAF
datab[19] => add_sub_cella[19].DATAF
datab[20] => add_sub_cella[20].DATAF
datab[21] => add_sub_cella[21].DATAF
datab[22] => add_sub_cella[22].DATAF
datab[23] => add_sub_cella[23].DATAF
datab[24] => add_sub_cella[24].DATAF
datab[25] => add_sub_cella[25].DATAF
datab[26] => add_sub_cella[26].DATAF
datab[27] => add_sub_cella[27].DATAF
datab[28] => add_sub_cella[28].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe29.DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rc[13] => crwy_rc[13].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
crwx_rf[13] => crwy_rf[13].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rc[13] => srwy_rc[13].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
srwx_rf[13] => srwy_rf[13].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[13] <= crwx_rc[13].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[13] <= crwx_rf[13].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[13] <= srwx_rc[13].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[13] <= srwx_rf[13].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN31
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN30
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN29
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN28
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN27
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN26
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN25
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN24
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN23
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN22
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN21
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN20
data_in[25] => data_tmp.DATAB
data_in[25] => Equal0.IN19
data_in[26] => data_tmp.DATAB
data_in[26] => Equal0.IN18
data_in[27] => Equal0.IN17
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result
data_out[13] <= lpm_add_sub:lpm_add_sub_component.result


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_50l:auto_generated.dataa[0]
dataa[1] => add_sub_50l:auto_generated.dataa[1]
dataa[2] => add_sub_50l:auto_generated.dataa[2]
dataa[3] => add_sub_50l:auto_generated.dataa[3]
dataa[4] => add_sub_50l:auto_generated.dataa[4]
dataa[5] => add_sub_50l:auto_generated.dataa[5]
dataa[6] => add_sub_50l:auto_generated.dataa[6]
dataa[7] => add_sub_50l:auto_generated.dataa[7]
dataa[8] => add_sub_50l:auto_generated.dataa[8]
dataa[9] => add_sub_50l:auto_generated.dataa[9]
dataa[10] => add_sub_50l:auto_generated.dataa[10]
dataa[11] => add_sub_50l:auto_generated.dataa[11]
dataa[12] => add_sub_50l:auto_generated.dataa[12]
dataa[13] => add_sub_50l:auto_generated.dataa[13]
datab[0] => add_sub_50l:auto_generated.datab[0]
datab[1] => add_sub_50l:auto_generated.datab[1]
datab[2] => add_sub_50l:auto_generated.datab[2]
datab[3] => add_sub_50l:auto_generated.datab[3]
datab[4] => add_sub_50l:auto_generated.datab[4]
datab[5] => add_sub_50l:auto_generated.datab[5]
datab[6] => add_sub_50l:auto_generated.datab[6]
datab[7] => add_sub_50l:auto_generated.datab[7]
datab[8] => add_sub_50l:auto_generated.datab[8]
datab[9] => add_sub_50l:auto_generated.datab[9]
datab[10] => add_sub_50l:auto_generated.datab[10]
datab[11] => add_sub_50l:auto_generated.datab[11]
datab[12] => add_sub_50l:auto_generated.datab[12]
datab[13] => add_sub_50l:auto_generated.datab[13]
cin => add_sub_50l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_50l:auto_generated.clock
aclr => add_sub_50l:auto_generated.aclr
clken => add_sub_50l:auto_generated.clken
result[0] <= add_sub_50l:auto_generated.result[0]
result[1] <= add_sub_50l:auto_generated.result[1]
result[2] <= add_sub_50l:auto_generated.result[2]
result[3] <= add_sub_50l:auto_generated.result[3]
result[4] <= add_sub_50l:auto_generated.result[4]
result[5] <= add_sub_50l:auto_generated.result[5]
result[6] <= add_sub_50l:auto_generated.result[6]
result[7] <= add_sub_50l:auto_generated.result[7]
result[8] <= add_sub_50l:auto_generated.result[8]
result[9] <= add_sub_50l:auto_generated.result[9]
result[10] <= add_sub_50l:auto_generated.result[10]
result[11] <= add_sub_50l:auto_generated.result[11]
result[12] <= add_sub_50l:auto_generated.result[12]
result[13] <= add_sub_50l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated
aclr => pipeline_dffe[13].IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_aki:auto_generated.clock
clk_en => cntr_aki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_aki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_aki:auto_generated.q[0]
q[1] <= cntr_aki:auto_generated.q[1]
q[2] <= cntr_aki:auto_generated.q[2]
q[3] <= cntr_aki:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sine_generator|nco_0:c3|nco_0_st:nco_0_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


