// Seed: 3166874702
module module_0 (
    input supply0 id_0,
    input wire id_1
);
  tri0 id_3, id_4;
  uwire id_5, id_6, id_7;
  assign id_6 = 1;
  uwire id_8 = (id_0 & id_4);
  wire  id_9;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    output wire id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri1 id_14,
    input supply0 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_11
  );
  assign modCall_1.id_8 = 0;
endmodule
