peak:0.0377865233773
delay:0.0349879795332
circuits:0.025158173063
ga:0.0217167060909
eff:0.0172194090107
powers:0.0170400271901
dissipation:0.0151349557172
circuit:0.0149899720453
combinational:0.0137114359137
gate:0.0125516299309
sustainable:0.0116791598311
psf:0.0111417018907
switching:0.010628337699
opt:0.00944020085522
cmos:0.00855454018799
power:0.00829869378842
optimized:0.00785428784066
cycle:0.00741018028674
capacitive:0.00688776360428
activity:0.00677857968174
estimation:0.00658485959796
population:0.0063574016845
gates:0.00611112297992
estimates:0.00583078861751
dev:0.00582877530878
fanouts:0.00575769124528
vlsi:0.00555859281555
sequential:0.00526279359898
impr:0.00445668075627
rnd:0.00424696721132
deviated:0.00424696721132
vectors:0.00423107923871
var:0.00413373336077
fitness:0.00398493918164
glitches:0.00395107944269
atg:0.00394243621767
hazards:0.00393231933177
delays:0.00391042749007
crossover:0.00318795134531
measures:0.00311285489451
individuals:0.003081279841
simulations:0.00294882958885
dissipated:0.00287884562264
estimated:0.00272062874094
nicolici:0.00262829081178
deviations:0.00251032598618
dm:0.0024650238728
clock:0.00242222652494
bashir:0.00237601936776
hashimi:0.00237601936776
sustain:0.00230113126987
sensitive:0.00229772412164
microprogram:0.00222834037814
toggles:0.00222834037814
currents:0.00222834037814
toggled:0.00222834037814
capacitance:0.00222370702267
deviation:0.00220036623854
synthesized:0.00218666037064
scan:0.00217950851918
genetic:0.00217500560409
europe:0.00214102089014
simulated:0.00211009220135
flops:0.00205769768318
estimating:0.00204159481211
flip:0.00202279273674
stg:0.00191923041509
offspring:0.00182732997718
correlations:0.00178926261541
driving:0.00176705268758
tournament:0.00175384132067
toggle:0.00172194090107
effects:0.00172179758263
occasions:0.00164001436339
consistently:0.00160947637707
unit:0.00158339259863
automation:0.00154646276414
sustained:0.00153408751324
cap:0.00153408751324
cycles:0.00151699274636
transition:0.0015071130846
mutation:0.00148247134845
nicola:0.00148247134845
internal:0.00147285393944
lakes:0.00146672991752
inputs:0.00142520639864
bdd:0.0014096112512
voltage:0.00138398927096
nodes:0.00137620925566
counts:0.00133407345133
durations:0.00131608310585
kamakoti:0.00131414540589
sically:0.00131414540589
devanathan:0.00131414540589
packag:0.00131414540589
devi:0.00131414540589
hratch:0.00131414540589
mangassarian:0.00131414540589
primary:0.00129307870858
synchronizing:0.00127669348803
frequency:0.00126829401536
benchmark:0.00126543961578
drops:0.00126271902277
tuple:0.00125717425227
sequences:0.00124194625253
cal:0.00124095463377
improvements:0.00123959396934
density:0.00122076771422
parents:0.00120046010554
safarpour:0.00118800968388
impracti:0.00118800968388
backtrace:0.00118800968388
overheating:0.00118800968388
randomly:0.0011720350599
france:0.00116401177027
near:0.00116275061514
resolving:0.00114999492665
bit:0.00114786505509
widened:0.00111417018907
najm:0.00111417018907
veneris:0.00111417018907
accounted:0.00110524521918
evolutionary:0.00109924342066
ravikumar:0.00106174180283
abadir:0.00106174180283
magdy:0.00106174180283
chromosomes:0.00106174180283
farid:0.00102104546404
maggiore:0.00102104546404
italicized:0.00102104546404
slight:0.00100389104943
random:0.00099081881785
sequencer:0.000987769860672
lago:0.000987769860672
stresa:0.000987769860672
events:0.000978746018529
huge:0.00097238175645
surpass:0.000959615207546
cle:0.000959615207546
pulses:0.000959615207546
trends:0.000942878492195
trend:0.000938827626291
squeeze:0.000935208737794
fanins:0.000935208737794
delay models:0.0582654055056
peak power:0.0518571724858
delay model:0.048987361779
zero delay:0.036764319912
variable delay:0.0328596085354
peak powers:0.0259285862429
power dissipation:0.0191164939724
power estimation:0.0187281660554
ga based:0.0178299642474
opt eff:0.0172857241619
n cycle:0.0170869964384
unit delay:0.016715591482
sequential circuits:0.0159408842123
type 1:0.0151455221209
peak single:0.0144047701349
eff opt:0.0144047701349
switching activity:0.0132605102072
four delay:0.0129642931214
cycle power:0.0129642931214
single cycle:0.0115694149238
vectors optimized:0.011523816108
random simulations:0.011523816108
type 2:0.011085138007
peak n:0.0100833390945
three delay:0.0100833390945
gate delays:0.00992477981434
combinational circuits:0.00974165146308
vlsi circuits:0.00947239689679
various delay:0.00920069038992
near peak:0.00868418233754
power estimates:0.00868418233754
sustainable power:0.00864286208096
capacitive nodes:0.00864286208096
different delay:0.00831757979947
based technique:0.00805087787863
based estimates:0.0078863060485
optimized peak:0.00720238506747
average improvements:0.00720238506747
underlying delay:0.00720238506747
maximum power:0.00620298738396
unit type:0.00594112842819
model dm:0.00576190805398
optimized vectors:0.00576190805398
cycle switching:0.00576190805398
zero unit:0.00576190805398
peak sustainable:0.00576190805398
rnd 9:0.00576190805398
power measures:0.00576190805398
powers estimated:0.00576190805398
circuit single:0.00576190805398
sequential circuit:0.0056830758031
non zero:0.00540992517538
cmos vlsi:0.00530967423398
delay vectors:0.00525753736567
vector sequences:0.00525753736567
synthesized circuits:0.00496238990717
average power:0.00479894841519
simulated using:0.00479894841519
execution times:0.00466998911953
primary inputs:0.00451967192467
switching density:0.00432143104048
produce peak:0.00432143104048
sustainable powers:0.00432143104048
ga framework:0.00432143104048
n sustain:0.00432143104048
frequency per:0.00432143104048
node psf:0.00432143104048
peak switching:0.00432143104048
ga optimized:0.00432143104048
circuits estimation:0.00432143104048
cycle able:0.00432143104048
ga rnd:0.00432143104048
atg based:0.00432143104048
power cycles:0.00432143104048
circuit activity:0.00432143104048
random estimates:0.00432143104048
maximum transition:0.00432143104048
sequence length:0.00395179782077
cycle cycle:0.00394315302425
vector sequence:0.00394315302425
u v1:0.00394315302425
circuits power:0.00394315302425
switching frequency:0.00394315302425
best random:0.00394315302425
estimates obtained:0.00383915873215
internal nodes:0.00374793259524
power dissipated:0.00372179243038
delay assumption:0.00372179243038
delay assumptions:0.00372179243038
circuits circuit:0.00372179243038
cmos combinational:0.00372179243038
transition counts:0.00356467705692
every gate:0.00356467705692
output capacitance:0.00356467705692
single n:0.00356467705692
benchmark circuits:0.00354241871385
input vectors:0.00354241871385
average deviation:0.00344276444136
entire circuit:0.0033431182964
various time:0.00325883801241
extremely sensitive:0.00318580454039
population size:0.00318580454039
flip flops:0.003063693326
lower power:0.003063693326
clock cycle:0.00303271416467
nicola nicolici:0.00288095402699
maximum switching:0.00288095402699
power produced:0.00288095402699
gates cap:0.00288095402699
type 1 variable:0.0196884385148
non zero delay:0.0152724181588
peak single cycle:0.0151449527037
eff opt eff:0.0151449527037
opt eff opt:0.0151449527037
zero delay model:0.013884016508
four delay models:0.0136304574333
variable delay models:0.0136304574333
type 2 variable:0.0136304574333
zero delay models:0.0121159621629
variable delay model:0.0121159621629
unit delay model:0.0118316102746
ga based technique:0.0106014668926
three delay models:0.0106014668926
peak n cycle:0.0106014668926
various delay models:0.0106014668926
peak power dissipation:0.0090869716222
ga based estimates:0.0090869716222
cycle and sustainable:0.0090869716222
underlying delay model:0.00757247635184
peak or near:0.00757247635184
peak power estimation:0.00757247635184
single cycle power:0.00757247635184
cmos vlsi circuits:0.00657311681923
peak sustainable power:0.00605798108147
delay model dm:0.00605798108147
effects of delay:0.00605798108147
rnd 9 ga:0.00605798108147
zero unit type:0.00605798108147
number of capacitive:0.00605798108147
type 1 var:0.00605798108147
type 2 var:0.00605798108147
peak power measures:0.00605798108147
n cycle power:0.00605798108147
number of fanouts:0.00605798108147
unit type 1:0.00605798108147
number of primary:0.00557287707771
activity in combinational:0.0055536066032
zero delay assumption:0.0045434858111
circuit single n:0.0045434858111
cycle cycle able:0.0045434858111
four different delay:0.0045434858111
cycle power dissipation:0.0045434858111
near peak powers:0.0045434858111
vlsi circuits estimation:0.0045434858111
best random estimates:0.0045434858111
glitches and hazards:0.0045434858111
delay and type:0.0045434858111
single cycle switching:0.0045434858111
unit and type:0.0045434858111
ga rnd 9:0.0045434858111
maximum power cycles:0.0045434858111
single n sustain:0.0045434858111
near peak power:0.0045434858111
peak powers estimated:0.0045434858111
frequency per node:0.0045434858111
per node psf:0.0045434858111
peak power estimates:0.0045434858111
optimized peak powers:0.0045434858111
z u v1:0.0045434858111
different delay model:0.0045434858111
switching frequency per:0.0045434858111
different delay models:0.0045434858111
u v1 v2:0.0045434858111
cmos combinational circuits:0.0041652049524
circuits power estimation:0.0041652049524
test in europe:0.00308169477469
automation and test:0.00308169477469
extreme delay sensitivity:0.00302899054073
model consistently gave:0.00302899054073
several synthesized circuits:0.00302899054073
maximum transition counts:0.00302899054073
randomly generated vector:0.00302899054073
circuit gates cap:0.00302899054073
