
---------- Begin Simulation Statistics ----------
final_tick                                93118501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677244                       # Number of bytes of host memory used
host_op_rate                                   377074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.72                       # Real time elapsed on the host
host_tick_rate                              350437469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093119                       # Number of seconds simulated
sim_ticks                                 93118501000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.862370                       # CPI: cycles per instruction
system.cpu.discardedOps                        189814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        52677368                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.536950                       # IPC: instructions per cycle
system.cpu.numCycles                        186237002                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133559634                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       290006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        646037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       884606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          685                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1771965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            685                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4484570                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734560                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80987                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103508                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101746                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.916235                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65200                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              392                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51095282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51095282                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51095667                       # number of overall hits
system.cpu.dcache.overall_hits::total        51095667                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1003778                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1003778                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1011806                       # number of overall misses
system.cpu.dcache.overall_misses::total       1011806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42152073000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42152073000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42152073000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42152073000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52099060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52099060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52107473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52107473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41993.421852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41993.421852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41660.232297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41660.232297                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6809                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.794643                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       752355                       # number of writebacks
system.cpu.dcache.writebacks::total            752355                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       125729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       125729                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125729                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       878049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       878049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       886077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       886077                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35441936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35441936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36085913998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36085913998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40364.417020                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40364.417020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40725.483223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40725.483223                       # average overall mshr miss latency
system.cpu.dcache.replacements                 884030                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40641145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40641145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       508809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        508809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14476204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14476204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41149954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41149954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28451.155542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28451.155542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       504399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13633438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13633438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27029.074205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27029.074205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10454137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10454137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       494969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       494969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27675869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27675869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55914.348171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55914.348171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       121319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       121319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       373650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       373650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21808498000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21808498000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58366.112672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58366.112672                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8028                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8028                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.954237                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.954237                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8028                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8028                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    643977998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    643977998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.954237                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.954237                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80216.492028                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80216.492028                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2015.212213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51981820                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            886078                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.665061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2015.212213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52993627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52993627                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42681646                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474694                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023895                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13919911                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13919911                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13919911                       # number of overall hits
system.cpu.icache.overall_hits::total        13919911                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1283                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1283                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1283                       # number of overall misses
system.cpu.icache.overall_misses::total          1283                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92128500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92128500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92128500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92128500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13921194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13921194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13921194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13921194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71807.092751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71807.092751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71807.092751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71807.092751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          574                       # number of writebacks
system.cpu.icache.writebacks::total               574                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90845500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90845500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70807.092751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70807.092751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70807.092751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70807.092751                       # average overall mshr miss latency
system.cpu.icache.replacements                    574                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13919911                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13919911                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1283                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1283                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13921194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13921194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71807.092751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71807.092751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90845500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90845500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70807.092751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70807.092751                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           522.457528                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13921194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1283                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10850.501949                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   522.457528                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.510212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.510212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          709                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.692383                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13922477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13922477                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  93118501000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               531152                       # number of demand (read+write) hits
system.l2.demand_hits::total                   531318                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 166                       # number of overall hits
system.l2.overall_hits::.cpu.data              531152                       # number of overall hits
system.l2.overall_hits::total                  531318                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             354923                       # number of demand (read+write) misses
system.l2.demand_misses::total                 356040                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1117                       # number of overall misses
system.l2.overall_misses::.cpu.data            354923                       # number of overall misses
system.l2.overall_misses::total                356040                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     87155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29107172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29194327500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29107172500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29194327500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           886075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               887358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          886075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              887358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.400556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.401236                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.400556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.401236                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78025.962399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82009.823257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81997.324739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78025.962399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82009.823257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81997.324739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              185188                       # number of writebacks
system.l2.writebacks::total                    185188                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        354918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            356035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       354918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           356035                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25557483500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25633468500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25557483500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25633468500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.400551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.401230                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.400551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.401230                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68025.962399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72009.544458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71997.046639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68025.962399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72009.544458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71997.046639                       # average overall mshr miss latency
system.l2.replacements                         290687                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       752355                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           752355                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       752355                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       752355                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          558                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              558                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          558                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          558                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            138010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138010                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          235678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19772099500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19772099500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        373688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.630681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.630681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83894.548918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83894.548918                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       235678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17415319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17415319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.630681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.630681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73894.548918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73894.548918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78025.962399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78025.962399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75985000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75985000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68025.962399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68025.962399                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        393142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            393142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       119245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          119245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9335073000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9335073000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       512387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        512387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.232724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.232724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78284.816973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78284.816973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       119240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       119240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8142164000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8142164000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.232715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.232715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68283.830929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68283.830929                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63089.136408                       # Cycle average of tags in use
system.l2.tags.total_refs                     1771527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356226                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.973042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.470679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       159.289933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62864.375796                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962664                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        38107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14528482                       # Number of tag accesses
system.l2.tags.data_accesses                 14528482                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    354880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004070346500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              910203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      356035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185188                       # Number of write requests accepted
system.mem_ctrls.readBursts                    356035                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185188                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33595                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                356035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               185188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  286212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.563236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.787067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.670860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8860     98.47%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           15      0.17%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          121      1.34%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.844966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.811986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5403     60.05%     60.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      0.94%     60.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3034     33.72%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              456      5.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8998                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11393120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5926016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    122.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   93108343000                       # Total gap between requests
system.mem_ctrls.avgGap                     172033.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11356160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4850272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 383854.976359638735                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121953853.187563657761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52087092.767955958843                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1117                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       354918                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185188                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30288500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10928827500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2212296139000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27115.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30792.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11946217.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11357376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11393120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5926016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5926016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1117                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       354918                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         356035                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185188                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185188                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       383855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121966912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        122350767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       383855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       383855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63639512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63639512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63639512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       383855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121966912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       185990279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               355997                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              151571                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        21872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9463                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4284172250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1779985000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10959116000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12034.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30784.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              250210                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              83773                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       173585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   187.138013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.958582                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   268.242488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       119767     69.00%     69.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23246     13.39%     82.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4695      2.70%     85.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1834      1.06%     86.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9279      5.35%     91.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          839      0.48%     91.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          775      0.45%     92.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1348      0.78%     93.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11802      6.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       173585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              22783808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9700544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              244.675416                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.174186                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       625713900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       332574825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1273104840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     401308380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7350479760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27188863770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12861619200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   50033664675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.311749                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33137200250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3109340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56871960750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       613683000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       326180250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1268713740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     389892240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7350479760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26665824360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13302073440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49916846790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.057242                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34284890250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3109340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55724270750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             120357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185188                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104814                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235678                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120357                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1002072                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1002072                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     17319136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                17319136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            356035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  356035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              356035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1104154500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1200717000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            513670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       937543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          574                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          237174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           373688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          373688                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1283                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       512387                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3140                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2656186                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2659326                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        59424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     52429760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               52489184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          290687                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5926016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1178048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030819                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1176928     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1120      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1178048                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  93118501000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1262447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1283000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         886079494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
