#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jun 07 14:24:31 2017
# Process ID: 11076
# Current directory: C:/Users/skakkar1/cpu_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1052 C:\Users\skakkar1\cpu_pipeline\FinalProject.xpr
# Log file: C:/Users/skakkar1/cpu_pipeline/vivado.log
# Journal file: C:/Users/skakkar1/cpu_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/skakkar1/cpu_pipeline/FinalProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/aboling/Vivado Projects/cpu_pipeline' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 851.945 ; gain = 154.035
update_compile_order -fileset sources_1
close [ open C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v w ]
add_files C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/InstructionMem.v C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/DataMem.v C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
close [ open C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v w ]
add_files C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v
update_compile_order -fileset sources_1
open_project C:/Users/skakkar1/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
current_project FinalProject
set_property top test_section2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section2_behav xil_defaultlib.test_section2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_section2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section2_behav -key {Behavioral:sim_1:Functional:test_section2} -tclbatch {test_section2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 897.660 ; gain = 1.164
create_wave_config
current_project Lab2
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:28]
ERROR: [VRFC 10-2109] no definition for port out [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:23]
ERROR: [VRFC 10-1241] port se_out is not defined [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:26]
ERROR: [VRFC 10-1040] module signextend ignored due to previous errors [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:28]
ERROR: [VRFC 10-2109] no definition for port out [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:23]
ERROR: [VRFC 10-1241] port se_out is not defined [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:26]
ERROR: [VRFC 10-1040] module signextend ignored due to previous errors [C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section2_behav xil_defaultlib.test_section2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-102] SE is not valid in an expression [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port SE [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section2
INFO: [VRFC 10-2458] undeclared symbol in, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section2_behav xil_defaultlib.test_section2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 22 for port in [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.section2
Compiling module xil_defaultlib.test_section2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section2_behav -key {Behavioral:sim_1:Functional:test_section2} -tclbatch {test_section2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section2
INFO: [VRFC 10-2458] undeclared symbol in, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section2_behav xil_defaultlib.test_section2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 22 for port in [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.section2
Compiling module xil_defaultlib.test_section2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section2_behav -key {Behavioral:sim_1:Functional:test_section2} -tclbatch {test_section2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section2
INFO: [VRFC 10-2458] undeclared symbol in, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section2_behav xil_defaultlib.test_section2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 22 for port in [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.section2
Compiling module xil_defaultlib.test_section2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section2_behav -key {Behavioral:sim_1:Functional:test_section2} -tclbatch {test_section2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section2
INFO: [VRFC 10-2458] undeclared symbol in, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section2_behav xil_defaultlib.test_section2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 22 for port in [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.section2
Compiling module xil_defaultlib.test_section2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section2_behav -key {Behavioral:sim_1:Functional:test_section2} -tclbatch {test_section2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close [ open C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section3.v w ]
add_files C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section3.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/skakkar1/cpu_pipeline/ALU/ALU.srcs/sources_1/new/alu_new.v
update_compile_order -fileset sources_1
open_project C:/Users/skakkar1/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.srcs/sources_1/new/alu_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d2116696275749a0940fa12bc7271c75 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.sim1 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.srcs/sources_1/new/alu_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d2116696275749a0940fa12bc7271c75 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.sim1 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project FinalProject
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 946.414 ; gain = 0.000
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.srcs/sources_1/new/alu_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d2116696275749a0940fa12bc7271c75 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.sim1 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/skakkar1/ALU/ALU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/skakkar1/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/Lab2/Lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/Lab2/Lab2.srcs/sources_1/new/Lab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/Lab2/Lab2.srcs/sources_1/new/Testbenches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/Lab2/Lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/Lab2/Lab2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3efe484a01f548459b7ad4b94c5140a9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/Lab2/Lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/skakkar1/Lab2/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/skakkar1/Lab2/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/Users/skakkar1/Lab2/Lab2.srcs/sources_1/new/Testbenches.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_project C:/Users/skakkar1/cpu_pipeline/FinalProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
current_project Lab2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 16:39:05 2017...
