// Seed: 3780439930
module module_0;
  wand [-1 : -1 'b0] id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  tri id_5 = -1;
  if (-1) wire id_6;
  else begin : LABEL_0
    logic id_7 = id_3;
  end
endmodule
module module_2 (
    output logic id_0,
    input  tri   id_1
);
  wire id_3 = id_1;
  wire id_4;
  initial begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(*);
  wire id_5;
endmodule
