arch = "AArch64"
name = "MP+dmb.sy+ctrl-addr-ctrl-addr-ctrlisb"
hash = "27ef998d9a465cf76ee07882cf526f50"
cycle = "Rfe DpCtrldR DpAddrdR DpCtrldR DpAddrdR DpCtrlIsbdR Fre DMB.SYdWW"
relax = ""
safe = "Rfe Fre DMB.SYdWW DpAddrdR DpCtrldR DpCtrlIsbdR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Rf Fr"
orig = "DMB.SYdWW Rfe DpCtrldR DpAddrdR DpCtrldR DpAddrdR DpCtrlIsbdR Fre"
symbolic = ["a", "b", "c", "x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X13 = "x", X11 = "c", X8 = "b", X6 = "a", X3 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	CBNZ W0,LC00
LC00:
	LDR W2,[X3]
	EOR W4,W2,W2
	LDR W5,[X6,W4,SXTW]
	CBNZ W5,LC01
LC01:
	LDR W7,[X8]
	EOR W9,W7,W7
	LDR W10,[X11,W9,SXTW]
	CBNZ W10,LC02
LC02:
	ISB
	LDR W12,[X13]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 1 & 1:X0 = 1 & 1:X12 = 0"
