// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/10/2025 15:12:58"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	hsync,
	vsync,
	red,
	green,
	blue,
	sync,
	clk_out,
	blank);
input 	clk;
output 	hsync;
output 	vsync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	sync;
output 	clk_out;
output 	blank;

// Design Ports Information
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_out	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk_div_inst|nclk~0_combout ;
wire \clk_div_inst|nclk~q ;
wire \vga_inst|Add0~37_sumout ;
wire \vga_inst|Add0~38 ;
wire \vga_inst|Add0~13_sumout ;
wire \vga_inst|Add0~14 ;
wire \vga_inst|Add0~9_sumout ;
wire \vga_inst|h_counter[2]~DUPLICATE_q ;
wire \vga_inst|Add0~10 ;
wire \vga_inst|Add0~17_sumout ;
wire \vga_inst|Add0~18 ;
wire \vga_inst|Add0~29_sumout ;
wire \vga_inst|Add0~30 ;
wire \vga_inst|Add0~1_sumout ;
wire \vga_inst|Add0~2 ;
wire \vga_inst|Add0~33_sumout ;
wire \vga_inst|Add0~34 ;
wire \vga_inst|Add0~21_sumout ;
wire \vga_inst|Add0~22 ;
wire \vga_inst|Add0~25_sumout ;
wire \vga_inst|Equal0~0_combout ;
wire \vga_inst|Add0~26 ;
wire \vga_inst|Add0~5_sumout ;
wire \vga_inst|Equal0~1_combout ;
wire \vga_inst|Equal0~2_combout ;
wire \vga_inst|Equal1~0_combout ;
wire \vga_inst|Equal3~0_combout ;
wire \vga_inst|h_state~19_combout ;
wire \vga_inst|h_state.H_ACTIVE_STATE~q ;
wire \vga_inst|Equal1~1_combout ;
wire \vga_inst|h_state~20_combout ;
wire \vga_inst|h_state.H_FRONT_STATE~q ;
wire \vga_inst|h_state~21_combout ;
wire \vga_inst|h_counter[2]~1_combout ;
wire \vga_inst|Equal2~0_combout ;
wire \vga_inst|h_counter[2]~2_combout ;
wire \vga_inst|h_state~18_combout ;
wire \vga_inst|h_state.H_PULSE_STATE~feeder_combout ;
wire \vga_inst|h_state.H_PULSE_STATE~q ;
wire \vga_inst|h_state~17_combout ;
wire \vga_inst|h_state.H_BACK_STATE~q ;
wire \vga_inst|hysnc_reg~0_combout ;
wire \vga_inst|hysnc_reg~q ;
wire \vga_inst|line_done~0_combout ;
wire \vga_inst|line_done~q ;
wire \vga_inst|Add1~5_sumout ;
wire \vga_inst|Add1~14 ;
wire \vga_inst|Add1~21_sumout ;
wire \vga_inst|Equal6~0_combout ;
wire \vga_inst|Equal7~0_combout ;
wire \vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q ;
wire \vga_inst|v_state~23_combout ;
wire \vga_inst|v_state.V_PULSE_STATE~q ;
wire \vga_inst|Equal5~0_combout ;
wire \vga_inst|Equal6~1_combout ;
wire \vga_inst|v_counter[9]~1_combout ;
wire \vga_inst|v_state~17_combout ;
wire \vga_inst|v_state.V_BACK_STATE~q ;
wire \vga_inst|v_counter[9]~2_combout ;
wire \vga_inst|Add1~6 ;
wire \vga_inst|Add1~29_sumout ;
wire \vga_inst|Add1~30 ;
wire \vga_inst|Add1~33_sumout ;
wire \vga_inst|Add1~34 ;
wire \vga_inst|Add1~9_sumout ;
wire \vga_inst|v_counter[3]~DUPLICATE_q ;
wire \vga_inst|Add1~10 ;
wire \vga_inst|Add1~37_sumout ;
wire \vga_inst|Add1~38 ;
wire \vga_inst|Add1~1_sumout ;
wire \vga_inst|Add1~2 ;
wire \vga_inst|Add1~25_sumout ;
wire \vga_inst|Add1~26 ;
wire \vga_inst|Add1~17_sumout ;
wire \vga_inst|Add1~18 ;
wire \vga_inst|Add1~13_sumout ;
wire \vga_inst|Equal6~2_combout ;
wire \vga_inst|Equal5~1_combout ;
wire \vga_inst|v_state~19_combout ;
wire \vga_inst|v_state.V_ACTIVE_STATE~0_combout ;
wire \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ;
wire \vga_inst|v_state~18_combout ;
wire \vga_inst|v_state.V_FRONT_STATE~q ;
wire \vga_inst|vsync_reg~0_combout ;
wire \vga_inst|vsync_reg~q ;
wire \vga_inst|v_state.V_ACTIVE_STATE~q ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~10 ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \vga_inst|h_counter[8]~DUPLICATE_q ;
wire \Add2~1_combout ;
wire \Add0~9_sumout ;
wire \Add0~29_sumout ;
wire \Add0~25_sumout ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \vga_inst|next_y[2]~0_combout ;
wire \Add3~46_cout ;
wire \Add3~42_cout ;
wire \Add3~38_cout ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~10 ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add3~1_sumout ;
wire \Add0~1_sumout ;
wire \Add3~9_sumout ;
wire \Add3~33_sumout ;
wire \Add3~29_sumout ;
wire \Add3~25_sumout ;
wire \Add3~21_sumout ;
wire \Add3~17_sumout ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~10 ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \rom_address[15]~DUPLICATE_q ;
wire \inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \Add1~1_sumout ;
wire \rom_address[14]~DUPLICATE_q ;
wire \color_in~5_combout ;
wire \Add1~9_sumout ;
wire \Add3~6 ;
wire \Add3~13_sumout ;
wire \Add0~6 ;
wire \Add0~13_sumout ;
wire \Add1~6 ;
wire \Add1~13_sumout ;
wire \rom_address[13]~DUPLICATE_q ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ;
wire \vga_inst|next_x[0]~0_combout ;
wire \vga_inst|next_x[1]~1_combout ;
wire \vga_inst|next_x[2]~2_combout ;
wire \vga_inst|next_x[3]~3_combout ;
wire \vga_inst|next_x[4]~4_combout ;
wire \vga_inst|next_x[5]~5_combout ;
wire \Add1~17_sumout ;
wire \Add1~21_sumout ;
wire \Add1~25_sumout ;
wire \Add1~29_sumout ;
wire \Add1~33_sumout ;
wire \Add1~37_sumout ;
wire \Add1~41_sumout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \color_in~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \color_in~4_combout ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \color_in~3_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \always0~4_combout ;
wire \always0~3_combout ;
wire \always0~5_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \color_in[2]~1_combout ;
wire \color_in[2]~2_combout ;
wire \color_in~6_combout ;
wire \vga_inst|red_reg~0_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \color_in~7_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a73 ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \color_in~9_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \color_in~8_combout ;
wire \color_in~10_combout ;
wire \vga_inst|red_reg~1_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \color_in~13_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \color_in~11_combout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \color_in~12_combout ;
wire \color_in~14_combout ;
wire \vga_inst|red_reg~2_combout ;
wire \vga_inst|green_reg[6]~feeder_combout ;
wire \vga_inst|blank~combout ;
wire [7:0] \vga_inst|blue_reg ;
wire [3:0] \inst_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [7:0] \vga_inst|red_reg ;
wire [9:0] \vga_inst|h_counter ;
wire [7:0] \vga_inst|green_reg ;
wire [3:0] \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w ;
wire [3:0] \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w ;
wire [9:0] \vga_inst|v_counter ;
wire [7:0] color_in;
wire [16:0] rom_address;
wire [3:0] \inst_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w ;

wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \inst_rom|altsyncram_component|auto_generated|ram_block1a73  = \inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\vga_inst|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\vga_inst|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\vga_inst|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\vga_inst|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\vga_inst|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\vga_inst|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\vga_inst|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\vga_inst|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\vga_inst|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\vga_inst|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\vga_inst|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_out~output (
	.i(!\clk_div_inst|nclk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_out),
	.obar());
// synopsys translate_off
defparam \clk_out~output .bus_hold = "false";
defparam \clk_out~output .open_drain_output = "false";
defparam \clk_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank~output (
	.i(\vga_inst|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
defparam \blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N57
cyclonev_lcell_comb \clk_div_inst|nclk~0 (
// Equation(s):
// \clk_div_inst|nclk~0_combout  = ( !\clk_div_inst|nclk~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_div_inst|nclk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_div_inst|nclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_div_inst|nclk~0 .extended_lut = "off";
defparam \clk_div_inst|nclk~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_div_inst|nclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N50
dffeas \clk_div_inst|nclk (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clk_div_inst|nclk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div_inst|nclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div_inst|nclk .is_wysiwyg = "true";
defparam \clk_div_inst|nclk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N0
cyclonev_lcell_comb \vga_inst|Add0~37 (
// Equation(s):
// \vga_inst|Add0~37_sumout  = SUM(( \vga_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add0~38  = CARRY(( \vga_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~37_sumout ),
	.cout(\vga_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~37 .extended_lut = "off";
defparam \vga_inst|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N3
cyclonev_lcell_comb \vga_inst|Add0~13 (
// Equation(s):
// \vga_inst|Add0~13_sumout  = SUM(( \vga_inst|h_counter [1] ) + ( GND ) + ( \vga_inst|Add0~38  ))
// \vga_inst|Add0~14  = CARRY(( \vga_inst|h_counter [1] ) + ( GND ) + ( \vga_inst|Add0~38  ))

	.dataa(!\vga_inst|h_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~13_sumout ),
	.cout(\vga_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~13 .extended_lut = "off";
defparam \vga_inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N38
dffeas \vga_inst|h_counter[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[1] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N6
cyclonev_lcell_comb \vga_inst|Add0~9 (
// Equation(s):
// \vga_inst|Add0~9_sumout  = SUM(( \vga_inst|h_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~14  ))
// \vga_inst|Add0~10  = CARRY(( \vga_inst|h_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\vga_inst|h_counter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~9_sumout ),
	.cout(\vga_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~9 .extended_lut = "off";
defparam \vga_inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N55
dffeas \vga_inst|h_counter[2]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N9
cyclonev_lcell_comb \vga_inst|Add0~17 (
// Equation(s):
// \vga_inst|Add0~17_sumout  = SUM(( \vga_inst|h_counter [3] ) + ( GND ) + ( \vga_inst|Add0~10  ))
// \vga_inst|Add0~18  = CARRY(( \vga_inst|h_counter [3] ) + ( GND ) + ( \vga_inst|Add0~10  ))

	.dataa(!\vga_inst|h_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~17_sumout ),
	.cout(\vga_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~17 .extended_lut = "off";
defparam \vga_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N8
dffeas \vga_inst|h_counter[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[3] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N12
cyclonev_lcell_comb \vga_inst|Add0~29 (
// Equation(s):
// \vga_inst|Add0~29_sumout  = SUM(( \vga_inst|h_counter [4] ) + ( GND ) + ( \vga_inst|Add0~18  ))
// \vga_inst|Add0~30  = CARRY(( \vga_inst|h_counter [4] ) + ( GND ) + ( \vga_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga_inst|h_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~29_sumout ),
	.cout(\vga_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~29 .extended_lut = "off";
defparam \vga_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N41
dffeas \vga_inst|h_counter[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[4] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N15
cyclonev_lcell_comb \vga_inst|Add0~1 (
// Equation(s):
// \vga_inst|Add0~1_sumout  = SUM(( \vga_inst|h_counter [5] ) + ( GND ) + ( \vga_inst|Add0~30  ))
// \vga_inst|Add0~2  = CARRY(( \vga_inst|h_counter [5] ) + ( GND ) + ( \vga_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~1_sumout ),
	.cout(\vga_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~1 .extended_lut = "off";
defparam \vga_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N2
dffeas \vga_inst|h_counter[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[5] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N18
cyclonev_lcell_comb \vga_inst|Add0~33 (
// Equation(s):
// \vga_inst|Add0~33_sumout  = SUM(( \vga_inst|h_counter [6] ) + ( GND ) + ( \vga_inst|Add0~2  ))
// \vga_inst|Add0~34  = CARRY(( \vga_inst|h_counter [6] ) + ( GND ) + ( \vga_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~33_sumout ),
	.cout(\vga_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~33 .extended_lut = "off";
defparam \vga_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N50
dffeas \vga_inst|h_counter[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[6] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N21
cyclonev_lcell_comb \vga_inst|Add0~21 (
// Equation(s):
// \vga_inst|Add0~21_sumout  = SUM(( \vga_inst|h_counter [7] ) + ( GND ) + ( \vga_inst|Add0~34  ))
// \vga_inst|Add0~22  = CARRY(( \vga_inst|h_counter [7] ) + ( GND ) + ( \vga_inst|Add0~34  ))

	.dataa(!\vga_inst|h_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~21_sumout ),
	.cout(\vga_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~21 .extended_lut = "off";
defparam \vga_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N53
dffeas \vga_inst|h_counter[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[7] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N24
cyclonev_lcell_comb \vga_inst|Add0~25 (
// Equation(s):
// \vga_inst|Add0~25_sumout  = SUM(( \vga_inst|h_counter [8] ) + ( GND ) + ( \vga_inst|Add0~22  ))
// \vga_inst|Add0~26  = CARRY(( \vga_inst|h_counter [8] ) + ( GND ) + ( \vga_inst|Add0~22  ))

	.dataa(gnd),
	.datab(!\vga_inst|h_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~25_sumout ),
	.cout(\vga_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~25 .extended_lut = "off";
defparam \vga_inst|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N7
dffeas \vga_inst|h_counter[8] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[8] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N56
dffeas \vga_inst|h_counter[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[2] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N36
cyclonev_lcell_comb \vga_inst|Equal0~0 (
// Equation(s):
// \vga_inst|Equal0~0_combout  = ( \vga_inst|h_counter [3] & ( (!\vga_inst|h_counter [7] & (!\vga_inst|h_counter [8] & (\vga_inst|h_counter [2] & \vga_inst|h_counter [1]))) ) )

	.dataa(!\vga_inst|h_counter [7]),
	.datab(!\vga_inst|h_counter [8]),
	.datac(!\vga_inst|h_counter [2]),
	.datad(!\vga_inst|h_counter [1]),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~0 .extended_lut = "off";
defparam \vga_inst|Equal0~0 .lut_mask = 64'h0000000000080008;
defparam \vga_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N27
cyclonev_lcell_comb \vga_inst|Add0~5 (
// Equation(s):
// \vga_inst|Add0~5_sumout  = SUM(( \vga_inst|h_counter [9] ) + ( GND ) + ( \vga_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~5 .extended_lut = "off";
defparam \vga_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N11
dffeas \vga_inst|h_counter[9] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[9] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N51
cyclonev_lcell_comb \vga_inst|Equal0~1 (
// Equation(s):
// \vga_inst|Equal0~1_combout  = (\vga_inst|h_counter [0] & (\vga_inst|h_counter [4] & \vga_inst|h_counter [6]))

	.dataa(!\vga_inst|h_counter [0]),
	.datab(!\vga_inst|h_counter [4]),
	.datac(!\vga_inst|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~1 .extended_lut = "off";
defparam \vga_inst|Equal0~1 .lut_mask = 64'h0101010101010101;
defparam \vga_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N12
cyclonev_lcell_comb \vga_inst|Equal0~2 (
// Equation(s):
// \vga_inst|Equal0~2_combout  = ( \vga_inst|Equal0~1_combout  & ( (\vga_inst|Equal0~0_combout  & (\vga_inst|h_counter [9] & \vga_inst|h_counter [5])) ) )

	.dataa(!\vga_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [9]),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~2 .extended_lut = "off";
defparam \vga_inst|Equal0~2 .lut_mask = 64'h0000000000050005;
defparam \vga_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N39
cyclonev_lcell_comb \vga_inst|Equal1~0 (
// Equation(s):
// \vga_inst|Equal1~0_combout  = ( !\vga_inst|h_counter [6] & ( (!\vga_inst|h_counter [9] & !\vga_inst|h_counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [9]),
	.datad(!\vga_inst|h_counter [4]),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~0 .extended_lut = "off";
defparam \vga_inst|Equal1~0 .lut_mask = 64'hF000F00000000000;
defparam \vga_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N0
cyclonev_lcell_comb \vga_inst|Equal3~0 (
// Equation(s):
// \vga_inst|Equal3~0_combout  = ( \vga_inst|Equal1~0_combout  & ( (\vga_inst|h_counter [5] & (\vga_inst|h_counter [0] & \vga_inst|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_inst|h_counter [5]),
	.datac(!\vga_inst|h_counter [0]),
	.datad(!\vga_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal3~0 .extended_lut = "off";
defparam \vga_inst|Equal3~0 .lut_mask = 64'h0000000000030003;
defparam \vga_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N51
cyclonev_lcell_comb \vga_inst|h_state~19 (
// Equation(s):
// \vga_inst|h_state~19_combout  = ( \vga_inst|Equal0~2_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q ) # (!\vga_inst|Equal3~0_combout ) ) ) # ( !\vga_inst|Equal0~2_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & (\vga_inst|h_state.H_ACTIVE_STATE~q )) # 
// (\vga_inst|h_state.H_BACK_STATE~q  & ((!\vga_inst|Equal3~0_combout ))) ) )

	.dataa(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(!\vga_inst|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~19 .extended_lut = "off";
defparam \vga_inst|h_state~19 .lut_mask = 64'h77227722FFAAFFAA;
defparam \vga_inst|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N5
dffeas \vga_inst|h_state.H_ACTIVE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N15
cyclonev_lcell_comb \vga_inst|Equal1~1 (
// Equation(s):
// \vga_inst|Equal1~1_combout  = ( \vga_inst|Equal1~0_combout  & ( \vga_inst|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~1 .extended_lut = "off";
defparam \vga_inst|Equal1~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N6
cyclonev_lcell_comb \vga_inst|h_state~20 (
// Equation(s):
// \vga_inst|h_state~20_combout  = ( \vga_inst|h_state.H_FRONT_STATE~q  & ( \vga_inst|Equal1~1_combout  & ( (!\vga_inst|h_counter [0]) # (((\vga_inst|Equal0~2_combout  & !\vga_inst|h_state.H_ACTIVE_STATE~q )) # (\vga_inst|h_counter [5])) ) ) ) # ( 
// !\vga_inst|h_state.H_FRONT_STATE~q  & ( \vga_inst|Equal1~1_combout  & ( (\vga_inst|Equal0~2_combout  & !\vga_inst|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( \vga_inst|h_state.H_FRONT_STATE~q  & ( !\vga_inst|Equal1~1_combout  ) ) # ( 
// !\vga_inst|h_state.H_FRONT_STATE~q  & ( !\vga_inst|Equal1~1_combout  & ( (\vga_inst|Equal0~2_combout  & !\vga_inst|h_state.H_ACTIVE_STATE~q ) ) ) )

	.dataa(!\vga_inst|h_counter [0]),
	.datab(!\vga_inst|Equal0~2_combout ),
	.datac(!\vga_inst|h_counter [5]),
	.datad(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_inst|h_state.H_FRONT_STATE~q ),
	.dataf(!\vga_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~20 .extended_lut = "off";
defparam \vga_inst|h_state~20 .lut_mask = 64'h3300FFFF3300BFAF;
defparam \vga_inst|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N58
dffeas \vga_inst|h_state.H_FRONT_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N3
cyclonev_lcell_comb \vga_inst|h_state~21 (
// Equation(s):
// \vga_inst|h_state~21_combout  = ( \vga_inst|Equal1~0_combout  & ( (\vga_inst|h_counter [0] & (!\vga_inst|h_counter [5] & (\vga_inst|h_state.H_FRONT_STATE~q  & \vga_inst|Equal0~0_combout ))) ) )

	.dataa(!\vga_inst|h_counter [0]),
	.datab(!\vga_inst|h_counter [5]),
	.datac(!\vga_inst|h_state.H_FRONT_STATE~q ),
	.datad(!\vga_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~21 .extended_lut = "off";
defparam \vga_inst|h_state~21 .lut_mask = 64'h0000000000040004;
defparam \vga_inst|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N42
cyclonev_lcell_comb \vga_inst|h_counter[2]~1 (
// Equation(s):
// \vga_inst|h_counter[2]~1_combout  = ( \vga_inst|Equal0~1_combout  & ( (\vga_inst|h_counter [9] & (\vga_inst|h_counter [5] & (!\vga_inst|h_state.H_FRONT_STATE~q  & \vga_inst|Equal0~0_combout ))) ) )

	.dataa(!\vga_inst|h_counter [9]),
	.datab(!\vga_inst|h_counter [5]),
	.datac(!\vga_inst|h_state.H_FRONT_STATE~q ),
	.datad(!\vga_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[2]~1 .extended_lut = "off";
defparam \vga_inst|h_counter[2]~1 .lut_mask = 64'h0000000000100010;
defparam \vga_inst|h_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N45
cyclonev_lcell_comb \vga_inst|Equal2~0 (
// Equation(s):
// \vga_inst|Equal2~0_combout  = (!\vga_inst|h_counter [9] & (!\vga_inst|h_counter [5] & (\vga_inst|Equal0~1_combout  & \vga_inst|Equal0~0_combout )))

	.dataa(!\vga_inst|h_counter [9]),
	.datab(!\vga_inst|h_counter [5]),
	.datac(!\vga_inst|Equal0~1_combout ),
	.datad(!\vga_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal2~0 .extended_lut = "off";
defparam \vga_inst|Equal2~0 .lut_mask = 64'h0008000800080008;
defparam \vga_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N30
cyclonev_lcell_comb \vga_inst|h_counter[2]~2 (
// Equation(s):
// \vga_inst|h_counter[2]~2_combout  = ( \vga_inst|Equal2~0_combout  & ( \vga_inst|h_state.H_BACK_STATE~q  & ( \vga_inst|Equal3~0_combout  ) ) ) # ( !\vga_inst|Equal2~0_combout  & ( \vga_inst|h_state.H_BACK_STATE~q  & ( \vga_inst|Equal3~0_combout  ) ) ) # ( 
// \vga_inst|Equal2~0_combout  & ( !\vga_inst|h_state.H_BACK_STATE~q  & ( ((\vga_inst|h_state.H_PULSE_STATE~q ) # (\vga_inst|h_counter[2]~1_combout )) # (\vga_inst|h_state~21_combout ) ) ) ) # ( !\vga_inst|Equal2~0_combout  & ( 
// !\vga_inst|h_state.H_BACK_STATE~q  & ( (!\vga_inst|h_state.H_PULSE_STATE~q  & ((\vga_inst|h_counter[2]~1_combout ) # (\vga_inst|h_state~21_combout ))) ) ) )

	.dataa(!\vga_inst|h_state~21_combout ),
	.datab(!\vga_inst|h_counter[2]~1_combout ),
	.datac(!\vga_inst|Equal3~0_combout ),
	.datad(!\vga_inst|h_state.H_PULSE_STATE~q ),
	.datae(!\vga_inst|Equal2~0_combout ),
	.dataf(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[2]~2 .extended_lut = "off";
defparam \vga_inst|h_counter[2]~2 .lut_mask = 64'h770077FF0F0F0F0F;
defparam \vga_inst|h_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N26
dffeas \vga_inst|h_counter[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[0] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N54
cyclonev_lcell_comb \vga_inst|h_state~18 (
// Equation(s):
// \vga_inst|h_state~18_combout  = ( !\vga_inst|Equal2~0_combout  & ( \vga_inst|h_state.H_PULSE_STATE~q  ) ) # ( \vga_inst|Equal2~0_combout  & ( !\vga_inst|h_state.H_PULSE_STATE~q  & ( (\vga_inst|h_counter [0] & (\vga_inst|h_state.H_FRONT_STATE~q  & 
// (!\vga_inst|h_counter [5] & \vga_inst|Equal1~1_combout ))) ) ) ) # ( !\vga_inst|Equal2~0_combout  & ( !\vga_inst|h_state.H_PULSE_STATE~q  & ( (\vga_inst|h_counter [0] & (\vga_inst|h_state.H_FRONT_STATE~q  & (!\vga_inst|h_counter [5] & 
// \vga_inst|Equal1~1_combout ))) ) ) )

	.dataa(!\vga_inst|h_counter [0]),
	.datab(!\vga_inst|h_state.H_FRONT_STATE~q ),
	.datac(!\vga_inst|h_counter [5]),
	.datad(!\vga_inst|Equal1~1_combout ),
	.datae(!\vga_inst|Equal2~0_combout ),
	.dataf(!\vga_inst|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~18 .extended_lut = "off";
defparam \vga_inst|h_state~18 .lut_mask = 64'h00100010FFFF0000;
defparam \vga_inst|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N27
cyclonev_lcell_comb \vga_inst|h_state.H_PULSE_STATE~feeder (
// Equation(s):
// \vga_inst|h_state.H_PULSE_STATE~feeder_combout  = \vga_inst|h_state~18_combout 

	.dataa(!\vga_inst|h_state~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state.H_PULSE_STATE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state.H_PULSE_STATE~feeder .extended_lut = "off";
defparam \vga_inst|h_state.H_PULSE_STATE~feeder .lut_mask = 64'h5555555555555555;
defparam \vga_inst|h_state.H_PULSE_STATE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N28
dffeas \vga_inst|h_state.H_PULSE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|h_state.H_PULSE_STATE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N21
cyclonev_lcell_comb \vga_inst|h_state~17 (
// Equation(s):
// \vga_inst|h_state~17_combout  = ( \vga_inst|Equal2~0_combout  & ( \vga_inst|Equal3~0_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & \vga_inst|h_state.H_PULSE_STATE~q ) ) ) ) # ( \vga_inst|Equal2~0_combout  & ( !\vga_inst|Equal3~0_combout  & ( 
// (\vga_inst|h_state.H_PULSE_STATE~q ) # (\vga_inst|h_state.H_BACK_STATE~q ) ) ) ) # ( !\vga_inst|Equal2~0_combout  & ( !\vga_inst|Equal3~0_combout  & ( \vga_inst|h_state.H_BACK_STATE~q  ) ) )

	.dataa(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_inst|h_state.H_PULSE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|Equal2~0_combout ),
	.dataf(!\vga_inst|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~17 .extended_lut = "off";
defparam \vga_inst|h_state~17 .lut_mask = 64'h5555777700002222;
defparam \vga_inst|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N35
dffeas \vga_inst|h_state.H_BACK_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N48
cyclonev_lcell_comb \vga_inst|hysnc_reg~0 (
// Equation(s):
// \vga_inst|hysnc_reg~0_combout  = ( \vga_inst|hysnc_reg~q  & ( (!\vga_inst|h_state.H_PULSE_STATE~q ) # (\vga_inst|h_state.H_BACK_STATE~q ) ) ) # ( !\vga_inst|hysnc_reg~q  & ( ((!\vga_inst|h_state.H_PULSE_STATE~q  & ((!\vga_inst|h_state.H_ACTIVE_STATE~q ) # 
// (\vga_inst|h_state.H_FRONT_STATE~q )))) # (\vga_inst|h_state.H_BACK_STATE~q ) ) )

	.dataa(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_state.H_FRONT_STATE~q ),
	.datad(!\vga_inst|h_state.H_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_inst|hysnc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|hysnc_reg~0 .extended_lut = "off";
defparam \vga_inst|hysnc_reg~0 .lut_mask = 64'hDF55DF55FF55FF55;
defparam \vga_inst|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N41
dffeas \vga_inst|hysnc_reg (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|hysnc_reg .is_wysiwyg = "true";
defparam \vga_inst|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N36
cyclonev_lcell_comb \vga_inst|line_done~0 (
// Equation(s):
// \vga_inst|line_done~0_combout  = ( \vga_inst|h_counter [0] & ( \vga_inst|Equal1~1_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & (\vga_inst|line_done~q  & \vga_inst|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( !\vga_inst|h_counter [0] & ( 
// \vga_inst|Equal1~1_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & (((\vga_inst|line_done~q  & \vga_inst|h_state.H_ACTIVE_STATE~q )))) # (\vga_inst|h_state.H_BACK_STATE~q  & (\vga_inst|h_counter [5])) ) ) ) # ( \vga_inst|h_counter [0] & ( 
// !\vga_inst|Equal1~1_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & (\vga_inst|line_done~q  & \vga_inst|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( !\vga_inst|h_counter [0] & ( !\vga_inst|Equal1~1_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & 
// (\vga_inst|line_done~q  & \vga_inst|h_state.H_ACTIVE_STATE~q )) ) ) )

	.dataa(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_inst|h_counter [5]),
	.datac(!\vga_inst|line_done~q ),
	.datad(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_inst|h_counter [0]),
	.dataf(!\vga_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|line_done~0 .extended_lut = "off";
defparam \vga_inst|line_done~0 .lut_mask = 64'h000A000A111B000A;
defparam \vga_inst|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N35
dffeas \vga_inst|line_done (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|line_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|line_done .is_wysiwyg = "true";
defparam \vga_inst|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \vga_inst|Add1~5 (
// Equation(s):
// \vga_inst|Add1~5_sumout  = SUM(( \vga_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add1~6  = CARRY(( \vga_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~5_sumout ),
	.cout(\vga_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~5 .extended_lut = "off";
defparam \vga_inst|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \vga_inst|Add1~13 (
// Equation(s):
// \vga_inst|Add1~13_sumout  = SUM(( \vga_inst|v_counter [8] ) + ( GND ) + ( \vga_inst|Add1~18  ))
// \vga_inst|Add1~14  = CARRY(( \vga_inst|v_counter [8] ) + ( GND ) + ( \vga_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~13_sumout ),
	.cout(\vga_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~13 .extended_lut = "off";
defparam \vga_inst|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N27
cyclonev_lcell_comb \vga_inst|Add1~21 (
// Equation(s):
// \vga_inst|Add1~21_sumout  = SUM(( \vga_inst|v_counter [9] ) + ( GND ) + ( \vga_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~21 .extended_lut = "off";
defparam \vga_inst|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N11
dffeas \vga_inst|v_counter[9] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[9] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N57
cyclonev_lcell_comb \vga_inst|Equal6~0 (
// Equation(s):
// \vga_inst|Equal6~0_combout  = ( !\vga_inst|v_counter [9] & ( (!\vga_inst|v_counter [1] & (!\vga_inst|v_counter [2] & (!\vga_inst|v_counter [6] & !\vga_inst|v_counter [4]))) ) )

	.dataa(!\vga_inst|v_counter [1]),
	.datab(!\vga_inst|v_counter [2]),
	.datac(!\vga_inst|v_counter [6]),
	.datad(!\vga_inst|v_counter [4]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal6~0 .extended_lut = "off";
defparam \vga_inst|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \vga_inst|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N1
dffeas \vga_inst|v_counter[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[3] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N6
cyclonev_lcell_comb \vga_inst|Equal7~0 (
// Equation(s):
// \vga_inst|Equal7~0_combout  = ( !\vga_inst|v_counter [3] & ( (!\vga_inst|v_counter [8] & (\vga_inst|Equal6~0_combout  & !\vga_inst|v_counter [7])) ) )

	.dataa(!\vga_inst|v_counter [8]),
	.datab(!\vga_inst|Equal6~0_combout ),
	.datac(!\vga_inst|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal7~0 .extended_lut = "off";
defparam \vga_inst|Equal7~0 .lut_mask = 64'h2020202000000000;
defparam \vga_inst|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N43
dffeas \vga_inst|v_state.V_PULSE_STATE~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|v_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_PULSE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_PULSE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N42
cyclonev_lcell_comb \vga_inst|v_state~23 (
// Equation(s):
// \vga_inst|v_state~23_combout  = ( !\vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q  & ( (\vga_inst|v_state.V_FRONT_STATE~q  & (((\vga_inst|Equal6~2_combout  & ((\vga_inst|line_done~q )))))) ) ) # ( \vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q  & ( 
// ((!\vga_inst|Equal7~0_combout ) # ((!\vga_inst|v_counter [0]) # ((!\vga_inst|line_done~q ) # (\vga_inst|v_counter [5])))) ) )

	.dataa(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_inst|Equal7~0_combout ),
	.datac(!\vga_inst|v_counter [0]),
	.datad(!\vga_inst|v_counter [5]),
	.datae(!\vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q ),
	.dataf(!\vga_inst|line_done~q ),
	.datag(!\vga_inst|Equal6~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~23 .extended_lut = "on";
defparam \vga_inst|v_state~23 .lut_mask = 64'h0000FFFF0505FCFF;
defparam \vga_inst|v_state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N44
dffeas \vga_inst|v_state.V_PULSE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|v_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N27
cyclonev_lcell_comb \vga_inst|Equal5~0 (
// Equation(s):
// \vga_inst|Equal5~0_combout  = ( \vga_inst|v_counter [6] & ( (\vga_inst|v_counter [2] & (\vga_inst|v_counter [1] & (!\vga_inst|v_counter [9] & \vga_inst|v_counter [4]))) ) )

	.dataa(!\vga_inst|v_counter [2]),
	.datab(!\vga_inst|v_counter [1]),
	.datac(!\vga_inst|v_counter [9]),
	.datad(!\vga_inst|v_counter [4]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal5~0 .extended_lut = "off";
defparam \vga_inst|Equal5~0 .lut_mask = 64'h0000000000100010;
defparam \vga_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N21
cyclonev_lcell_comb \vga_inst|Equal6~1 (
// Equation(s):
// \vga_inst|Equal6~1_combout  = ( !\vga_inst|v_counter [5] & ( (\vga_inst|v_counter[3]~DUPLICATE_q  & \vga_inst|v_counter [0]) ) )

	.dataa(!\vga_inst|v_counter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_counter [0]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal6~1 .extended_lut = "off";
defparam \vga_inst|Equal6~1 .lut_mask = 64'h0055005500000000;
defparam \vga_inst|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \vga_inst|v_counter[9]~1 (
// Equation(s):
// \vga_inst|v_counter[9]~1_combout  = ( \vga_inst|v_state.V_FRONT_STATE~q  & ( \vga_inst|Equal6~0_combout  & ( (!\vga_inst|v_counter [8] & (!\vga_inst|v_counter [7] & \vga_inst|Equal6~1_combout )) ) ) ) # ( !\vga_inst|v_state.V_FRONT_STATE~q  & ( 
// \vga_inst|Equal6~0_combout  & ( (\vga_inst|v_counter [8] & (\vga_inst|v_counter [7] & (\vga_inst|Equal5~0_combout  & \vga_inst|Equal6~1_combout ))) ) ) ) # ( !\vga_inst|v_state.V_FRONT_STATE~q  & ( !\vga_inst|Equal6~0_combout  & ( (\vga_inst|v_counter [8] 
// & (\vga_inst|v_counter [7] & (\vga_inst|Equal5~0_combout  & \vga_inst|Equal6~1_combout ))) ) ) )

	.dataa(!\vga_inst|v_counter [8]),
	.datab(!\vga_inst|v_counter [7]),
	.datac(!\vga_inst|Equal5~0_combout ),
	.datad(!\vga_inst|Equal6~1_combout ),
	.datae(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.dataf(!\vga_inst|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_counter[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_counter[9]~1 .extended_lut = "off";
defparam \vga_inst|v_counter[9]~1 .lut_mask = 64'h0001000000010088;
defparam \vga_inst|v_counter[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \vga_inst|v_state~17 (
// Equation(s):
// \vga_inst|v_state~17_combout  = ( \vga_inst|v_state.V_BACK_STATE~q  & ( \vga_inst|line_done~q  & ( (!\vga_inst|v_counter [5]) # ((!\vga_inst|Equal7~0_combout ) # (\vga_inst|v_counter [0])) ) ) ) # ( !\vga_inst|v_state.V_BACK_STATE~q  & ( 
// \vga_inst|line_done~q  & ( (!\vga_inst|v_counter [5] & (\vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q  & (\vga_inst|v_counter [0] & \vga_inst|Equal7~0_combout ))) ) ) ) # ( \vga_inst|v_state.V_BACK_STATE~q  & ( !\vga_inst|line_done~q  ) )

	.dataa(!\vga_inst|v_counter [5]),
	.datab(!\vga_inst|v_state.V_PULSE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|v_counter [0]),
	.datad(!\vga_inst|Equal7~0_combout ),
	.datae(!\vga_inst|v_state.V_BACK_STATE~q ),
	.dataf(!\vga_inst|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~17 .extended_lut = "off";
defparam \vga_inst|v_state~17 .lut_mask = 64'h0000FFFF0002FFAF;
defparam \vga_inst|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N20
dffeas \vga_inst|v_state.V_BACK_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N18
cyclonev_lcell_comb \vga_inst|v_counter[9]~2 (
// Equation(s):
// \vga_inst|v_counter[9]~2_combout  = ( \vga_inst|v_state.V_BACK_STATE~q  & ( \vga_inst|Equal7~0_combout  & ( (\vga_inst|v_counter [5] & !\vga_inst|v_counter [0]) ) ) ) # ( !\vga_inst|v_state.V_BACK_STATE~q  & ( \vga_inst|Equal7~0_combout  & ( 
// (!\vga_inst|v_state.V_PULSE_STATE~q  & (((\vga_inst|v_counter[9]~1_combout )))) # (\vga_inst|v_state.V_PULSE_STATE~q  & (!\vga_inst|v_counter [5] & (\vga_inst|v_counter [0]))) ) ) ) # ( !\vga_inst|v_state.V_BACK_STATE~q  & ( !\vga_inst|Equal7~0_combout  & 
// ( (!\vga_inst|v_state.V_PULSE_STATE~q  & \vga_inst|v_counter[9]~1_combout ) ) ) )

	.dataa(!\vga_inst|v_counter [5]),
	.datab(!\vga_inst|v_state.V_PULSE_STATE~q ),
	.datac(!\vga_inst|v_counter [0]),
	.datad(!\vga_inst|v_counter[9]~1_combout ),
	.datae(!\vga_inst|v_state.V_BACK_STATE~q ),
	.dataf(!\vga_inst|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_counter[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_counter[9]~2 .extended_lut = "off";
defparam \vga_inst|v_counter[9]~2 .lut_mask = 64'h00CC000002CE5050;
defparam \vga_inst|v_counter[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N56
dffeas \vga_inst|v_counter[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[0] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \vga_inst|Add1~29 (
// Equation(s):
// \vga_inst|Add1~29_sumout  = SUM(( \vga_inst|v_counter [1] ) + ( GND ) + ( \vga_inst|Add1~6  ))
// \vga_inst|Add1~30  = CARRY(( \vga_inst|v_counter [1] ) + ( GND ) + ( \vga_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~29_sumout ),
	.cout(\vga_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~29 .extended_lut = "off";
defparam \vga_inst|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N8
dffeas \vga_inst|v_counter[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[1] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \vga_inst|Add1~33 (
// Equation(s):
// \vga_inst|Add1~33_sumout  = SUM(( \vga_inst|v_counter [2] ) + ( GND ) + ( \vga_inst|Add1~30  ))
// \vga_inst|Add1~34  = CARRY(( \vga_inst|v_counter [2] ) + ( GND ) + ( \vga_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~33_sumout ),
	.cout(\vga_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~33 .extended_lut = "off";
defparam \vga_inst|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N14
dffeas \vga_inst|v_counter[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[2] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N9
cyclonev_lcell_comb \vga_inst|Add1~9 (
// Equation(s):
// \vga_inst|Add1~9_sumout  = SUM(( \vga_inst|v_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~34  ))
// \vga_inst|Add1~10  = CARRY(( \vga_inst|v_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~34  ))

	.dataa(!\vga_inst|v_counter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~9_sumout ),
	.cout(\vga_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~9 .extended_lut = "off";
defparam \vga_inst|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N2
dffeas \vga_inst|v_counter[3]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \vga_inst|Add1~37 (
// Equation(s):
// \vga_inst|Add1~37_sumout  = SUM(( \vga_inst|v_counter [4] ) + ( GND ) + ( \vga_inst|Add1~10  ))
// \vga_inst|Add1~38  = CARRY(( \vga_inst|v_counter [4] ) + ( GND ) + ( \vga_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~37_sumout ),
	.cout(\vga_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~37 .extended_lut = "off";
defparam \vga_inst|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N59
dffeas \vga_inst|v_counter[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[4] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N15
cyclonev_lcell_comb \vga_inst|Add1~1 (
// Equation(s):
// \vga_inst|Add1~1_sumout  = SUM(( \vga_inst|v_counter [5] ) + ( GND ) + ( \vga_inst|Add1~38  ))
// \vga_inst|Add1~2  = CARRY(( \vga_inst|v_counter [5] ) + ( GND ) + ( \vga_inst|Add1~38  ))

	.dataa(!\vga_inst|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~1_sumout ),
	.cout(\vga_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~1 .extended_lut = "off";
defparam \vga_inst|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N20
dffeas \vga_inst|v_counter[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[5] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \vga_inst|Add1~25 (
// Equation(s):
// \vga_inst|Add1~25_sumout  = SUM(( \vga_inst|v_counter [6] ) + ( GND ) + ( \vga_inst|Add1~2  ))
// \vga_inst|Add1~26  = CARRY(( \vga_inst|v_counter [6] ) + ( GND ) + ( \vga_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~25_sumout ),
	.cout(\vga_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~25 .extended_lut = "off";
defparam \vga_inst|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N17
dffeas \vga_inst|v_counter[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[6] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N21
cyclonev_lcell_comb \vga_inst|Add1~17 (
// Equation(s):
// \vga_inst|Add1~17_sumout  = SUM(( \vga_inst|v_counter [7] ) + ( GND ) + ( \vga_inst|Add1~26  ))
// \vga_inst|Add1~18  = CARRY(( \vga_inst|v_counter [7] ) + ( GND ) + ( \vga_inst|Add1~26  ))

	.dataa(!\vga_inst|v_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~17_sumout ),
	.cout(\vga_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~17 .extended_lut = "off";
defparam \vga_inst|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N23
dffeas \vga_inst|v_counter[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[7] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y77_N5
dffeas \vga_inst|v_counter[8] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[9]~2_combout ),
	.sload(vcc),
	.ena(\vga_inst|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[8] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N9
cyclonev_lcell_comb \vga_inst|Equal6~2 (
// Equation(s):
// \vga_inst|Equal6~2_combout  = ( \vga_inst|Equal6~0_combout  & ( (!\vga_inst|v_counter [8] & (!\vga_inst|v_counter [7] & \vga_inst|Equal6~1_combout )) ) )

	.dataa(!\vga_inst|v_counter [8]),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [7]),
	.datad(!\vga_inst|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal6~2 .extended_lut = "off";
defparam \vga_inst|Equal6~2 .lut_mask = 64'h0000000000A000A0;
defparam \vga_inst|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \vga_inst|Equal5~1 (
// Equation(s):
// \vga_inst|Equal5~1_combout  = ( \vga_inst|Equal5~0_combout  & ( (\vga_inst|v_counter [8] & (\vga_inst|v_counter [7] & \vga_inst|Equal6~1_combout )) ) )

	.dataa(!\vga_inst|v_counter [8]),
	.datab(!\vga_inst|v_counter [7]),
	.datac(gnd),
	.datad(!\vga_inst|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal5~1 .extended_lut = "off";
defparam \vga_inst|Equal5~1 .lut_mask = 64'h0000000000110011;
defparam \vga_inst|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \vga_inst|v_state~19 (
// Equation(s):
// \vga_inst|v_state~19_combout  = ( !\vga_inst|v_state.V_BACK_STATE~q  & ( ((!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ((!\vga_inst|line_done~q ) # ((!\vga_inst|Equal5~1_combout ))))) ) ) # ( \vga_inst|v_state.V_BACK_STATE~q  & ( 
// (\vga_inst|line_done~q  & (\vga_inst|v_counter [5] & (!\vga_inst|v_counter [0] & ((\vga_inst|Equal7~0_combout ))))) ) )

	.dataa(!\vga_inst|line_done~q ),
	.datab(!\vga_inst|v_counter [5]),
	.datac(!\vga_inst|v_counter [0]),
	.datad(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datae(!\vga_inst|v_state.V_BACK_STATE~q ),
	.dataf(!\vga_inst|Equal7~0_combout ),
	.datag(!\vga_inst|Equal5~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~19 .extended_lut = "on";
defparam \vga_inst|v_state~19 .lut_mask = 64'hFA000000FA001010;
defparam \vga_inst|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N24
cyclonev_lcell_comb \vga_inst|v_state.V_ACTIVE_STATE~0 (
// Equation(s):
// \vga_inst|v_state.V_ACTIVE_STATE~0_combout  = ( !\vga_inst|v_state~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_state~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state.V_ACTIVE_STATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state.V_ACTIVE_STATE~0 .extended_lut = "off";
defparam \vga_inst|v_state.V_ACTIVE_STATE~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_inst|v_state.V_ACTIVE_STATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N26
dffeas \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|v_state.V_ACTIVE_STATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \vga_inst|v_state~18 (
// Equation(s):
// \vga_inst|v_state~18_combout  = ( \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ( \vga_inst|Equal5~1_combout  & ( (\vga_inst|v_state.V_FRONT_STATE~q  & ((!\vga_inst|line_done~q ) # (!\vga_inst|Equal6~2_combout ))) ) ) ) # ( 
// !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ( \vga_inst|Equal5~1_combout  & ( (\vga_inst|v_state.V_FRONT_STATE~q ) # (\vga_inst|line_done~q ) ) ) ) # ( \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ( !\vga_inst|Equal5~1_combout  & ( 
// (\vga_inst|v_state.V_FRONT_STATE~q  & ((!\vga_inst|line_done~q ) # (!\vga_inst|Equal6~2_combout ))) ) ) ) # ( !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ( !\vga_inst|Equal5~1_combout  & ( (\vga_inst|v_state.V_FRONT_STATE~q  & 
// ((!\vga_inst|line_done~q ) # (!\vga_inst|Equal6~2_combout ))) ) ) )

	.dataa(!\vga_inst|line_done~q ),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datad(!\vga_inst|Equal6~2_combout ),
	.datae(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.dataf(!\vga_inst|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~18 .extended_lut = "off";
defparam \vga_inst|v_state~18 .lut_mask = 64'h0F0A0F0A5F5F0F0A;
defparam \vga_inst|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N32
dffeas \vga_inst|v_state.V_FRONT_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \vga_inst|vsync_reg~0 (
// Equation(s):
// \vga_inst|vsync_reg~0_combout  = ( \vga_inst|v_state.V_BACK_STATE~q  ) # ( !\vga_inst|v_state.V_BACK_STATE~q  & ( (!\vga_inst|v_state.V_PULSE_STATE~q  & (((!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ) # (\vga_inst|vsync_reg~q )) # 
// (\vga_inst|v_state.V_FRONT_STATE~q ))) ) )

	.dataa(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_inst|vsync_reg~q ),
	.datac(!\vga_inst|v_state.V_PULSE_STATE~q ),
	.datad(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vsync_reg~0 .extended_lut = "off";
defparam \vga_inst|vsync_reg~0 .lut_mask = 64'hF070F070FFFFFFFF;
defparam \vga_inst|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N41
dffeas \vga_inst|vsync_reg (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|vsync_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vsync_reg .is_wysiwyg = "true";
defparam \vga_inst|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y77_N25
dffeas \vga_inst|v_state.V_ACTIVE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|v_state.V_ACTIVE_STATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N30
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter[3]~DUPLICATE_q ) ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter[3]~DUPLICATE_q ) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(!\vga_inst|v_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000000000000F0;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [4]) ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [4]) ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_inst|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000F0;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N36
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [5]) ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [5]) ) + ( GND ) + ( \Add0~22  ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N39
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [6]) ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [6]) ) + ( GND ) + ( \Add0~26  ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N42
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [7]) ) + ( VCC ) + ( \Add0~30  ))
// \Add0~10  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [7]) ) + ( VCC ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(!\vga_inst|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h00000000000000F0;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N45
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [8]) ) + ( VCC ) + ( \Add0~10  ))
// \Add0~2  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [8]) ) + ( VCC ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_inst|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000F0;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N48
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (\vga_inst|v_counter [9] & !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( (\vga_inst|v_counter [9] & !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [9]),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000003030;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N8
dffeas \vga_inst|h_counter[8]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = ( \vga_inst|h_counter [9] & ( \vga_inst|h_counter [6] & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  ) ) ) # ( !\vga_inst|h_counter [9] & ( \vga_inst|h_counter [6] & ( (!\vga_inst|h_state.H_ACTIVE_STATE~q  & ((\vga_inst|h_counter [7]) # 
// (\vga_inst|h_counter[8]~DUPLICATE_q ))) ) ) ) # ( \vga_inst|h_counter [9] & ( !\vga_inst|h_counter [6] & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  ) ) ) # ( !\vga_inst|h_counter [9] & ( !\vga_inst|h_counter [6] & ( (!\vga_inst|h_state.H_ACTIVE_STATE~q  & 
// (((\vga_inst|h_counter [5] & \vga_inst|h_counter [7])) # (\vga_inst|h_counter[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga_inst|h_counter [5]),
	.datab(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [7]),
	.datad(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_inst|h_counter [9]),
	.dataf(!\vga_inst|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h3700FF003F00FF00;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N54
cyclonev_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( ((\vga_inst|h_counter [7] & ((\vga_inst|h_counter [5]) # (\vga_inst|h_counter [6])))) # (\vga_inst|h_counter[8]~DUPLICATE_q ) ) )

	.dataa(!\vga_inst|h_counter [6]),
	.datab(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [7]),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~2 .extended_lut = "off";
defparam \Add2~2 .lut_mask = 64'h373F373F00000000;
defparam \Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N57
cyclonev_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( (\vga_inst|h_counter [5]) # (\vga_inst|h_counter [6]) ) )

	.dataa(!\vga_inst|h_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~0 .extended_lut = "off";
defparam \Add2~0 .lut_mask = 64'h55FF55FF00000000;
defparam \Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N9
cyclonev_lcell_comb \vga_inst|next_y[2]~0 (
// Equation(s):
// \vga_inst|next_y[2]~0_combout  = ( !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ( \vga_inst|v_counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_y[2]~0 .extended_lut = "off";
defparam \vga_inst|next_y[2]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_inst|next_y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N12
cyclonev_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~46 .extended_lut = "off";
defparam \Add3~46 .lut_mask = 64'h0000FFFF00000000;
defparam \Add3~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N15
cyclonev_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_cout  = CARRY(( (!\vga_inst|h_counter [6] $ (\vga_inst|h_counter [5])) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( GND ) + ( \Add3~46_cout  ))

	.dataa(!\vga_inst|h_counter [6]),
	.datab(gnd),
	.datac(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~42 .extended_lut = "off";
defparam \Add3~42 .lut_mask = 64'h0000FFFF0000AF5F;
defparam \Add3~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N18
cyclonev_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_cout  = CARRY(( !\Add2~0_combout  $ (((!\vga_inst|h_counter [7]) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) + ( GND ) + ( \Add3~42_cout  ))

	.dataa(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\Add2~0_combout ),
	.datad(!\vga_inst|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~38 .extended_lut = "off";
defparam \Add3~38 .lut_mask = 64'h0000FFFF00000FA5;
defparam \Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N21
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \vga_inst|next_y[2]~0_combout  ) + ( (!\vga_inst|h_counter[8]~DUPLICATE_q  $ (((\Add2~0_combout  & \vga_inst|h_counter [7])))) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( \Add3~38_cout  ))
// \Add3~18  = CARRY(( \vga_inst|next_y[2]~0_combout  ) + ( (!\vga_inst|h_counter[8]~DUPLICATE_q  $ (((\Add2~0_combout  & \vga_inst|h_counter [7])))) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( \Add3~38_cout  ))

	.dataa(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\Add2~0_combout ),
	.datac(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datad(!\vga_inst|next_y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [7]),
	.datag(gnd),
	.cin(\Add3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h00000A28000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N24
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( !\Add2~2_combout  $ (((!\vga_inst|h_state.H_ACTIVE_STATE~q  & \vga_inst|h_counter [9]))) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [1]) ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( !\Add2~2_combout  $ (((!\vga_inst|h_state.H_ACTIVE_STATE~q  & \vga_inst|h_counter [9]))) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [1]) ) + ( \Add3~18  ))

	.dataa(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [9]),
	.datad(!\Add2~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [1]),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FF330000F50A;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N27
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( !\Add2~1_combout  ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [2]) ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( !\Add2~1_combout  ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [2]) ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|v_counter [2]),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F3F30000FF00;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N30
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~17_sumout  ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( !\Add2~1_combout  ) + ( \Add0~17_sumout  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N33
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~21_sumout  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( !\Add2~1_combout  ) + ( \Add0~21_sumout  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N36
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~25_sumout  ) + ( \Add3~34  ))
// \Add3~10  = CARRY(( !\Add2~1_combout  ) + ( \Add0~25_sumout  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N39
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~29_sumout  ) + ( \Add3~10  ))
// \Add3~2  = CARRY(( !\Add2~1_combout  ) + ( \Add0~29_sumout  ) + ( \Add3~10  ))

	.dataa(!\Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000AAAA0000FF00;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N42
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \Add0~9_sumout  ) + ( !\Add2~1_combout  ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \Add0~9_sumout  ) + ( !\Add2~1_combout  ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~1_combout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h00000F0F000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\vga_inst|h_counter [5] $ (\vga_inst|h_counter [6])) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( !VCC ))
// \Add1~18  = CARRY(( (!\vga_inst|h_counter [5] $ (\vga_inst|h_counter [6])) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( !VCC ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_counter [5]),
	.datad(!\vga_inst|h_counter [6]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF550000F33F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N3
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [1]) ) + ( !\Add2~0_combout  $ (((!\vga_inst|h_counter [7]) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [1]) ) + ( !\Add2~0_combout  $ (((!\vga_inst|h_counter [7]) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) + ( \Add1~18  ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_counter [7]),
	.datad(!\vga_inst|v_counter [1]),
	.datae(gnd),
	.dataf(!\Add2~0_combout ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F30C000000AA;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N6
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \Add3~17_sumout  ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \Add3~17_sumout  ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|v_counter [0]),
	.datad(!\Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F3F3000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \Add0~17_sumout  ) + ( \Add3~21_sumout  ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \Add0~17_sumout  ) + ( \Add3~21_sumout  ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~21_sumout ),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N12
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \Add3~25_sumout  ) + ( \Add0~21_sumout  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \Add3~25_sumout  ) + ( \Add0~21_sumout  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(!\Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N15
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \Add3~29_sumout  ) + ( \Add0~25_sumout  ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \Add3~29_sumout  ) + ( \Add0~25_sumout  ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N18
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \Add3~33_sumout  ) + ( \Add0~29_sumout  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \Add3~33_sumout  ) + ( \Add0~29_sumout  ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N21
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \Add0~9_sumout  ) + ( \Add3~9_sumout  ) + ( \Add1~42  ))
// \Add1~10  = CARRY(( \Add0~9_sumout  ) + ( \Add3~9_sumout  ) + ( \Add1~42  ))

	.dataa(!\Add3~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N24
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Add3~1_sumout  ) + ( \Add0~1_sumout  ) + ( \Add1~10  ))
// \Add1~2  = CARRY(( \Add3~1_sumout  ) + ( \Add0~1_sumout  ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N27
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Add3~5_sumout  ) + ( \Add0~5_sumout  ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \Add3~5_sumout  ) + ( \Add0~5_sumout  ) + ( \Add1~2  ))

	.dataa(!\Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N28
dffeas \rom_address[15]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_address[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[15]~DUPLICATE .is_wysiwyg = "true";
defparam \rom_address[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N45
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = ( \rom_address[15]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_address[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N46
dffeas \inst_rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\inst_rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N26
dffeas \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\inst_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N25
dffeas \rom_address[14]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_address[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[14]~DUPLICATE .is_wysiwyg = "true";
defparam \rom_address[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N43
dffeas \inst_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\rom_address[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N34
dffeas \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\inst_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N54
cyclonev_lcell_comb \color_in~5 (
// Equation(s):
// \color_in~5_combout  = (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & !\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])

	.dataa(gnd),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~5 .extended_lut = "off";
defparam \color_in~5 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \color_in~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N23
dffeas \rom_address[13] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[13] .is_wysiwyg = "true";
defparam \rom_address[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N4
dffeas \inst_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(rom_address[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N8
dffeas \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\inst_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N45
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~1_sumout  ) + ( \Add3~6  ))

	.dataa(!\Add2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FF000000AAAA;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N51
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( VCC ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N30
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Add0~13_sumout  ) + ( \Add3~13_sumout  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N32
dffeas \rom_address[16] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[16] .is_wysiwyg = "true";
defparam \rom_address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N22
dffeas \rom_address[13]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_address[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[13]~DUPLICATE .is_wysiwyg = "true";
defparam \rom_address[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N15
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout  = ( \rom_address[15]~DUPLICATE_q  & ( \rom_address[14]~DUPLICATE_q  & ( (!rom_address[16] & !\rom_address[13]~DUPLICATE_q ) ) ) )

	.dataa(!rom_address[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rom_address[13]~DUPLICATE_q ),
	.datae(!\rom_address[15]~DUPLICATE_q ),
	.dataf(!\rom_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .lut_mask = 64'h000000000000AA00;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N42
cyclonev_lcell_comb \vga_inst|next_x[0]~0 (
// Equation(s):
// \vga_inst|next_x[0]~0_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_inst|h_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga_inst|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[0]~0 .extended_lut = "off";
defparam \vga_inst|next_x[0]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \vga_inst|next_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N37
dffeas \rom_address[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|next_x[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[0] .is_wysiwyg = "true";
defparam \rom_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \vga_inst|next_x[1]~1 (
// Equation(s):
// \vga_inst|next_x[1]~1_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_inst|h_counter [1] ) )

	.dataa(gnd),
	.datab(!\vga_inst|h_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[1]~1 .extended_lut = "off";
defparam \vga_inst|next_x[1]~1 .lut_mask = 64'h3333000033330000;
defparam \vga_inst|next_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N31
dffeas \rom_address[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\vga_inst|next_x[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[1] .is_wysiwyg = "true";
defparam \rom_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N57
cyclonev_lcell_comb \vga_inst|next_x[2]~2 (
// Equation(s):
// \vga_inst|next_x[2]~2_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_inst|h_counter[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[2]~2 .extended_lut = "off";
defparam \vga_inst|next_x[2]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_inst|next_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N55
dffeas \rom_address[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|next_x[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[2] .is_wysiwyg = "true";
defparam \rom_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N33
cyclonev_lcell_comb \vga_inst|next_x[3]~3 (
// Equation(s):
// \vga_inst|next_x[3]~3_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_inst|h_counter [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga_inst|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[3]~3 .extended_lut = "off";
defparam \vga_inst|next_x[3]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \vga_inst|next_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N34
dffeas \rom_address[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\vga_inst|next_x[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[3] .is_wysiwyg = "true";
defparam \rom_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \vga_inst|next_x[4]~4 (
// Equation(s):
// \vga_inst|next_x[4]~4_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_inst|h_counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_counter [4]),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[4]~4 .extended_lut = "off";
defparam \vga_inst|next_x[4]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \vga_inst|next_x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N1
dffeas \rom_address[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\vga_inst|next_x[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[4] .is_wysiwyg = "true";
defparam \rom_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N57
cyclonev_lcell_comb \vga_inst|next_x[5]~5 (
// Equation(s):
// \vga_inst|next_x[5]~5_combout  = ( \vga_inst|h_counter [5] & ( \vga_inst|h_state.H_ACTIVE_STATE~q  ) ) # ( !\vga_inst|h_counter [5] & ( \vga_inst|h_state.H_ACTIVE_STATE~q  ) ) # ( !\vga_inst|h_counter [5] & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|h_counter [5]),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[5]~5 .extended_lut = "off";
defparam \vga_inst|next_x[5]~5 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \vga_inst|next_x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N17
dffeas \rom_address[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|next_x[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[5] .is_wysiwyg = "true";
defparam \rom_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N2
dffeas \rom_address[6] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[6] .is_wysiwyg = "true";
defparam \rom_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N4
dffeas \rom_address[7] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[7] .is_wysiwyg = "true";
defparam \rom_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N7
dffeas \rom_address[8] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[8] .is_wysiwyg = "true";
defparam \rom_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N10
dffeas \rom_address[9] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[9] .is_wysiwyg = "true";
defparam \rom_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N13
dffeas \rom_address[10] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[10] .is_wysiwyg = "true";
defparam \rom_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N16
dffeas \rom_address[11] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[11] .is_wysiwyg = "true";
defparam \rom_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N19
dffeas \rom_address[12] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[12] .is_wysiwyg = "true";
defparam \rom_address[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "805ABD8C798780BF11C7EC25B3C22DCAD87980412EBFA2D0CC80F1926BFD1B23E41C485A0C388414EB1F35990DB21AFDC269DDDBC53B36A041CC1CF6C7635C75004585673D14F9B8B7A99E8C00F974A408922D5C301007FB4AA71F3F115425E7097917A8D11B78506B2F4A36F41A11AD40691BDA5FD7BE79B7B1164455F0008B5463F8D5C05F9BE7683ED585CE6032ED4BF2D02D1269EC76B6BD7FB91805A338CC7BCEE26988808DC2E543BF8123638E299614D1C56FA9E7CBA191D1C7CD9BB2AFDF15B3C9B210EEC634C63F57283015E511AD8722D4BA98FF8EB1B9AF97B86A1140BAA50B7F380BD1CDACB03168639BBBC8CD76DACF403AE0A8A18D844FFB70";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "D2AE4393533FC033A966D527437F1601CFFE7943061C888B31C33E814D3636826EAE5968CB294A9A3531DF215307D81690D79B50752EF34A883867F3BCFF38E2A1C71E8275E21ACC0C0CAFC2947EFEBAA316FB0A27CB00EEA857406B5D00ABB3D070A03CAD4146B3CB7BDB0F5F681586EA4493D9D49109CC4BECB114BAD6F38F4172CD1BF35D15E62B9969DC10C44365FE9151B753A47466BFC81A4407252AEEFE96C572FB33580A7AB35E6C68BB8697DA0F48C2EEABACC5CA2DA1343F0324E6C19FC75127B7701B37049C33378A25E3B4422B51B2CAE077A828E2146A869760F0EA6092C18F84D7D2091C89FDC2E6339FBCA250624959E25E0F51D3E25BDF9A";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "3552002D8E847188C9947E847B81F8EFC642092171DBDCAE841D119EE88AD5FBC2ABA9E7E97ACFCE3CDEA993C039C1F80A0A3EBE080046FE47918F31111CC3B2310CB14005F6569B1B6EF1428F6378DE3EA0DBA67E79E3D735ECCF1C0386DA614739B18D37BBBB1E788BC017254D629BC1872ABA43FAFF310DB7E73C5FF032F487EC6687F41061FDAD4676EFACE7217DA0E7879DE4D783852D0BFFE0E512619EF2397C3F9E1E0F7251E60170E1FF00C052F697CC3013130DAC9066A4A6DCF7E60E24FFC9786403E10E1FF1F0781E4772F95201F03C7801A031F2F8E9C579E9412EF234385DE9E1FDED847023DAD534025663B0C00CE9E6E12F931FE2FF804744";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "0EF98167E1FF703F6DE8F281F9FF27E009DA61D653F400FE010E39FFB0FDB399E0D1C1FE00FEE9FD9C6731CE080EFE4806C772C003FFD807F3BEE9145455867FFF2FF07063423E67C2B67F0087861FFDC2600210060805BFA5068EC233E1D302ACFAC69EFEC6781FFF1FF99E0FC3C0F9F0F5E07EFC30399AFE010FE1FEF8045B5308F07E17C1E246739822A0A12879E0036006E03039CF83F0F5FE76CC0382FCC01987C071E078773CF1480183FF1DF7BC6DD3C0D0B478E03FF0703FB033CE83FF12018987DFE29B3E3DFE01EF8F838B9D41E9E307F01DE223B8F54E1DDBFEE01FF803F01FC3FF0C018FE0FC0031E175810601FE18307C3A7EFF447E803ED7E3";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout  = ( \rom_address[14]~DUPLICATE_q  & ( \rom_address[13]~DUPLICATE_q  & ( (!rom_address[16] & \rom_address[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_address[16]),
	.datad(!\rom_address[15]~DUPLICATE_q ),
	.datae(!\rom_address[14]~DUPLICATE_q ),
	.dataf(!\rom_address[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .lut_mask = 64'h00000000000000F0;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "7717774B02D121E8A614B9A683E682806FB71F8FA53372B452F2C0D2EED729C990FB7E713BEF0BBF92B55B82AE1FEC5016F50EC49C7C93C9B87F58E167F4A3DAC670B56E4C1A8D35F1F80A7988C3DFEDBA06BD6E6AE65CCCB1843F69C19D84E54E903EF6D696445CFA149A21324ED61533EF2F02A9493942B366E1575CEA7681DDCE157569F1B227F802E7C5E949DADA4294CE2DA4C38D2BA6DE09908C1D2CBE08BF28FB7914DB7DA648C6934E323D6D00C93F363CAB40451F16F3FD41ADB79F063B7F92290230793AD6750EFB8AEDF64C98B88E2FE86EA8504BB29365D7EF3ECFE907562BA0E3DB52B002EF8D89F644A9BB10979B0B74EFC4C9CBBD31A98822";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "881DFC1421EAD0EC217DADC3822EE707E106DBFFBD6C724058A40CEE50FFD5E67E658879DF347AF758E292BF41BFC17E466E39C8F10680003A5D783F669537B296D1FF8CE0A54327CE34210570CD5BC7E30E3D752F589B230004FAFF0EF6B467C28444BCF0176C7D0A203159507CB401988A6AA9D8486E9FCFCAF27A8CF1CCE1D9019701B5F32D54F8B86B56BFDC4F6FD425C98CFB094A0F96CB81EE7B3AFD203362D9ADBA8ED605A65B277E69C4C2CDDBB358690C7CE9006B93C75F0AD058FF1F9A4BBE027407FC1EC8964E66141B13AC2A1ACDDB42A05A903853A00D60889D9B61B9E1968BFB5FB3972641A240C9407D5E0AB0B5B7F9A80E6F790C2AE13761";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "5C90EA085323FB64473BD12073CC860758D9036403E4FD673812F1FAEB6D4D4296E127F25636E94C242A270AD82F61C1A324F054765600C2CD5C2D37677E050C1E0F072AC697EEC3FC71DF682F3B6D23C9F164A92C14D9A45A161BEB09FC31794D9B6EFD74A60A8608B2C226C4C97FE3267FBE1DF9F7ED0D5E8E58FB45FA9CE7E57B4AA2D720B0B3D2D8E18EFAD04285A6C26DB3F38F25E4B0C1F66AD7A3089A44C0BE753970DE740EE5451ABB93C2AF84104287F677D5DD704D6AC5AEC08381259193F785C41F603327B0AF6184B21271754051C124257C17E8044E7B3B7F4C5438E28D470F58F861DC557DB260D2E71FA55239D55FA3DB81062A508004EED1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "F72CA853AF0FB527E3907785060BB762CD7E03255DC74CFA789B53C21BC317E71A3A43DD56C1C26575DDC0D1206C40EB3D61053A4B6D28A4F9557C64A165C464F4A5E2A19A1A0170300C026461767BA77AEDB9C7F47DA7E7DEC572254B505CA30C63C1F9283678752CAFD8EEDB95153B70453151F5107C82E619A19032D1A88BAB9C87B4A857448EAB4953051CEE9E07E951E126198B1C1A7A2F5571B5610657AD8608F7BC0D2654B09B631771360A131BA2A74604662B25A7A5F7C815931237D0BCC24D6E60A676AFEC85322B39FD9F9AFCAB451B66084483A925B1EFCE35F43372F7315B30FB4FDC36EC0BA27C4FA568D24E7C4AA99A7EB008067C67DCF525";
// synopsys translate_on

// Location: FF_X35_Y77_N29
dffeas \rom_address[15] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[15] .is_wysiwyg = "true";
defparam \rom_address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N26
dffeas \rom_address[14] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[14] .is_wysiwyg = "true";
defparam \rom_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N39
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout  = ( rom_address[15] & ( !rom_address[14] & ( (!rom_address[13] & !rom_address[16]) ) ) )

	.dataa(!rom_address[13]),
	.datab(gnd),
	.datac(!rom_address[16]),
	.datad(gnd),
	.datae(!rom_address[15]),
	.dataf(!rom_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .lut_mask = 64'h0000A0A000000000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "8649007C02183E7BFE1F807E003FFFFF03E100F55A400000000001FF800FC7FE7C3E001FFFFE02678202007C300E1F0C3E0FC079F0007EFFE1F00665940A0F00300001FE01FD8FE0D87E007FFFFF80678306007EF803C7830F87FE61FFE00019F83E06B33641FFFFFFFFFFFE07F01F8783FE01FFFFFFF0279800000FF800E3BBE3E07E003FFFE0007E00702F6AA7F9FFFFFFF8018D87FE0F83FE01FFFFFFFF07FC03380FF80071B8307A7F800FFFF9803E0187FC01F9F801FFFFC0018C1FFE1F03FE0FFFFFFFFF07FC07B80DFC0031F98E3E18E001FFFFE03F8186492D2DE001FFFE0001FC3FF03F03FE1FFFFFFFFF87F806990C3FC03E05C79E003DC0007E3F";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "81E1FE986AEB07FC30000001E07100FE03F81FF9F807FF81F81AC70C1FE01F07E199820FFE00011FC0F00048C54E1FFE000001FF807007FE07F01FFFFC01FF88F0478E780FFA07F0C07E6001FFFE0001FC30001185CA7FFFFE3FFFE001F0DF9D1FE03FC0003FFE01A06207F007FC03F0F03E4FFE03FFF9803E1FC01C7A03FFFFFEFFE041FFF0DF991FC07F800039FE070CF007E001FFF1F81878A7FE01FFFFFE0FC07F0B8733C00001E2011FFFF04F801F82FE0000107F060C900DCD00FFF1F80C3EEC06000003FFC7E03ECA52E780000180039FFE200F807F87FE01C0003F020C9030F9003FF1FC06C1E1C1F9FE01FFE3E03FED4C9F000000001FFF80004F83";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FF87FC0E30003E038599F07E001FF03F82E07FE00FFFC20071F00D72543A3DFFC0007FF7C000DF83FF87FC1E3E003F838DFFF860730DF81F81E147F00E007FFF181FC01C9230CFFFFCF9FFF1E001FF87FF8FF81E78003F814DFDFFE076A1FE1F907EC5F03E01000199CFFEDD083B83FE7FFFFFE00003FF87FC1FF01FF9007F8001FFFFE007C07C07E2028FF80DE00000C3E7F9FAB882820001FFFFF0000FFC1FF23EE3F1E0C1CFC201FFFFF003007C01F10779F006FE0000C21801FA9AF0878000FFFFF0000FFC1FF03FE7F9E001CFC201FFFFF002007C01F904087003FE0000F80FC17B0923BC00007FC1C001FFF81FC03FCFFC67C0C7C207FFFFF800007C01";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "F8F91EF8000000007C0FC17AA3D33E00000000000FFFF01F807F9FFE1FE0C7C20FFFFFF900787E11F1FD0FFE000000007601F039B3BA11FE00010FFFFFFFE01F807F1FFE1FE0C1C21FFFFFFF00FE7F39E0E241FD8000018077FE0E399D6E03FE018FE3FFFFFF801F00FC3FC61FF0C1C21FFFFFFFA0FE633DE30780FF80000000FFFE00C3A28DC007FFFE7FFFFFC000F001F87F861FF8C0220FFFFFFFA07E632FE33D803F8000000FBFFE01E61CDFEC0FFFFFFFFFFFC001E003F0FF821FFCC03307FFFFFF801F8E3FC0FF000FFE0000003FF8E05FDE9659FDFFFFFFFFFE000FE01FC1FF9E3E7FC02107FFFFFF800FFE3FC07F800FFE0000001FF1F637F659EBF9";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N42
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout  = ( rom_address[15] & ( !rom_address[14] & ( (!rom_address[16] & rom_address[13]) ) ) )

	.dataa(gnd),
	.datab(!rom_address[16]),
	.datac(!rom_address[13]),
	.datad(gnd),
	.datae(!rom_address[15]),
	.dataf(!rom_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .lut_mask = 64'h00000C0C00000000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "D26167BE19DFFFFE3F87FC07F893F079FEF03F03FFFEFC7F83FFFC1C0FBF03D9648F57E0FD1C60006C852F82A93703E7018FFDFE01FF8F07FECC710786FFBC3E47FFFC26C060FA03C1E1FC0FC0C1FE000F78328517507FCEC0723FB801F0F81E0608070FFE01FFC1FCFFFFF9F9BF2CBC70780F87C0FE01FFF0875088220001FEC01FE0787F0F83E1FD98079F8000007F02000FD807C0C7C39E0FE1F07E07FE000EE754ED657C00003FC03FFEC0F0781F03FC0EF01FFFFF060600071803C2602CE7C27F0FC1FE01FFF17D31E6637DFFFFC1807FF00FA4C3F807803EE07FFFFFC00FFFE00F81E0603C63E03F87F03FE001FC3509DBC298000181007FF7870C87F1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "079FFE4EF0001FE11FFFF00F8038223E183C1F0FF18FF0000F90F75B0A6200000000FFE6CD1E87F1079FE01FC00001F9F203FC0FC0383D93C7C381E1F9867FFFC1829B655517FFFFFEC7FE1FF2F387C07C0DC1211FFFC01EE001FFC1F3E019C3F0F1F01E06001FFFF0B1DBC49DFDFFFFFF6C01FFCD8D3E00FB078FE03FFFFE06000003EBE1F801F9F8FE383FE1DE021A02CAD34BAE8A000E0000073188000F1E01226780783872C03E0001EA7E0600FC1C7F0F821E07F03801E6B275834DFE00000FFE05F803F01E01E07E00F2190062E1FE0078060FC0E60F27C0780DF03FFFFE38559A6F0FFFFFFFFE01CEF80FE00C061FF07F83E2881FC1FFFF7D800FE0E1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "C781F80E403D871FFF8622A7D11BFFFFF1C1E130F80FF1081E1FF1E307F7800F8001FF3F81F3F0E1C0D9FFC7BE1FE06001C43A12164001E10007FF30001D8198F81E07C067FD800602000183C1F07861C0FC3FE3BF803FFFFC7AFFF1135BFE003FFFFE2000787FF3C07CFD80FFFCFC0639FE00F9F1F81E60E0FE0FF1BFE100401E3D04259A1401FFFE0600043FF1EE0E00F98001FF1EF6007FFF00047E0E076060FE07F840FFC01E1FB56524617A000E0000380C7E03CE3E0383B83FBC1FFF0073FF803F9E0FE0C261F1E1FFDA7FFFFFE3C0B9B83B9601016000011E7E0FE1FD8E0E45FE1C0E01C07FFF803F8F07E0D860FFC07FC03EFFFFF1E142E935D9FFC1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "8800003FF80FC1F81E0E47FE180001C0F9FFC701C7E1F07C3C1FC00E7A003C3FF9FF3FEF5C0FFFFEFF8001FFC03F81F0780E47FC00003FE0301FFFC1F070F0761FC681803A000001FC1F0207D42FCFFEFFE07FFE01FC0FC1E039FFF000001FF01E0FFFE1F81E7F0387E0D981BC000000FC01C014ED1587FFFFF8FFF9FFE03E1F83E1FFC000000FFC3807FFF00DC73F83E1FC7900FE000002FD803147CE1F87FFBFFE7FF1FF81F8FE0787F100180001FE300203F807E18183F03C3E003EF8000775C01FC10B2503FF1FFFF803F807F1FE0E06E001F83801FFF00001F807F84083F8181E001FFE000765E11FAC91C132FF0DFE0183F00FE1FC0E06E800EC7E01FE";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N6
cyclonev_lcell_comb \color_in~0 (
// Equation(s):
// \color_in~0_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( \inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~0 .extended_lut = "off";
defparam \color_in~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \color_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N51
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w [3] = ( !rom_address[14] & ( (rom_address[13] & (rom_address[16] & !rom_address[15])) ) )

	.dataa(!rom_address[13]),
	.datab(!rom_address[16]),
	.datac(gnd),
	.datad(!rom_address[15]),
	.datae(gnd),
	.dataf(!rom_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] .lut_mask = 64'h1100110000000000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAADAAAABFA9AAAEAAAAAFFEEABB0EAAAAAAAA5AAA96AAAAAAFDAAAAE5A7EBFFE5A5AAA9B96EBAAAAAA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAFFEAAAAAAFAFABEAAAAAAAE6EAEAAAAAAABFFFFEAAAABABFFE6FFAAA9AA6EBEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFEAAFFEAC3FFFFFAAFF3EAFFBFFFFFFAEBFFEAAAAABFFFFAAAAFAAABFAAC4E6A56AA9BFA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFABC3EAF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "FEABFFF003FECF0FBC0C0F0FFFAEC3F3AAAAAFFFFFEAFAF9BEBF9AB926AAAAA6BEAAAAABEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFAB00FABFEAEBFC100000F00FC0C0F0CFFAF03B3FAAAAFFFC00FFEFAFEB39A762AFBAAA7FAAFFEA7FAABFAAAAAFE9AA7AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAFFFFF00FE803C3FF01001550100C004F00FFFC03BFFAAAABFFF03F0FFAC3B2AAB52BFCEBFBFAB3FFA8FFFFFFFEBFFE9AE7EAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFAAAAAAAAAABF3C3C03FC155AD52AA5056A551555A945600000FF0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FAAAABFFFFABFFFBC3FEFF113FFFF003FEB300FC0FC00FFC0FFFABE7EAFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFEABEAAAAAF03C0010CBFC01BABABA55ACFA6C003FAFB45403F003EAAAAFC3F96FFFFC3FECCA00FAAC6ABCFFFC00E400003FD43FFABE7EAFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AA6ABC03FFC0FFFEFFB2C406ABF000C4397154030EAB19E1543DA35039D8EBE9BFC1FFEBF154FF00F691157A2E54153D55AFF90C3F014FFFFF343FFC13FEAA97AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA96BAAEF00003C03C0414F015ABFC0000F2956BFE9693FD55A94EC1A5B64F1550EAFEC4FFFCFC14EBC3C69156931E68";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N57
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3] = ( !rom_address[15] & ( !rom_address[14] & ( (!rom_address[13] & rom_address[16]) ) ) )

	.dataa(!rom_address[13]),
	.datab(gnd),
	.datac(!rom_address[16]),
	.datad(gnd),
	.datae(!rom_address[15]),
	.dataf(!rom_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .lut_mask = 64'h0A0A000000000000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "F87830E1818AFE1E7D00000000000001E1FC31FE030DE7CE600018527448A3E76FFEE04C7B90F64A7FD82107E654E165FFE0000000000001E033FD003FFFF5ACF9E7F8AEA2EBDF86001D432B98DEC3C5E183A0C467C31D9E07E01E0000000001C11C7D81E07C0466B516F25200566A3B7FC8C3D3CF9C04278F31BBDB9A7E66DFE73317FE0000000001B00261FF3CCA397116BDC0EA420B28FF06E1FE3DE480C1E6E8F46244E3C574080DA3FE00000001FF683F0E00CF926E8A0D8D3D4833F94FBE0217FF3FCD6187897B08094822CB39F9FEE3FFFF800001CE59A785864C3C0EE9C99E9E10BB86D4E395606107F8FA57C87FF036F174D57679E363FFFF800001";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "E0C88D7669A51835B4B5CFCEB9DC6B3E2EBEA44D95A729E480ADAC73059868A9BE78E03E01C0000020088F7C2F53B90B61AA0B84E4508EA16549426D7F2EBB993867514FB33EF0EC3BF03FF8016FC00018FEDF42BD14D5F45E6466442F4938789DB726685B776EB731F9D4B255C404AF94D7801E073070018FDC3E6055079D9FCEFC9A4670D252A08B6AF89BDDD59C750733C0BA24F8860AC4B6FDFD830C300132EE726A43F9E84F5E76E14365FB2DBBFD897E912516DC78BAA9011EEEA7E783FEA87FE0660E23FF06CC91675C7ACB5B674C7AC7A94EEBF6AC5CE5E5A1DA1B299757F2EEB795821D18D59FE1A6FC167FF1D7376BCA5D478D29F2A54839CC16FD";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "42ABD9088139E58C48B574171300BCCE208A438110E0DA1F96054B113FCFE93D290F0DA7EA99FDDDD32E45AE6DC0BC28FF0D25CBE5EADF0D80B6F3FF6D3AA41E4727ABAAC44DC90E1383F6469C2D9F655DED17ECC90D2853BE9B6A2393AF5B5E783DCC0BF01281C211B1FF1D7FDE07D5B23DB42F16380A05F043D743954A0DEB3D6DAB938C4C55C31F8E9F83F81112D21423A694B5C7DDD9010C076B92CF232EB8F0ED14808A73C62D904E2EEC49B2C047DC7EF1FF06B65296D989527A981648D4D0823FB67665AD06C328BC9D7377C9A007D61F1AD6ED836A7420A9F90EEC0EC7B0910E0A9004496E783CC4F8D5D6768DA9A4EFC05C2817F667C933099DE869";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "B538CC719FB16A6B2BF60BCC3D354515866FB78AAA0EA27A2F3008FEBCED2D721559293C0C741E19C45B3496325FA1898A8F3892938276DB693E4DE2D4AC483D94A14748B2ABCE5DD166DCBDF2454CF27BEA53C92107ABE059C9A5F70A0C1C3A8A9608FB9FE0C80000D6911471374B2E53111A3ABEFEF7E1B0D9CA4E9F0873B51065872E48827CCB24F14D4535F82B8EF9577D494596F52CA7F28833E813328496F43EAF262E20ABA2E51D877F4FE664764F5DF2DE3E6CE7EAF186500D7AB22ACBC3C33FBACC74F2466E5E3B9B13721AE0CD0935977AEC5F9208497E692F329CC4C58D06C1E531603B067933BE95F025AA5DD7DC9BAC1A6390C0F009BAF2F211";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N3
cyclonev_lcell_comb \color_in~4 (
// Equation(s):
// \color_in~4_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ) ) ) 
// # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ) ) )

	.dataa(gnd),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(gnd),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~4 .extended_lut = "off";
defparam \color_in~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \color_in~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout  = ( !\rom_address[15]~DUPLICATE_q  & ( \rom_address[14]~DUPLICATE_q  & ( (!rom_address[16] & !\rom_address[13]~DUPLICATE_q ) ) ) )

	.dataa(!rom_address[16]),
	.datab(gnd),
	.datac(!\rom_address[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rom_address[15]~DUPLICATE_q ),
	.dataf(!\rom_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .lut_mask = 64'h00000000A0A00000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "007F001E03FFE7F03F109160ED436F87FFF9FFEE3E0007FFC0007FFF81F00F8381FF87FFFFF00FFE007F001E03FFEFF03E1731F5048C7F86FFF9FFFFFE0007FFE0007FFF01F81F07803FFFFFFFF00FFC007F001E03C7DFF03E0A0E4665163F87FFF9FFFFFE0007FFE0007FFF80003F07C00FFFFFFFE00FF8007F001E03801FF01F0116A5BB8C3F87FFF1FFFFFC0007FFE0003FFF8007FF07C007DFFFFFE00FF0007F001E03003FF01E06373048067D863DF1FF7FFC000FFFE8003FFF8007FE05F00FFFFFFFC00FF0007F001E00007FF0DE1EB4A792063C010DFFE17DF0000FFFFE000E1E0003FC0FF80FFFFFFF800FF0007E001FFE007FF01E265D1626339C00";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "0FFFE07FF0000FFFFE000E000003FC0FFE07FFFFFF801FF000FE001FFE00FFF07EA108E7B017CE0007FFE7FFF00007FFFE0000000003FC0FFE01FFFFFF801FF001FE001FFF00FFF87CFC94984487800007FFEFFFF00007FFFE0000000003F81FFE01FFFFFE003FF001FE003FFF00FFF8FCA4DF839FDF82000FFFEFFFF80007FFFE0002000007F01FFF803FFFFE003FF003FE007FFE00FFFFBC8BC646391E86003FFFEFFFF800007FFE0006000007F03E7FC00FFFFE007FF007FE017FFC007FFFD153973502CA86003FFFEFFFFC00000FFE0007C00007E03E3FC007FFFE007FF007FF017FF8007FFFC83833CF4AD69A003FFFEEFFFE00000FFE0007E00005E03E";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "1FF0007FF8007FF01FFE007FFC003FFE0DDA94118486CA011FFFE7FFF801007FFC0001E0007FE0180FF0003FF000FFF01FFE007FF8003FFE8D7C61401E7670001FFFEFFFF800007FFC0001C000FFC0780FFE0019E000FFE01FF8007FF0003FFF8E5C4A4C272DE8001FFFDFFFF000007FF8000001F9FF83F00FFE00000001FFE01FF0007FF0003FFF972098783FBFA80011FC3FFFE00000FFF000000FFDFF07F00FFE00000001FFC03FF0007FF0003FFFD7186CC735ECBC00001FFFFFE00001FFF000001FC7FF83F807FF00000003FFC03FF0007FF0001FFED4C1E2B86DE4080181FFFFFFC00001FFF000001F87FF07F801FF80000007FF813FF8007FF8000FFE";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "F0CEF496927B4E3001FFFFFF800007FFF980003D07FE0FF800FFC0000007FF813FFC007FFC0007FF710E245B8E319A7801FFFFFF800007FFFFC000381FFE1FF001FF80000001FF803FFE007FFE000DFE06F9129F8B0F31F803FFFFFCF00006FFF4E0013E1FF60FE000FFC0000007FF803FFE003FFE000DFF14B78F30382603F803FFFFFFE0000EFFFCE00001FFFE0FE1003FF000000FFF801FFE001FFE000FFE1FE52908412E1C0203FFFFFFC0000FBFFC600101FFFE0FE1801FFE00000FFF801FFC001FFE0007FE34F2A9A4EE1F1A0007FFFFFF80000F9FFC600107FCE20FE1800FFE000007FF800FFC001FFFC003FE358C0F32BF79CC0007FFFFFE0000071F";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N48
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout  = ( \rom_address[14]~DUPLICATE_q  & ( \rom_address[13]~DUPLICATE_q  & ( (!rom_address[16] & !\rom_address[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_address[16]),
	.datad(!\rom_address[15]~DUPLICATE_q ),
	.datae(!\rom_address[14]~DUPLICATE_q ),
	.dataf(!\rom_address[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .lut_mask = 64'h000000000000F000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFF800001FE03FC1FFFE3E7FC000C7FFFFFFC007F03FC07FC00FFFFE000007F0FF27E4A925F7FFFFFFE000003FE07E01FFFE0E7FC1E067FFFFFFEFF8001FE07FE007FFFE000003F00775C8332251FFFFFF8000013FC06007FFF8007FC1F061FFFFFFFFF8101FE03FF007FFFE000001F803BBF53354CBFFFFF80000013E004007FFF0003FC1F041FFFFFFCFF0080FF03FF003FFFE000001FE078E0C5BEBEDFFFFF0000001FE00600FFFF0003FC1E101FFFFFFC5F001EFF01EE001FFFE7E0001FF029DD25ACEE9FFFFE00001FE3E01E00FFFF8003C3FE0603FFFFFC1F001FFF01EE001FFFFFE0001FFBCF5F4D5AC8BFFFFC20001FFB801F01FFFF8003C3FC1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "03FFFFFFC601FEFCFF05F80007FFFF800126221CD402598387FC000001F9FE03C07FFDC0063FC06061FFF9FFC601F0FCFF07F80007FFFF8001186F80A600934F87FC000001F9FC07C00FF980063FE020E1FFF9FFE7FEF0FCFF07FC0007FFFF800010686F56C95243CFFC000001F9F607C107F200063FF000607FFFFFE7FE70FC7F03FE0007FFFF80002CC6E3E8FCA99DFFFC000007F1F203800FE702067FF831007FFFFFF7FE60FC7F03FE0007FFFF80002977481CFD437BFFFC000007F1E3FD803FEF02067E07F1803FFFFFF7FE00FC3901FF0007FFFF80007770B612FC4DC9FFFC3C000FC1E6FC003FCF86067E03F0FE3FFFFFFFFE00FC0161FF8007FFFF80";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00734D6D8AFC4DA7FFFC7E007001EE58061F8F8607C001E1BE1E01FFFFFF80FC01F1FF8007FFFE00005D23639EF8D02FFFFC7FFFE0001E401FF30F8607E021E03DF00701F3FF80FE00FEFF9F8E1FFCC00074661DF1A9ED8278F9FFFE7A013FC21E0067FE01F903CA1FF00601FFFF00FE00FEFF9F8E1FF8C0007AEA45396F4BF6FDF9FFFE70003FE01E0077FE01FE03CA0FF806018FFE00FC00FEFFDF881FF04000FAC4988F96BC99FFF9FFFFE0007EF9F1807FFE018067CA0FF806001FFE00FC00FEFFDF981FE00001F89D11F9136897FFF1FFFFC00FFEFFCE3EFFFE007E07C20DFC06001FFE01FC00FF001FF81FE00001FD3701E1B879EBFFF3FFFFCFC1FEFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "8E3EFFFFFE2203C20FFE07C03FFC01FC00FF000FFC1FC08002FDD7C3591F4A890FC7FFFF9E01FEFF81C0FFFFFD8803827FFE07E03FF803F800FF000FFE1F81C003F3BEE39D73EA3E060FFFE01E0000FD81C0FFFFF9F807827FFE07E039F807F800FF001FFE1F01C007ED1DE1BCF5407C061FFFC01C0000FCC1807FFFF9FE078201FFF002FFFC07F0007F001EFFE6007007AAC1626A66CD8600FFFFF31E0001FF8401FFFFFFFE0E8001FFE000FFF807F8007F001E7BFE00700FEC4A626843FF860EFDFFF71E0001FF8600FFFFFF800F8201FF8201FFF807FC007F001E03FFC0F01FADF2AD45BC6F863FFDFFFE1E000FFF8200FFFFFF000F8381FF8603FFF807FE";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout  = ( !\rom_address[14]~DUPLICATE_q  & ( \rom_address[13]~DUPLICATE_q  & ( (!rom_address[16] & !\rom_address[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_address[16]),
	.datad(!\rom_address[15]~DUPLICATE_q ),
	.datae(!\rom_address[14]~DUPLICATE_q ),
	.dataf(!\rom_address[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .lut_mask = 64'h00000000F0000000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FC60000E18600FE1C00FFF000007FF800FFE001FFFE001FE064AC09D0129640007FFFFF80000061FF461000E18E00FE1C00FFF800007FF8007FE000FFFE0001E073BC0CAC7752E0007FFFFF00001CE1FF26180001FF8CFE1C00FFF800007FF8007FE0007FFE0001E01500E8F77282C0047FFFFE00001FE1FE261C00607ECDBE1E003FFE00031FFC007FE0007FDF0006E56600001A4C9E001FFFFFFF00001FE1FE2CCE00183F05FFBE003FFE00079FFC003FF80027FF0013F46F9BBFF8AADE001FFFFFFE00003FE1FE3CC600183F01FFBE003FFE001FFFFC001FFC0007FF0000FE7EBF3FCC2FDC001FFFFFF80000FFE1FC3C0000183F01FF9F003FFE000FDFFE0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "01FFF8007FF0000FF35659F945ADC001FFFFFE00000FFE1FC6C0000183F81FF9F803FFE00001FFE001FFFE01FFF00007BAFECE01C451C01FFFFFFE00060FFE0F860C000183F901F9F803FFE00001FFF000FFFE01FFFC0006C3FB23FD0AD601FFFFFFFC000E07FE7D0F2E000183FD81FBFC03FFE00001FFF1001FFF01E1FFFFFFC12457D154927FFFFFFFFC000F01FFFC1C34600F83FF007BEC03FFE00001FFF18003FF80720001FFCC9DB7995E77FFFFFFFFF8000781FF1C9C30600F83FF603BFE03FFE00000FFFF8001E0C18B800009FDBE7E400079FFFEF7FFF8000787FF9E3F987278407800F5FC01FFE00001BFFF8101FEE239800005FF180FC001FFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFF9F8000E03FFFE1F80707901F0003BF801FFF000001DFE019821807FFE0003FF803FFE3FFFFFFEE3E0F0000E21FFFFFF00780881F00109F801FFC000001FFE019FE1803FFF80003EC03FFFFFFFFFF0018000000003FFFFFE007C0687FE007BF001FE00000E1FFFF13FE3C107FFF8000EF00FFE01FE000000000000001FFFE000007E668FFF007BF007FC00001ECCFFFE7EB7C103FFFE0007FF81FE00000001F8000007FFFFFFE000003FE19FFF0139F00FFC00001EE07FFE7F17F0000FFF8003FFC00000000000FC00003FFFFFFFE000003FC1BDFE0139F01FF800781FE23FFF1FD7F0020FFFC001FFE006000000018200003FFFFFFF2000001FC3F9FE0173";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "F00FF3E03EFE1D1E700E3FF00003FFC0187DF90078060000078007FFFFFFFDF000003EC07DF001F7F00FF2187EFFD987F0003FF00001FFC01D03FF80FC0E00000F0001FFFE0001C00007FFC03FFF01F3F01FF219FFFFF181C1803FF00001FFFE1C03FFE1FFFF0000700301FFE00001001FFFFFC007FF8071E01FF23FFF37CE31F0003FF000007FFE00FE07B1FFF1800601FFFFFE000000327FFFFFC007FFC060203FF07BFF138631F8001FF800007FFF81FE0313FFF1E01FFFFFFFFE00018071FFFFFFE007FF8040203FF1FDFE038679F8000FFF80007FFF1800000FFFF9F83FFFFFFFFE000019F9FFFFFFF007FF8060207FF5BDF8000679F80001FFC2003FFC";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N48
cyclonev_lcell_comb \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] (
// Equation(s):
// \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3] = ( !rom_address[14] & ( (!rom_address[16] & (!rom_address[15] & !rom_address[13])) ) )

	.dataa(gnd),
	.datab(!rom_address[16]),
	.datac(!rom_address[15]),
	.datad(!rom_address[13]),
	.datae(gnd),
	.dataf(!rom_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .extended_lut = "off";
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .lut_mask = 64'hC000C00000000000;
defparam \inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "18E00007FFFFFFFFFFFFFE00000E7FFFFFFC7FF8007F8070207FF49FF04905B8F80001FEE7E03FF8C8E80003FFEFFFFFFFFE0001003E7FFFFFF999FD820FC6384D3FE386E03186FFFFFE720DFFF83BFF908200000FFFFFFFFE000007FFFFFFFE00001FFFE001FC0E6BFFE00600120FFFFFFFF00FFFF833FF8082000007FFFFFE00000001FFFF87FE00000EFFF801FC0E63FFC0000015FE01FFFFF807FFFD9039E0C000000201F03E0000007DFFFE00000000063FFE00FC0E33FE00390201FE01FFFFFC021FBDC039F8CC00000001E01E000001FFFFFA00000000001FFE007C063FFE787F0208001FFFFFFC00021FC01FFDFC00000001800600003FF801300000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "01FE001FFE00FC0635FCFFFE000201FEFFFFFFC0001FC801FFFFF00000000000001FFF8C0030000001FE000FFFE07FC63DECFE0F8202000039FFFFE0000FFC007FFFFFFC600000000FFFFEF8000478003FFFE003FFFE67E07D6C7E071806000011FFFFE0010FFFC06ECFFFFFF80000003FFFFE00008DFFFFFFFFFC01FFFF21F87F3AE1FC4E88000000FE7FF0000FFFE03001FFFFFFF81FFFFEFE0000FFFC3FFFFFFFFF813FFFC1F67E08F7FC1E080000003E1FF00007FFF80001FFFFFFF87FFFFFFE0000FFFFFFFFFFFFFF800FFFC1FE7F40FFFD180E0000000001FDE003FFFF000101FFFFFFFFFFFF800002FFFFFFFFFFFFFFC007FFE3FE3E61FFBFF98D8000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "0000011FF801FFFFE00001FFFFFFFFFFFE00000FFFFFFFFFFFFFFFE0023FF31E7E61FFFFFE23F8000000000FFE00783FF80000001FFFFE0000001FFFFFC00E000001FFFF800FF31EFF4DFE78EE23FE0000000007FF00001FFE00600000383E000039FFFF800000000000FFFF9201F00FFF0DF21E473BFFFFFE07E007FF800007FFFFF0000600000001FFFDFE0000000000001FFFC0007007FE0DA0062EF7FFFFFE0FF807FFC00001FFFFF8000780000001FFFDFE00000000000003FFE000661BF80FF3F731FFFFFFFFFFFE01FFFE0E00FFF9FFF80107FE07FFFE000201F8FFF801F0720FE0007E07F80FE0E4BFFFFFFFFFFFFE000FFFFF81003FFEFFFFFDFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFE000083FFCEFF9FFFD001FFFC01F00F00FE187BDFFFFFFFFFFFE00020FFFC00001FFFFFFFFFFFFFE00011FFFE4BFFFFFFFF03FFFE18E9E000FE0B845F87FF9FFFFFFFFF007FFE000000007F9FDFFFF800FFF1FC1E311C1FFFFF83FFFE000D0000FE027762007E00001FFFFF000FFF00000010000000000003FFFB000C0500001FFFF8E7FE006F2000FA116F7E001C00001FFFFF8007FFFFE0000000000000001FFFEE0061D100001FFF8C03FF80E66000FB105F5E000000000001FFC00000FFFFE00000200000001E1F10FFF9ECFC60003F86201FFFE14000FF981CDE000000000000FFE180003FFFFFFFFE01C007FFE000F9FFFFF303FFE78786600063FFC";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N51
cyclonev_lcell_comb \color_in~3 (
// Equation(s):
// \color_in~3_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & \inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ((\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~3 .extended_lut = "off";
defparam \color_in~3 .lut_mask = 64'h00473347CC47FF47;
defparam \color_in~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N0
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\vga_inst|h_counter[8]~DUPLICATE_q  & ((!\vga_inst|h_counter [7]) # ((!\vga_inst|h_counter [6] & !\vga_inst|h_counter [5]))))

	.dataa(!\vga_inst|h_counter [7]),
	.datab(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [6]),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'hC888C888C888C888;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N31
dffeas \inst_rom|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(rom_address[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N40
dffeas \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\inst_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \inst_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N54
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( !\vga_inst|v_counter [4] & ( (!\vga_inst|v_counter[3]~DUPLICATE_q ) # ((!\vga_inst|v_counter [1] & (!\vga_inst|v_counter [2] & !\vga_inst|v_counter [0]))) ) )

	.dataa(!\vga_inst|v_counter [1]),
	.datab(!\vga_inst|v_counter [2]),
	.datac(!\vga_inst|v_counter[3]~DUPLICATE_q ),
	.datad(!\vga_inst|v_counter [0]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'hF8F0F8F000000000;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N12
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( \vga_inst|v_counter [6] & ( (\vga_inst|v_counter [8] & (!\always0~1_combout  & \vga_inst|v_counter [5])) ) )

	.dataa(!\vga_inst|v_counter [8]),
	.datab(!\always0~1_combout ),
	.datac(!\vga_inst|v_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h0000000004040404;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N15
cyclonev_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ( !\vga_inst|h_counter [9] & ( !\vga_inst|v_counter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~4 .extended_lut = "off";
defparam \always0~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N18
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\vga_inst|v_counter[3]~DUPLICATE_q  & (\vga_inst|v_counter [4] & (\vga_inst|v_counter [6] & \vga_inst|v_counter [5])))

	.dataa(!\vga_inst|v_counter[3]~DUPLICATE_q ),
	.datab(!\vga_inst|v_counter [4]),
	.datac(!\vga_inst|v_counter [6]),
	.datad(!\vga_inst|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h0001000100010001;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N3
cyclonev_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = ( \vga_inst|v_counter [8] & ( \always0~3_combout  & ( (!\vga_inst|v_counter [7] & (\always0~4_combout  & (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & !\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_inst|v_counter [8] & ( 
// \always0~3_combout  & ( (\always0~4_combout  & (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & !\vga_inst|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( \vga_inst|v_counter [8] & ( !\always0~3_combout  & ( (!\vga_inst|v_counter [7] & (\always0~4_combout  & 
// (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & !\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_inst|v_counter [8] & ( !\always0~3_combout  & ( (\vga_inst|v_counter [7] & (\always0~4_combout  & (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & 
// !\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\vga_inst|v_counter [7]),
	.datab(!\always0~4_combout ),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_inst|v_counter [8]),
	.dataf(!\always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~5 .extended_lut = "off";
defparam \always0~5 .lut_mask = 64'h1000200030002000;
defparam \always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N48
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( !\vga_inst|h_counter [3] & ( (!\vga_inst|h_counter [0] & (!\vga_inst|h_counter [4] & (!\vga_inst|h_counter [1] & !\vga_inst|h_counter[2]~DUPLICATE_q ))) ) )

	.dataa(!\vga_inst|h_counter [0]),
	.datab(!\vga_inst|h_counter [4]),
	.datac(!\vga_inst|h_counter [1]),
	.datad(!\vga_inst|h_counter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h8000800000000000;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N3
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( !\LessThan3~0_combout  & ( (\vga_inst|h_counter [7] & (\vga_inst|h_counter[8]~DUPLICATE_q  & (\vga_inst|h_counter [6] & \vga_inst|h_counter [5]))) ) )

	.dataa(!\vga_inst|h_counter [7]),
	.datab(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [6]),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h0001000100000000;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N27
cyclonev_lcell_comb \color_in[2]~1 (
// Equation(s):
// \color_in[2]~1_combout  = ( \always0~5_combout  & ( !\LessThan3~1_combout  & ( (!\always0~0_combout  & (!\always0~2_combout  & ((\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\always0~0_combout ),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\always0~2_combout ),
	.datae(!\always0~5_combout ),
	.dataf(!\LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[2]~1 .extended_lut = "off";
defparam \color_in[2]~1 .lut_mask = 64'h00002A0000000000;
defparam \color_in[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N30
cyclonev_lcell_comb \color_in[2]~2 (
// Equation(s):
// \color_in[2]~2_combout  = ( \always0~5_combout  & ( !\LessThan3~1_combout  & ( (!\always0~2_combout  & (!\always0~0_combout  & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\always0~2_combout ),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\always0~0_combout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\always0~5_combout ),
	.dataf(!\LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[2]~2 .extended_lut = "off";
defparam \color_in[2]~2 .lut_mask = 64'h000080A000000000;
defparam \color_in[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N12
cyclonev_lcell_comb \color_in~6 (
// Equation(s):
// \color_in~6_combout  = ( \color_in[2]~1_combout  & ( \color_in[2]~2_combout  & ( (\color_in~5_combout  & \color_in~4_combout ) ) ) ) # ( !\color_in[2]~1_combout  & ( \color_in[2]~2_combout  & ( \color_in~3_combout  ) ) ) # ( \color_in[2]~1_combout  & ( 
// !\color_in[2]~2_combout  & ( \color_in~0_combout  ) ) )

	.dataa(!\color_in~5_combout ),
	.datab(!\color_in~0_combout ),
	.datac(!\color_in~4_combout ),
	.datad(!\color_in~3_combout ),
	.datae(!\color_in[2]~1_combout ),
	.dataf(!\color_in[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~6 .extended_lut = "off";
defparam \color_in~6 .lut_mask = 64'h0000333300FF0505;
defparam \color_in~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N13
dffeas \color_in[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[0] .is_wysiwyg = "true";
defparam \color_in[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \vga_inst|red_reg~0 (
// Equation(s):
// \vga_inst|red_reg~0_combout  = (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & (!\vga_inst|h_state.H_ACTIVE_STATE~q  & color_in[0]))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!color_in[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~0 .extended_lut = "off";
defparam \vga_inst|red_reg~0 .lut_mask = 64'h0808080808080808;
defparam \vga_inst|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N22
dffeas \vga_inst|red_reg[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[5] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "21F97B8480BDFFFFFF8003FFF8800FF801F000FFFFFEFF807DFFFFE00FC003E066F047FF001BFFFFF5E1CDB170CD03E7000003FE00007F0001C00EFF87FFFFC1FFFFFFF9007F023C01FE000FFF01FFFFF15B6B8E2AA07FCFC18FFF80000FF801FE07FFFFFE01FFFFFCFFFFFE003FD03F807FF007FF0001FFFE7DE578701E00003FFFE00000FF801FFC07FFFF8000007F00000FDFF800F803E00FFE007FFE00000FFB47C6F19FFFFFFFC000003FF007FF0003FEF0000000060000071FFC027FC0F8027FF001FFFE00006059629C7FFFFFC180000FFFA03FF8007FFEE0000000000000000FFE007FC07C003FF8003FFFFE017A12DD239800018100000FFF007FF1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "007FFE400FFFE0000000000FFFC03FC01FC01FF0000FFFFFF01D802A890000000000001EFD007FF1007FE0003FFFFE000DFC000FFFC03DEC07FC01FE00067FFFFE44AA50DCE00000010001FFF00C7FC003FDC01EFFFFFFE11FFE0001FC0019FC00FE001FF8001FFFFF4A4244A00200000183FFFFC27EFE0007FF801FFFFFFFF9FFFFFC13FE0001FE00FFC03FFE20020203F28A910C7DFFF1FFFFFF3007FFFF01FFE2187FF83872FFFFFFFE127FF800FFE07FF0021FF8000001FB2DBA1CFFFFFFFFFFFE0007FFF001FFE001FFF018007FE1FFFF8007F000E7F027FF800DFFC000003C116C5CFFFFFFFFFE000107FFE003FE000FFF8001001FC1FFFF8001F000E1";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "F801FFF0003FF8E00004AD494EFBFFFFF1C000CF07FFF007FE000FE30000000F8001FFC001FC00E1FF01FFF8401FFFFFFE062A1D8BC001E1000000CFFFFD8007F801FFC000020006020001FC01FF8061FF003FFC40003FFFFF835E40C4C00000000001DFFFF8000FC003FD8000030006000000FE01FFE060FF000FFE400000401FC12ECE6FC3FE0001F9FFFFFFF011FE0007800000E1080000000007800FF8607F0007FFFF0000001FC8975775C7FFF1FFFFFFFFFE0031FE007F800043E000000C00003FE00FFF027E0E01FFE780000003FF3EE03B0DFFFF9FFFFEFFFE001FFD81FE0201E3F1FE000000003FF007FF007F00007FFFC1000001FF829D9F21FFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFF8003FF801FE0001E7FFFE0000000001F801FF803FE0000FFDFFC3C001FFC07FEEFBFFFEFFFFFFFFC0007FF007FE0003FFFFC00001E00001FF80FF881FF90001FDFFFFFE001FFCCD4E85CFFEFFFFFFFE0003FFC01FF8000FFFFFE00001F00001FFE07FFC07FF0001FFFFFFFF0001FF3598B187FFFFFFFFF8001FFE007FE0003FFFFFF00007F800000FF83FFC01FF8000FFFFFFFF00003F98791D87FFBFFFFFF0007FF801FF800EFFFFFFFE000FFDFC0007FE01FC003FC0003FFFFFFF88001F790B9B03FF1FFFF80007FFF001FE011FFFFFFFFE000FFFFE0007FF80FC001FE0001FFFFFFF98011E4B110502FF0DFE00000FFFE001FE011FFEEFFFFE00";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "9E27D51EFE7180BF8FB37DAF5304CC3323821521D5B1F27F09CE4909EC3FE23D210430E1A22DCC3D2B6545F90469FC81EDFAEC68AEA427035D361810053C0F26CF739687AD0E01C6EE686E7BC0106113CE65AADDB787FA03D88D2B06131090463CC1F187E0A2D3F614B11F672022C82560BEE8BD1D516CAB5C5AFF3C769FFE71D3179488718CF8D36C845D94011E88586B0C88D0B4A2076F6FAC3D1FFD7C2EE8CDFB221D700D7F8611ED2E00B1AC59423355767B81E328A13622D80D66E858ED6011CCE1F81B03E0C383C9FD11B80EC864F78C184A8E887F3316CF8DCD66F108D67038E6F6E100E23E32DCF0CB90ED9F87B7CD04E77B424BD0671FE63E9FEF28";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "D2987CBA9A7C812F6B980226EAC08207CE5F5E7F35A87F8281C7007CEEF1F8CD7C60438AB4199EFD117F9A251A749FE7C48305F0A5AC60E9705EC9FE3573799C7FC08783197FE280C3FE6E4860206EC23E0EB8B2E5030115AD65EA44440448A7DE2685FDDFCCC07206C04700E0F7E63B8A01837B5F408E7E5E22412D83EE2FF4E7A7E30A51E913FC087135C3F1303F1FC840CFB111BC07BAA74606DC35F56C64CD3E3753FDCBAC0D21FF6B50F1B5FEF1D9F09EDFE684623EFA1D9F3340FE86C4DB24F10BBEF82FE2024D199D0E2244010D8585817CF11E718BE0020C187F8F1FF1181F81C07FF9E7C5DFEC98D37F43DA1C38F0D1E3849A0141DC8E00A3403FF8";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "02CCFFE3817C0F87F80C0183FB81FE0FC43E0C0D209F0FB4222FAA28E0FC1DF8DBA80304B1BA3FC1FDBFB8703FF83FF7F8060181F7FFB801C79F3A4D0E16DD7B10A4758E8C831C783D370920ACB2F83E007E186601F81FF0CDE3C0FC00783DFF3FFEEC4DA06B4E9B26C77FF4539706783E1AAA9974F5FF0EFFBF00FFC1F00FF07FE3E07FF3E1FFFE63B891FFBB0928F940800447E318787D0D865381D10DFE7FF23902FF81FE00F2EFE1C00FE000FF3FCEF9D00D58E004FE731E0767801DF001F1332D13B16403E102000FF007FE40F207D1FF8FFC00000011FFF8F3F889E17FF3003CFFE5FE1FFDEECAE94BA9B208000B9DCEC0031FE1E0C1F0FFE2007FBE47";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00007F800FFE71C061EF0101F9FFFFFECFE56538EE5800FE010007FE313D8F99E1F1C07E000117FF83E731FFF9F1007FF8C67EFE000FDE1FFDC33C3965C6007FFF000FF0603E01FFC04FFF7FFF860001C21FFFEFFFF007C245F90EFFC001ECFEF254D6B9B294781FFF00067E003FC007F00FE00103FFF9FC01FFFFFFFF0007831FF0FF801FFE00004067E0E02F27FFFFFFE0001FF8383F800FF001FEFC0380FE3FFFFFFF81FF8074DCFFB001FC011DFFFCD0763EA20E0000000F8FFE0FFFC07FFF0DFF880020010300020001F00FFC03E240EE0007FFE200001A4BCEE9A7FFFFFFF8000FFFC000FC007FE003FFFFFF887EFFFE001FC07FC27F004781003FE000";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "3D83E1D89B2556C6652FA867395F80EC87B8AB84C5FEE4CFECD5012450CB7B878DB5C5FC16E6408495F0F36348B468986EC944D9A5DE35A32F8027F59D780BE76D600B8837F03FC22C3439372D06DF39050D48B058978B5A24FD18957EA6A273970E0134BABCB01C9BD6F2B1F40E0FFB70ACCF13FF812DBBEA0E49AF38E62B70A950243E6D3C7BC0F4E2B9FC47A206C3BAC76D4C740C1AF8AA45B1964A898458246EC7FA2512F157534760BE4ADFC50BEED37D7829ED78835F60A57D4B130B03D50C0F377D310F551DE5B6441A1AC4B5AFB93F5358362AEA598468CB6F1944C3571C1336CFE119ACC6BD70B8ED62314246740C9B9182EC8F72340E2DB1C42013";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "D95157E0AFDB25CAB61F543777EAE7823931508301D5B977C9148EF059D984CACC3C278299B45C46EE5344BC057A64DEF0D6E467B46F043926582939A99543DF74DDA7537326D8677BD537C9788B998AB7AD20AAE6E20C7C4660339B4964C957241455F242527233F0E6BC678EC7A9C1BC3B5BD7C69F5E113B5A3B1076DEEE41E3430D68EF09217906E010826365D75E1CBE2DA20D0600C8D5BB5566EFD3BD634EECFC3DF99F3BC3C5D02ADF610BF9D8F1A91C8BF098CAD305CD952EAD6FCFCD81C4C3B0F786B1176B0542A8A4153488BA6F83A2F2A699C477B9E9B2AACBF1145344B50A86DF84EA104E85FAF780D010FA0A5B7DC0BCE2C0F78CEA394BC6198D";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "81B5275417C1383CCEC1433ABB5F8B2E005341D53138370A5A981E6F86D6B523CF7738DA897B024D69C483DA66403AE41E717CBBD835D4FF82C0D6B0855A8FC9D07A2ED88FBBB1C276786329CAAD140903BF02E08B6E4A473C1894C8527C69960D6CE46995A15B8584089017EE8EDBFD72EA2277D24A09E0852B058FCC9DF1D90AF33D231CEE3C3FAECF17566B5B1A11BD5F01D7E3B10E19C00C693D1489B84D55DA70D3F0F8490BF039B80EEDD3F71E716134B86D76AD51367EF9BDA83143813DFD0E1621BDA0143F74893B85D1A69D85F9F056EB5BA210E3E0D64141E3ADEEFE4C21B691F15E674D651F4858981004CF576B267FACD8740565C514A37CCBCE";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "541ED0FAB54EB114E9CF4D72D0E193068710BF8864E89AE917402740CB3E6F1CCB70D3CBB63F56FA6C38C7D1A1F15B9FF005B1CFEC44B546803BF93769EB569447FFE79FA9CF8D677C2DDA1DB8B315F87F725C64C5C1BC336696790A13A3BB838C2523F18DF9862BE9ADF2DCE687E9B8F2E69D2B7917665897DCBE31EF09625519C2C169B6E1CFCC2CEA8DE715ECC84C88FDD1EEE1781E193F9DFF0401765FFB2719C8D0A88A141CC1B86052802FB527D861A2599C895A3D55F0F4F511076C2229123076F5FBF544CC82FB36C7C055BF984365A64F8522BBB996AAEFE8DEE68DD4BBCE3C2D2602237A350814384A47ED7B9A42CCE679367F7A30264EF8C6DD1B";
// synopsys translate_on

// Location: M10K_X38_Y80_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "7FBFFF80021FC07C001FFF80003FFFFFFC0001F811A20000000000007FFFC001FC01FFFFFFFFFD987FFDFF80000FE00FC00FFF8600007EFFFE00079C7EBC000000000001FFFD801FD801FFFFFFFFFF987FF9FF800003F803F007FF9E00000019FFC006CED7E2000000000001FFF0007F8001FFFFFFFFFFD867FFFFF00000FC03FC007FFFC00000007FFE0031E9680600000007FFFD8001FF8001FFFFFFFFFFF803FFC7F000007E003F807FFFF00000003FFE01FFCE7007FE00003FFFFC0001FF0001FFFFFFFFFFF803FFC7F200003E000FC018FFFE0000003FFE0079924E1FFE0001FFFFFC000FFF0001FFFFFFFFFFF807FEE6F3C0003FF807E0003FFFFF81C0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "01FE01198B42FFFFCFFFFFFFE00EFFFE0007FFF80007FFFE05E6F8F3E0001FF801E6000FFFFFFFE000FFFE31783DFFFFFFFFFFFF800FFFFE000FFFF00001FFFE0FFFFFFFF00207FF007F8001FFFFFFFE003FFFE1716FFFFFFFFFFFE0000FFF9D001FFFC00003FFFE5FFFFFFFF80003FF003FF00003FFFFFFC01FFFE2362FFFFFFFFFE040000FFF99003FFF800001FFF8FFFFFFFFFE0001FFE07FB80001FFFFFFF0007FF70E2FC00001E20000000FFF80007FFE0000007FF9FF9FFDFDFF0001FFF03FF3F8000003FFF8003EF7827F80000180000001DFFF80007FFE0000003FFDFF9FF0F9FFC001FFF901FFFE000001FFFC003FF22AFF0000000000007FFFFF80";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "007FFC01C0003EFDFF9FF07FFFE0003FFD007FFFF00000007E000DFEBC5A0000000000083FFFFF80007FFC01C0003FFDFFFFF87FFCF2001FFE0047FFF1FF80001FE0001DCB5830000000000E1FFFFF80007FF80186003FFF7FFDFFFFF87E001FEF80C7FFC1FFFFFE1FF0011D0E507C018000001FFFFFFF8001FFF00006007FFFFFFFFFFFF83F8007FDFCFFFFF01FFFFF03F806021A9E7FFFFE00000FFFFFFC000FFFE00E1F000FFDFFFFFFFFFCFF8001FFF879FFF801FFFF021FFE0261BA7FFFFF00000FFFFFFC000FFFE0061F800FFDFFFFFFFFFDFF8001FFF8087FFC01FFFF000FFE824E807DFFFF803E3FFFFFF8003FFFC003980007FDFFFFFFFFFFFF8001";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FF011EFFFFFFFFFF800FFE827288FFFFFFFFFFFFFFFFF0007FFF8001E00007FDFFFFFFFFFF878011FE010FFFFFFFFFFF8801FFC37F53FFFFFFFFF1FFFFFFE0007FFF0001E00001FDFFFFFFFFFF018039FF1C01FDFFFFFFFF88000FC269D7FDFFFFFFFDFFFFFF8000FFFC0039E00001FDFFFFFFFFDF019C3DFDF800FFFFFFFFFF000001FA8DE83FFFFFFE7FFFFFC0000FFFF80079E000003DFFFFFFFFDF819C3FFDC0003FFFFFFFF0000001FA0E061FFFFFFFFFFFFFC0001FFFF0007DE000003CFFFFFFFFFFE0703FFF00000FFFFFFFFFC000E064BAB26BFDFFFFFFFFFE00001FFFC00061C180003EFFFFFFFFFFF0003FFF80000FFFFFFFFFE001F68F2CCEC3FF";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N48
cyclonev_lcell_comb \color_in~7 (
// Equation(s):
// \color_in~7_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// \inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( \inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) )

	.dataa(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~7 .extended_lut = "off";
defparam \color_in~7 .lut_mask = 64'h024613578ACE9BDF;
defparam \color_in~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "0187C0E00002FE1FFFFFFFFFFFFFFFFFFFFC0003FEEDE7C001FFE193B649E39ACFF8E07A7A7F08060027C30001E8E005FFFFFFFFFFFFFFFFE03000F83FF20662061801202C15C205E012403801DFFC021E7FC60380FC006007FFFFFFFFFFFFFFC00382780183FFE04FF6FD8CCEC453C38036C011C99D07C07EFFC7E7E6FD9820073FF7FFFFFFFFFE000FFFF801C3CDC0CFF13FFFC4F432C880FEE00007FD8101E1EF0C7FFDE3F903F00DE3FFFFFFFFFE001FFF09FF319070BDFCFF3FB1CC30EFC1FF01FE07FCE000067CF80EC822F307FE00E3FFFFFFFFFE3E3E6783F9CE3A0E83F70F9F38C649E7FFED9E6007F9F98E077FF0058076E70FFE1C63FFFFFFFFFE";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "1ECC738CF7991B3E32C8323ED7C82C621130DC8E09E93A033F3D407106327063BF99003E01FFFFFFFE0E707B9FB03808603DF67CACC64F7CE7864193807539E5FF8710418AC307E03811C000017FFFFE1E1FDE7E5072300C47F803FC384088FB53CFE66DA6419F233200110E3707F8201337FFE007307FFE0E1C013EF1F9D0F432FD98470F5E20B83B79000E641FF063320DFEF9E9FD780502F6FDFE03003FFE31000CC93FF826BADE8BC1A4E01611BFFC07909CFD1E1FF80B180000E0E4187C01207FE198003FFE013DEE43258616FF01785CDA68D35C3AB38F246F8180E8102FB001113109FD1EE74E1FE1D8001E7E0030DE0E326432C2C8FBC9BE1FB370C4";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "C0DC1F95FF5E82F6096803F9D0013E003F1B8181FFFC181E66FCE965E5EF14C24DCB103E8CBEB4F925A4E49B60DA4293B0A601CDC3F69F05DF170E00613C421F372A475D378F1B34E232CE2BC483B754A80D247B862BA3B8BB06F73E1D5554BC7FFCFFFDF01FFE03FE6FFEC87F9FC293128D3304F5B287D58EF8CA88D2AE9A6F3F83885FFE9271FDFF8E207C001112E20CDFE4F2CC06112D1FF2D23FF3833EBA784AED82AFEE9666221031CF1E97EDFF461DA07C0000419CF2FE631C767C63F1FFEE51EC6BEDF5BC0107C52FDE9F8A60600039E1FD9ED18393B3C18FF801F3F1036C5450040CA053CFA66715A35CD91C71B56D62E3BBC65659F9CFFE0D1C3192";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "18C6320001F07799C9745C9B3E8032EA7474327B9CA81F35EA254587106B3AABC4EE11F3F685E002391D04B9C1C0FDF81651067452E8C63317F917E1C827A56C473C2FF1EF2E00870708C2F3FC3881F07D3C21103EF8E8019BDBC252C5859B4AF0A84090BA545D9DDF39520FEC5A7C253A63C70C3F1BBB3A0E57C8E8E0EF5FB93DFA3B8128D125D3546FE023DF0D650CDC0F117F1D5A3BE53F1145FA0FD37CA0754A9290FFCF1A3C8B55FA70675B752BEFFC296ABB362467F2B240A28C6BB6B2BAA8D5C114EFDA3304FA3C0D591E77DCB56DDA073B619DC962E5A4191A6A7E2392B86212416DC5F0F36849C9FCFE7E56B35CB028E793AA4269552F9FD6AD7CB9";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N21
cyclonev_lcell_comb \color_in~9 (
// Equation(s):
// \color_in~9_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\inst_rom|altsyncram_component|auto_generated|ram_block1a73 ) ) ) # ( 
// !\inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \inst_rom|altsyncram_component|auto_generated|ram_block1a73 ) ) )

	.dataa(gnd),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a73 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~9 .extended_lut = "off";
defparam \color_in~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \color_in~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "007FFFE003FFE7FFC0014FEB2258EF8600000001C1FFFFFFC000000000000FFC7FFF87FFFFFFF000007FFFE003FFEFFFC107E4C542B7FF870000000001FFFFFFE000000000001FF87FFFFFFFFFFFF000007FFFE003C7DFFFC10D40169DD5FF860000000001FFFFFFE000000000003FF83FFFFFFFFFFFF000007FFFE003801FFFE00F7098B81FFF860000000003FFFFFFE00000000007FFF83FFFFFFFFFFFF000007FFFE003003FFFE007C41E6DE3FF860200000003FFFFFFE00000000007FFF80FFFFFFFFFFFF000007FFFE000007FFFE03E11242329FC00020000020FFFFFFFFE0000000003FFF007FFFFFFFFFFF000007FFFE000007FFFE10CECC04CEC7C00";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "000000000FFFFFFFFE0000000003FFF001FFFFFFFFFFE00000FFFFE00000FFFF814E0332B2663E00000000000FFFFFFFFE0000000003FFF001FFFFFFFFFFE00001FFFFE00000FFFF80ABB263CE7A7E00000000000FFFFFFFFE0000000003FFE001FFFFFFFFFFC00001FFFFC00000FFFE80A90329828E7E000000000007FFFFFFFE0002000007FFE0007FFFFFFFFFC00003FFFF800000FFFFC163A60A90467E000000000007FFFFFFFE0006000007FFC0003FFFFFFFFF800007FFFF8000007FFFE1CB012D72567E000000000003FFFFFFFE0007C00007FFC0003FFFFFFFFF800007FFFF8000007FFFE9E8B96D1FB666000000010201FFFFFFFE0007E00007FFC0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "000FFFFFFFFF80001FFFFF8000003FFEFDA25E7A1C325E010000000007FEFFFFFC0001E0007FFFE0000FFFFFFFFF00001FFFFF8000003FFEFCC78A9B899F4E000000000007FFFFFFFC0001C000FFFF800001FFFFFFFF00001FFFFF8000003FFFFF750E31A4BFB800000020000FFFFFFFF8000001F9FFFC000001FFFFFFFE00001FFFFF8000003FFFE6B0434E19703C000003C0001FFFFFFFF000000FFDFFF8000001FFFFFFFE00003FFFFF8000003FFFE6A88578DBF25600000000001FFFFFFFF000001FC7FFFC000000FFFFFFFC00003FFFFF8000001FFFE6AAE8B537CFD801800000003FFFFFFFF000001F87FFF80000007FFFFFF800003FFFFF8000000FFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "C3FE48638CE37E00000000007FFFFFFFF980003F07FFF00000003FFFFFF800003FFFFF80000007FEC22F574FDD9BB600000000007FFFFFFFFFC0003E1FFFE00000007FFFFFFE00003FFFFF8000000FFFF7BACC2A2A508600000000020FFFFEFFFCE0003E1FF7F00000003FFFFFF800003FFFFFC000000FFEE6A0068B6BBEDE00000000001FFFFEFFFCE00001FFFFF00100000FFFFFF000001FFFFFE000000FFFE74A76CEDBCA8202000000003FFFFFFFFC600101FFFFF001800001FFFFF000001FFFFFE0000007FFC0C999D31E6F6600000000007FFFFFFFFC600107FFFFF001800001FFFFF800000FFFFFE0000003FFC02F27FA7086FC0000000001FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFF80000001FFFC00001C180001FFFFFFFFFFFF8003FFF80000FFFFFFFFFF800FF1F55CB21F7FFFFFFE00000001FFE000001F18001FFFFFFFFFFFFFFE01FFF800007FFFFFFFFFC00075C638119F1FFFFFF800001003FE0000007FF8001FFFFFFFFFFFFFFE01FFFC00007FFFFFFFFFE0003F150E4A9FBFFFFF800000101FFC000000FFFC001FFFFFFFFFFCFFFF00FFFC00003FFFFFFFFFE0007D18D08973FFFFFF000000001FFE000000FFFC001FEFFFFFFFFC7FFF80FFFE00001FFFFFFFFFE0002C0EDFFC4BBFFFFE0000001C1FFE0000007FFC03FFFFFFFFFFFC7FFFC0FFFE00001FFFFFFFFFE0000F88A5767FBFFFFC0000001C7FFF0000007FFC03FFE";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFE0100FFF8000007FFFFFFFEC10CA8FFFDB2CF87FC0000000601FFC000003FF9C0007FFFFFF9FFFFFE0F00FFF8000007FFFFFFFEE69E70F1FF14C387FC0000000603FFC000007FF9C0003FFFFFF9FFFFFF0F00FFF8000007FFFFFFFFEF0C4F03FEBA79CFFC000000060FFFC00001FFF9C0001FFFFFFFFFFFFF8F007FFC000007FFFFFFFFC1CF759DFED477FFFC0000000E0FFF800000FDF980003EFFFFFFFFFFFF9F007FFC000007FFFFFFFFC074DEEFFFDB17FFFC0000000E1FFD800000FDF98007FE7FFFFFFFFFFFFF0039FE000007FFFFFFFF89128DCDFF57C5FFFC0000003E1FFC00000079F98003FFFFFFFFFFFFFFFF0001FE000007FFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FF8D762A55FFC8EDFFFC00000FFE1FD800000079F80001FFBFFE01FFFFFFFF0001FE000007FFFE7FFF816D181BFF4259FFFC00001FFFFFC001F00079F80001FFFFF00701FFFFFF0000FF00000E1FFCFFFF889AA6C97AE5F078F8000187FEFFC21E000001FE0003FDFFF00601FFFFFF0000FF00000E1FF8FFFF826ED19FCF7B26FDF800018FFFFFE01E000001FE0003FDFFF806018FFFFF0000FF0000081FF07FFF030343CD0F8AFDFFF800001FFFFFF9F1800001FE0067FDFFF806001FFFFF0000FF0020001FE07FFE011AE874CD4F9FFFF000003FFFFFFFC0000001FF8007FDFDFC06001FFFFE0000FFFFE0001FE07FFE00C8EF09126E9BFFF00000303FFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "8000000001FC03FDFFFE07C03FFFFE0000FFFFF0001FC0FFFC005DEB806131790FC0000061FFFFFF81C00000007003FDFFFE07E03FFFFC0000FFFFF0001F81FFFC022A2C8DDFA03E0600001FE1FFFFFD81C00000000007FDFFFE07E03FFFF80000FFFFE0001F01FFF80E590B9D5FD37C0600003FE3FFFFFCC1800000000007FDFFFFF002FFFFF800007FFFE003E6007FF84866A37A64FD860000000CE1FFFFFF8200000000000EFFFFFFE000FFFFF800007FFFE003FE007FF00DF2752659FF8600000008E1FFFFFF8000000000000FFDFFFF8201FFFFF800007FFFE003FFC0FFE00C637729ABEF8600000001E1FFFFFF8000000000000FFC7FFF8603FFFFF800";
// synopsys translate_on

// Location: M10K_X14_Y79_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000007FFFFFFFFFFFFFE000000000000038000007FFF81E0000FFDF00007C6000001FEFFFFC000C0080003FFEFFFFFFFFE0000000000000007E000000FFFC1CC001FFEE03006000000020FFFFFC400100200000FFFFFFFFE00000000000001FFFFE0000001FFF1E8001FFE00120E000000000FFFFFCC000002000007FFFFFE0000000000007801FFFFF1000001FFF1E0003FFE0017FFFE00000007FFFFEFC0000000000201F03E000000000001FFFFFFFFF9C00000FFF1F001FFFF0007FFFE000000021FBFFFC0000000000001E01E000000000005FFFFFFFFFFE000007FF9FC01FFFF000FFFE000000000021FFFE0000000000001800600000007FECFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFE00000FFF9FC03FFFE000FFE0100000000001FFFFE000000000000000000000003FFCFFFFFFFFFFFF000007FF9FC13FFFE020FFFFFC6000000000FFFFF800000000000000000000107FFFFFFFFFFFFFFFC000067FFFC13FFFE000FFFFFEE000000000FFFFF8000000000000000000001FFFFFFFFFFFFFFFFFE000021FFFE35FFFC0E8FFFFFFF018000000FFFFFCFFE0000000000000001FFFFFFFC3FFFFFFFFFFFC00001F7FE07FFFC1E0FFFFFFFC1E0000007FFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFF00001FFFF07FFFD180FFFFFFFFFFE000003FFFFFFFEFE0000000000007FFFFFFFFFFFFFFFFFFFFFF80003FFFF07FFBFF98DFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFEE00001FFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFDC0031FFF07FFFFFFE1FFFFFFFFFFF00000783FFFFFFFFFE00001FFFFFFFFFFFFC00E000001FFFFFFF0031FFF03FFFEEFE1FFFFFFFFFFF80000001FFFFFFFFFFFC7C1FFFFFFFFFF800000000000FFFFEFFE000FFF03F39E67F9FFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFDFE0000000000001FFFFFFF8007FE03E18666FFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFDFE00000000000003FFFFFF8003F801F2FF31FFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFE0002000000000000700FFFFF8007F801E1FFBFFFFFFFFFFFFFFFF0000001003FFEFFFFFDFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFE00000000000000000001FFFFFE000F000E1FFBFFFFFFFFFFFFFFFFDF000000001FFFFFFFFFFFFFE000000001840000000003FFFFFF100000060C845F87FF9FFFFFFFFFFF8000000000007F9FDFFFF800000003E1CEE3E0000003FFFFFFF0E000061D0702007E00001FFFFFFFF000000000000000000000000000FFF3FEFFFFE00000E7FFFFF0E000061F0F00001C00001FFFFFFFF800000000000000000000000011FFFFEEFFFFE0007003FFFFF9E000071E1F00000000000001FFFFFFFF00000000002000000001E0FFFFFFFFFFFFFFC078001FFFFFE000039E1C00000000000000FFFFFFFFC000000000000000001FFFFFFFFFF303FFE7F878000063FFF";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FC60000E1FFFF001C00000FFFFF800000FFFFFE0000001FFF8148C30EDEF620000000007FFFFFFFFFC61000E1FFFF001C000007FFFF8000007FFFFF00000001FF8310A528F0E8E000000000FFFFFFFFFFE6180001FFF3001C000007FFFF8000007FFFFF80000001FF10C292C7AFB3A000000001FFFFFFFFFFE61C00007EF2001E000001FFFCE000007FFFFF80200007E697D1801B0D1E0000000000FFFFFFFFFE2CCE00183FFE003E000001FFF86000003FFFFFD8000003F791E08005151E0000000001FFFFFFFFFE3CC600183FFE003E000001FFE00000001FFFFFF8000000FF80CDC026663C0000000007FFFFFFFFFC3C0000183FFE001F000001FFF020000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "01FFFFFF8000000FFD046406B501C000000001FFFFFFFFFFC6C0000183FFE001F800001FFFFE000001FFFFFE00000007BD82F7FF9BDBC000000001FFFFFFFFFF860C000183FFFE01F800001FFFFE000000FFFFFE00000007FDC201FD3B840000000003FFFFFFFFFD0E0E000183FFFE03FC00001FFFFE0000001FFFFE000001FFFFC56FD1BF820000000003FFFFFFFFFC1C04000F83FFFF83FC00001FFFFE00000003FFFF820001FFFF638599FC2E0000000007FFFFFFFF1C1C00000F83FF9FC3FE00001FFFFE00000007E0FE7200000FFDC0000000000001080007FFFFFFFF9E3F800278007FFF07FC00001FFFFE40000101FEFFC0000007FFE7F00000000000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "000607FFFFFFFFFE1F80007901FFFFC3F800000FFFFFE20001983FFF80000003FFFFC000000000011C1F0FFFFFDFFFFFFF00000981FFFFF1F800003FFFFFE000019FFFFFC00000003EFFC0000000000FFE7FFFFFFFFFFFFFFE00000787FFFF83F00001FFFFFFE000013FFFFEF80000000EFFF001FE01FFFFFFFFFFFFFFFFFFE0000000078FFFFF83F00003FFFFFFF300007FBFFEFC00000007FFFE01FFFFFFFE07FFFFFFFFFFFFE0000000019FFFFFC1F00003FFFFFFFF80007F1FFFFFF0000003FFFFFFFFFFFFFE03FFFFFFFFFFFFE000000001BDFFFFC1F00007FFFFFFFFC0001E1FFFFFF0000001FFFFFFFFFFFFFE7FFFFFFFFFFFFFE000000001F9FFFF83";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "F0000C1FFFFFE3E0000E3FFFFFFC0000187FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001007DFFFE07F0000DFFFFFFE7F800003FFFFFFE00001C03FFFFFFFFFFFFFFFFFFFFFE0001C0000000003FFFFE03F0000DFFFFFFFFFE00003FFFFFFE00001C03FFFFFFFFFFFF8FFFFFFFE00001000000000007FFFF81E0000DF9FF37CFCE00003FFFFFFF800000FE07BFFFFFFFFFFFFFFFFE000000020000000007FFFF81E0000FFDFF1387CE00001FFFFFFF800001FE031FFFFFFFFFFFFFFFFE000180000000000007FFFF81E0000FFFFE03878600000FFFFFFF80000000000FFFFFFFFFFFFFFFFE000000000000000007FFFF81E0000FFFF8000786000001FFFFFFC000";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N48
cyclonev_lcell_comb \color_in~8 (
// Equation(s):
// \color_in~8_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) ) # ( \inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) ) ) )

	.dataa(!\inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~8 .extended_lut = "off";
defparam \color_in~8 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \color_in~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N42
cyclonev_lcell_comb \color_in~10 (
// Equation(s):
// \color_in~10_combout  = ( \color_in[2]~1_combout  & ( \color_in[2]~2_combout  & ( (\color_in~9_combout  & \color_in~5_combout ) ) ) ) # ( !\color_in[2]~1_combout  & ( \color_in[2]~2_combout  & ( \color_in~8_combout  ) ) ) # ( \color_in[2]~1_combout  & ( 
// !\color_in[2]~2_combout  & ( \color_in~7_combout  ) ) )

	.dataa(!\color_in~7_combout ),
	.datab(!\color_in~9_combout ),
	.datac(!\color_in~5_combout ),
	.datad(!\color_in~8_combout ),
	.datae(!\color_in[2]~1_combout ),
	.dataf(!\color_in[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~10 .extended_lut = "off";
defparam \color_in~10 .lut_mask = 64'h0000555500FF0303;
defparam \color_in~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N44
dffeas \color_in[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[1] .is_wysiwyg = "true";
defparam \color_in[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N57
cyclonev_lcell_comb \vga_inst|red_reg~1 (
// Equation(s):
// \vga_inst|red_reg~1_combout  = ( color_in[1] & ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & !\vga_inst|h_state.H_ACTIVE_STATE~q ) ) )

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!color_in[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~1 .extended_lut = "off";
defparam \vga_inst|red_reg~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \vga_inst|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N37
dffeas \vga_inst|red_reg[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[6] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400000000040000000000000000000000000000000000000001500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000005540010500151505000001404000000000000000000000005400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000550000000001555555055015150510000540400000000155000000004000540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055001541400555555555551555055000154000000000005405000140400054001000000040001000000000000000000000000000000000000000000000000000000000000000000000000000000041415401555555555555555555555555555555005";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000001400005540000554000455015015500150000000000000000000000000000000000000000000000000000000000000000000005415555155400155555555455540015555555540554000000140000000140011555000155410001551555554015400000000000000000000000000000000000000000000000000000001540015000000041555555000401550000105550050001554554015000000150000055500550555554055555541555555514055500000414001540000000000000000000000000000000000000000000555541541555505555554000050000000000154005405415555505555000015000101550014155555545555";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFF1FFFFD01E000000000000000000003FFFFFFF3E7C0000000123679E3FDF0071F8785FFFFFFFFFFFEFFFFFF1FFA00000000000000001FCFFFF83FFE07E0000000202031C207FFEFBFC7FFDFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFF8000007E00009000000084203FFFF3FEFCF9D07FFFFFFFFFFFFFFFFFFF8C0080000000001FFFFFFF800003000000FC00000080208FFFF1FFE07FD81FFE1EFFC7FFDE3FEFFFFF21C0000000001FFFFFF0800006F80400300C00000000FFFFFFFFE07FDE1FE007FF80FC822FCFFFFFF1C0000000001FFFFE7800031C7F07C00006001003007FFFDFE6007F9F9FE007FF0078076F8FFFFFF9C0000000001";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FECFFFFC007EE7C3CF000000F03010020030FC0C01ED3800003D007106327FE3BFF9FFC1FE000001FE0FFF87800FC7F79FC0000323383000180040000064380200071041820207E039F1FFFFFE8000001E1FDF81CF8FCFFDB8000003C7BE7704EC001992005801C0CC00100008F8002011F7FFFFF8CF80000E1C0041CFFFEF0DFD0267B8FFA1FF47C487FFF002380F80CC0001061E00000000F6FDFFFCFFC0003000017701F83F07DEF801E7FFE1FE5803FFE06202F9E007C407FFFF1F18000000207FE1FFFFC00000020180FA01E0CF007A60C237DFBFD97FFFCB127FFFF7FFC00FFFFFCFFE00E000401FE1FFFFE180000FE1F60383FF7808F9FE01DF8070E3";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "C0FFF17DFF7F80F9F61FFFFFEFFFC1FFC0040181FFFFE7E00603F6FC180E3D798FC8F1C0708132E73027EA7E61C200FC7E67FDCFFFFEE0FDE0080000613FFFE0F8DDFFCDF80FC6C9F100DE76476B306C380DF8F8011023FFBDFFFF3E1F1D6FFF80020001F01FFFFDFFE1FECB801FC110FEF2310DF7A700168178C2061011026F3FFF881FFE1E71FE0071C000001112FDFCC018F1020615F2FFFF60F7F39CC0408778E00E40110A662010000FFE1FE1FFB9E3C0000000001F0EC1E2E18FFFB7C1F9FF610BE3FFFA417E000021600002601FFE0001FF9EC183FDCFFE7006000001FF1FC8E0000001B309C166E263DCDFE3FE420C637C0001883FFE30000E9C0003";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFE0F8007F709C066C030DA1D058315147F76FFE3EDC22D109F90C7DC3BF1FE0007840003FF1EFB7FFE3F02061FE0FFF3EDC619FCFDFBC70C3E411DF3C7C3F0B98FD1FFF838F13F00000001F07F3FFFC03FFF17FFE7D60031FF5DC276FA8A301C7CEF459FC1FFED400D8180D83CFC3FF3C0023338006FC8D1000FBFBECFFC3C273B5F3CD9239F4DF707E7620CC07F825F1D8DCCC27E9E31FDF012B0400879017FC00FF83FBBC9FDA905270610AEA68A603D53FD6602CD82FF8D9BB5BD7B8F31FFE311E1CCF806420EE6E0701E4C203C7F62F9831E523A8388BCC41FC0613E441FC0E207FEF30EB9F8F2FFE277BCDC300E7F9FC582F9CE1FEE5E8F0AEF";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N0
cyclonev_lcell_comb \color_in~13 (
// Equation(s):
// \color_in~13_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) 
// ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) )

	.dataa(gnd),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~13 .extended_lut = "off";
defparam \color_in~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \color_in~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "E87AFFC6033087FE1C41FC98393F010D00413B8335FFFD0000C8FE07C12F44007E71C203A1D73F21497C1C2A2F878EF2217F7C40C3C10D8FC7FE4C0DF91BC5FF9F900FF1F81FC00FE18E0A338BBF3A201A91CF0DB1BEC3BD9906FF0380996001EFFE33CCCDA2301D0A13013FF80FFFF8F09F33D0FB07A0CBE388EFD6BE1683FE71BBE4026E180200F0E283FC7F3D60C215E39273FBFE0706494EFAAB3799C3E2DC0317D76E268046E1A45D7E4D3BF8F21D3C3701CA226ADAC8FFD982C8CDF9FFBC8B05D08AFFFDB8701FEEE9F57F6FB7CBC5C9044FC0362EDFFFF0BC6AE8FA3DC95C4AF6061606E0DF4CFF7978BBC2C0E7E7C99C736F50751E8DF98A31FC3BB0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "AF27B81029FA2BC956274814F1E4E7FB06CC20BC7E7FD0F0B9F377FFB2E5F603ED7C3AF3D6339B876F4146D09F037726F6FD2F9B8C69F83C1F960A03E108400C6B156EE06C043DAF17E4C3A148F7E6079193C22C1A0718F0061D3222CA64FE8BE2085EF3B4EDE9AD7C37B78000046001123FCF89C11FBFE9153A28F3FA64E9127F04F4B872F1208C7D1FE4F3EC69917F85F68CDFF065C00FBB000418D01D13032DE1123D9C65C6ED8410108F0F0FFC3C83D51B05D098A7E067F689BB8EEA31F26CC5414F3806EE1603483ED577783A1F41DE0EE003DEC2387A37864D2EB703E5F8507CD9B80A49F05F39FB82F9FF3FE83FCFD85756B1192CF799B7F59A194C0E";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "668F5FDC1538B43FEAFE96CB4F3F8209FF4C81CACD3E027A75996C4AFFC6951C3F965FAEDF75E37B79D3E0258071AD2201814B4C40094D0EB63E0CC778987007CF82B1D18183E1C2067E60EFE3D2F8C2E32CA4FC0F989D9B6FE01A183F829BE1F48FE36E9A411C744CE3E01FE0B03E00FA0E2038F3800F3E021C827DC10A175199FCB345E03BC73FC250F83809DD1DD9BC444213EC7F13FE7FF39E8F09CFC7EE5E8D05EC0F6221AE003EC01531E834000701068E0C778D51307F404E5801A1813DBD0067E7C3C066D08763E5E28B59FDF87EF360C07DD00F001FF9A6CFE372BA0F84743017FF4001823A1C71C0001AB91762E43F9571EFC30798013571872C3F";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "93FFFF7AFD31A2D21800B95610E174FEFF5F41CEDBEBED47F51C1FC3FF76109E33932320D001C7FF43FE39374404B8A9F6264546F1A2A70300D111279E5469D2A87F6181BFDC77C88032F2503833D97F800CDF7413CC1DFF5D4986F11C13987FF3CCE0001E42BE0E1BB176130CEB9E8C720637B50110747F0821BFDFC4464623F83F002C4090C04D2FF603E7886CEFCD181E0ECCF6F171C9637F97BC86B19A7FD8FFC810374D73DD0E799E21FE5E7E80181FDE40F81F13FDD67009FDEEF86035228D0079F846F63B09E0FF3194C0AD8067C01E1830197D805D81D11E13C1F8FC198BFEC20F27FC0A3D360A0FC38741C28DFE7CCC78C62E7FF9FFE67F203930FF";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "007A7D842B35FFFFFF800000077FFFF8000FFFFFFFFEFFFFFFFFFFFFF00003FF990047FFFFE0000004AB7F801BC103E700000001FFFFFF00003FFFFF87FFFFFFFFFFFFFFFF80023FFE00000FFFFE000000579F800A007FCFC000007FFFFFF80001FFFFFFFE01FFFFFCFFFFFFFFC0003FFF800007FFFFFE000014AA000000000000001FFFFFFF800003FFFFFF8000007F00000FDFFFFF0003FFF000007FFFFFFFF0136DD402000000003FFFFFFFF00000FFFFFEF0000000060000071FFFFD8000FFFD800001FFFFFFFF8198B1018000003E7FFFFFFFA00007FFFFFEE0000000000000000FFFFF80007FFFC000003FFFFFFF81C8A01C67FFFE7EFFFFFFFF00000E";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFFE40000000000000000FFFFFC0001FFFE000000FFFFFFFE0842676FFFFFFFFFFFFFEFD00000EFFFFE000000000000000000FFFFFC20007FFFE0000067FFFFFFA390C23FFFFFFFFFFFFFFF000003FFFFDC0000000000000000001FFFFE60000FFFFE000001FFFFFF800C49FFFFFFFFFFFFFFFC00001FFFFFF80000000000000000003FFFFFE0000FFFFC00000020203FDDCF707FFFFFFFFFFFF30000000FFFFE2000007C78D00000000027FFFFF00007FFFFDE000000001FD5FAB3BFFFFFFFFFFFE0000000FFFFFE000000FE7FF801E00000007FFFF180027FFFFF2000000003FB6EA3BFFFFFFFFFE000000001FFFFE0000007FFFFFE03E00000001FFFF1E";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "0001FFFFFFC000000007908B8BFBFFFFF1C0000000000FFFFE00001CFFFFFFF07FFE000001FFFF1E0001FFFFFFE0000000069BE977C001E10000000000027FFFF800003FFFFFFFF9FDFFFE0001FFFF9E00003FFFFFFFC0000003C309F1C00000000000000007FFFFC000027FFFFFFFF9FFFFFF0001FFFF9F00000FFFFFFFFFBFE000BDC65BC0000000000000000FFFFE00007FFFFFFFFFFFFFFFFFF8000FFF9F800007FFFFFFFFFFE000A2CF79C000000000000001FFFFFE00007FFFFFFFFFFFFFFFFFC0000FFFFD800001FFFFFFFFFFFC003F45E24000000000000001FFFFFD8001FFFFFFFFFFFFFFFFFFC00007FFFF8000007FFFFFFFFFFE0002A357A20000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "0000000007FFFFF80001FFFFFFFFFFFFFFFFFFFE0001FFFFC000000FFFFFFFFFFE0000B510100001000000003FFFFFF00001FFFFFFFFFFFFFFFFFFFE0000FFFFE0000001FFFFFFFFFFE000139192300100000001FFFFFFC00007FFFFFFFFFFFFFFFFFFFE00007FFFF8000001FFFFFFFFFFFE00197204780000000007FFFFFE00001FFFFFFFFFFFFFFFFFFFFFF0003FFFFE000000FFFFFFFFFFFFC03AF1B278004000000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFF80001FFFFC000003FFFFFFFFFFFE18A36B8FC00E00007FFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFF80000FFFFE000001FFFFFFFFFFEE03DC892FD00F201FFFFFFFFE00001FFFFFEEFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "9BFE05FE000E7F3FFE72FD4DD307F20203FC1D3FF9B0FFAE0FF6784F807FDDC01C040007E0304003EB037BF90206010160044CF77FD827FFA007E01006C010C77F9B8C59DD61FFFEE017F1F800207FF031FC2E23CF5FFDFD997F770613770847FF31F4E0003DFD59CEDD3D1003CBF822938E0900E11080E6E21806FC765FFFFD90F0630071FF073B6EF9463FFFED11C0D966BA0FE4D4039FE04CC3FFFEF1DC18CC06E201000FFF861E1D0FFF31DFB9CBC317888601F1C061D8BDAC003CD818E01FE0FCE007D50C1F3F803FFEEE3801FE0A0F8C1065008880CCD5003A0F06FEF7154084E6E2DEFF1DFE00030FF8281F9F807FCD06FF87407BE01FFFF7EEFE0FA7";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "ED3C7FB41D010131A4E78C1804C18207CE3F7E7F3247FF827FC0FFFFF00FFF00BFE043F2EFF9EEFF2E7E1C98E2F6E006061ABE309A5FFFF7FFC06001CDF3067E003F807CE10002FFFC01EA7D6FE171023FED3C7DE70301F8A94EA65F4DF0084021E72DFC003FC00DFFC03F00000007C2758078B5B03F0F81AE31FB3D83FE3FF9190945056406EFFC0801523FF00FFF0007C03FB0EE43F83C8C7E05AFE9FA6FE7323B7C1201F83BF021191770F880010E27FFFEC01E801E0005FD80CF000079073C191CEB40FFBE03FE73D0A0FFC67C00021CA0FD9F3FFE71881FFDFC07FF80FFF007FF803FFFFE07C63FF2D81F807FE21C3D80101C03E7FFBF433E0066400007";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFC0001F8003FF8007FC007FFB81FFF03801F00D3F1FEC463FC1C638E0FE1DF8C25B7FF9E3C5FFC0027FB80FFFF8000FF801FF8000000001C79F3C330018D3032E3CB3FF03051C07FF394203903207FE0001E7E60007FFF0021FC003FFFFFFFF00003FCC2FF2319CC0FF80087018FE07FFB9FE9BDDF000FFFFBF00003FF0000FFFE01FFFF00000001FFFD001280E100100FFF8381FE007FD0DA3A7805D0000000DC6FFFF8001FFF2001FC0001FFFFFFFC100100D88FFF800001E07E7801DF0000131A501126403E10200000FFFFE400DFFD0007FFC000001F1FFF8FFFFF61E8000003CFFFDFFFFFDEFE8EF6E7B0FFFFFFDFFFEC000001FE0000FFFE2000001B8";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFE018E0061EFFFFE0600000130A12400AA9000FE01000001CFFD80661FF1C001FFFFFFFF8018CE000600007FFF398100000FDE1FFF287BFFCA69FF8000FFFFF06001FFFFC00000FFFF860001C2000000000007FDFA000EFFFFFE0001001336818A94781FFF000001FFFFC0000FFFE00000000601FFFFFFFFFFFFF8031FFF00001FFFFFFFBEABD91FEB9A0000001FFFFFF838007FFFF0000103FC7F000000000001FFFF881CFFFFFE00011DFFFDC639FFDD7BFFFFFFFFFFFE00003FFFFF000077FFFFFFFCFFFFFFFE000FFFFC0040EFFFF8000000002149CE5F37FFFFFFF80000003FFFFC00001FFFFFFFFFFFFFFFFFFFE0007FFD800047FFFFC00000";
// synopsys translate_on

// Location: M10K_X41_Y80_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFDE0007FFFE00000003FFFFFFFFFFE013C4DFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFF0000FFFF0000000007EFFFFFFF8030383FFFFFFFFFFFFFFFD800027FFFFFFFFFFFFFFFFFFFFFFFFFC0003FFF8000000000019FFFFF90045DFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFF8000000000007FFFFFC0211FFFFFFFFFFFFFFD8000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFF8000000000003FFFFE00730FFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFE700000000003FFFFF861B33FFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFEFFFFFFFFC00007FFFFC000000000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "01FFFFE7013FFFFFFFFFFFFFE0000001FFFFFFF80007FFFFFDFEFFFFFFFFE00001FFFFF00000000000FFFFFF2DCFFFFFFFFFFFFF80000001FFFFFFF00001FFFFFFFFFFFFFFFDF800007FFFFE00000000003FFFFF24BFFFFFFFFFFFE000000062FFFFFFC00003FFFFFFFFFFFFFFFFFC00003FFFFFFC000000001FFFFFC6FFFFFFFFFFE04000000066FFFFFF800001FFFFFFFFFFFFFFFFFE00007FBFFFFE00000000007FFED1FFC00001E200000000007FFFFFFE0000007FFFFF9FFDFDFFFFFE00003FFFFFFFFFFC0000003EFFA1BF8000018000000000007FFFFFFE0000003FFFFF9FF0F9FFFFFE000001FFFFFFFFFE0000003FFF47BF0000000000000000007F";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFC0000003EFFFF9FF07FFFFFFFC000007FFFFFFFFFFF80000DFFE93A0000000000000000007FFFFFFC0000003FFFFFFFF87FFFFFFFE0000047FFFFFFFFFFE000001D2E380000000000000000007FFFFFF80000003FFF7FFDFFFFFFFFFFE00000C7FFFFFFFFFFE000001CD6380000000000000000007FFFFFF00000007FFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFC000003A6EA000000000000000003FFFFFFE00000000FFFFFFFFFFFFFFFFFFE000079FFFFFFFFFFFDE0000298E8000000000000000003FFFFFFE00000000FFFFFFFFFFFFFFFFFFE0000087FFFFFFFFFFFF000032B60020000000000000007FFFFFFC000000007FFFFFFFFFFFFFFFFFE";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00011EFFFFFFFFFFFFF00003BA7000000000000000000FFFFFFF8000000007FFFFFFFFFFFFFFFFEE00010FFFFFFFFFFFFFFE0003D15000000000000000001FFFFFFF0000000001FFFFFFFFFFFFFFFFC6000001FDFFFFFFFFFFFFF002950400000000000000007FFFFFFC0000000001FFFFFFFFFFFFFFFFC2000000FFFFFFFFFFFFFFFE027A28000000018000003FFFFFFFF800000000003FFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFE02B11A000000000000003FFFFFFFF000000000003FFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFF1F0534305C020000000001FFFFFFFFC000000000003FFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFE0946A645F600";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \color_in~11 (
// Equation(s):
// \color_in~11_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// \inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~11 .extended_lut = "off";
defparam \color_in~11 .lut_mask = 64'h0123456789ABCDEF;
defparam \color_in~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FF80000003FFE7FFFFFE0266BB0C1079FFFFFFFFFFFFFFFFC000000000000FFFFFFF87FFFFFFFFFFFF80000003FFEFFFFFF82376DF100079FFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFF80000003C7DFFFFFF00CA8CCFC0079FFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFF80000003801FFFFFF016DC5A740079FFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFF80000003003FFFFFF896F210D00079FFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFEAC5B4789C03FFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFCA500C411003FF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFEC76E9F0C9401FFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFF1DD342965201FFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFE0000000000FFFEFF0824A852AC01FFFFFFFFFFFFFFFFFFFE0002000007FFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFE88024B51AE01FFFFFFFFFFFFFFFFFFFE0006000007FFFFFFFFFFFFFFFFFFFFF800000000007FFFFE50299B9DB201FFFFFFFFFFFFFFFFFFFE0007C00007FFFFFFFFFFFFFFFFFFFFF800000000007FFFF651A1753A7001FFFFFFFFFFFFFFFFFFFE0007E00007FFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFE000000000003FFEF2A0B17A886A59FEFFFFFFFFFFFFFFFFFC0001E0007FFFFFFFFFFFFFFFFFFFFFE000000000003FFEF323088B4B4551FFFFFFFFFFFFFFFFFFFC0001C000FFFFFFFFFFFFFFFFFFFFFFE000000000003FFFF05B1601DA36D3FFFFFFFFFFFFFFFFFFF8000001F9FFFFFFFFFFFFFFFFFFFFFFE000000000003FFFF8533932C169A9FFFFFFFFFFFFFFFFFFF000000FFDFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFF8A4918C47BD0BFFFFFFFFFFFFFFFFFFF000001FC7FFFFFFFFFFFFFFFFFFFFFFC000000000001FFFF9B3517ABBB2C5FE7FFFFFFFFFFFFFFFF000001F87FFFFFFFFFFFFFFFFFFFFFFC000000000000FFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FD0C0CD341E811FFFFFFFFFFFFFFFFFFF980003F07FFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFC9F29A24FF0A5FFFFFFFFFFFFFFFFFFFFC0003E1FFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFF87DF532576D99FFFFFFFFFFFFFFFEFFFCE0003E1FF7FFFFFFFFFFFFFFFFFFFFC000000000000FFFF97673232CEB01FFFFFFFFFFFFFFFEFFFCE00001FFFFFFFEFFFFFFFFFFFFFFFFE000000000000FFFF8E0274E99789FFDFFFFFFFFFFFFFFFFFC600101FFFFFFFE7FFFFFFFFFFFFFFFE0000000000007FFFEF99E817D9E19FFFFFFFFFFFFFFFFFFFC600107FFFFFFFE7FFFFFFFFFFFFFFFF0000000000003FFFEE7DCE13C0E03FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FC60000E1FFFFFFE3FFFFFFFFFFFFFFFF0000000000001FFFF2AC96677331FFFFFFFFFFFFFFFFFFFFC61000E1FFFFFFE3FFFFFFFFFFFFFFFF80000000000001FFFF7BDDC4D0C71FFFFFFFFFFFFFFFFFFFE6180001FFFFFFE3FFFFFFFFFFFFFFFF80000000000001FFEAD617BB40BC7FFFFFFFFFFFFFFFFFFFE61C00007EFFFFE1FFFFFFFFFFFFFFFF80000000000007E7F83F001B4621FFFFFFFFFFFFFFFFFFFE2CCE00183FFFFFC1FFFFFFFFFFFFFFFFC0000000000003F7FE1200011321FFFFFFFFFFFFFFFFFFFE3CC600183FFFFFC1FFFFFFFFFFFFFFFFE0000000000000FFFF0800000803FFFFFFFFFFFFFFFFFFFC3C0000183FFFFFE0FFFFFFFFFFFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FE0000000000000FFEF8C000048E3FFFFFFFFFFFFFFFFFFFC6C0000183FFFFFE07FFFFFFFFFFFFFFFE00000000000007BFFD000000743FFFFFFFFFFFFFFFFFFF860C000183FFFFFE07FFFFFFFFFFFFFFFF00000000000007FFFD5E02C44FFFFFFFFFFFFFFFFFFFFD0E0E000183FFFFFC03FFFFFFFFFFFFFFFFE00000000001FFFFFB982E606DFFFFFFFFFFFFFFFFFFFC1C04000F83FFFFFC03FFFFFFFFFFFFFFFFFC0000020001FFFFFEFA6727DBFFFFFFFFFFFFFFFFFF1C1C00000F83FFFFFC01FFFFFFFFFFFFFFFFF81F000200000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3F800278007FFFF803FFFFFFFFFFFFFFFEFE010000000007FFFFFFFFFFFFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFE1F80007901FFFFFC07FFFFFFFFFFFFFFFE67C00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000981FFFFFE07FFFFFFFFFFFFFFFE600000000000003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000787FFFFFC0FFFFFFFFFFFFFFFFEC00000000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000078FFFFFFC0FFFFFFFFFFFFFFFFF8040000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000019FFFFFFE0FFFFFFFFFFFFFFFFF80E0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001BDFFFFFE0FFFFFFFFFFFFFFFFFE1E0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001F9FFFFFC";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0FFFFFFFFFFFFFFFFFF1C00000000000187FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007DFFFFF80FFFFFFFFFFFFFFFFFFFC000000000001C03FFFFFFFFFFFFFFFFFFFFFE0001C0000000003FFFFFFC0FFFFFFFFFFFFFFFFFFFC000000000001C03FFFFFFFFFFFFFFFFFFFFE00001000000000007FFFFFE1FFFFFFFFF37CFFFFFFFC0000000000000FE07BFFFFFFFFFFFFFFFFE000000020000000007FFFFFE1FFFFFFFFF1387FFFFFFE0000000000001FE031FFFFFFFFFFFFFFFFE000180000000000007FFFFFE1FFFFFFFFE0387FFFFFFF000000000000000000FFFFFFFFFFFFFFFFE000000000000000007FFFFFE1FFFFFFFF80007FFFFFFFE0000000000";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000007FFFFFFFFFFC000000000001FFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFF00C62F466A080000001FFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFF884B976900E0000007FFFFEFFFFE0000000000001FFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFC010D533E04000007FFFFFEFFFFC0000000000001FFFFFFFFFFCFFFFFF000000003FFFFFFFFFFFFF8222A344CC000000FFFFFFFFFFFE0000000000001FFFFFFFFFFC7FFFFF000000001FFFFFFFFFFFFFD2242ED604400001FFFFFFFFFFFE000000000003FFFFFFFFFFFC7FFFFF000000001FFFFFFFFFFFFFF12299CC08400003FFFFFFFFFFFF000000000003FFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFF300500116A87803FFFFFFFFFFFFC00000000000007FFFFFF9FFFFFFFFFF0000000007FFFFFFFFFFCC53C800E9847803FFFFFFFFFFFFC00000000000003FFFFFF9FFFFFFFFFF0000000007FFFFFFFFFEF1C0480032D43003FFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFF8000000007FFFFFFFFFF320662013F9C0003FFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFF8000000007FFFFFFFFFF8952300116600003FFFFFFFFFFFD80000000000007FFFFFFFFFFFFFFFFFFC600000007FFFFFFFFFEE0FD1000ED820003FFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFE00000007FFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFF82C680004EB60003FFFFFFFFFFD800000000000001FFBFFE01FFFFFFFFFFFE00000007FFFE7FFFFEB9138000D9140003FFFFFFFFFFC001F00000000001FFFFF00701FFFFFFFFFF0000000E1FFCFFFFFFB04CCC042B6B8707FFFFFFFFFFC21E000000000003FFFFF00601FFFFFFFFFF0000000E1FF8FFFFFC8FB85230B0BD0207FFFFFFFFFFE01E000000000003FFFFF806018FFFFFFFFF000000081FF07FFFFD13484A0058020007FFFFFFFFFFF9F1800000000067FFFFF806001FFFFFFFFF000000001FE07FFFFEC4DEF800A460000FFFFFFFFFFFFFC0000000000007FFFDFC06001FFFFFFFFF000000001FE07FFFFF19477D000164000FFFFFFFFFFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "80000000000003FFFFFE07C03FFFFFFFFF000000001FC0FFFFFF05C9D3E29606F03FFFFFFFFFFFFF81C00000000003FFFFFE07E03FFFFFFFFF000000001F81FFFFFDB0AB9D907DC1F9FFFFFFFFFFFFFD81C00000000007FFFFFE07E03FFFFFFFFF000000001F01FFFFF03FE966F00C83F9FFFFFFFFFFFFFCC1800000000007FFFFFFF002FFFFFFFFFF80000003E6007FFFF6BBD6DEAD0279FFFFFFFFFFFFFFFF8000000000000EFFFFFFE000FFFFFFFFFF80000003FE007FFFF2E31209620079FFFFFFFFFFFFFFFF8000000000000FFFFFFF8201FFFFFFFFFF80000003FFC0FFFFF203DBC8B81079FFFFFFFFFFFFFFFF8000000000000FFFFFFF8603FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \inst_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_address[12],rom_address[11],rom_address[10],rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../arquivo.mif";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_qrf1:auto_generated|ALTSYNCRAM";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000007FFFFFFFFFFFFFE000000000000000000007FFFFE1FFFFFFFF00007FFFFFFFE0100000000C0080003FFEFFFFFFFFE00000000000000000000000FFFFE33FFFFFEE03007FFFFFFFDF000000000100200000FFFFFFFFE00000000000000000000000001FFFE17FFFFFE00120FFFFFFFFFF0000000000002000007FFFFFE0000000000000000000000000001FFFE1FFFFFFE0017FFFFFFFFFFF800000000000000000201F03E0000000000000000000000000000FFFE0FFFFFFF0007FFFFFFFFFFFDE0400000000000000001E01E00000000000000000000000000007FFE03FFFFFF000FFFFFFFFFFFFFFDE0000000000000000180060000000000000000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "000000000000FFFE03FFFFFE000FFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFE03FFFFFE020FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000067FE03FFFFFE000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000021FE01CFFFFC0E8FFFFFFFFFFFFFFFF000000000000000000000000000000003C00000000000000001F601FFFFFC1E0FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000001FE00FFFFFD180FFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FE00FFFFBFF98DFFFF";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFE000000000000000000000000000000000000000000000000031E00FFFFFFFFE1FFFFFFFFFFFFFFFF87C0000000000000000000000000003FF1FFFFFE00000000031E00FFFFFEEFE1FFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFF00000000000E00FFF39E67F9FFFFFFFFFFFFFFFFFFF8000000000000000000000201FFFFFFFFFFFFE0000000000601FFE18666FFFFFFFFFFFFFFFFFFFFFE000000000000000000000201FFFFFFFFFFFFFC000000000207FFF3FF31FFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFDFFFFFFFFFFFF8FF00000000607FFE1FFBFFFFFFFFFFFFFFFFFFFFFFEFFC0010000020000";
defparam \inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "001FFFFFFFFFFFFFFFFFFFE0000000010FFFE1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFC000000001FFFFE0F845F87FF9FFFFFFFFFFFFFFFFFFFFFFF8060200007FFFFFFFFFFFFFFFFFFFFFC000000001FFFFE1F0702007E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF180000001FFFFE1F0F00001C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFF1E1F00000000000001FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFF9E1C00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF303FFE7FFFFFFFF9C000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \color_in~12 (
// Equation(s):
// \color_in~12_combout  = ( \inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// !\inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// \inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( !\inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) ) )

	.dataa(!\inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~12 .extended_lut = "off";
defparam \color_in~12 .lut_mask = 64'h0303CFCF44774477;
defparam \color_in~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N36
cyclonev_lcell_comb \color_in~14 (
// Equation(s):
// \color_in~14_combout  = ( \color_in[2]~1_combout  & ( \color_in[2]~2_combout  & ( (\color_in~13_combout  & \color_in~5_combout ) ) ) ) # ( !\color_in[2]~1_combout  & ( \color_in[2]~2_combout  & ( \color_in~12_combout  ) ) ) # ( \color_in[2]~1_combout  & ( 
// !\color_in[2]~2_combout  & ( \color_in~11_combout  ) ) )

	.dataa(!\color_in~13_combout ),
	.datab(!\color_in~5_combout ),
	.datac(!\color_in~11_combout ),
	.datad(!\color_in~12_combout ),
	.datae(!\color_in[2]~1_combout ),
	.dataf(!\color_in[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~14 .extended_lut = "off";
defparam \color_in~14 .lut_mask = 64'h00000F0F00FF1111;
defparam \color_in~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N37
dffeas \color_in[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[2] .is_wysiwyg = "true";
defparam \color_in[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \vga_inst|red_reg~2 (
// Equation(s):
// \vga_inst|red_reg~2_combout  = ( color_in[2] & ( (!\vga_inst|h_state.H_ACTIVE_STATE~q  & !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!color_in[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~2 .extended_lut = "off";
defparam \vga_inst|red_reg~2 .lut_mask = 64'h00000000C0C0C0C0;
defparam \vga_inst|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N46
dffeas \vga_inst|red_reg[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[7] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N52
dffeas \vga_inst|green_reg[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[5] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \vga_inst|green_reg[6]~feeder (
// Equation(s):
// \vga_inst|green_reg[6]~feeder_combout  = ( \vga_inst|red_reg~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|green_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|green_reg[6]~feeder .extended_lut = "off";
defparam \vga_inst|green_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|green_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N49
dffeas \vga_inst|green_reg[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|green_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[6] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N52
dffeas \vga_inst|green_reg[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[7] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N55
dffeas \vga_inst|blue_reg[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[5] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N58
dffeas \vga_inst|blue_reg[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[6] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y77_N23
dffeas \vga_inst|blue_reg[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[7] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N27
cyclonev_lcell_comb \vga_inst|blank (
// Equation(s):
// \vga_inst|blank~combout  = ( \vga_inst|hysnc_reg~q  & ( \vga_inst|vsync_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vsync_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|hysnc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|blank .extended_lut = "off";
defparam \vga_inst|blank .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_inst|blank .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y60_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
