//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33053471
// Cuda compilation tools, release 12.2, V12.2.128
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_75
.address_size 64

	// .globl	dgemm_naive
// _ZN15bench_dgemm_gpu11dgemm_optim12shared_array6SHARED17h38a2c17d5bb55585E has been demoted
// _ZN15bench_dgemm_gpu11dgemm_optim12shared_array6SHARED17h3eb641a233d76cddE has been demoted

.visible .entry dgemm_naive(
	.param .u64 dgemm_naive_param_0,
	.param .u64 dgemm_naive_param_1,
	.param .u64 dgemm_naive_param_2,
	.param .f64 dgemm_naive_param_3,
	.param .f64 dgemm_naive_param_4,
	.param .u64 dgemm_naive_param_5,
	.param .u64 dgemm_naive_param_6,
	.param .u64 dgemm_naive_param_7,
	.param .u64 dgemm_naive_param_8,
	.param .u64 dgemm_naive_param_9
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<9>;
	.reg .f64 	%fd<15>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd11, [dgemm_naive_param_0];
	ld.param.u64 	%rd12, [dgemm_naive_param_2];
	ld.param.f64 	%fd4, [dgemm_naive_param_3];
	ld.param.f64 	%fd5, [dgemm_naive_param_4];
	ld.param.u64 	%rd13, [dgemm_naive_param_5];
	ld.param.u64 	%rd14, [dgemm_naive_param_6];
	ld.param.u64 	%rd15, [dgemm_naive_param_7];
	ld.param.u64 	%rd16, [dgemm_naive_param_8];
	ld.param.u64 	%rd17, [dgemm_naive_param_9];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	cvt.u64.u32 	%rd1, %r4;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	cvt.u64.u32 	%rd2, %r8;
	setp.eq.s64 	%p1, %rd12, 0;
	mov.f64 	%fd1, 0d0000000000000000;
	@%p1 bra 	$L__BB0_7;

	mul.lo.s64 	%rd3, %rd2, %rd12;
	cvta.to.global.u64 	%rd4, %rd13;
	cvta.to.global.u64 	%rd5, %rd15;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd30, 1;

$L__BB0_2:
	mov.u64 	%rd6, %rd30;
	mul.lo.s64 	%rd20, %rd31, %rd11;
	add.s64 	%rd8, %rd20, %rd1;
	setp.lt.u64 	%p2, %rd8, %rd14;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;

$L__BB0_4:
	add.s64 	%rd9, %rd31, %rd3;
	setp.lt.u64 	%p3, %rd9, %rd16;
	@%p3 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_5;

$L__BB0_6:
	shl.b64 	%rd21, %rd8, 3;
	add.s64 	%rd22, %rd4, %rd21;
	shl.b64 	%rd23, %rd9, 3;
	add.s64 	%rd24, %rd5, %rd23;
	ld.global.nc.f64 	%fd8, [%rd24];
	ld.global.nc.f64 	%fd9, [%rd22];
	fma.rn.f64 	%fd1, %fd9, %fd8, %fd1;
	add.s64 	%rd30, %rd6, 1;
	setp.lt.u64 	%p4, %rd6, %rd12;
	mov.u64 	%rd31, %rd6;
	@%p4 bra 	$L__BB0_2;

$L__BB0_7:
	mul.lo.s64 	%rd25, %rd2, %rd11;
	add.s64 	%rd26, %rd25, %rd1;
	cvta.to.global.u64 	%rd27, %rd17;
	shl.b64 	%rd28, %rd26, 3;
	add.s64 	%rd29, %rd27, %rd28;
	fma.rn.f64 	%fd10, %fd1, %fd4, %fd5;
	ld.global.f64 	%fd11, [%rd29];
	mul.f64 	%fd12, %fd11, %fd10;
	st.global.f64 	[%rd29], %fd12;
	ret;

$L__BB0_3:
	trap;

$L__BB0_5:
	trap;

}
	// .globl	dgemm_optim
.visible .entry dgemm_optim(
	.param .u64 dgemm_optim_param_0,
	.param .u64 dgemm_optim_param_1,
	.param .u64 dgemm_optim_param_2,
	.param .f64 dgemm_optim_param_3,
	.param .f64 dgemm_optim_param_4,
	.param .u64 dgemm_optim_param_5,
	.param .u64 dgemm_optim_param_6,
	.param .u64 dgemm_optim_param_7,
	.param .u64 dgemm_optim_param_8,
	.param .u64 dgemm_optim_param_9
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<5>;
	.reg .f64 	%fd<127>;
	.reg .b64 	%rd<153>;
	// demoted variable
	.shared .align 8 .b8 _ZN15bench_dgemm_gpu11dgemm_optim12shared_array6SHARED17h38a2c17d5bb55585E[8192];
	// demoted variable
	.shared .align 8 .b8 _ZN15bench_dgemm_gpu11dgemm_optim12shared_array6SHARED17h3eb641a233d76cddE[8192];

	ld.param.u64 	%rd61, [dgemm_optim_param_0];
	ld.param.u64 	%rd62, [dgemm_optim_param_2];
	ld.param.u64 	%rd63, [dgemm_optim_param_5];
	ld.param.u64 	%rd64, [dgemm_optim_param_6];
	ld.param.u64 	%rd65, [dgemm_optim_param_7];
	ld.param.u64 	%rd66, [dgemm_optim_param_8];
	mov.u32 	%r1, %ctaid.x;
	mul.wide.u32 	%rd68, %r1, 32;
	mov.u32 	%r2, %ctaid.y;
	mul.wide.u32 	%rd69, %r2, 32;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd1, %r3;
	mov.u32 	%r4, %tid.y;
	cvt.u64.u32 	%rd2, %r4;
	add.s64 	%rd3, %rd68, %rd1;
	add.s64 	%rd4, %rd69, %rd2;
	shr.u64 	%rd5, %rd62, 5;
	setp.eq.s64 	%p1, %rd5, 0;
	mov.f64 	%fd1, 0d0000000000000000;
	mov.f64 	%fd2, %fd1;
	mov.f64 	%fd3, %fd1;
	mov.f64 	%fd4, %fd1;
	mov.f64 	%fd5, %fd1;
	mov.f64 	%fd6, %fd1;
	mov.f64 	%fd7, %fd1;
	mov.f64 	%fd8, %fd1;
	@%p1 bra 	$L__BB1_23;

	shl.b64 	%rd72, %rd2, 5;
	add.s64 	%rd73, %rd72, %rd1;
	shl.b64 	%rd74, %rd73, 3;
	mov.u64 	%rd75, _ZN15bench_dgemm_gpu11dgemm_optim12shared_array6SHARED17h38a2c17d5bb55585E;
	add.s64 	%rd6, %rd75, %rd74;
	mul.lo.s64 	%rd7, %rd4, %rd62;
	mov.u64 	%rd76, _ZN15bench_dgemm_gpu11dgemm_optim12shared_array6SHARED17h3eb641a233d76cddE;
	add.s64 	%rd8, %rd76, %rd74;
	shl.b64 	%rd10, %rd62, 2;
	shl.b64 	%rd77, %rd2, 8;
	add.s64 	%rd78, %rd76, %rd77;
	add.s64 	%rd17, %rd78, 4096;
	shl.b64 	%rd79, %rd1, 3;
	add.s64 	%rd80, %rd75, %rd79;
	add.s64 	%rd18, %rd80, 256;
	shl.b64 	%rd19, %rd62, 5;
	shl.b64 	%rd20, %rd61, 5;
	cvta.to.global.u64 	%rd21, %rd63;
	cvta.to.global.u64 	%rd22, %rd65;
	mov.u64 	%rd149, 0;
	mov.u64 	%rd148, 1;

$L__BB1_2:
	mov.u64 	%rd23, %rd148;
	shl.b64 	%rd25, %rd149, 5;
	add.s64 	%rd81, %rd25, %rd2;
	mul.lo.s64 	%rd82, %rd81, %rd61;
	add.s64 	%rd26, %rd82, %rd3;
	setp.ge.u64 	%p2, %rd26, %rd64;
	@%p2 bra 	$L__BB1_17;

	shl.b64 	%rd83, %rd26, 3;
	add.s64 	%rd28, %rd21, %rd83;
	ld.global.nc.u64 	%rd84, [%rd28];
	st.shared.u64 	[%rd6], %rd84;
	add.s64 	%rd85, %rd25, %rd1;
	add.s64 	%rd29, %rd85, %rd7;
	setp.ge.u64 	%p3, %rd29, %rd66;
	@%p3 bra 	$L__BB1_19;

	add.s64 	%rd140, %rd2, 4;
	shl.b64 	%rd86, %rd29, 3;
	add.s64 	%rd31, %rd22, %rd86;
	ld.global.nc.u64 	%rd87, [%rd31];
	st.shared.u64 	[%rd8], %rd87;
	add.s64 	%rd88, %rd25, %rd140;
	mul.lo.s64 	%rd89, %rd88, %rd61;
	add.s64 	%rd90, %rd89, %rd3;
	setp.ge.u64 	%p4, %rd90, %rd64;
	@%p4 bra 	$L__BB1_17;

	add.s64 	%rd32, %rd28, %rd20;
	ld.global.nc.u64 	%rd91, [%rd32];
	st.shared.u64 	[%rd6+1024], %rd91;
	add.s64 	%rd34, %rd29, %rd10;
	setp.ge.u64 	%p5, %rd34, %rd66;
	@%p5 bra 	$L__BB1_19;

	add.s64 	%rd141, %rd2, 8;
	add.s64 	%rd35, %rd31, %rd19;
	ld.global.nc.u64 	%rd92, [%rd35];
	st.shared.u64 	[%rd8+1024], %rd92;
	add.s64 	%rd93, %rd25, %rd141;
	mul.lo.s64 	%rd94, %rd93, %rd61;
	add.s64 	%rd95, %rd94, %rd3;
	setp.ge.u64 	%p6, %rd95, %rd64;
	@%p6 bra 	$L__BB1_17;

	add.s64 	%rd37, %rd32, %rd20;
	ld.global.nc.u64 	%rd96, [%rd37];
	st.shared.u64 	[%rd6+2048], %rd96;
	add.s64 	%rd38, %rd34, %rd10;
	setp.ge.u64 	%p7, %rd38, %rd66;
	@%p7 bra 	$L__BB1_19;

	add.s64 	%rd142, %rd2, 12;
	add.s64 	%rd39, %rd35, %rd19;
	ld.global.nc.u64 	%rd97, [%rd39];
	st.shared.u64 	[%rd8+2048], %rd97;
	add.s64 	%rd98, %rd25, %rd142;
	mul.lo.s64 	%rd99, %rd98, %rd61;
	add.s64 	%rd100, %rd99, %rd3;
	setp.ge.u64 	%p8, %rd100, %rd64;
	@%p8 bra 	$L__BB1_17;

	add.s64 	%rd40, %rd37, %rd20;
	ld.global.nc.u64 	%rd101, [%rd40];
	st.shared.u64 	[%rd6+3072], %rd101;
	add.s64 	%rd41, %rd38, %rd10;
	setp.ge.u64 	%p9, %rd41, %rd66;
	@%p9 bra 	$L__BB1_19;

	add.s64 	%rd143, %rd2, 16;
	add.s64 	%rd42, %rd39, %rd19;
	ld.global.nc.u64 	%rd102, [%rd42];
	st.shared.u64 	[%rd8+3072], %rd102;
	add.s64 	%rd103, %rd25, %rd143;
	mul.lo.s64 	%rd104, %rd103, %rd61;
	add.s64 	%rd105, %rd104, %rd3;
	setp.ge.u64 	%p10, %rd105, %rd64;
	@%p10 bra 	$L__BB1_17;

	add.s64 	%rd43, %rd40, %rd20;
	ld.global.nc.u64 	%rd106, [%rd43];
	st.shared.u64 	[%rd6+4096], %rd106;
	add.s64 	%rd44, %rd41, %rd10;
	setp.ge.u64 	%p11, %rd44, %rd66;
	@%p11 bra 	$L__BB1_19;

	add.s64 	%rd144, %rd2, 20;
	add.s64 	%rd45, %rd42, %rd19;
	ld.global.nc.u64 	%rd107, [%rd45];
	st.shared.u64 	[%rd8+4096], %rd107;
	add.s64 	%rd108, %rd25, %rd144;
	mul.lo.s64 	%rd109, %rd108, %rd61;
	add.s64 	%rd110, %rd109, %rd3;
	setp.ge.u64 	%p12, %rd110, %rd64;
	@%p12 bra 	$L__BB1_17;

	add.s64 	%rd46, %rd43, %rd20;
	ld.global.nc.u64 	%rd111, [%rd46];
	st.shared.u64 	[%rd6+5120], %rd111;
	add.s64 	%rd47, %rd44, %rd10;
	setp.ge.u64 	%p13, %rd47, %rd66;
	@%p13 bra 	$L__BB1_19;

	add.s64 	%rd145, %rd2, 24;
	add.s64 	%rd48, %rd45, %rd19;
	ld.global.nc.u64 	%rd112, [%rd48];
	st.shared.u64 	[%rd8+5120], %rd112;
	add.s64 	%rd113, %rd25, %rd145;
	mul.lo.s64 	%rd114, %rd113, %rd61;
	add.s64 	%rd115, %rd114, %rd3;
	setp.ge.u64 	%p14, %rd115, %rd64;
	@%p14 bra 	$L__BB1_17;

	add.s64 	%rd49, %rd46, %rd20;
	ld.global.nc.u64 	%rd116, [%rd49];
	st.shared.u64 	[%rd6+6144], %rd116;
	add.s64 	%rd50, %rd47, %rd10;
	setp.ge.u64 	%p15, %rd50, %rd66;
	@%p15 bra 	$L__BB1_19;

	add.s64 	%rd146, %rd2, 28;
	add.s64 	%rd51, %rd48, %rd19;
	ld.global.nc.u64 	%rd117, [%rd51];
	st.shared.u64 	[%rd8+6144], %rd117;
	add.s64 	%rd118, %rd25, %rd146;
	mul.lo.s64 	%rd119, %rd118, %rd61;
	add.s64 	%rd120, %rd119, %rd3;
	setp.lt.u64 	%p16, %rd120, %rd64;
	@%p16 bra 	$L__BB1_18;
	bra.uni 	$L__BB1_17;

$L__BB1_18:
	add.s64 	%rd121, %rd49, %rd20;
	ld.global.nc.u64 	%rd122, [%rd121];
	st.shared.u64 	[%rd6+7168], %rd122;
	add.s64 	%rd123, %rd50, %rd10;
	setp.lt.u64 	%p17, %rd123, %rd66;
	@%p17 bra 	$L__BB1_20;
	bra.uni 	$L__BB1_19;

$L__BB1_20:
	add.s64 	%rd125, %rd51, %rd19;
	ld.global.nc.u64 	%rd126, [%rd125];
	st.shared.u64 	[%rd8+7168], %rd126;
	bar.sync 	0;
	mov.u64 	%rd152, 32;
	mov.u64 	%rd150, %rd18;
	mov.u64 	%rd151, %rd17;

$L__BB1_21:
	ld.shared.f64 	%fd51, [%rd151+-4096];
	ld.shared.f64 	%fd52, [%rd150+-256];
	fma.rn.f64 	%fd53, %fd52, %fd51, %fd8;
	ld.shared.f64 	%fd54, [%rd151+-3072];
	fma.rn.f64 	%fd55, %fd52, %fd54, %fd7;
	ld.shared.f64 	%fd56, [%rd151+-2048];
	fma.rn.f64 	%fd57, %fd52, %fd56, %fd6;
	ld.shared.f64 	%fd58, [%rd151+-1024];
	fma.rn.f64 	%fd59, %fd52, %fd58, %fd5;
	ld.shared.f64 	%fd60, [%rd151];
	fma.rn.f64 	%fd61, %fd52, %fd60, %fd4;
	ld.shared.f64 	%fd62, [%rd151+1024];
	fma.rn.f64 	%fd63, %fd52, %fd62, %fd3;
	ld.shared.f64 	%fd64, [%rd151+2048];
	fma.rn.f64 	%fd65, %fd52, %fd64, %fd2;
	ld.shared.f64 	%fd66, [%rd151+3072];
	fma.rn.f64 	%fd67, %fd52, %fd66, %fd1;
	ld.shared.f64 	%fd68, [%rd151+-4088];
	ld.shared.f64 	%fd69, [%rd150];
	fma.rn.f64 	%fd8, %fd69, %fd68, %fd53;
	ld.shared.f64 	%fd70, [%rd151+-3064];
	fma.rn.f64 	%fd7, %fd69, %fd70, %fd55;
	ld.shared.f64 	%fd71, [%rd151+-2040];
	fma.rn.f64 	%fd6, %fd69, %fd71, %fd57;
	ld.shared.f64 	%fd72, [%rd151+-1016];
	fma.rn.f64 	%fd5, %fd69, %fd72, %fd59;
	ld.shared.f64 	%fd73, [%rd151+8];
	fma.rn.f64 	%fd4, %fd69, %fd73, %fd61;
	ld.shared.f64 	%fd74, [%rd151+1032];
	fma.rn.f64 	%fd3, %fd69, %fd74, %fd63;
	ld.shared.f64 	%fd75, [%rd151+2056];
	fma.rn.f64 	%fd2, %fd69, %fd75, %fd65;
	ld.shared.f64 	%fd76, [%rd151+3080];
	fma.rn.f64 	%fd1, %fd69, %fd76, %fd67;
	add.s64 	%rd151, %rd151, 16;
	add.s64 	%rd150, %rd150, 512;
	add.s64 	%rd152, %rd152, -2;
	setp.ne.s64 	%p18, %rd152, 0;
	@%p18 bra 	$L__BB1_21;

	bar.sync 	0;
	add.s64 	%rd148, %rd23, 1;
	setp.lt.u64 	%p19, %rd23, %rd5;
	mov.u64 	%rd149, %rd23;
	@%p19 bra 	$L__BB1_2;

$L__BB1_23:
	ld.param.u64 	%rd147, [dgemm_optim_param_9];
	ld.param.f64 	%fd102, [dgemm_optim_param_4];
	ld.param.f64 	%fd101, [dgemm_optim_param_3];
	fma.rn.f64 	%fd77, %fd8, %fd101, %fd102;
	mul.lo.s64 	%rd127, %rd4, %rd61;
	add.s64 	%rd128, %rd127, %rd3;
	cvta.to.global.u64 	%rd129, %rd147;
	shl.b64 	%rd130, %rd128, 3;
	add.s64 	%rd131, %rd129, %rd130;
	ld.global.f64 	%fd78, [%rd131];
	mul.f64 	%fd79, %fd78, %fd77;
	st.global.f64 	[%rd131], %fd79;
	fma.rn.f64 	%fd80, %fd7, %fd101, %fd102;
	shl.b64 	%rd132, %rd61, 5;
	add.s64 	%rd133, %rd131, %rd132;
	ld.global.f64 	%fd81, [%rd133];
	mul.f64 	%fd82, %fd81, %fd80;
	st.global.f64 	[%rd133], %fd82;
	fma.rn.f64 	%fd83, %fd6, %fd101, %fd102;
	add.s64 	%rd134, %rd133, %rd132;
	ld.global.f64 	%fd84, [%rd134];
	mul.f64 	%fd85, %fd84, %fd83;
	st.global.f64 	[%rd134], %fd85;
	fma.rn.f64 	%fd86, %fd5, %fd101, %fd102;
	add.s64 	%rd135, %rd134, %rd132;
	ld.global.f64 	%fd87, [%rd135];
	mul.f64 	%fd88, %fd87, %fd86;
	st.global.f64 	[%rd135], %fd88;
	fma.rn.f64 	%fd89, %fd4, %fd101, %fd102;
	add.s64 	%rd136, %rd135, %rd132;
	ld.global.f64 	%fd90, [%rd136];
	mul.f64 	%fd91, %fd90, %fd89;
	st.global.f64 	[%rd136], %fd91;
	fma.rn.f64 	%fd92, %fd3, %fd101, %fd102;
	add.s64 	%rd137, %rd136, %rd132;
	ld.global.f64 	%fd93, [%rd137];
	mul.f64 	%fd94, %fd93, %fd92;
	st.global.f64 	[%rd137], %fd94;
	fma.rn.f64 	%fd95, %fd2, %fd101, %fd102;
	add.s64 	%rd138, %rd137, %rd132;
	ld.global.f64 	%fd96, [%rd138];
	mul.f64 	%fd97, %fd96, %fd95;
	st.global.f64 	[%rd138], %fd97;
	fma.rn.f64 	%fd98, %fd1, %fd101, %fd102;
	add.s64 	%rd139, %rd138, %rd132;
	ld.global.f64 	%fd99, [%rd139];
	mul.f64 	%fd100, %fd99, %fd98;
	st.global.f64 	[%rd139], %fd100;
	ret;

$L__BB1_17:
	trap;

$L__BB1_19:
	trap;

}

