{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000133537,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000125719,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.14645e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000125719,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 15.0144,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 75.072,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 57.5552,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 7.5072,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 3.7536,
	"finish__design__instance__count__class:sequential_cell": 12,
	"finish__design__instance__area__class:sequential_cell": 304.042,
	"finish__design__instance__count__class:multi_input_combinational_cell": 42,
	"finish__design__instance__area__class:multi_input_combinational_cell": 316.554,
	"finish__design__instance__count": 72,
	"finish__design__instance__area": 779.498,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.5926,
	"finish__clock__skew__setup": 0.000237588,
	"finish__clock__skew__hold": 0.000237588,
	"finish__timing__drv__max_slew_limit": 0.858263,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.939534,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000224065,
	"finish__power__switching__total": 5.90224e-05,
	"finish__power__leakage__total": 3.54118e-10,
	"finish__power__total": 0.000283087,
	"finish__design__io": 10,
	"finish__design__die__area": 13497.8,
	"finish__design__core__area": 12670.9,
	"finish__design__instance__count": 244,
	"finish__design__instance__area": 994.704,
	"finish__design__instance__count__stdcell": 244,
	"finish__design__instance__area__stdcell": 994.704,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.078503,
	"finish__design__instance__utilization__stdcell": 0.078503,
	"finish__design__rows": 41,
	"finish__design__rows:unithd": 41,
	"finish__design__sites": 10127,
	"finish__design__sites:unithd": 10127,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}