<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Sep 25 10:49:26 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            2338 items scored, 1954 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.970ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:                  10.310ns  (32.7% logic, 67.3% route), 8 logic levels.

 Constraint Details:

     10.310ns data_path jtag_ctrl_tap_instruction_i2 to jtag_ctrl_tap_tdoUnbufferd_regNext_264 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.970ns

 Path Details: jtag_ctrl_tap_instruction_i2 to jtag_ctrl_tap_tdoUnbufferd_regNext_264

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i2 (from jtag_io_jtag_tck_c)
Route        16   e 1.873                                  jtag_ctrl_tap_instruction[2]
LUT4        ---     0.493              A to Z              n2770_bdd_4_lut
Route         3   e 1.258                                  n2999
LUT4        ---     0.493              C to Z              n2999_bdd_2_lut_rep_99_3_lut
Route         1   e 0.941                                  n3066
LUT4        ---     0.493              A to Z              mux_575_i1_3_lut_4_lut
Route         1   e 0.020                                  n1528
MUXL5       ---     0.233           ALUT to Z              mux_581_i1
Route         1   e 0.941                                  n1537
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.020                                  n2733
MUXL5       ---     0.233           ALUT to Z              mux_662_i1
Route         1   e 0.941                                  n1631
LUT4        ---     0.493              A to Z              mux_664_i1_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.310  (32.7% logic, 67.3% route), 8 logic levels.


Error:  The following path violates requirements by 7.962ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:                  10.302ns  (32.8% logic, 67.2% route), 8 logic levels.

 Constraint Details:

     10.302ns data_path jtag_ctrl_tap_instruction_i3 to jtag_ctrl_tap_tdoUnbufferd_regNext_264 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.962ns

 Path Details: jtag_ctrl_tap_instruction_i3 to jtag_ctrl_tap_tdoUnbufferd_regNext_264

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i3 (from jtag_io_jtag_tck_c)
Route        14   e 1.865                                  jtag_ctrl_tap_instruction[3]
LUT4        ---     0.493              D to Z              n2770_bdd_4_lut
Route         3   e 1.258                                  n2999
LUT4        ---     0.493              C to Z              n2999_bdd_2_lut_rep_99_3_lut
Route         1   e 0.941                                  n3066
LUT4        ---     0.493              A to Z              mux_575_i1_3_lut_4_lut
Route         1   e 0.020                                  n1528
MUXL5       ---     0.233           ALUT to Z              mux_581_i1
Route         1   e 0.941                                  n1537
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.020                                  n2733
MUXL5       ---     0.233           ALUT to Z              mux_662_i1
Route         1   e 0.941                                  n1631
LUT4        ---     0.493              A to Z              mux_664_i1_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.302  (32.8% logic, 67.2% route), 8 logic levels.


Error:  The following path violates requirements by 7.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:                  10.035ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     10.035ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_264 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.695ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_264

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         8   e 1.598                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.493              C to Z              n2770_bdd_4_lut
Route         3   e 1.258                                  n2999
LUT4        ---     0.493              C to Z              n2999_bdd_2_lut_rep_99_3_lut
Route         1   e 0.941                                  n3066
LUT4        ---     0.493              A to Z              mux_575_i1_3_lut_4_lut
Route         1   e 0.020                                  n1528
MUXL5       ---     0.233           ALUT to Z              mux_581_i1
Route         1   e 0.941                                  n1537
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.020                                  n2733
MUXL5       ---     0.233           ALUT to Z              mux_662_i1
Route         1   e 0.941                                  n1631
LUT4        ---     0.493              A to Z              mux_664_i1_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.035  (33.6% logic, 66.4% route), 8 logic levels.

Warning: 10.470 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    20.940 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
jtag_io_jtag_tck_c_enable_116           |      32|     352|     18.01%
                                        |        |        |
jtag_ctrl_tap_fsm_state[3]              |      20|     273|     13.97%
                                        |        |        |
jtag_ctrl_tap_fsm_state[1]              |      21|     272|     13.92%
                                        |        |        |
jtag_ctrl_tap_fsm_state[2]              |      42|     259|     13.25%
                                        |        |        |
n2767                                   |       4|     254|     13.00%
                                        |        |        |
n3061                                   |      45|     252|     12.90%
                                        |        |        |
n1980                                   |      19|     247|     12.64%
                                        |        |        |
n3056                                   |       1|     224|     11.46%
                                        |        |        |
n3059                                   |      10|     220|     11.26%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1954  Score: 4698407

Constraints cover  2338 paths, 292 nets, and 968 connections (89.1% coverage)


Peak memory: 186806272 bytes, TRCE: 2174976 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
