#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000165e0d5ae10 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v00000165e0ddd5f0_0 .var "clk", 0 0;
v00000165e0ddc970_0 .var "reset", 0 0;
S_00000165e0d5afa0 .scope module, "uut" "RISCV_TOP" 2 11, 3 14 0, S_00000165e0d5ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000165e0ddb2c0_0 .net "ALUOpTop", 1 0, v00000165e0d7b650_0;  1 drivers
v00000165e0dda820_0 .net "ALUSrc_top", 0 0, v00000165e0d7be70_0;  1 drivers
v00000165e0ddb5e0_0 .net "ImmExt_top", 31 0, v00000165e0ddb040_0;  1 drivers
v00000165e0dda320_0 .net "MemRead_top", 0 0, v00000165e0d7d1d0_0;  1 drivers
v00000165e0dda640_0 .net "MemWrite_top", 0 0, v00000165e0d7d270_0;  1 drivers
v00000165e0dda6e0_0 .net "Memdata_top", 31 0, L_00000165e0ddcc90;  1 drivers
v00000165e0ddc470_0 .net "MemtoReg_top", 0 0, v00000165e0d7b510_0;  1 drivers
v00000165e0ddd050_0 .net "NextoPc_top", 31 0, L_00000165e0ddca10;  1 drivers
v00000165e0dddaf0_0 .net "PC_top", 31 0, v00000165e0dda8c0_0;  1 drivers
v00000165e0ddd190_0 .net "PCin_top", 31 0, L_00000165e0ddda50;  1 drivers
v00000165e0ddd7d0_0 .net "Rd1_top", 31 0, L_00000165e0d243f0;  1 drivers
v00000165e0ddc330_0 .net "Rd2_top", 31 0, L_00000165e0d24690;  1 drivers
v00000165e0ddd0f0_0 .net "RegWrite_top", 0 0, v00000165e0d7b6f0_0;  1 drivers
v00000165e0ddc510_0 .net "Sum_out_top", 31 0, L_00000165e0ddd4b0;  1 drivers
v00000165e0ddc8d0_0 .net "WriteBack_top", 31 0, L_00000165e0ddd550;  1 drivers
v00000165e0ddcd30_0 .net "address_top", 31 0, v00000165e0d7bdd0_0;  1 drivers
v00000165e0dddb90_0 .net "branch_top", 0 0, v00000165e0d7c050_0;  1 drivers
v00000165e0ddc5b0_0 .net "clk", 0 0, v00000165e0ddd5f0_0;  1 drivers
v00000165e0ddd870_0 .net "control_top", 3 0, v00000165e0d7c5f0_0;  1 drivers
v00000165e0ddc650_0 .net "instruction_Top", 31 0, L_00000165e0dddeb0;  1 drivers
v00000165e0ddd730_0 .net "mux1_top", 31 0, L_00000165e0ddd410;  1 drivers
v00000165e0dddcd0_0 .net "reset", 0 0, v00000165e0ddc970_0;  1 drivers
v00000165e0ddd910_0 .net "sel2_top", 0 0, L_00000165e0d24230;  1 drivers
v00000165e0ddc3d0_0 .net "zero_top", 0 0, v00000165e0d7b5b0_0;  1 drivers
L_00000165e0ddc830 .part L_00000165e0dddeb0, 15, 5;
L_00000165e0ddcfb0 .part L_00000165e0dddeb0, 20, 5;
L_00000165e0dddff0 .part L_00000165e0dddeb0, 7, 5;
L_00000165e0ddcbf0 .part L_00000165e0dddeb0, 0, 7;
L_00000165e0ddcdd0 .part L_00000165e0dddeb0, 30, 1;
L_00000165e0ddd370 .part L_00000165e0dddeb0, 12, 3;
L_00000165e0ddcf10 .part L_00000165e0dddeb0, 0, 7;
S_00000165e0d35a10 .scope module, "ALU_Control" "ALU_Control" 3 67, 4 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v00000165e0d7c870_0 .net "ALUOp", 1 0, v00000165e0d7b650_0;  alias, 1 drivers
v00000165e0d7c5f0_0 .var "Control_out", 3 0;
v00000165e0d7bbf0_0 .net "fun3", 2 0, L_00000165e0ddd370;  1 drivers
v00000165e0d7bd30_0 .net "fun7", 0 0, L_00000165e0ddcdd0;  1 drivers
E_00000165e0d75360 .event anyedge, v00000165e0d7c870_0, v00000165e0d7bbf0_0, v00000165e0d7bd30_0;
S_00000165e0d7f8d0 .scope module, "ALU_mux" "Mux1" 3 82, 5 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "Mux1_out";
L_00000165e0e30238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000165e0d24070 .functor XNOR 1, v00000165e0d7be70_0, L_00000165e0e30238, C4<0>, C4<0>;
v00000165e0d7d310_0 .net "A1", 31 0, L_00000165e0d24690;  alias, 1 drivers
v00000165e0d7ca50_0 .net "B1", 31 0, v00000165e0ddb040_0;  alias, 1 drivers
v00000165e0d7cff0_0 .net "Mux1_out", 31 0, L_00000165e0ddd410;  alias, 1 drivers
v00000165e0d7c4b0_0 .net/2u *"_ivl_0", 0 0, L_00000165e0e30238;  1 drivers
v00000165e0d7caf0_0 .net *"_ivl_2", 0 0, L_00000165e0d24070;  1 drivers
v00000165e0d7cf50_0 .net "sel1", 0 0, v00000165e0d7be70_0;  alias, 1 drivers
L_00000165e0ddd410 .functor MUXZ 32, v00000165e0ddb040_0, L_00000165e0d24690, L_00000165e0d24070, C4<>;
S_00000165e0d35ba0 .scope module, "ALU_unit" "ALU_unit" 3 52, 6 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 1 "zero";
v00000165e0d7ce10_0 .net "A", 31 0, L_00000165e0d243f0;  alias, 1 drivers
v00000165e0d7bdd0_0 .var "ALU_Result", 31 0;
v00000165e0d7cb90_0 .net "B", 31 0, L_00000165e0ddd410;  alias, 1 drivers
v00000165e0d7cc30_0 .net "Control_in", 3 0, v00000165e0d7c5f0_0;  alias, 1 drivers
v00000165e0d7b5b0_0 .var "zero", 0 0;
E_00000165e0d75b20 .event anyedge, v00000165e0d7cff0_0, v00000165e0d7ce10_0, v00000165e0d7c5f0_0;
S_00000165e0d25e70 .scope module, "AND" "AND_logic" 3 87, 7 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "and_out";
L_00000165e0d24230 .functor AND 1, v00000165e0d7c050_0, v00000165e0d7b5b0_0, C4<1>, C4<1>;
v00000165e0d7b470_0 .net "and_out", 0 0, L_00000165e0d24230;  alias, 1 drivers
v00000165e0d7b790_0 .net "branch", 0 0, v00000165e0d7c050_0;  alias, 1 drivers
v00000165e0d7ccd0_0 .net "zero", 0 0, v00000165e0d7b5b0_0;  alias, 1 drivers
S_00000165e0d26000 .scope module, "Adder" "Adder" 3 91, 7 9 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v00000165e0d7ceb0_0 .net "Sum_out", 31 0, L_00000165e0ddd4b0;  alias, 1 drivers
v00000165e0d7cd70_0 .net "in_1", 31 0, v00000165e0dda8c0_0;  alias, 1 drivers
v00000165e0d7ba10_0 .net "in_2", 31 0, v00000165e0ddb040_0;  alias, 1 drivers
L_00000165e0ddd4b0 .arith/sum 32, v00000165e0dda8c0_0, v00000165e0ddb040_0;
S_00000165e0d42b30 .scope module, "Adder_mux" "Mux2" 3 95, 5 11 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux2_out";
L_00000165e0e30280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000165e0d23f90 .functor XNOR 1, L_00000165e0d24230, L_00000165e0e30280, C4<0>, C4<0>;
v00000165e0d7c550_0 .net "A2", 31 0, L_00000165e0ddca10;  alias, 1 drivers
v00000165e0d7c9b0_0 .net "B2", 31 0, L_00000165e0ddd4b0;  alias, 1 drivers
v00000165e0d7c910_0 .net "Mux2_out", 31 0, L_00000165e0ddda50;  alias, 1 drivers
v00000165e0d7d090_0 .net/2u *"_ivl_0", 0 0, L_00000165e0e30280;  1 drivers
v00000165e0d7c690_0 .net *"_ivl_2", 0 0, L_00000165e0d23f90;  1 drivers
v00000165e0d7c730_0 .net "sel2", 0 0, L_00000165e0d24230;  alias, 1 drivers
L_00000165e0ddda50 .functor MUXZ 32, L_00000165e0ddd4b0, L_00000165e0ddca10, L_00000165e0d23f90, C4<>;
S_00000165e0d42cc0 .scope module, "Control_Unit" "Control_Unit" 3 72, 8 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v00000165e0d7b650_0 .var "ALUOp", 1 0;
v00000165e0d7be70_0 .var "ALUSrc", 0 0;
v00000165e0d7c050_0 .var "Branch", 0 0;
v00000165e0d7d1d0_0 .var "MemRead", 0 0;
v00000165e0d7d270_0 .var "MemWrite", 0 0;
v00000165e0d7b510_0 .var "MemtoReg", 0 0;
v00000165e0d7b6f0_0 .var "RegWrite", 0 0;
v00000165e0d7c370_0 .net "instruction", 6 0, L_00000165e0ddcf10;  1 drivers
E_00000165e0d75ea0 .event anyedge, v00000165e0d7c370_0;
S_00000165e0d4aa80 .scope module, "Data_Memory" "Data_Memory" 3 59, 9 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "read_address";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /OUTPUT 32 "MemData_out";
v00000165e0d7c2d0 .array "D_Memory", 0 63, 31 0;
v00000165e0d7bf10_0 .net "MemData_out", 31 0, L_00000165e0ddcc90;  alias, 1 drivers
v00000165e0d7bfb0_0 .net "MemRead", 0 0, v00000165e0d7d1d0_0;  alias, 1 drivers
v00000165e0d7b830_0 .net "MemWrite", 0 0, v00000165e0d7d270_0;  alias, 1 drivers
v00000165e0d7b8d0_0 .net "Write_data", 31 0, L_00000165e0d24690;  alias, 1 drivers
v00000165e0d7bb50_0 .net *"_ivl_0", 31 0, L_00000165e0ddcb50;  1 drivers
v00000165e0d7c7d0_0 .net *"_ivl_2", 31 0, L_00000165e0ddce70;  1 drivers
v00000165e0d7c410_0 .net *"_ivl_4", 29 0, L_00000165e0ddde10;  1 drivers
L_00000165e0e301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000165e0d7bc90_0 .net *"_ivl_6", 1 0, L_00000165e0e301a8;  1 drivers
L_00000165e0e301f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000165e0d7c0f0_0 .net/2u *"_ivl_8", 31 0, L_00000165e0e301f0;  1 drivers
v00000165e0d7c190_0 .net "clk", 0 0, v00000165e0ddd5f0_0;  alias, 1 drivers
v00000165e0d7c230_0 .var/i "k", 31 0;
v00000165e0ddbfe0_0 .net "read_address", 31 0, v00000165e0d7bdd0_0;  alias, 1 drivers
v00000165e0ddbea0_0 .net "reset", 0 0, v00000165e0ddc970_0;  alias, 1 drivers
E_00000165e0d75720 .event posedge, v00000165e0ddbea0_0, v00000165e0d7c190_0;
L_00000165e0ddcb50 .array/port v00000165e0d7c2d0, L_00000165e0ddce70;
L_00000165e0ddde10 .part v00000165e0d7bdd0_0, 2, 30;
L_00000165e0ddce70 .concat [ 30 2 0 0], L_00000165e0ddde10, L_00000165e0e301a8;
L_00000165e0ddcc90 .functor MUXZ 32, L_00000165e0e301f0, L_00000165e0ddcb50, v00000165e0d7d1d0_0, C4<>;
S_00000165e0d4ac10 .scope module, "ImmGen" "ImmGen" 3 48, 10 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000165e0ddb040_0 .var "ImmExt", 31 0;
v00000165e0dda460_0 .net "Opcode", 6 0, L_00000165e0ddcbf0;  1 drivers
v00000165e0ddb9a0_0 .net "instruction", 31 0, L_00000165e0dddeb0;  alias, 1 drivers
E_00000165e0d756a0 .event anyedge, v00000165e0dda460_0, v00000165e0ddb9a0_0;
S_00000165e0d4a550 .scope module, "Inst_Memory" "Instruction_Memory" 3 32, 11 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "read_address";
    .port_info 3 /OUTPUT 32 "instruction_out";
v00000165e0ddb680 .array "I_Mem", 63 0, 31 0;
v00000165e0ddb720_0 .net *"_ivl_1", 0 0, L_00000165e0ddd230;  1 drivers
v00000165e0ddad20_0 .net *"_ivl_2", 31 0, L_00000165e0ddd2d0;  1 drivers
v00000165e0dda3c0_0 .net *"_ivl_5", 29 0, L_00000165e0ddcab0;  1 drivers
L_00000165e0e300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000165e0ddaaa0_0 .net/2u *"_ivl_6", 31 0, L_00000165e0e300d0;  1 drivers
v00000165e0ddabe0_0 .net "clk", 0 0, v00000165e0ddd5f0_0;  alias, 1 drivers
v00000165e0dda960_0 .net "instruction_out", 31 0, L_00000165e0dddeb0;  alias, 1 drivers
v00000165e0ddb540_0 .net "read_address", 31 0, v00000165e0dda8c0_0;  alias, 1 drivers
v00000165e0ddb7c0_0 .net "reset", 0 0, v00000165e0ddc970_0;  alias, 1 drivers
L_00000165e0ddd230 .reduce/nor v00000165e0ddc970_0;
L_00000165e0ddd2d0 .array/port v00000165e0ddb680, L_00000165e0ddcab0;
L_00000165e0ddcab0 .part v00000165e0dda8c0_0, 2, 30;
L_00000165e0dddeb0 .functor MUXZ 32, L_00000165e0e300d0, L_00000165e0ddd2d0, L_00000165e0ddd230, C4<>;
S_00000165e0d4a6e0 .scope module, "Memory_mux" "Mux3" 3 100, 5 21 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux3_out";
L_00000165e0e302c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000165e0d24150 .functor XNOR 1, v00000165e0d7b510_0, L_00000165e0e302c8, C4<0>, C4<0>;
v00000165e0dda140_0 .net "A3", 31 0, v00000165e0d7bdd0_0;  alias, 1 drivers
v00000165e0ddadc0_0 .net "B3", 31 0, L_00000165e0ddcc90;  alias, 1 drivers
v00000165e0ddaa00_0 .net "Mux3_out", 31 0, L_00000165e0ddd550;  alias, 1 drivers
v00000165e0ddb860_0 .net/2u *"_ivl_0", 0 0, L_00000165e0e302c8;  1 drivers
v00000165e0ddbae0_0 .net *"_ivl_2", 0 0, L_00000165e0d24150;  1 drivers
v00000165e0ddae60_0 .net "sel3", 0 0, v00000165e0d7b510_0;  alias, 1 drivers
L_00000165e0ddd550 .functor MUXZ 32, L_00000165e0ddcc90, v00000165e0d7bdd0_0, L_00000165e0d24150, C4<>;
S_00000165e0d48800 .scope module, "PC_Adder" "PCplus4" 3 29, 12 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "fromPC";
    .port_info 1 /OUTPUT 32 "NextoPC";
v00000165e0ddb180_0 .net "NextoPC", 31 0, L_00000165e0ddca10;  alias, 1 drivers
L_00000165e0e30088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000165e0ddafa0_0 .net/2u *"_ivl_0", 31 0, L_00000165e0e30088;  1 drivers
v00000165e0ddb900_0 .net "fromPC", 31 0, v00000165e0dda8c0_0;  alias, 1 drivers
L_00000165e0ddca10 .arith/sum 32, L_00000165e0e30088, v00000165e0dda8c0_0;
S_00000165e0d48990 .scope module, "Program_Counter" "Program_Counter" 3 22, 13 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v00000165e0ddb220_0 .net "PC_in", 31 0, L_00000165e0ddda50;  alias, 1 drivers
v00000165e0dda8c0_0 .var "PC_out", 31 0;
v00000165e0dda1e0_0 .net "clk", 0 0, v00000165e0ddd5f0_0;  alias, 1 drivers
v00000165e0ddab40_0 .net "reset", 0 0, v00000165e0ddc970_0;  alias, 1 drivers
S_00000165e0d44880 .scope module, "Register_File" "Register_File" 3 38, 14 1 0, S_00000165e0d5afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "Rs1";
    .port_info 3 /INPUT 5 "Rs2";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_00000165e0d243f0 .functor BUFZ 32, L_00000165e0ddc1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000165e0d24690 .functor BUFZ 32, L_00000165e0ddd9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000165e0dda280_0 .net "Rd", 4 0, L_00000165e0dddff0;  1 drivers
v00000165e0dda780_0 .net "RegWrite", 0 0, v00000165e0d7b6f0_0;  alias, 1 drivers
v00000165e0ddba40 .array "Registers", 0 31, 31 0;
v00000165e0ddbc20_0 .net "Rs1", 4 0, L_00000165e0ddc830;  1 drivers
v00000165e0ddbcc0_0 .net "Rs2", 4 0, L_00000165e0ddcfb0;  1 drivers
v00000165e0dda500_0 .net "Write_data", 31 0, L_00000165e0ddd550;  alias, 1 drivers
v00000165e0dda5a0_0 .net *"_ivl_0", 31 0, L_00000165e0ddc1f0;  1 drivers
v00000165e0ddac80_0 .net *"_ivl_10", 6 0, L_00000165e0ddc790;  1 drivers
L_00000165e0e30160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000165e0ddb400_0 .net *"_ivl_13", 1 0, L_00000165e0e30160;  1 drivers
v00000165e0ddbd60_0 .net *"_ivl_2", 6 0, L_00000165e0ddc6f0;  1 drivers
L_00000165e0e30118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000165e0ddbf40_0 .net *"_ivl_5", 1 0, L_00000165e0e30118;  1 drivers
v00000165e0ddbe00_0 .net *"_ivl_8", 31 0, L_00000165e0ddd9b0;  1 drivers
v00000165e0ddb360_0 .net "clk", 0 0, v00000165e0ddd5f0_0;  alias, 1 drivers
v00000165e0ddaf00_0 .net "read_data1", 31 0, L_00000165e0d243f0;  alias, 1 drivers
v00000165e0ddb0e0_0 .net "read_data2", 31 0, L_00000165e0d24690;  alias, 1 drivers
v00000165e0ddb4a0_0 .net "reset", 0 0, v00000165e0ddc970_0;  alias, 1 drivers
L_00000165e0ddc1f0 .array/port v00000165e0ddba40, L_00000165e0ddc6f0;
L_00000165e0ddc6f0 .concat [ 5 2 0 0], L_00000165e0ddc830, L_00000165e0e30118;
L_00000165e0ddd9b0 .array/port v00000165e0ddba40, L_00000165e0ddc790;
L_00000165e0ddc790 .concat [ 5 2 0 0], L_00000165e0ddcfb0, L_00000165e0e30160;
    .scope S_00000165e0d48990;
T_0 ;
    %wait E_00000165e0d75720;
    %load/vec4 v00000165e0ddab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165e0dda8c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000165e0ddb220_0;
    %assign/vec4 v00000165e0dda8c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000165e0d4a550;
T_1 ;
    %vpi_call 11 17 "$readmemh", "inst.hex", v00000165e0ddb680 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000165e0d44880;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 78, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 89, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 55, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 66, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 88, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 122, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 133, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 144, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 155, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 166, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 177, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 188, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 199, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0ddba40, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000165e0d44880;
T_3 ;
    %wait E_00000165e0d75720;
    %load/vec4 v00000165e0dda780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v00000165e0dda280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000165e0dda500_0;
    %load/vec4 v00000165e0dda280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000165e0ddba40, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000165e0d4ac10;
T_4 ;
    %wait E_00000165e0d756a0;
    %load/vec4 v00000165e0dda460_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165e0ddb040_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000165e0ddb040_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000165e0ddb040_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000165e0ddb040_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000165e0ddb040_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000165e0ddb9a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000165e0ddb040_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000165e0d35ba0;
T_5 ;
    %wait E_00000165e0d75b20;
    %load/vec4 v00000165e0d7cc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %and;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %or;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %add;
    %assign/vec4 v00000165e0d7bdd0_0, 0;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %xor;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v00000165e0d7ce10_0;
    %load/vec4 v00000165e0d7cb90_0;
    %sub;
    %store/vec4 v00000165e0d7bdd0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v00000165e0d7bdd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 1;
    %store/vec4 v00000165e0d7b5b0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000165e0d4aa80;
T_6 ;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000165e0d7c2d0, 4, 0;
    %end;
    .thread T_6;
    .scope S_00000165e0d4aa80;
T_7 ;
    %wait E_00000165e0d75720;
    %load/vec4 v00000165e0ddbea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000165e0d7c230_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000165e0d7c230_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v00000165e0d7c230_0;
    %ix/getv/s 3, v00000165e0d7c230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000165e0d7c2d0, 0, 4;
    %load/vec4 v00000165e0d7c230_0;
    %addi 1, 0, 32;
    %store/vec4 v00000165e0d7c230_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000165e0d7b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000165e0d7b8d0_0;
    %load/vec4 v00000165e0ddbfe0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000165e0d7c2d0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000165e0d35a10;
T_8 ;
    %wait E_00000165e0d75360;
    %load/vec4 v00000165e0d7c870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000165e0d7c5f0_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000165e0d7bbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000165e0d7bd30_0;
    %load/vec4 v00000165e0d7bbf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.17 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000165e0d7c5f0_0, 0;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000165e0d42cc0;
T_9 ;
    %wait E_00000165e0d75ea0;
    %load/vec4 v00000165e0d7c370_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000165e0d7b650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000165e0d7c050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7d1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000165e0d7b510_0, 0, 1;
    %store/vec4 v00000165e0d7be70_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000165e0d5ae10;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v00000165e0ddd5f0_0;
    %inv;
    %store/vec4 v00000165e0ddd5f0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000165e0d5ae10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165e0ddd5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165e0ddc970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165e0ddc970_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000165e0d5ae10;
T_12 ;
    %vpi_call 2 35 "$monitor", "Time: %0t | PC: %0d | Instr: %0h | rs1: x%0d = %0d | rs2: x%0d = %0d | Imm: %0d | Addr: %0d | WriteData: %0d | MemWrite: %0b | Data1 = %0d|Data2 = %0d| ALUSrc=%0b", $time, v00000165e0dddaf0_0, v00000165e0ddc650_0, &PV<v00000165e0ddc650_0, 15, 5>, v00000165e0ddd7d0_0, &PV<v00000165e0ddc650_0, 20, 5>, v00000165e0ddc330_0, v00000165e0ddb5e0_0, v00000165e0ddcd30_0, v00000165e0ddc8d0_0, v00000165e0dda640_0, &A<v00000165e0d7c2d0, 14>, &A<v00000165e0ddba40, 8>, v00000165e0d7be70_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000165e0d5ae10;
T_13 ;
    %vpi_call 2 56 "$dumpfile", "RISC_V.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000165e0d5ae10 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "RISC_V_tb.v";
    "./RISCV_TOP.v";
    "./ALU_Control.v";
    "./Mux.v";
    "./ALU.v";
    "./AND_logic.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./ImmGen.v";
    "./Instruction_Memory.v";
    "./PCplus4.v";
    "./Program_Counter.v";
    "./Register_File.v";
