$date
	Mon Oct  7 21:06:53 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module line_decoder_tb $end
$var wire 4 ! B [3:0] $end
$var reg 4 " A [3:0] $end
$var integer 32 # i [31:0] $end
$scope module ld $end
$var wire 4 $ A [3:0] $end
$var reg 4 % S [3:0] $end
$var reg 1 & dummy $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 %
b1 "
b1 $
b1 #
#20
b10 !
b10 %
b10 "
b10 $
b10 #
#30
b11 !
b11 %
b11 "
b11 $
b11 #
#40
b100 !
b100 %
b100 "
b100 $
b100 #
#50
b1000 !
b1000 %
b101 "
b101 $
b101 #
#60
b1001 !
b1001 %
b110 "
b110 $
b110 #
#70
b1010 !
b1010 %
b111 "
b111 $
b111 #
#80
b1011 !
b1011 %
b1000 "
b1000 $
b1000 #
#90
b1100 !
b1100 %
b1001 "
b1001 $
b1001 #
#100
b0x !
b0x %
b1010 "
b1010 $
b1010 #
#110
b1011 "
b1011 $
b1011 #
#120
b1100 "
b1100 $
b1100 #
#130
b1101 "
b1101 $
b1101 #
#140
b1110 "
b1110 $
b1110 #
#150
b1111 "
b1111 $
b1111 #
#160
b10000 #
