digraph HConstfolding_hier {
"0 - Constant\n Value = 1.0" [style=filled, fillcolor=lightblue];
"1 - Product" [style=filled, fillcolor=lightblue];
"2 - Sum" [style=filled, fillcolor=lightblue];
"3 - UnitDelay" [style=filled, fillcolor=lightblue];
"4 - Gain\n Gain = 0.01" [style=filled, fillcolor=lightblue];
"5 - SubSystem" [style=filled, fillcolor=lightgreen];
"6 - Outport" [style=filled, fillcolor=lightgoldenrod];
"7 - Outport" [style=filled, fillcolor=lightgoldenrod];
"8 - SubSystem" [style=filled, fillcolor=lightgreen];
"9 - Inport" [style=filled, fillcolor=lightgoldenrod];
"10 - Inport" [style=filled, fillcolor=lightgoldenrod];
"11 - Inport" [style=filled, fillcolor=lightgoldenrod];
"12 - __Relation__" [style=filled, fillcolor="#f78465"];
"13 - __Relation__" [style=filled, fillcolor="#f78465"];
"14 - __Relation__" [style=filled, fillcolor="#f78465"];
"15 - __Relation__" [style=filled, fillcolor="#f78465"];
"16 - __Relation__" [style=filled, fillcolor="#f78465"];
"17 - __Relation__" [style=filled, fillcolor="#f78465"];
"18 - __Relation__" [style=filled, fillcolor="#f78465"];
"19 - Port_Output" [style=filled, fillcolor=coral];
"20 - Port_Output" [style=filled, fillcolor=coral];
"21 - Port_Output" [style=filled, fillcolor=coral];
"22 - Port_Output" [style=filled, fillcolor=coral];
"23 - Port_Output" [style=filled, fillcolor=coral];
"24 - Port_Output" [style=filled, fillcolor=coral];
"25 - Port_Output" [style=filled, fillcolor=coral];
"26 - Port_Output" [style=filled, fillcolor=coral];
"27 - Port_Output" [style=filled, fillcolor=coral];
"28 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"29 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"30 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"31 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"32 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"33 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"34 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"35 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"36 - __Block_Outport__" [style=filled, fillcolor="#b94a62"];
"37 - Port_Input" [style=filled, fillcolor=lightyellow];
"38 - Port_Input" [style=filled, fillcolor=lightyellow];
"39 - Port_Input" [style=filled, fillcolor=lightyellow];
"40 - Port_Input" [style=filled, fillcolor=lightyellow];
"41 - Port_Input" [style=filled, fillcolor=lightyellow];
"42 - Port_Input" [style=filled, fillcolor=lightyellow];
"43 - Port_Input" [style=filled, fillcolor=lightyellow];
"44 - Port_Input" [style=filled, fillcolor=lightyellow];
"45 - Port_Input" [style=filled, fillcolor=lightyellow];
"46 - Port_Input" [style=filled, fillcolor=lightyellow];
"47 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"48 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"49 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"50 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"51 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"52 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"53 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"54 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"55 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"56 - __Block_Inport__" [style=filled, fillcolor="#b94a62"];
"57 - __Contains__" [style=filled, fillcolor=lightgray];
"58 - __Contains__" [style=filled, fillcolor=lightgray];
"59 - __Contains__" [style=filled, fillcolor=lightgray];
"60 - __Contains__" [style=filled, fillcolor=lightgray];
"61 - __Contains__" [style=filled, fillcolor=lightgray];
"62 - __Contains__" [style=filled, fillcolor=lightgray];
"63 - __Contains__" [style=filled, fillcolor=lightgray];
"64 - __Contains__" [style=filled, fillcolor=lightgray];
"65 - __Contains__" [style=filled, fillcolor=lightgray];
"66 - __Contains__" [style=filled, fillcolor=lightgray];
"67 - __Contains__" [style=filled, fillcolor=lightgray];
"5 - SubSystem" -> "28 - __Block_Outport__";
"28 - __Block_Outport__" -> "19 - Port_Output";
"0 - Constant\n Value = 1.0" -> "29 - __Block_Outport__";
"29 - __Block_Outport__" -> "20 - Port_Output";
"1 - Product" -> "30 - __Block_Outport__";
"30 - __Block_Outport__" -> "21 - Port_Output";
"2 - Sum" -> "31 - __Block_Outport__";
"31 - __Block_Outport__" -> "22 - Port_Output";
"3 - UnitDelay" -> "32 - __Block_Outport__";
"32 - __Block_Outport__" -> "23 - Port_Output";
"9 - Inport" -> "33 - __Block_Outport__";
"33 - __Block_Outport__" -> "24 - Port_Output";
"10 - Inport" -> "34 - __Block_Outport__";
"34 - __Block_Outport__" -> "25 - Port_Output";
"11 - Inport" -> "35 - __Block_Outport__";
"35 - __Block_Outport__" -> "26 - Port_Output";
"4 - Gain\n Gain = 0.01" -> "36 - __Block_Outport__";
"36 - __Block_Outport__" -> "27 - Port_Output";
"5 - SubSystem" -> "57 - __Contains__";
"57 - __Contains__" -> "1 - Product";
"5 - SubSystem" -> "58 - __Contains__";
"58 - __Contains__" -> "2 - Sum";
"5 - SubSystem" -> "59 - __Contains__";
"59 - __Contains__" -> "3 - UnitDelay";
"5 - SubSystem" -> "60 - __Contains__";
"60 - __Contains__" -> "9 - Inport";
"5 - SubSystem" -> "61 - __Contains__";
"61 - __Contains__" -> "11 - Inport";
"5 - SubSystem" -> "62 - __Contains__";
"62 - __Contains__" -> "7 - Outport";
"8 - SubSystem" -> "63 - __Contains__";
"63 - __Contains__" -> "5 - SubSystem";
"8 - SubSystem" -> "64 - __Contains__";
"64 - __Contains__" -> "6 - Outport";
"8 - SubSystem" -> "65 - __Contains__";
"65 - __Contains__" -> "0 - Constant\n Value = 1.0";
"8 - SubSystem" -> "66 - __Contains__";
"66 - __Contains__" -> "10 - Inport";
"8 - SubSystem" -> "67 - __Contains__";
"67 - __Contains__" -> "4 - Gain\n Gain = 0.01";
"23 - Port_Output" -> "12 - __Relation__";
"12 - __Relation__" -> "43 - Port_Input";
"23 - Port_Output" -> "13 - __Relation__";
"13 - __Relation__" -> "46 - Port_Input";
"22 - Port_Output" -> "14 - __Relation__";
"14 - __Relation__" -> "44 - Port_Input";
"21 - Port_Output" -> "15 - __Relation__";
"15 - __Relation__" -> "42 - Port_Input";
"27 - Port_Output" -> "16 - __Relation__";
"16 - __Relation__" -> "38 - Port_Input";
"20 - Port_Output" -> "17 - __Relation__";
"17 - __Relation__" -> "45 - Port_Input";
"19 - Port_Output" -> "18 - __Relation__";
"18 - __Relation__" -> "39 - Port_Input";
"47 - __Block_Inport__" -> "5 - SubSystem";
"37 - Port_Input" -> "47 - __Block_Inport__";
"48 - __Block_Inport__" -> "5 - SubSystem";
"38 - Port_Input" -> "48 - __Block_Inport__";
"49 - __Block_Inport__" -> "6 - Outport";
"39 - Port_Input" -> "49 - __Block_Inport__";
"50 - __Block_Inport__" -> "1 - Product";
"40 - Port_Input" -> "50 - __Block_Inport__";
"51 - __Block_Inport__" -> "1 - Product";
"41 - Port_Input" -> "51 - __Block_Inport__";
"52 - __Block_Inport__" -> "2 - Sum";
"42 - Port_Input" -> "52 - __Block_Inport__";
"53 - __Block_Inport__" -> "2 - Sum";
"43 - Port_Input" -> "53 - __Block_Inport__";
"54 - __Block_Inport__" -> "3 - UnitDelay";
"44 - Port_Input" -> "54 - __Block_Inport__";
"55 - __Block_Inport__" -> "4 - Gain\n Gain = 0.01";
"45 - Port_Input" -> "55 - __Block_Inport__";
"56 - __Block_Inport__" -> "7 - Outport";
"46 - Port_Input" -> "56 - __Block_Inport__";
}
