`timescale 1ns / 1ps //sets the timescale for the module

module counter( //creates a module named "counter"
input clk, //input port for the clock signal
input rst, //input port for the reset signal
output reg [3:0] count //output register for the binary count
);

always @ (posedge clk or posedge rst) begin //sensitivity list for the always block
	if(rst) begin //checks if reset is asserted
	count <= 4'b0000; //resets the count to 0
	end else begin //if reset is not asserted
	count <= count + 1; //increments the count
	end
end

endmodule //end of the module