Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 10:51:37 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Test_timing_summary_routed.rpt -pb top_MAC_Test_timing_summary_routed.pb -rpx top_MAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      22          
TIMING-16  Warning   Large setup violation          176         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.412     -464.304                    314                  718        0.145        0.000                      0                  718        0.345        0.000                       0                   444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.412     -464.304                    314                  718        0.145        0.000                      0                  718        0.345        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          314  Failing Endpoints,  Worst Slack       -3.412ns,  Total Violation     -464.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.412ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.327ns (56.321%)  route 2.580ns (43.679%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.916    add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.139 r  add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.139    add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.442    add_inst/CLK
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.259     7.701    
                         clock uncertainty           -0.035     7.665    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.062     7.727    add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                 -3.412    

Slack (VIOLATED) :        -3.409ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 3.324ns (56.298%)  route 2.580ns (43.701%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.136 r  add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.136    add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.442    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.259     7.701    
                         clock uncertainty           -0.035     7.665    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.727    add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 -3.409    

Slack (VIOLATED) :        -3.388ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 3.303ns (56.143%)  route 2.580ns (43.857%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.115 r  add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.115    add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.442    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.259     7.701    
                         clock uncertainty           -0.035     7.665    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.727    add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 -3.388    

Slack (VIOLATED) :        -3.314ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 3.229ns (55.584%)  route 2.580ns (44.416%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.041 r  add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.041    add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.442    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.259     7.701    
                         clock uncertainty           -0.035     7.665    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.727    add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                 -3.314    

Slack (VIOLATED) :        -3.298ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 3.213ns (55.461%)  route 2.580ns (44.539%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.442 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.802    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.025 r  add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.025    add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.442    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.259     7.701    
                         clock uncertainty           -0.035     7.665    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.727    add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 -3.298    

Slack (VIOLATED) :        -3.296ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 3.210ns (55.438%)  route 2.580ns (44.562%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.022 r  add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.022    add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.441    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.259     7.700    
                         clock uncertainty           -0.035     7.664    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.726    add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                 -3.296    

Slack (VIOLATED) :        -3.275ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 3.189ns (55.276%)  route 2.580ns (44.724%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.001 r  add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.001    add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.441    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.259     7.700    
                         clock uncertainty           -0.035     7.664    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.726    add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                 -3.275    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 3.115ns (54.695%)  route 2.580ns (45.305%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.927 r  add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.927    add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.441    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.259     7.700    
                         clock uncertainty           -0.035     7.664    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.726    add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 3.099ns (54.567%)  route 2.580ns (45.433%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.911 r  add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.911    add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.441    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.259     7.700    
                         clock uncertainty           -0.035     7.664    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.726    add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                 -3.185    

Slack (VIOLATED) :        -3.183ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.096ns (54.543%)  route 2.580ns (45.457%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 7.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.629     5.232    add_inst/CLK
    SLICE_X11Y76         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.813     6.501    add_inst/aligned_x_1[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.625 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.625    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.138    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.489    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.153     8.759    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.883 r  add_inst/r_mant_2[7]_i_4/O
                         net (fo=1, routed)           0.614     9.497    add_inst/r_mant_2[7]_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.004 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.004    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.118    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.232 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.908 r  add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.908    add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X9Y83          FDCE                                         r  add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.517     7.440    add_inst/CLK
    SLICE_X9Y83          FDCE                                         r  add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.259     7.699    
                         clock uncertainty           -0.035     7.663    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.062     7.725    add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                 -3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 add_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_inst/done_internal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.002%)  route 0.092ns (32.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  add_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  add_start_reg/Q
                         net (fo=36, routed)          0.092     1.746    add_inst/signe_x_reg_0
    SLICE_X2Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  add_inst/done_internal_i_1/O
                         net (fo=1, routed)           0.000     1.791    add_inst/done_internal_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  add_inst/done_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.864     2.029    add_inst/CLK
    SLICE_X2Y72          FDCE                                         r  add_inst/done_internal_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.120     1.646    add_inst/done_internal_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mult_inst/round_stage_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/write_result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.195%)  route 0.082ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X4Y71          FDCE                                         r  mult_inst/round_stage_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/round_stage_ready_reg/Q
                         net (fo=16, routed)          0.082     1.735    mult_inst/round_stage_ready
    SLICE_X4Y71          FDCE                                         r  mult_inst/write_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X4Y71          FDCE                                         r  mult_inst/write_result_reg/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.071     1.583    mult_inst/write_result_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_mult_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/mult_result_reg[12]/Q
                         net (fo=1, routed)           0.100     1.754    mult_result[12]
    SLICE_X6Y72          FDCE                                         r  reg_mult_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  reg_mult_reg[12]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.076     1.601    reg_mult_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_mult_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X4Y72          FDCE                                         r  mult_inst/mult_result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/mult_result_reg[8]/Q
                         net (fo=1, routed)           0.105     1.758    mult_result[8]
    SLICE_X6Y72          FDCE                                         r  reg_mult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  reg_mult_reg[8]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.064     1.589    reg_mult_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 reg_in_a_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/exp_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X5Y68          FDCE                                         r  reg_in_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  reg_in_a_reg[14]/Q
                         net (fo=1, routed)           0.113     1.769    mult_inst/signe_x_reg_reg_0[14]
    SLICE_X4Y68          FDCE                                         r  mult_inst/exp_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    mult_inst/CLK
    SLICE_X4Y68          FDCE                                         r  mult_inst/exp_x_reg_reg[4]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.072     1.600    mult_inst/exp_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 reg_in_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/mant_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  reg_in_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  reg_in_a_reg[0]/Q
                         net (fo=1, routed)           0.116     1.743    mult_inst/signe_x_reg_reg_0[0]
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     2.000    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_x_reg_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.075     1.573    mult_inst/mant_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mult_inst/final_exp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/rounded_exp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.752%)  route 0.125ns (40.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    mult_inst/CLK
    SLICE_X5Y70          FDCE                                         r  mult_inst/final_exp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult_inst/final_exp_reg[0]/Q
                         net (fo=5, routed)           0.125     1.780    mult_inst/final_exp[0]
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  mult_inst/rounded_exp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    mult_inst/rounded_exp[4]
    SLICE_X6Y70          FDCE                                         r  mult_inst/rounded_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.028    mult_inst/CLK
    SLICE_X6Y70          FDCE                                         r  mult_inst/rounded_exp_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    mult_inst/rounded_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mult_inst/final_exp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/rounded_exp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.371%)  route 0.127ns (40.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    mult_inst/CLK
    SLICE_X5Y70          FDCE                                         r  mult_inst/final_exp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult_inst/final_exp_reg[0]/Q
                         net (fo=5, routed)           0.127     1.782    mult_inst/final_exp[0]
    SLICE_X6Y70          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  mult_inst/rounded_exp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    mult_inst/rounded_exp[0]
    SLICE_X6Y70          FDCE                                         r  mult_inst/rounded_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.028    mult_inst/CLK
    SLICE_X6Y70          FDCE                                         r  mult_inst/rounded_exp_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    mult_inst/rounded_exp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mult_inst/final_exp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/rounded_exp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.371%)  route 0.127ns (40.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    mult_inst/CLK
    SLICE_X5Y70          FDCE                                         r  mult_inst/final_exp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult_inst/final_exp_reg[0]/Q
                         net (fo=5, routed)           0.127     1.782    mult_inst/final_exp[0]
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.045     1.827 r  mult_inst/rounded_exp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    mult_inst/rounded_exp[1]
    SLICE_X6Y70          FDCE                                         r  mult_inst/rounded_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.028    mult_inst/CLK
    SLICE_X6Y70          FDCE                                         r  mult_inst/rounded_exp_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    mult_inst/rounded_exp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_inst/mult_result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X7Y71          FDCE                                         r  mult_inst/rounded_mant_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[3]/Q
                         net (fo=1, routed)           0.112     1.765    mult_inst/rounded_mant[3]
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[3]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.060     1.585    mult_inst/mult_result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.500       0.346      DSP48_X0Y28     mult_inst/mant_r0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X3Y72     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X3Y70     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X2Y71     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X3Y72     add_start_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X3Y70     done_add_prev_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X2Y70     index_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X2Y70     index_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X2Y70     index_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X2Y71     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X2Y71     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     add_start_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     add_start_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     done_add_prev_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     done_add_prev_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X2Y71     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X2Y71     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     add_start_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y72     add_start_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     done_add_prev_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.250       0.750      SLICE_X3Y70     done_add_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.919ns  (logic 5.360ns (54.033%)  route 4.559ns (45.967%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.660     3.145    stop_IBUF
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.150     3.295 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.900     6.195    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.724     9.919 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.919    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 5.406ns (54.536%)  route 4.507ns (45.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.231     3.716    stop_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.148     3.864 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.276     6.140    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.773     9.913 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.913    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.664ns  (logic 5.162ns (53.411%)  route 4.502ns (46.589%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.650     3.135    stop_IBUF
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.259 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.853     6.112    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.664 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.664    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 5.179ns (54.290%)  route 4.361ns (45.710%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.231     3.716    stop_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     3.840 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.130     5.970    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.540 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.540    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 5.411ns (57.190%)  route 4.050ns (42.810%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.976     3.461    stop_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.150     3.611 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.074     5.686    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.776     9.461 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.461    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 5.399ns (57.227%)  route 4.036ns (42.773%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.741     3.226    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.152     3.378 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.294     5.673    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762     9.435 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.435    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 5.162ns (55.162%)  route 4.196ns (44.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.899     3.384    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.296     5.805    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.357 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.357    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.356ns  (logic 5.392ns (57.634%)  route 3.964ns (42.366%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.858     3.343    stop_IBUF
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.150     3.493 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.105     5.599    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757     9.356 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.356    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.264ns  (logic 5.144ns (55.530%)  route 4.120ns (44.470%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.660     3.145    stop_IBUF
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.269 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.460     5.729    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.264 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.264    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.231ns  (logic 5.161ns (55.906%)  route 4.070ns (44.094%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.976     3.461    stop_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     3.585 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.095     5.680    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     9.231 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.231    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.550ns (58.858%)  route 1.084ns (41.142%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.726     0.979    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.024 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.382    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.634 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.634    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.622ns (60.372%)  route 1.065ns (39.628%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.649     0.902    stop_IBUF
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.363    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.324     2.687 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.687    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.591ns (58.137%)  route 1.146ns (41.863%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.787     1.040    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.044     1.084 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.443    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.737 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.737    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.615ns (58.710%)  route 1.136ns (41.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.790     1.043    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.042     1.085 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.346     1.431    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.320     2.751 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.751    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.546ns (56.122%)  route 1.209ns (43.878%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.790     1.043    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.088 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.507    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.755 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.755    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.554ns (55.031%)  route 1.270ns (44.969%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.803     1.056    stop_IBUF
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.101 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.466     1.567    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.823 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.823    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.534ns (53.511%)  route 1.333ns (46.489%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.654     0.907    stop_IBUF
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.952 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.679     1.631    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.867 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.867    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.550ns (53.334%)  route 1.356ns (46.666%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.817     1.070    stop_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.115 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.540     1.654    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.907 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.907    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.551ns (52.999%)  route 1.376ns (47.001%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.787     1.040    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.085 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.588     1.673    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.927 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.927    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.938ns  (logic 1.625ns (55.327%)  route 1.312ns (44.673%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.817     1.070    stop_IBUF
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.047     1.117 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.495     1.612    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.325     2.938 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.938    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.177ns (51.160%)  route 3.988ns (48.840%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  reg_acc_reg[1]/Q
                         net (fo=2, routed)           1.528     7.359    reg_acc_reg_n_0_[1]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.483 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.460     9.944    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.479 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.479    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 4.195ns (53.083%)  route 3.707ns (46.917%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.855     6.686    reg_acc_reg_n_0_[2]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.810 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.853     9.663    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.216 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.216    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.390ns (56.108%)  route 3.434ns (43.892%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.535     6.366    reg_acc_reg_n_0_[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.148     6.514 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.900     9.414    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.724    13.139 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.139    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 4.432ns (58.744%)  route 3.113ns (41.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518     5.826 r  reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.818     6.644    reg_acc_reg_n_0_[13]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.152     6.796 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.294     9.090    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    12.852 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.852    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.437ns (60.071%)  route 2.949ns (39.929%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518     5.826 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.673     6.499    reg_acc_reg_n_0_[15]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.146     6.645 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.276     8.921    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.773    12.694 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.694    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 4.212ns (58.181%)  route 3.028ns (41.819%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.898     6.729    reg_acc_reg_n_0_[14]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.853 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.130     8.983    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.554 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.554    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.365ns (61.131%)  route 2.776ns (38.869%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.670     6.434    reg_acc_reg_n_0_[7]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.152     6.586 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.105     8.691    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757    12.449 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.449    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 4.194ns (59.104%)  route 2.902ns (40.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518     5.826 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.807     6.633    reg_acc_reg_n_0_[4]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.757 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.095     8.852    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.403 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.403    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.443ns (62.692%)  route 2.644ns (37.308%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.518     5.826 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.777     6.602    reg_acc_reg_n_0_[3]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.150     6.752 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.619    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.775    12.394 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.394    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 4.194ns (59.234%)  route 2.887ns (40.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.590     6.418    reg_acc_reg_n_0_[10]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.296     8.838    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.391 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.391    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.461ns (72.634%)  route 0.551ns (27.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.193     1.869    reg_acc_reg_n_0_[12]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.271    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.523 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.523    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.500ns (71.989%)  route 0.584ns (28.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.225     1.901    reg_acc_reg_n_0_[11]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.042     1.943 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.301    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     3.595 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.595    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.442ns (68.846%)  route 0.652ns (31.154%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.186     1.837    reg_acc_reg_n_0_[6]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.466     2.349    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.604 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.604    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.566ns (71.997%)  route 0.609ns (28.003%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.148     1.658 r  reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.263     1.921    reg_acc_reg_n_0_[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.098     2.019 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.365    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.320     3.685 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.685    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.574ns (72.136%)  route 0.608ns (27.864%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.148     1.658 r  reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.113     1.771    reg_acc_reg_n_0_[5]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.101     1.872 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.495     2.367    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.325     3.693 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.693    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.434ns (65.639%)  route 0.751ns (34.361%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.332     1.983    reg_acc_reg_n_0_[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     2.028 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.447    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.695 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.695    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_inst/done_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            add_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.382ns (61.629%)  route 0.861ns (38.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    add_inst/CLK
    SLICE_X2Y72          FDCE                                         r  add_inst/done_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  add_inst/done_internal_reg/Q
                         net (fo=7, routed)           0.861     2.538    add_done_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.757 r  add_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.757    add_done
    N15                                                               r  add_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.535ns (68.171%)  route 0.717ns (31.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.301     1.975    reg_acc_reg_n_0_[3]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.047     2.022 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.438    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.324     3.762 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.762    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.462ns (64.874%)  route 0.792ns (35.126%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.203     1.879    reg_acc_reg_n_0_[10]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.924 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.512    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.765 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.765    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.503ns (66.106%)  route 0.771ns (33.894%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.233     1.884    reg_acc_reg_n_0_[7]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.044     1.928 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.466    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.784 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.784    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           448 Endpoints
Min Delay           448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/shift_count_computed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 1.852ns (29.654%)  route 4.392ns (70.346%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=436, routed)         2.412     3.892    add_inst/rst_IBUF
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.016 f  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.152     5.167    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.291 f  add_inst/shift_count_computed[2]_i_4/O
                         net (fo=3, routed)           0.489     5.781    add_inst/shift_count_computed[2]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     5.905 r  add_inst/shift_count_computed[0]_i_1/O
                         net (fo=1, routed)           0.339     6.244    add_inst/shift_count_computed[0]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  add_inst/shift_count_computed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.597     5.020    add_inst/CLK
    SLICE_X2Y82          FDRE                                         r  add_inst/shift_count_computed_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_b_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.085ns  (logic 1.480ns (24.314%)  route 4.606ns (75.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.606     6.085    rst_IBUF
    SLICE_X14Y71         FDCE                                         f  reg_in_b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.512     4.935    clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  reg_in_b_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_b_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.085ns  (logic 1.480ns (24.314%)  route 4.606ns (75.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.606     6.085    rst_IBUF
    SLICE_X14Y71         FDCE                                         f  reg_in_b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.512     4.935    clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  reg_in_b_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/shift_count_computed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.852ns (30.993%)  route 4.123ns (69.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=436, routed)         2.412     3.892    add_inst/rst_IBUF
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.016 f  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.152     5.167    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.291 f  add_inst/shift_count_computed[2]_i_4/O
                         net (fo=3, routed)           0.559     5.850    add_inst/shift_count_computed[2]_i_4_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.124     5.974 r  add_inst/shift_count_computed[2]_i_1/O
                         net (fo=1, routed)           0.000     5.974    add_inst/shift_count_computed[2]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  add_inst/shift_count_computed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.596     5.019    add_inst/CLK
    SLICE_X7Y83          FDRE                                         r  add_inst/shift_count_computed_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 1.480ns (24.955%)  route 4.449ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.449     5.929    mult_inst/AR[0]
    SLICE_X12Y70         FDCE                                         f  mult_inst/mant_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.513     4.936    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_x_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 1.480ns (24.955%)  route 4.449ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.449     5.929    mult_inst/AR[0]
    SLICE_X12Y70         FDCE                                         f  mult_inst/mant_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.513     4.936    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_x_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 1.480ns (24.955%)  route 4.449ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.449     5.929    mult_inst/AR[0]
    SLICE_X12Y70         FDCE                                         f  mult_inst/mant_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.513     4.936    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_x_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 1.480ns (24.955%)  route 4.449ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.449     5.929    mult_inst/AR[0]
    SLICE_X12Y70         FDCE                                         f  mult_inst/mant_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.513     4.936    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_x_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 1.480ns (24.955%)  route 4.449ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.449     5.929    mult_inst/AR[0]
    SLICE_X12Y70         FDCE                                         f  mult_inst/mant_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.513     4.936    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_y_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 1.480ns (24.955%)  route 4.449ns (75.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.449     5.929    mult_inst/AR[0]
    SLICE_X12Y70         FDCE                                         f  mult_inst/mant_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.513     4.936    mult_inst/CLK
    SLICE_X12Y70         FDCE                                         r  mult_inst/mant_y_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.247ns (29.795%)  route 0.583ns (70.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.583     0.830    add_inst/rst_IBUF
    SLICE_X1Y81          FDCE                                         f  add_inst/r_mant_3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.868     2.033    add_inst/CLK
    SLICE_X1Y81          FDCE                                         r  add_inst/r_mant_3_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.247ns (29.795%)  route 0.583ns (70.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.583     0.830    add_inst/rst_IBUF
    SLICE_X1Y81          FDCE                                         f  add_inst/r_mant_3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.868     2.033    add_inst/CLK
    SLICE_X1Y81          FDCE                                         r  add_inst/r_mant_3_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_exp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.247ns (29.759%)  route 0.584ns (70.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.584     0.831    add_inst/rst_IBUF
    SLICE_X3Y80          FDCE                                         f  add_inst/final_exp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X3Y80          FDCE                                         r  add_inst/final_exp_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_exp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.247ns (29.759%)  route 0.584ns (70.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.584     0.831    add_inst/rst_IBUF
    SLICE_X2Y80          FDCE                                         f  add_inst/final_exp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X2Y80          FDCE                                         r  add_inst/final_exp_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.247ns (29.026%)  route 0.605ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.605     0.852    add_inst/rst_IBUF
    SLICE_X1Y80          FDCE                                         f  add_inst/r_mant_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X1Y80          FDCE                                         r  add_inst/r_mant_3_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.247ns (29.026%)  route 0.605ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.605     0.852    add_inst/rst_IBUF
    SLICE_X1Y80          FDCE                                         f  add_inst/r_mant_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X1Y80          FDCE                                         r  add_inst/r_mant_3_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.247ns (28.879%)  route 0.609ns (71.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.609     0.857    add_inst/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  add_inst/final_mant_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X0Y80          FDCE                                         r  add_inst/final_mant_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.247ns (28.879%)  route 0.609ns (71.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.609     0.857    add_inst/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  add_inst/final_mant_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X0Y80          FDCE                                         r  add_inst/final_mant_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.247ns (28.879%)  route 0.609ns (71.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.609     0.857    add_inst/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  add_inst/final_mant_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X0Y80          FDCE                                         r  add_inst/final_mant_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.247ns (27.685%)  route 0.646ns (72.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.646     0.894    add_inst/rst_IBUF
    SLICE_X1Y82          FDCE                                         f  add_inst/r_mant_3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.869     2.034    add_inst/CLK
    SLICE_X1Y82          FDCE                                         r  add_inst/r_mant_3_reg[21]/C





