#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 25 09:20:05 2023
# Process ID: 5268
# Current directory: D:/8200428/SystemOnChip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10284 D:\8200428\SystemOnChip\SystemOnChip.xpr
# Log file: D:/8200428/SystemOnChip/vivado.log
# Journal file: D:/8200428/SystemOnChip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/8200428/SystemOnChip/SystemOnChip.xpr
INFO: [Project 1-313] Project file moved from 'D:/Univesity/Verilog_Pract/SystemOnChip' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 883.391 ; gain = 260.535
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 09:21:32 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
reset_run synth_1
set_property top tb_kuznechik_cipher_apb_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 09:21:59 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1228.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1304.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1413.715 ; gain = 464.574
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.730 ; gain = 204.547
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pwdata_i' on this module [D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1860.184 ; gain = 911.043
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_behav -key {Behavioral:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: 00000000000000000000000000000000
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 00000000000000000000000000000000
Encrypted message:
                                                                                                                                                                                

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypted message:
                                                                                                                                                                                

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 71965 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1914.832 ; gain = 41.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module xil_defaultlib.kuznechik
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_behav -key {Behavioral:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 71525 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1940.531 ; gain = 17.555
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 09:29:08 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1940.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pwdata_i' on this module [D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1940.531 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 09:44:18 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1946.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1946.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 13989. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/xsim.dir/tb_kuznechik_cipher_apb_wrapper_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 25 09:45:27 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1967.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1985.477 ; gain = 38.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 09:50:52 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2066.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.891 ; gain = 30.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:05:47 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2121.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2121.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2121.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2268.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2275.820 ; gain = 8.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:17:34 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14017. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2275.820 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat Mar 25 10:35:21 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14017. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2275.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:38:32 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14073. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2275.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2275.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:41:37 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2580.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14073. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2587.523 ; gain = 27.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:44:09 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2587.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:48:32 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2587.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:50:44 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Error: DATA_IN[WRITE] != DATA_IN[READ]: 12153524c0895e818484d609b1f05663 != 12153524c0895e810000000000000000
Time: 225 ns  Iteration: 0  Process: /tb_kuznechik_cipher_apb_wrapper/reg_valid_read_write_test/Block268_3641  File: D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv
$stop called at time : 225 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 283
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2587.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_behav -key {Behavioral:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: 00000000000000000000000000000000
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 00000000000000000000000000000000
Encrypted message:
                                                                                                                                                                                

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypted message:
                                                                                                                                                                                

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 71965 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 10:59:28 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14129. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: 00000000000000000000000000000000
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 00000000000000000000000000000000
Encrypted message:
                                                                                                                                                                                

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 00000000000000000000000000000000
Encrypted message:
                                                                                                                                                                                

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 72415 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2587.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 11:02:12 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'kuznechik_cipher_apb_wrapper' is not ideal for floorplanning, since the cellview 'kuznechik' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 19201. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module kuznechik has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT5.v" Line 30. Module LUT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/LUT6.v" Line 30. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.kuznechik
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2587.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 71975 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2587.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
update_compile_order -fileset sources_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 11:04:33 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2976.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/testbench_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/testbench_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cipher' [D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/testbench_func_synth.v" Line 16467. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_func_synth -key {Post-Synthesis:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 21465 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2985.418 ; gain = 23.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.kuznechik
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 21455 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2985.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 21465 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_kuznechik_cipher_apb_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 11:09:34 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14134. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 72415 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2985.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 21465 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/testbench_cipher.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2985.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_kuznechik_cipher_apb_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 11:14:20 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14134. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2985.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 72415 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2985.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/S_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_behav -key {Behavioral:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: 3ee5c99f9a41c389ac17b4fe99c72ae4
Interrupting
Got encrypted data: d5c6ab5223559a9570f74a102cad02fc
Encrypting data: 79cfed3c39fa7677b970bb42a5631ccd
Interrupting
Got encrypted data: ae1f8a83f7f32bc2efa5f8d972d2da0f
Encrypting data: 63a148b3d9774cede1c54673c68dcd03
Interrupting
Got encrypted data: b7c08a4bfa7624a7340553353d22a9f3
Encrypting data: 2ed02c74160391fd9e8bd4ba21e79a9d
Interrupting
Got encrypted data: a9be6a8792eb0cc9d9b78e62decfc6d8
Encrypting data: 74f245305909226922ac9d24b9ed3b20
Interrupting
Got encrypted data: 5eb93fef5ad333b2c8cd9fba15d848ce
Encrypting data: 03dde21c095413db093bb8636d8fc082
Interrupting
Got encrypted data: d4da0a2ec3074cadfd82a1f8ed56be9f
Encrypting data: bdeb379c9326a275c58c756885c40d47
Interrupting
Got encrypted data: 7bbad4d5ffdb2b40129ff6fc2ae33d59
Encrypting data: 2dcabdf6b6488f5f3d56c2fd3d2357b0
Interrupting
Got encrypted data: dd4dde13b5494896db2497713a09ab4d
Encrypting data: 887adf8b545c4334e0070c63d2f344a3
Interrupting
Got encrypted data: e5abdac1f59a4e8af746bf032dbfd644
Encrypting data: 23feeb9115fab3e4f9739578010f212c
Interrupting
Got encrypted data: bbf13b0b33ce2d4d6e962ab90efb6e3b
Encrypting data: 53e0ebee97b0c1b8377ac5bce14cb4e8
Interrupting
Got encrypted data: 7ed11be7291537dafcb72a494157a7be
Encrypted message:
ÕÆ«R#Uš•p÷J,­ü®Šƒ÷ó+Âï¥øÙrÒÚ·ÀŠKúv$§4S5="©ó©¾j‡’ëÉÙ·ŽbÞÏÆØ^¹?ïZÓ3²ÈÍŸºØHÎÔÚ
.ÃL­ý‚¡øíV¾Ÿ{ºÔÕÿÛ+@Ÿöü*ã=YÝMÞµIH–Û$—q:	«Må«ÚÁõšNŠ÷F¿-¿ÖD»ñ;3Î-Mn–*¹ûn;~Ñç)7Úü·*IAW§¾

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 72415 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2985.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 11:17:09 2023] Launched synth_1...
Run output will be captured here: D:/8200428/SystemOnChip/SystemOnChip.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3166.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kuznechik_cipher_apb_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_194.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/S_box.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_kuznechik_cipher_apb_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kuznechik_cipher_apb_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
"xelab -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_func_synth xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 14134. Module kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" Line 15. Module cipher has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101111110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110101000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.cipher
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3174.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/8200428/SystemOnChip/SystemOnChip.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kuznechik_cipher_apb_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:tb_kuznechik_cipher_apb_wrapper} -tclbatch {tb_kuznechik_cipher_apb_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_kuznechik_cipher_apb_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns

Starting valid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting invalid write/read (100 iterations)
Iteration 0
Iteration 1
Iteration 2
Iteration 3
Iteration 4
Iteration 5
Iteration 6
Iteration 7
Iteration 8
Iteration 9
Iteration 10
Iteration 11
Iteration 12
Iteration 13
Iteration 14
Iteration 15
Iteration 16
Iteration 17
Iteration 18
Iteration 19
Iteration 20
Iteration 21
Iteration 22
Iteration 23
Iteration 24
Iteration 25
Iteration 26
Iteration 27
Iteration 28
Iteration 29
Iteration 30
Iteration 31
Iteration 32
Iteration 33
Iteration 34
Iteration 35
Iteration 36
Iteration 37
Iteration 38
Iteration 39
Iteration 40
Iteration 41
Iteration 42
Iteration 43
Iteration 44
Iteration 45
Iteration 46
Iteration 47
Iteration 48
Iteration 49
Iteration 50
Iteration 51
Iteration 52
Iteration 53
Iteration 54
Iteration 55
Iteration 56
Iteration 57
Iteration 58
Iteration 59
Iteration 60
Iteration 61
Iteration 62
Iteration 63
Iteration 64
Iteration 65
Iteration 66
Iteration 67
Iteration 68
Iteration 69
Iteration 70
Iteration 71
Iteration 72
Iteration 73
Iteration 74
Iteration 75
Iteration 76
Iteration 77
Iteration 78
Iteration 79
Iteration 80
Iteration 81
Iteration 82
Iteration 83
Iteration 84
Iteration 85
Iteration 86
Iteration 87
Iteration 88
Iteration 89
Iteration 90
Iteration 91
Iteration 92
Iteration 93
Iteration 94
Iteration 95
Iteration 96
Iteration 97
Iteration 98
Iteration 99

Starting work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: a5ff3b17aa3368ffeda5d628bc671622
Got encrypted data: 4e6576657220676f6e6e612067697665
Encrypting data: e904aa20ef22c3da79c9c6c9d3d55fe1
Got encrypted data: 20796f752075700a4e6576657220676f
Encrypting data: d623f2793d67c95ae522c6312ebcfb5e
Got encrypted data: 6e6e61206c657420796f7520646f776e
Encrypting data: 1967883eab850ddeed1f73c2ce95f7b3
Got encrypted data: 0a4e6576657220676f6e6e612072756e
Encrypting data: c919ab81a141d5e39c6d2508915fd106
Got encrypted data: 2061726f756e6420616e642064657365
Encrypting data: a65b9b6b797522ca22cf329ed3cf4a5b
Got encrypted data: 727420796f750a4e6576657220676f6e
Encrypting data: 5a63978616f289cb9c914282680692a6
Got encrypted data: 6e61206d616b6520796f75206372790a
Encrypting data: 9fd7d005aa64e9466d5e5b3a07ee4b71
Got encrypted data: 4e6576657220676f6e6e612073617920
Encrypting data: 81c9a15524b07b7eab9def4d8709f050
Got encrypted data: 676f6f646279650a4e6576657220676f
Encrypting data: ca103ce2b8af57b8033b5973051ead4c
Got encrypted data: 6e6e612074656c6c2061206c69652061
Encrypting data: ea89bd191958c6bf0d2890ded315cd5d
Got encrypted data: 6e64206875727420796f752020202020
Encrypted message:
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     

Starting interrupted work mode test for 11 words (1 iterations)
Iteration 0
Encrypting data: a5ff3b17aa3368ffeda5d628bc671622
Interrupting
Got encrypted data: 4e6576657220676f6e6e612067697665
Encrypting data: e904aa20ef22c3da79c9c6c9d3d55fe1
Interrupting
Got encrypted data: 20796f752075700a4e6576657220676f
Encrypting data: d623f2793d67c95ae522c6312ebcfb5e
Interrupting
Got encrypted data: 6e6e61206c657420796f7520646f776e
Encrypting data: 1967883eab850ddeed1f73c2ce95f7b3
Interrupting
Got encrypted data: 0a4e6576657220676f6e6e612072756e
Encrypting data: c919ab81a141d5e39c6d2508915fd106
Interrupting
Got encrypted data: 2061726f756e6420616e642064657365
Encrypting data: a65b9b6b797522ca22cf329ed3cf4a5b
Interrupting
Got encrypted data: 727420796f750a4e6576657220676f6e
Encrypting data: 5a63978616f289cb9c914282680692a6
Interrupting
Got encrypted data: 6e61206d616b6520796f75206372790a
Encrypting data: 9fd7d005aa64e9466d5e5b3a07ee4b71
Interrupting
Got encrypted data: 4e6576657220676f6e6e612073617920
Encrypting data: 81c9a15524b07b7eab9def4d8709f050
Interrupting
Got encrypted data: 676f6f646279650a4e6576657220676f
Encrypting data: ca103ce2b8af57b8033b5973051ead4c
Interrupting
Got encrypted data: 6e6e612074656c6c2061206c69652061
Encrypting data: ea89bd191958c6bf0d2890ded315cd5d
Interrupting
Got encrypted data: 6e64206875727420796f752020202020
Encrypted message:
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     

Starting reset work mode test (5 iterations)
Iteration 0
Encrypting data: d5bc72ab2a665f54833a62066e37cddc
Applying reset
Iteration 1
Encrypting data: e2ad84c5d897f4b11bccbd37640885c8
Applying reset
Iteration 2
Encrypting data: 0bbf7917994744329f3b963e1d9a7b3b
Applying reset
Iteration 3
Encrypting data: 068e3b0db14c4a622247b944cfad0e9f
Applying reset
Iteration 4
Encrypting data: 2402734867b4c1cff97cb4f2d01b58a0
Applying reset

All tests done
$finish called at time : 72415 ns : File "D:/8200428/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 479
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kuznechik_cipher_apb_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3174.945 ; gain = 22.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 25 11:19:52 2023...
