Running: D:\ProgramData\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Workers/Xilinx/lab05/segment_segment_sch_tb_isim_beh.exe -prj D:/Workers/Xilinx/lab05/segment_segment_sch_tb_beh.prj work.segment_segment_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Workers/Xilinx/lab05/segment.vf" into library work
Analyzing Verilog file "D:/Workers/Xilinx/lab05/test.v" into library work
Analyzing Verilog file "D:/ProgramData/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module OR4
Compiling module OR3
Compiling module OR5
Compiling module AND3
Compiling module OR2
Compiling module segment
Compiling module segment_segment_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/Workers/Xilinx/lab05/segment_segment_sch_tb_isim_beh.exe
Fuse Memory Usage: 28020 KB
Fuse CPU Usage: 421 ms
