Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jul 24 11:21:43 2025
| Host         : user20-B70TV-AN5TB8W running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: u1/clk_10Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u3/clk_2KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.755        0.000                      0                  110        0.246        0.000                      0                  110        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.755        0.000                      0                  110        0.246        0.000                      0                  110        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 2.398ns (56.935%)  route 1.814ns (43.065%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  u1/count_reg[1]/Q
                         net (fo=2, routed)           0.962     6.587    u1/count[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.414 r  u1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    u1/count0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    u1/count0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.642    u1/count0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.756    u1/count0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.870    u1/count0_carry__3_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.204 r  u1/count0_carry__4/O[1]
                         net (fo=1, routed)           0.851     9.055    u1/data0[22]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.303     9.358 r  u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.358    u1/count_0[22]
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.113    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 2.310ns (55.221%)  route 1.873ns (44.779%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    u1/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  u1/count_reg[1]/Q
                         net (fo=2, routed)           0.962     6.587    u1/count[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.414 r  u1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    u1/count0_carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    u1/count0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.642    u1/count0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.756 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.756    u1/count0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.870    u1/count0_carry__3_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.092 r  u1/count0_carry__4/O[0]
                         net (fo=1, routed)           0.911     9.002    u1/data0[21]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.327     9.329 r  u1/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.329    u1/count_0[21]
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.157    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.966ns (23.688%)  route 3.112ns (76.312%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          1.006     9.095    u1/count[23]_i_2_n_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  u1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.219    u1/count_0[2]
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.031    15.119    u1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.961ns (23.594%)  route 3.112ns (76.406%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          1.006     9.095    u1/count[23]_i_2_n_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.119     9.214 r  u1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.214    u1/count_0[3]
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    u1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    u1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.966ns (24.014%)  route 3.057ns (75.986%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.951     9.040    u1/count[23]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  u1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.164    u1/count_0[14]
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[14]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.029    15.135    u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.966ns (23.940%)  route 3.069ns (76.059%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.963     9.052    u1/count[23]_i_2_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.176 r  u1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.176    u1/count_0[6]
    SLICE_X64Y21         FDCE                                         r  u1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.848    u1/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u1/count_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.077    15.164    u1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.992ns (24.502%)  route 3.057ns (75.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.951     9.040    u1/count[23]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.150     9.190 r  u1/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.190    u1/count_0[17]
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.181    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.990ns (24.390%)  route 3.069ns (75.610%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.963     9.052    u1/count[23]_i_2_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.148     9.200 r  u1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.200    u1/count_0[9]
    SLICE_X64Y21         FDCE                                         r  u1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.848    u1/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u1/count_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.118    15.205    u1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.966ns (24.445%)  route 2.986ns (75.555%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.880     8.969    u1/count[23]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.093 r  u1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.093    u1/count_0[11]
    SLICE_X61Y21         FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506    14.847    u1/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  u1/count_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.029    15.101    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 u1/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.966ns (24.502%)  route 2.977ns (75.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.141    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  u1/count_reg[17]/Q
                         net (fo=2, routed)           1.301     6.862    u1/count[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     7.161 r  u1/count[23]_i_3/O
                         net (fo=1, routed)           0.805     7.965    u1/count[23]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.089 r  u1/count[23]_i_2/O
                         net (fo=24, routed)          0.870     8.960    u1/count[23]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.084 r  u1/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.084    u1/count_0[18]
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502    14.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.111    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    u1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  u1/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.779    u1/count[0]
    SLICE_X65Y19         LUT1 (Prop_lut1_I0_O)        0.042     1.821 r  u1/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.821    u1/count_0[0]
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    u1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  u1/count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/clk_2KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clk_2KHz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.442    u3/clk_IBUF_BUFG
    SLICE_X57Y20         FDCE                                         r  u3/clk_2KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u3/clk_2KHz_reg/Q
                         net (fo=3, routed)           0.168     1.751    u3/CLK
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  u3/clk_2KHz_i_1/O
                         net (fo=1, routed)           0.000     1.796    u3/clk_2KHz_i_1_n_0
    SLICE_X57Y20         FDCE                                         r  u3/clk_2KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.953    u3/clk_IBUF_BUFG
    SLICE_X57Y20         FDCE                                         r  u3/clk_2KHz_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDCE (Hold_fdce_C_D)         0.091     1.533    u3/clk_2KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 du1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    du1/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  du1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  du1/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.760    du1/count_reg[14]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  du1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    du1/count_reg[12]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  du1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    du1/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  du1/count_reg[14]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.604    du1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 du2/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    du2/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  du2/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  du2/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.201     1.815    du2/btn_sync_0_reg_n_0
    SLICE_X61Y15         FDRE                                         r  du2/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    du2/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  du2/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.072     1.545    du2/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 du1/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du1/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    du1/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  du1/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  du1/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.201     1.815    du1/btn_sync_0
    SLICE_X61Y15         FDRE                                         r  du1/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    du1/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  du1/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.066     1.539    du1/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u1/clk_10Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_10Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.469    u1/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  u1/clk_10Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  u1/clk_10Hz_reg/Q
                         net (fo=19, routed)          0.187     1.821    u1/CLK
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  u1/clk_10Hz_i_1/O
                         net (fo=1, routed)           0.000     1.866    u1/clk_10Hz_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  u1/clk_10Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    u1/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  u1/clk_10Hz_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.120     1.589    u1/clk_10Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 du2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    du2/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  du2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  du2/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.745    du2/count_reg[2]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  du2/count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.856    du2/count_reg[0]_i_2__0_n_5
    SLICE_X62Y18         FDRE                                         r  du2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.984    du2/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  du2/count_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    du2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 du2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    du2/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  du2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  du2/count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.743    du2/count_reg[14]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  du2/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.854    du2/count_reg[12]_i_1__0_n_5
    SLICE_X62Y21         FDRE                                         r  du2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    du2/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  du2/count_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    du2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 du2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    du2/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  du2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  du2/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.745    du2/count_reg[6]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  du2/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.856    du2/count_reg[4]_i_1__0_n_5
    SLICE_X62Y19         FDRE                                         r  du2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    du2/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  du2/count_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    du2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 du2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.469    du2/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  du2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  du2/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.744    du2/count_reg[10]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  du2/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.855    du2/count_reg[8]_i_1__0_n_5
    SLICE_X62Y20         FDRE                                         r  du2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    du2/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  du2/count_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    du2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   du1/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   du1/btn_sync_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   du1/btn_sync_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   du1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   du1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   du1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   du1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   du1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   du1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   du1/btn_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   du1/btn_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   du1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   du1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   du1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   du1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   du1/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   du1/btn_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   du1/btn_sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   du1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   du1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   du1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   du1/count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.601ns (54.812%)  route 3.793ns (45.188%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/scan_count_reg[1]/Q
                         net (fo=5, routed)           0.915     1.334    u2/Q[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.299     1.633 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     2.640    u2/sel0[2]
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.152     2.792 r  u2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.871     4.663    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.394 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.394    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.614ns (55.274%)  route 3.733ns (44.726%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/scan_count_reg[1]/Q
                         net (fo=5, routed)           0.915     1.334    u2/Q[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.299     1.633 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.006     2.639    u2/sel0[2]
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.152     2.791 r  u2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.812     4.603    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.347 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.347    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.503ns (54.356%)  route 3.782ns (45.644%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE                         0.000     0.000 r  u2/sec_ones_reg[1]/C
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/sec_ones_reg[1]/Q
                         net (fo=6, routed)           1.105     1.623    u2/sec_ones[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.747 r  u2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.807     2.554    u2/sel0[1]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.154     2.708 r  u2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.870     4.578    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.285 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.285    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.245ns  (logic 4.297ns (52.122%)  route 3.948ns (47.878%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE                         0.000     0.000 r  u2/sec_ones_reg[1]/C
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/sec_ones_reg[1]/Q
                         net (fo=6, routed)           1.105     1.623    u2/sec_ones[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.747 r  u2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.809     2.556    u2/sel0[1]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.680 r  u2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.034     4.714    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.245 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.245    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 4.353ns (53.534%)  route 3.778ns (46.466%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/scan_count_reg[1]/Q
                         net (fo=5, routed)           0.915     1.334    u2/Q[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.299     1.633 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     2.640    u2/sel0[2]
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.764 r  u2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.620    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.131 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.131    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.286ns (53.413%)  route 3.738ns (46.587%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE                         0.000     0.000 r  u2/sec_ones_reg[1]/C
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/sec_ones_reg[1]/Q
                         net (fo=6, routed)           1.105     1.623    u2/sec_ones[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.747 r  u2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.807     2.554    u2/sel0[1]
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.678 r  u2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.504    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.024 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.024    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.377ns (54.825%)  route 3.607ns (45.175%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/scan_count_reg[1]/Q
                         net (fo=5, routed)           0.915     1.334    u2/Q[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.299     1.633 r  u2/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.006     2.639    u2/sel0[2]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.763 r  u2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.449    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.984 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.984    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/FSM_sequential_current_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 1.453ns (25.042%)  route 4.349ns (74.958%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.349     5.802    u2/AR[0]
    SLICE_X61Y18         FDCE                                         f  u2/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/FSM_sequential_current_state_reg[1]_inv/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 1.453ns (25.042%)  route 4.349ns (74.958%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.349     5.802    u2/AR[0]
    SLICE_X61Y18         FDPE                                         f  u2/FSM_sequential_current_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 1.453ns (25.485%)  route 4.248ns (74.515%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.248     5.701    u2/AR[0]
    SLICE_X60Y20         FDCE                                         f  u2/sec_ones_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/min_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_ones_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE                         0.000     0.000 r  u2/min_ones_reg[1]/C
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_ones_reg[1]/Q
                         net (fo=5, routed)           0.168     0.309    u2/min_ones[1]
    SLICE_X59Y19         LUT5 (Prop_lut5_I1_O)        0.042     0.351 r  u2/min_ones[3]_i_2/O
                         net (fo=1, routed)           0.000     0.351    u2/min_ones[3]_i_2_n_0
    SLICE_X59Y19         FDCE                                         r  u2/min_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE                         0.000     0.000 r  u2/min_ones_reg[1]/C
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_ones_reg[1]/Q
                         net (fo=5, routed)           0.168     0.309    u2/min_ones[1]
    SLICE_X59Y19         LUT5 (Prop_lut5_I1_O)        0.045     0.354 r  u2/min_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u2/min_ones[1]_i_1_n_0
    SLICE_X59Y19         FDCE                                         r  u2/min_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE                         0.000     0.000 r  u2/sec_tens_reg[1]/C
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/sec_tens_reg[1]/Q
                         net (fo=5, routed)           0.184     0.325    u2/sec_tens[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.043     0.368 r  u2/sec_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.368    u2/sec_tens[3]_i_2_n_0
    SLICE_X58Y20         FDCE                                         r  u2/sec_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.015%)  route 0.184ns (49.985%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    u2/min_tens[0]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.043     0.368 r  u2/min_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.368    u2/min_tens[3]_i_2_n_0
    SLICE_X58Y19         FDCE                                         r  u2/min_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE                         0.000     0.000 r  u2/sec_tens_reg[1]/C
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/sec_tens_reg[1]/Q
                         net (fo=5, routed)           0.184     0.325    u2/sec_tens[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.370 r  u2/sec_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    u2/sec_tens[2]_i_1_n_0
    SLICE_X58Y20         FDCE                                         r  u2/sec_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.286%)  route 0.184ns (49.714%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    u2/min_tens[0]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.370 r  u2/min_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    u2/min_tens[2]_i_1_n_0
    SLICE_X58Y19         FDCE                                         r  u2/min_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/scan_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/scan_count_reg[0]/Q
                         net (fo=6, routed)           0.192     0.333    u4/Q[0]
    SLICE_X59Y20         LUT2 (Prop_lut2_I0_O)        0.042     0.375 r  u4/scan_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    u4/scan_count[1]_i_1_n_0
    SLICE_X59Y20         FDCE                                         r  u4/scan_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  u2/FSM_sequential_current_state_reg[0]/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.191     0.332    u2/current_state[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.377 r  u2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    u2/next_state[0]
    SLICE_X61Y18         FDCE                                         r  u2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/scan_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u4/scan_count_reg[0]/Q
                         net (fo=6, routed)           0.192     0.333    u4/Q[0]
    SLICE_X59Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  u4/scan_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    u4/scan_count[0]_i_1_n_0
    SLICE_X59Y20         FDCE                                         r  u4/scan_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.195     0.336    u2/min_tens[0]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.042     0.378 r  u2/min_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    u2/min_tens[1]_i_1_n_0
    SLICE_X58Y19         FDCE                                         r  u2/min_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.559ns  (logic 0.580ns (37.214%)  route 0.979ns (62.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    du1/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  du1/btn_out_reg/Q
                         net (fo=4, routed)           0.979     6.585    u2/btn_out
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.709 r  u2/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.709    u2/next_state[1]
    SLICE_X61Y18         FDPE                                         r  u2/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.557ns  (logic 0.580ns (37.261%)  route 0.977ns (62.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    du1/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  du1/btn_out_reg/Q
                         net (fo=4, routed)           0.977     6.583    u2/btn_out
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  u2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.707    u2/next_state[0]
    SLICE_X61Y18         FDCE                                         r  u2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 du2/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.391%)  route 0.175ns (45.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    du2/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  du2/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  du2/btn_out_reg/Q
                         net (fo=4, routed)           0.175     1.809    u2/FSM_sequential_current_state_reg[0]_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.854 r  u2/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.854    u2/next_state[1]
    SLICE_X61Y18         FDPE                                         r  u2/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du2/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.250%)  route 0.176ns (45.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    du2/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  du2/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  du2/btn_out_reg/Q
                         net (fo=4, routed)           0.176     1.810    u2/FSM_sequential_current_state_reg[0]_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  u2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u2/next_state[0]
    SLICE_X61Y18         FDCE                                         r  u2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.453ns (21.660%)  route 5.255ns (78.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.255     6.707    u1/AR[0]
    SLICE_X62Y24         FDCE                                         f  u1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502     4.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[18]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.453ns (21.660%)  route 5.255ns (78.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.255     6.707    u1/AR[0]
    SLICE_X62Y24         FDCE                                         f  u1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502     4.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[21]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.453ns (21.660%)  route 5.255ns (78.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.255     6.707    u1/AR[0]
    SLICE_X62Y24         FDCE                                         f  u1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502     4.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[22]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.453ns (21.660%)  route 5.255ns (78.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.255     6.707    u1/AR[0]
    SLICE_X62Y24         FDCE                                         f  u1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502     4.843    u1/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u1/count_reg[23]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.453ns (22.128%)  route 5.113ns (77.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.113     6.566    u1/AR[0]
    SLICE_X62Y23         FDCE                                         f  u1/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504     4.845    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[14]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.453ns (22.128%)  route 5.113ns (77.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.113     6.566    u1/AR[0]
    SLICE_X62Y23         FDCE                                         f  u1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504     4.845    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[17]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.453ns (22.128%)  route 5.113ns (77.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.113     6.566    u1/AR[0]
    SLICE_X62Y23         FDCE                                         f  u1/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504     4.845    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[19]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.453ns (22.128%)  route 5.113ns (77.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          5.113     6.566    u1/AR[0]
    SLICE_X62Y23         FDCE                                         f  u1/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504     4.845    u1/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u1/count_reg[20]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.453ns (22.652%)  route 4.961ns (77.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.961     6.414    u1/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505     4.846    u1/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.453ns (22.652%)  route 4.961ns (77.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          4.961     6.414    u1/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505     4.846    u1/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.221ns (15.827%)  route 1.175ns (84.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.175     1.396    u3/AR[0]
    SLICE_X55Y16         FDCE                                         f  u3/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    u3/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  u3/count_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.221ns (15.827%)  route 1.175ns (84.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.175     1.396    u3/AR[0]
    SLICE_X55Y16         FDCE                                         f  u3/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    u3/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  u3/count_reg[4]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            du2/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.545%)  route 1.296ns (85.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_reset_IBUF_inst/O
                         net (fo=1, routed)           1.296     1.516    du2/btn_reset_IBUF
    SLICE_X61Y15         FDRE                                         r  du2/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    du2/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  du2/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.562%)  route 1.296ns (85.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.296     1.517    u3/AR[0]
    SLICE_X57Y16         FDCE                                         f  u3/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    u3/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  u3/count_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.562%)  route 1.296ns (85.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.296     1.517    u3/AR[0]
    SLICE_X57Y16         FDCE                                         f  u3/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    u3/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  u3/count_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.562%)  route 1.296ns (85.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.296     1.517    u3/AR[0]
    SLICE_X57Y16         FDCE                                         f  u3/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    u3/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  u3/count_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.562%)  route 1.296ns (85.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.296     1.517    u3/AR[0]
    SLICE_X57Y16         FDCE                                         f  u3/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.957    u3/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  u3/count_reg[7]/C

Slack:                    inf
  Source:                 btn_start_stop
                            (input port)
  Destination:            du1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.222ns (14.559%)  route 1.302ns (85.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_start_stop (IN)
                         net (fo=0)                   0.000     0.000    btn_start_stop
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_start_stop_IBUF_inst/O
                         net (fo=1, routed)           1.302     1.524    du1/btn_start_stop_IBUF
    SLICE_X61Y15         FDRE                                         r  du1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    du1/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  du1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.221ns (13.979%)  route 1.360ns (86.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.360     1.581    u3/AR[0]
    SLICE_X57Y17         FDCE                                         f  u3/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.956    u3/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  u3/count_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.221ns (13.979%)  route 1.360ns (86.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=62, routed)          1.360     1.581    u3/AR[0]
    SLICE_X57Y17         FDCE                                         f  u3/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.956    u3/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  u3/count_reg[6]/C





