# Reading pref.tcl
# do Problema2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:43:33 on Aug 19,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador_1
# -- Compiling architecture archSum_1 of sumador_1
# End time: 13:43:33 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:43:33 on Aug 19,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador_4
# -- Compiling architecture archSum_4 of sumador_4
# -- Loading entity sumador_1
# End time: 13:43:33 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:43:33 on Aug 19,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sumador_4_tb
# -- Compiling architecture arch of sumador_4_tb
# -- Loading entity sumador_4
# End time: 13:43:33 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sumador_4_tb
# vsim work.sumador_4_tb 
# Start time: 13:43:42 on Aug 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sumador_4_tb(arch)
# Loading work.sumador_4(archsum_4)
# Loading work.sumador_1(archsum_1)
add wave sim:/sumador_4_tb/*
run
run
run
run
run
run
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
run -all
run
run
run -continue
run -all
run -all
run
# End time: 14:19:48 on Aug 19,2021, Elapsed time: 0:36:06
# Errors: 0, Warnings: 0
