// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Fri Nov 22 15:54:25 2019
// Host        : Lab-9999 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_ad7606_sample_0_0_sim_netlist.v
// Design      : system_ad7606_sample_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* AD_CONV = "4'b0001" *) (* CLK_OFFSET_CH2 = "0" *) (* CLK_OFFSET_CH3 = "2700" *) 
(* CLK_OFFSET_CH5 = "3200" *) (* CLK_OFFSET_CH6 = "2700" *) (* DATA_BUF_CH_WIDTH = "64" *) 
(* IDLE = "4'b0000" *) (* MOMENT_WIDTH = "32" *) (* READ_CH1 = "4'b0100" *) 
(* READ_CH2 = "4'b0101" *) (* READ_CH3 = "4'b0110" *) (* READ_CH4 = "4'b0111" *) 
(* READ_CH5 = "4'b1000" *) (* READ_CH6 = "4'b1001" *) (* READ_CH7 = "4'b1010" *) 
(* READ_CH8 = "4'b1011" *) (* READ_DONE = "4'b1100" *) (* Wait_1 = "4'b0010" *) 
(* Wait_busy = "4'b0011" *) (* cycle = "443" *) (* delay_1s = "50000000" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if
   (clk,
    rst_n,
    ad_data,
    ad_busy,
    first_data,
    ad_os,
    ad_cs,
    ad_rd,
    ad_reset,
    ad_convstab,
    ad_ch1,
    ad_ch2,
    ad_ch3,
    ad_ch4,
    ad_ch5,
    ad_ch6,
    ad_ch7,
    ad_ch8,
    data_buf_ch1,
    data_buf_ch2,
    data_buf_ch3,
    data_buf_ch4,
    data_buf_ch5,
    data_buf_ch6,
    data_buf_ch7,
    data_buf_ch8,
    validflag,
    data_valid_ch,
    gate,
    gate_high,
    glitch_time);
  input clk;
  input rst_n;
  input [15:0]ad_data;
  input ad_busy;
  input first_data;
  output [2:0]ad_os;
  (* mark_debug = "true" *) output ad_cs;
  (* mark_debug = "true" *) output ad_rd;
  (* mark_debug = "true" *) output ad_reset;
  output ad_convstab;
  (* mark_debug = "true" *) output [15:0]ad_ch1;
  (* mark_debug = "true" *) output [15:0]ad_ch2;
  output [15:0]ad_ch3;
  output [15:0]ad_ch4;
  output [15:0]ad_ch5;
  output [15:0]ad_ch6;
  output [15:0]ad_ch7;
  output [15:0]ad_ch8;
  (* mark_debug = "true" *) output [63:0]data_buf_ch1;
  (* mark_debug = "true" *) output [63:0]data_buf_ch2;
  output [63:0]data_buf_ch3;
  output [63:0]data_buf_ch4;
  output [63:0]data_buf_ch5;
  output [63:0]data_buf_ch6;
  output [63:0]data_buf_ch7;
  output [63:0]data_buf_ch8;
  output validflag;
  (* mark_debug = "true" *) output [7:0]data_valid_ch;
  input [15:0]gate;
  input [15:0]gate_high;
  input [31:0]glitch_time;

  wire \<const0> ;
  wire ad_busy;
  (* MARK_DEBUG *) wire [15:0]ad_ch1;
  wire \ad_ch1[0]_i_1_n_0 ;
  wire \ad_ch1[10]_i_1_n_0 ;
  wire \ad_ch1[11]_i_1_n_0 ;
  wire \ad_ch1[12]_i_1_n_0 ;
  wire \ad_ch1[13]_i_1_n_0 ;
  wire \ad_ch1[14]_i_1_n_0 ;
  wire \ad_ch1[15]_i_1_n_0 ;
  wire \ad_ch1[15]_i_2_n_0 ;
  wire \ad_ch1[1]_i_1_n_0 ;
  wire \ad_ch1[2]_i_1_n_0 ;
  wire \ad_ch1[3]_i_1_n_0 ;
  wire \ad_ch1[4]_i_1_n_0 ;
  wire \ad_ch1[5]_i_1_n_0 ;
  wire \ad_ch1[6]_i_1_n_0 ;
  wire \ad_ch1[7]_i_1_n_0 ;
  wire \ad_ch1[8]_i_1_n_0 ;
  wire \ad_ch1[9]_i_1_n_0 ;
  wire [15:0]ad_ch1_pre;
  (* MARK_DEBUG *) wire [15:0]ad_ch2;
  wire \ad_ch2[0]_i_1_n_0 ;
  wire \ad_ch2[10]_i_1_n_0 ;
  wire \ad_ch2[11]_i_1_n_0 ;
  wire \ad_ch2[12]_i_1_n_0 ;
  wire \ad_ch2[13]_i_1_n_0 ;
  wire \ad_ch2[14]_i_1_n_0 ;
  wire \ad_ch2[15]_i_1_n_0 ;
  wire \ad_ch2[15]_i_2_n_0 ;
  wire \ad_ch2[15]_i_3_n_0 ;
  wire \ad_ch2[1]_i_1_n_0 ;
  wire \ad_ch2[2]_i_1_n_0 ;
  wire \ad_ch2[3]_i_1_n_0 ;
  wire \ad_ch2[4]_i_1_n_0 ;
  wire \ad_ch2[5]_i_1_n_0 ;
  wire \ad_ch2[6]_i_1_n_0 ;
  wire \ad_ch2[7]_i_1_n_0 ;
  wire \ad_ch2[8]_i_1_n_0 ;
  wire \ad_ch2[9]_i_1_n_0 ;
  wire [15:0]ad_ch2_pre;
  wire [15:0]ad_ch3;
  wire \ad_ch3[0]_i_1_n_0 ;
  wire \ad_ch3[10]_i_1_n_0 ;
  wire \ad_ch3[11]_i_1_n_0 ;
  wire \ad_ch3[12]_i_1_n_0 ;
  wire \ad_ch3[13]_i_1_n_0 ;
  wire \ad_ch3[14]_i_1_n_0 ;
  wire \ad_ch3[15]_i_1_n_0 ;
  wire \ad_ch3[15]_i_2_n_0 ;
  wire \ad_ch3[15]_i_3_n_0 ;
  wire \ad_ch3[1]_i_1_n_0 ;
  wire \ad_ch3[2]_i_1_n_0 ;
  wire \ad_ch3[3]_i_1_n_0 ;
  wire \ad_ch3[4]_i_1_n_0 ;
  wire \ad_ch3[5]_i_1_n_0 ;
  wire \ad_ch3[6]_i_1_n_0 ;
  wire \ad_ch3[7]_i_1_n_0 ;
  wire \ad_ch3[8]_i_1_n_0 ;
  wire \ad_ch3[9]_i_1_n_0 ;
  wire [15:0]ad_ch3_pre;
  wire [15:0]ad_ch4;
  wire \ad_ch4[0]_i_1_n_0 ;
  wire \ad_ch4[10]_i_1_n_0 ;
  wire \ad_ch4[11]_i_1_n_0 ;
  wire \ad_ch4[12]_i_1_n_0 ;
  wire \ad_ch4[13]_i_1_n_0 ;
  wire \ad_ch4[14]_i_1_n_0 ;
  wire \ad_ch4[15]_i_1_n_0 ;
  wire \ad_ch4[15]_i_2_n_0 ;
  wire \ad_ch4[1]_i_1_n_0 ;
  wire \ad_ch4[2]_i_1_n_0 ;
  wire \ad_ch4[3]_i_1_n_0 ;
  wire \ad_ch4[4]_i_1_n_0 ;
  wire \ad_ch4[5]_i_1_n_0 ;
  wire \ad_ch4[6]_i_1_n_0 ;
  wire \ad_ch4[7]_i_1_n_0 ;
  wire \ad_ch4[8]_i_1_n_0 ;
  wire \ad_ch4[9]_i_1_n_0 ;
  wire [15:0]ad_ch4_pre;
  wire [15:0]ad_ch5;
  wire \ad_ch5[0]_i_1_n_0 ;
  wire \ad_ch5[10]_i_1_n_0 ;
  wire \ad_ch5[11]_i_1_n_0 ;
  wire \ad_ch5[12]_i_1_n_0 ;
  wire \ad_ch5[13]_i_1_n_0 ;
  wire \ad_ch5[14]_i_1_n_0 ;
  wire \ad_ch5[15]_i_1_n_0 ;
  wire \ad_ch5[15]_i_2_n_0 ;
  wire \ad_ch5[1]_i_1_n_0 ;
  wire \ad_ch5[2]_i_1_n_0 ;
  wire \ad_ch5[3]_i_1_n_0 ;
  wire \ad_ch5[4]_i_1_n_0 ;
  wire \ad_ch5[5]_i_1_n_0 ;
  wire \ad_ch5[6]_i_1_n_0 ;
  wire \ad_ch5[7]_i_1_n_0 ;
  wire \ad_ch5[8]_i_1_n_0 ;
  wire \ad_ch5[9]_i_1_n_0 ;
  wire [15:0]ad_ch5_pre;
  wire [15:0]ad_ch6;
  wire \ad_ch6[0]_i_1_n_0 ;
  wire \ad_ch6[10]_i_1_n_0 ;
  wire \ad_ch6[11]_i_1_n_0 ;
  wire \ad_ch6[12]_i_1_n_0 ;
  wire \ad_ch6[13]_i_1_n_0 ;
  wire \ad_ch6[14]_i_1_n_0 ;
  wire \ad_ch6[15]_i_1_n_0 ;
  wire \ad_ch6[15]_i_2_n_0 ;
  wire \ad_ch6[1]_i_1_n_0 ;
  wire \ad_ch6[2]_i_1_n_0 ;
  wire \ad_ch6[3]_i_1_n_0 ;
  wire \ad_ch6[4]_i_1_n_0 ;
  wire \ad_ch6[5]_i_1_n_0 ;
  wire \ad_ch6[6]_i_1_n_0 ;
  wire \ad_ch6[7]_i_1_n_0 ;
  wire \ad_ch6[8]_i_1_n_0 ;
  wire \ad_ch6[9]_i_1_n_0 ;
  wire [15:0]ad_ch6_pre;
  wire [15:0]ad_ch7;
  wire \ad_ch7[0]_i_1_n_0 ;
  wire \ad_ch7[10]_i_1_n_0 ;
  wire \ad_ch7[11]_i_1_n_0 ;
  wire \ad_ch7[12]_i_1_n_0 ;
  wire \ad_ch7[13]_i_1_n_0 ;
  wire \ad_ch7[14]_i_1_n_0 ;
  wire \ad_ch7[15]_i_1_n_0 ;
  wire \ad_ch7[15]_i_2_n_0 ;
  wire \ad_ch7[1]_i_1_n_0 ;
  wire \ad_ch7[2]_i_1_n_0 ;
  wire \ad_ch7[3]_i_1_n_0 ;
  wire \ad_ch7[4]_i_1_n_0 ;
  wire \ad_ch7[5]_i_1_n_0 ;
  wire \ad_ch7[6]_i_1_n_0 ;
  wire \ad_ch7[7]_i_1_n_0 ;
  wire \ad_ch7[8]_i_1_n_0 ;
  wire \ad_ch7[9]_i_1_n_0 ;
  wire [15:0]ad_ch7_pre;
  wire [15:0]ad_ch8;
  wire \ad_ch8[0]_i_1_n_0 ;
  wire \ad_ch8[10]_i_1_n_0 ;
  wire \ad_ch8[11]_i_1_n_0 ;
  wire \ad_ch8[12]_i_1_n_0 ;
  wire \ad_ch8[13]_i_1_n_0 ;
  wire \ad_ch8[14]_i_1_n_0 ;
  wire \ad_ch8[15]_i_1_n_0 ;
  wire \ad_ch8[15]_i_2_n_0 ;
  wire \ad_ch8[1]_i_1_n_0 ;
  wire \ad_ch8[2]_i_1_n_0 ;
  wire \ad_ch8[3]_i_1_n_0 ;
  wire \ad_ch8[4]_i_1_n_0 ;
  wire \ad_ch8[5]_i_1_n_0 ;
  wire \ad_ch8[6]_i_1_n_0 ;
  wire \ad_ch8[7]_i_1_n_0 ;
  wire \ad_ch8[8]_i_1_n_0 ;
  wire \ad_ch8[9]_i_1_n_0 ;
  wire [15:0]ad_ch8_pre;
  wire ad_convstab;
  wire ad_convstab0;
  wire ad_convstab_i_1_n_0;
  wire ad_convstab_i_3_n_0;
  (* MARK_DEBUG *) wire ad_cs;
  wire ad_cs_i_1_n_0;
  wire [15:0]ad_data;
  (* MARK_DEBUG *) wire ad_rd;
  wire ad_rd_i_1_n_0;
  (* MARK_DEBUG *) wire ad_reset;
  wire ad_reset_i_2_n_0;
  wire ad_reset_i_3_n_0;
  wire ad_reset_i_4_n_0;
  (* MARK_DEBUG *) wire [31:0]begin_moment_ch1;
  wire \begin_moment_ch1[10]_i_12_n_0 ;
  wire \begin_moment_ch1[10]_i_13_n_0 ;
  wire \begin_moment_ch1[10]_i_14_n_0 ;
  wire \begin_moment_ch1[10]_i_15_n_0 ;
  wire \begin_moment_ch1[10]_i_16_n_0 ;
  wire \begin_moment_ch1[10]_i_17_n_0 ;
  wire \begin_moment_ch1[10]_i_18_n_0 ;
  wire \begin_moment_ch1[10]_i_19_n_0 ;
  wire \begin_moment_ch1[10]_i_20_n_0 ;
  wire \begin_moment_ch1[10]_i_2_n_0 ;
  wire \begin_moment_ch1[10]_i_3_n_0 ;
  wire \begin_moment_ch1[10]_i_4_n_0 ;
  wire \begin_moment_ch1[10]_i_5_n_0 ;
  wire \begin_moment_ch1[10]_i_6_n_0 ;
  wire \begin_moment_ch1[10]_i_7_n_0 ;
  wire \begin_moment_ch1[10]_i_8_n_0 ;
  wire \begin_moment_ch1[10]_i_9_n_0 ;
  wire \begin_moment_ch1[14]_i_13_n_0 ;
  wire \begin_moment_ch1[14]_i_14_n_0 ;
  wire \begin_moment_ch1[14]_i_15_n_0 ;
  wire \begin_moment_ch1[14]_i_16_n_0 ;
  wire \begin_moment_ch1[14]_i_17_n_0 ;
  wire \begin_moment_ch1[14]_i_18_n_0 ;
  wire \begin_moment_ch1[14]_i_19_n_0 ;
  wire \begin_moment_ch1[14]_i_20_n_0 ;
  wire \begin_moment_ch1[14]_i_21_n_0 ;
  wire \begin_moment_ch1[14]_i_22_n_0 ;
  wire \begin_moment_ch1[14]_i_23_n_0 ;
  wire \begin_moment_ch1[14]_i_24_n_0 ;
  wire \begin_moment_ch1[14]_i_25_n_0 ;
  wire \begin_moment_ch1[14]_i_2_n_0 ;
  wire \begin_moment_ch1[14]_i_3_n_0 ;
  wire \begin_moment_ch1[14]_i_4_n_0 ;
  wire \begin_moment_ch1[14]_i_5_n_0 ;
  wire \begin_moment_ch1[14]_i_6_n_0 ;
  wire \begin_moment_ch1[14]_i_7_n_0 ;
  wire \begin_moment_ch1[14]_i_8_n_0 ;
  wire \begin_moment_ch1[14]_i_9_n_0 ;
  wire \begin_moment_ch1[18]_i_13_n_0 ;
  wire \begin_moment_ch1[18]_i_14_n_0 ;
  wire \begin_moment_ch1[18]_i_15_n_0 ;
  wire \begin_moment_ch1[18]_i_16_n_0 ;
  wire \begin_moment_ch1[18]_i_17_n_0 ;
  wire \begin_moment_ch1[18]_i_18_n_0 ;
  wire \begin_moment_ch1[18]_i_19_n_0 ;
  wire \begin_moment_ch1[18]_i_20_n_0 ;
  wire \begin_moment_ch1[18]_i_21_n_0 ;
  wire \begin_moment_ch1[18]_i_22_n_0 ;
  wire \begin_moment_ch1[18]_i_23_n_0 ;
  wire \begin_moment_ch1[18]_i_24_n_0 ;
  wire \begin_moment_ch1[18]_i_2_n_0 ;
  wire \begin_moment_ch1[18]_i_3_n_0 ;
  wire \begin_moment_ch1[18]_i_4_n_0 ;
  wire \begin_moment_ch1[18]_i_5_n_0 ;
  wire \begin_moment_ch1[18]_i_6_n_0 ;
  wire \begin_moment_ch1[18]_i_7_n_0 ;
  wire \begin_moment_ch1[18]_i_8_n_0 ;
  wire \begin_moment_ch1[18]_i_9_n_0 ;
  wire \begin_moment_ch1[22]_i_13_n_0 ;
  wire \begin_moment_ch1[22]_i_14_n_0 ;
  wire \begin_moment_ch1[22]_i_15_n_0 ;
  wire \begin_moment_ch1[22]_i_16_n_0 ;
  wire \begin_moment_ch1[22]_i_18_n_0 ;
  wire \begin_moment_ch1[22]_i_19_n_0 ;
  wire \begin_moment_ch1[22]_i_20_n_0 ;
  wire \begin_moment_ch1[22]_i_21_n_0 ;
  wire \begin_moment_ch1[22]_i_22_n_0 ;
  wire \begin_moment_ch1[22]_i_23_n_0 ;
  wire \begin_moment_ch1[22]_i_24_n_0 ;
  wire \begin_moment_ch1[22]_i_25_n_0 ;
  wire \begin_moment_ch1[22]_i_26_n_0 ;
  wire \begin_moment_ch1[22]_i_27_n_0 ;
  wire \begin_moment_ch1[22]_i_28_n_0 ;
  wire \begin_moment_ch1[22]_i_29_n_0 ;
  wire \begin_moment_ch1[22]_i_2_n_0 ;
  wire \begin_moment_ch1[22]_i_3_n_0 ;
  wire \begin_moment_ch1[22]_i_4_n_0 ;
  wire \begin_moment_ch1[22]_i_5_n_0 ;
  wire \begin_moment_ch1[22]_i_6_n_0 ;
  wire \begin_moment_ch1[22]_i_7_n_0 ;
  wire \begin_moment_ch1[22]_i_8_n_0 ;
  wire \begin_moment_ch1[22]_i_9_n_0 ;
  wire \begin_moment_ch1[26]_i_13_n_0 ;
  wire \begin_moment_ch1[26]_i_14_n_0 ;
  wire \begin_moment_ch1[26]_i_15_n_0 ;
  wire \begin_moment_ch1[26]_i_16_n_0 ;
  wire \begin_moment_ch1[26]_i_18_n_0 ;
  wire \begin_moment_ch1[26]_i_19_n_0 ;
  wire \begin_moment_ch1[26]_i_20_n_0 ;
  wire \begin_moment_ch1[26]_i_21_n_0 ;
  wire \begin_moment_ch1[26]_i_22_n_0 ;
  wire \begin_moment_ch1[26]_i_23_n_0 ;
  wire \begin_moment_ch1[26]_i_24_n_0 ;
  wire \begin_moment_ch1[26]_i_25_n_0 ;
  wire \begin_moment_ch1[26]_i_26_n_0 ;
  wire \begin_moment_ch1[26]_i_27_n_0 ;
  wire \begin_moment_ch1[26]_i_28_n_0 ;
  wire \begin_moment_ch1[26]_i_29_n_0 ;
  wire \begin_moment_ch1[26]_i_2_n_0 ;
  wire \begin_moment_ch1[26]_i_3_n_0 ;
  wire \begin_moment_ch1[26]_i_4_n_0 ;
  wire \begin_moment_ch1[26]_i_5_n_0 ;
  wire \begin_moment_ch1[26]_i_6_n_0 ;
  wire \begin_moment_ch1[26]_i_7_n_0 ;
  wire \begin_moment_ch1[26]_i_8_n_0 ;
  wire \begin_moment_ch1[26]_i_9_n_0 ;
  wire \begin_moment_ch1[2]_i_10_n_0 ;
  wire \begin_moment_ch1[2]_i_11_n_0 ;
  wire \begin_moment_ch1[2]_i_3_n_0 ;
  wire \begin_moment_ch1[2]_i_4_n_0 ;
  wire \begin_moment_ch1[2]_i_5_n_0 ;
  wire \begin_moment_ch1[2]_i_6_n_0 ;
  wire \begin_moment_ch1[2]_i_7_n_0 ;
  wire \begin_moment_ch1[2]_i_8_n_0 ;
  wire \begin_moment_ch1[2]_i_9_n_0 ;
  wire \begin_moment_ch1[30]_i_13_n_0 ;
  wire \begin_moment_ch1[30]_i_14_n_0 ;
  wire \begin_moment_ch1[30]_i_15_n_0 ;
  wire \begin_moment_ch1[30]_i_16_n_0 ;
  wire \begin_moment_ch1[30]_i_17_n_0 ;
  wire \begin_moment_ch1[30]_i_18_n_0 ;
  wire \begin_moment_ch1[30]_i_19_n_0 ;
  wire \begin_moment_ch1[30]_i_20_n_0 ;
  wire \begin_moment_ch1[30]_i_21_n_0 ;
  wire \begin_moment_ch1[30]_i_22_n_0 ;
  wire \begin_moment_ch1[30]_i_23_n_0 ;
  wire \begin_moment_ch1[30]_i_24_n_0 ;
  wire \begin_moment_ch1[30]_i_2_n_0 ;
  wire \begin_moment_ch1[30]_i_3_n_0 ;
  wire \begin_moment_ch1[30]_i_4_n_0 ;
  wire \begin_moment_ch1[30]_i_5_n_0 ;
  wire \begin_moment_ch1[30]_i_6_n_0 ;
  wire \begin_moment_ch1[30]_i_7_n_0 ;
  wire \begin_moment_ch1[30]_i_8_n_0 ;
  wire \begin_moment_ch1[30]_i_9_n_0 ;
  wire \begin_moment_ch1[31]_i_10_n_0 ;
  wire \begin_moment_ch1[31]_i_11_n_0 ;
  wire \begin_moment_ch1[31]_i_12_n_0 ;
  wire \begin_moment_ch1[31]_i_13_n_0 ;
  wire \begin_moment_ch1[31]_i_14_n_0 ;
  wire \begin_moment_ch1[31]_i_16_n_0 ;
  wire \begin_moment_ch1[31]_i_17_n_0 ;
  wire \begin_moment_ch1[31]_i_18_n_0 ;
  wire \begin_moment_ch1[31]_i_19_n_0 ;
  wire \begin_moment_ch1[31]_i_20_n_0 ;
  wire \begin_moment_ch1[31]_i_21_n_0 ;
  wire \begin_moment_ch1[31]_i_22_n_0 ;
  wire \begin_moment_ch1[31]_i_23_n_0 ;
  wire \begin_moment_ch1[31]_i_28_n_0 ;
  wire \begin_moment_ch1[31]_i_29_n_0 ;
  wire \begin_moment_ch1[31]_i_30_n_0 ;
  wire \begin_moment_ch1[31]_i_31_n_0 ;
  wire \begin_moment_ch1[31]_i_32_n_0 ;
  wire \begin_moment_ch1[31]_i_33_n_0 ;
  wire \begin_moment_ch1[31]_i_34_n_0 ;
  wire \begin_moment_ch1[31]_i_35_n_0 ;
  wire \begin_moment_ch1[31]_i_36_n_0 ;
  wire \begin_moment_ch1[31]_i_37_n_0 ;
  wire \begin_moment_ch1[31]_i_38_n_0 ;
  wire \begin_moment_ch1[31]_i_39_n_0 ;
  wire \begin_moment_ch1[31]_i_40_n_0 ;
  wire \begin_moment_ch1[31]_i_41_n_0 ;
  wire \begin_moment_ch1[31]_i_42_n_0 ;
  wire \begin_moment_ch1[31]_i_43_n_0 ;
  wire \begin_moment_ch1[31]_i_46_n_0 ;
  wire \begin_moment_ch1[31]_i_47_n_0 ;
  wire \begin_moment_ch1[31]_i_48_n_0 ;
  wire \begin_moment_ch1[31]_i_49_n_0 ;
  wire \begin_moment_ch1[31]_i_50_n_0 ;
  wire \begin_moment_ch1[31]_i_51_n_0 ;
  wire \begin_moment_ch1[31]_i_52_n_0 ;
  wire \begin_moment_ch1[31]_i_53_n_0 ;
  wire \begin_moment_ch1[31]_i_54_n_0 ;
  wire \begin_moment_ch1[31]_i_55_n_0 ;
  wire \begin_moment_ch1[31]_i_56_n_0 ;
  wire \begin_moment_ch1[31]_i_57_n_0 ;
  wire \begin_moment_ch1[31]_i_58_n_0 ;
  wire \begin_moment_ch1[31]_i_59_n_0 ;
  wire \begin_moment_ch1[31]_i_5_n_0 ;
  wire \begin_moment_ch1[31]_i_7_n_0 ;
  wire \begin_moment_ch1[31]_i_8_n_0 ;
  wire \begin_moment_ch1[31]_i_9_n_0 ;
  wire \begin_moment_ch1[6]_i_2_n_0 ;
  wire \begin_moment_ch1[6]_i_3_n_0 ;
  wire \begin_moment_ch1[6]_i_4_n_0 ;
  wire \begin_moment_ch1[6]_i_5_n_0 ;
  wire \begin_moment_ch1[6]_i_6_n_0 ;
  wire \begin_moment_ch1[6]_i_7_n_0 ;
  wire \begin_moment_ch1[6]_i_8_n_0 ;
  wire begin_moment_ch1_reg0;
  wire begin_moment_ch1_reg1;
  wire begin_moment_ch1_reg118_in;
  wire \begin_moment_ch1_reg[10]_i_10_n_0 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_1 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_2 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_3 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_4 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_5 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_6 ;
  wire \begin_moment_ch1_reg[10]_i_10_n_7 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_0 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_1 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_2 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_3 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_4 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_5 ;
  wire \begin_moment_ch1_reg[10]_i_11_n_6 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[10]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_0 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_1 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_2 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_3 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_4 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_5 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_6 ;
  wire \begin_moment_ch1_reg[14]_i_10_n_7 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_0 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_1 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_2 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_3 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_4 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_5 ;
  wire \begin_moment_ch1_reg[14]_i_11_n_6 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_0 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_1 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_2 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_3 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_4 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_5 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_6 ;
  wire \begin_moment_ch1_reg[14]_i_12_n_7 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[14]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_0 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_1 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_2 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_3 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_4 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_5 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_6 ;
  wire \begin_moment_ch1_reg[18]_i_10_n_7 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_0 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_1 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_2 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_3 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_4 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_5 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_6 ;
  wire \begin_moment_ch1_reg[18]_i_11_n_7 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_0 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_1 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_2 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_3 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_4 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_5 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_6 ;
  wire \begin_moment_ch1_reg[18]_i_12_n_7 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[18]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_0 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_1 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_2 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_3 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_4 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_5 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_6 ;
  wire \begin_moment_ch1_reg[22]_i_10_n_7 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_0 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_1 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_2 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_3 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_4 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_5 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_6 ;
  wire \begin_moment_ch1_reg[22]_i_11_n_7 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_0 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_1 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_2 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_3 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_4 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_5 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_6 ;
  wire \begin_moment_ch1_reg[22]_i_12_n_7 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_0 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_1 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_2 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_3 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_4 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_5 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_6 ;
  wire \begin_moment_ch1_reg[22]_i_17_n_7 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[22]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_0 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_1 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_2 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_3 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_4 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_5 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_6 ;
  wire \begin_moment_ch1_reg[26]_i_10_n_7 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_0 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_1 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_2 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_3 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_4 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_5 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_6 ;
  wire \begin_moment_ch1_reg[26]_i_11_n_7 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_0 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_1 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_2 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_3 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_4 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_5 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_6 ;
  wire \begin_moment_ch1_reg[26]_i_12_n_7 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_0 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_1 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_2 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_3 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_4 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_5 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_6 ;
  wire \begin_moment_ch1_reg[26]_i_17_n_7 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[26]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[2]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_0 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_1 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_2 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_3 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_4 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_5 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_6 ;
  wire \begin_moment_ch1_reg[2]_i_2_n_7 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_0 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_1 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_2 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_3 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_4 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_5 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_6 ;
  wire \begin_moment_ch1_reg[30]_i_10_n_7 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_0 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_1 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_2 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_3 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_4 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_5 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_6 ;
  wire \begin_moment_ch1_reg[30]_i_11_n_7 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_0 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_1 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_2 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_3 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_4 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_5 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_6 ;
  wire \begin_moment_ch1_reg[30]_i_12_n_7 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[30]_i_1_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_15_n_0 ;
  wire \begin_moment_ch1_reg[31]_i_15_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_15_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_15_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_0 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_4 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_5 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_6 ;
  wire \begin_moment_ch1_reg[31]_i_24_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_25_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_25_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_25_n_6 ;
  wire \begin_moment_ch1_reg[31]_i_25_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_26_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_27_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_27_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_2_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_44_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_44_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_44_n_6 ;
  wire \begin_moment_ch1_reg[31]_i_44_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_0 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_4 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_5 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_6 ;
  wire \begin_moment_ch1_reg[31]_i_45_n_7 ;
  wire \begin_moment_ch1_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_4_n_3 ;
  wire \begin_moment_ch1_reg[31]_i_6_n_0 ;
  wire \begin_moment_ch1_reg[31]_i_6_n_1 ;
  wire \begin_moment_ch1_reg[31]_i_6_n_2 ;
  wire \begin_moment_ch1_reg[31]_i_6_n_3 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_0 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_1 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_2 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_3 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_4 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_5 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_6 ;
  wire \begin_moment_ch1_reg[6]_i_1_n_7 ;
  (* MARK_DEBUG *) wire [31:0]begin_moment_ch2;
  wire \begin_moment_ch2[31]_i_10_n_0 ;
  wire \begin_moment_ch2[31]_i_11_n_0 ;
  wire \begin_moment_ch2[31]_i_12_n_0 ;
  wire \begin_moment_ch2[31]_i_14_n_0 ;
  wire \begin_moment_ch2[31]_i_15_n_0 ;
  wire \begin_moment_ch2[31]_i_16_n_0 ;
  wire \begin_moment_ch2[31]_i_17_n_0 ;
  wire \begin_moment_ch2[31]_i_18_n_0 ;
  wire \begin_moment_ch2[31]_i_19_n_0 ;
  wire \begin_moment_ch2[31]_i_20_n_0 ;
  wire \begin_moment_ch2[31]_i_21_n_0 ;
  wire \begin_moment_ch2[31]_i_22_n_0 ;
  wire \begin_moment_ch2[31]_i_23_n_0 ;
  wire \begin_moment_ch2[31]_i_24_n_0 ;
  wire \begin_moment_ch2[31]_i_25_n_0 ;
  wire \begin_moment_ch2[31]_i_26_n_0 ;
  wire \begin_moment_ch2[31]_i_27_n_0 ;
  wire \begin_moment_ch2[31]_i_28_n_0 ;
  wire \begin_moment_ch2[31]_i_29_n_0 ;
  wire \begin_moment_ch2[31]_i_30_n_0 ;
  wire \begin_moment_ch2[31]_i_31_n_0 ;
  wire \begin_moment_ch2[31]_i_32_n_0 ;
  wire \begin_moment_ch2[31]_i_33_n_0 ;
  wire \begin_moment_ch2[31]_i_34_n_0 ;
  wire \begin_moment_ch2[31]_i_35_n_0 ;
  wire \begin_moment_ch2[31]_i_36_n_0 ;
  wire \begin_moment_ch2[31]_i_37_n_0 ;
  wire \begin_moment_ch2[31]_i_5_n_0 ;
  wire \begin_moment_ch2[31]_i_6_n_0 ;
  wire \begin_moment_ch2[31]_i_7_n_0 ;
  wire \begin_moment_ch2[31]_i_8_n_0 ;
  wire \begin_moment_ch2[31]_i_9_n_0 ;
  wire begin_moment_ch2_reg0;
  wire begin_moment_ch2_reg1;
  wire begin_moment_ch2_reg117_in;
  wire \begin_moment_ch2_reg[31]_i_13_n_0 ;
  wire \begin_moment_ch2_reg[31]_i_13_n_1 ;
  wire \begin_moment_ch2_reg[31]_i_13_n_2 ;
  wire \begin_moment_ch2_reg[31]_i_13_n_3 ;
  wire \begin_moment_ch2_reg[31]_i_2_n_1 ;
  wire \begin_moment_ch2_reg[31]_i_2_n_2 ;
  wire \begin_moment_ch2_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch2_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch2_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch2_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch2_reg[31]_i_4_n_0 ;
  wire \begin_moment_ch2_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch2_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch2_reg[31]_i_4_n_3 ;
  wire [31:0]begin_moment_ch3;
  wire begin_moment_ch30;
  wire begin_moment_ch31;
  wire begin_moment_ch3116_in;
  wire \begin_moment_ch3[12]_i_2_n_0 ;
  wire \begin_moment_ch3[12]_i_3_n_0 ;
  wire \begin_moment_ch3[16]_i_2_n_0 ;
  wire \begin_moment_ch3[16]_i_3_n_0 ;
  wire \begin_moment_ch3[16]_i_4_n_0 ;
  wire \begin_moment_ch3[16]_i_5_n_0 ;
  wire \begin_moment_ch3[20]_i_2_n_0 ;
  wire \begin_moment_ch3[20]_i_3_n_0 ;
  wire \begin_moment_ch3[20]_i_4_n_0 ;
  wire \begin_moment_ch3[20]_i_5_n_0 ;
  wire \begin_moment_ch3[24]_i_2_n_0 ;
  wire \begin_moment_ch3[24]_i_3_n_0 ;
  wire \begin_moment_ch3[24]_i_4_n_0 ;
  wire \begin_moment_ch3[24]_i_5_n_0 ;
  wire \begin_moment_ch3[28]_i_2_n_0 ;
  wire \begin_moment_ch3[28]_i_3_n_0 ;
  wire \begin_moment_ch3[28]_i_4_n_0 ;
  wire \begin_moment_ch3[28]_i_5_n_0 ;
  wire \begin_moment_ch3[31]_i_10_n_0 ;
  wire \begin_moment_ch3[31]_i_11_n_0 ;
  wire \begin_moment_ch3[31]_i_12_n_0 ;
  wire \begin_moment_ch3[31]_i_13_n_0 ;
  wire \begin_moment_ch3[31]_i_14_n_0 ;
  wire \begin_moment_ch3[31]_i_15_n_0 ;
  wire \begin_moment_ch3[31]_i_16_n_0 ;
  wire \begin_moment_ch3[31]_i_18_n_0 ;
  wire \begin_moment_ch3[31]_i_19_n_0 ;
  wire \begin_moment_ch3[31]_i_20_n_0 ;
  wire \begin_moment_ch3[31]_i_21_n_0 ;
  wire \begin_moment_ch3[31]_i_22_n_0 ;
  wire \begin_moment_ch3[31]_i_23_n_0 ;
  wire \begin_moment_ch3[31]_i_24_n_0 ;
  wire \begin_moment_ch3[31]_i_25_n_0 ;
  wire \begin_moment_ch3[31]_i_26_n_0 ;
  wire \begin_moment_ch3[31]_i_27_n_0 ;
  wire \begin_moment_ch3[31]_i_28_n_0 ;
  wire \begin_moment_ch3[31]_i_29_n_0 ;
  wire \begin_moment_ch3[31]_i_30_n_0 ;
  wire \begin_moment_ch3[31]_i_31_n_0 ;
  wire \begin_moment_ch3[31]_i_32_n_0 ;
  wire \begin_moment_ch3[31]_i_33_n_0 ;
  wire \begin_moment_ch3[31]_i_34_n_0 ;
  wire \begin_moment_ch3[31]_i_35_n_0 ;
  wire \begin_moment_ch3[31]_i_36_n_0 ;
  wire \begin_moment_ch3[31]_i_37_n_0 ;
  wire \begin_moment_ch3[31]_i_38_n_0 ;
  wire \begin_moment_ch3[31]_i_39_n_0 ;
  wire \begin_moment_ch3[31]_i_40_n_0 ;
  wire \begin_moment_ch3[31]_i_41_n_0 ;
  wire \begin_moment_ch3[31]_i_5_n_0 ;
  wire \begin_moment_ch3[31]_i_6_n_0 ;
  wire \begin_moment_ch3[31]_i_7_n_0 ;
  wire \begin_moment_ch3[31]_i_9_n_0 ;
  wire \begin_moment_ch3[4]_i_2_n_0 ;
  wire \begin_moment_ch3[4]_i_3_n_0 ;
  wire \begin_moment_ch3[8]_i_2_n_0 ;
  wire \begin_moment_ch3[8]_i_3_n_0 ;
  wire \begin_moment_ch3[8]_i_4_n_0 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[12]_i_1_n_7 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[16]_i_1_n_7 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[20]_i_1_n_7 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[24]_i_1_n_7 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[28]_i_1_n_7 ;
  wire \begin_moment_ch3_reg[31]_i_17_n_0 ;
  wire \begin_moment_ch3_reg[31]_i_17_n_1 ;
  wire \begin_moment_ch3_reg[31]_i_17_n_2 ;
  wire \begin_moment_ch3_reg[31]_i_17_n_3 ;
  wire \begin_moment_ch3_reg[31]_i_2_n_2 ;
  wire \begin_moment_ch3_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch3_reg[31]_i_2_n_5 ;
  wire \begin_moment_ch3_reg[31]_i_2_n_6 ;
  wire \begin_moment_ch3_reg[31]_i_2_n_7 ;
  wire \begin_moment_ch3_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch3_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch3_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch3_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch3_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch3_reg[31]_i_4_n_3 ;
  wire \begin_moment_ch3_reg[31]_i_8_n_0 ;
  wire \begin_moment_ch3_reg[31]_i_8_n_1 ;
  wire \begin_moment_ch3_reg[31]_i_8_n_2 ;
  wire \begin_moment_ch3_reg[31]_i_8_n_3 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[4]_i_1_n_7 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_0 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_1 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_2 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_3 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_4 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_5 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_6 ;
  wire \begin_moment_ch3_reg[8]_i_1_n_7 ;
  wire [31:0]begin_moment_ch4;
  wire begin_moment_ch40;
  wire begin_moment_ch41;
  wire begin_moment_ch4115_in;
  wire \begin_moment_ch4[31]_i_10_n_0 ;
  wire \begin_moment_ch4[31]_i_11_n_0 ;
  wire \begin_moment_ch4[31]_i_12_n_0 ;
  wire \begin_moment_ch4[31]_i_14_n_0 ;
  wire \begin_moment_ch4[31]_i_15_n_0 ;
  wire \begin_moment_ch4[31]_i_16_n_0 ;
  wire \begin_moment_ch4[31]_i_17_n_0 ;
  wire \begin_moment_ch4[31]_i_18_n_0 ;
  wire \begin_moment_ch4[31]_i_19_n_0 ;
  wire \begin_moment_ch4[31]_i_20_n_0 ;
  wire \begin_moment_ch4[31]_i_21_n_0 ;
  wire \begin_moment_ch4[31]_i_22_n_0 ;
  wire \begin_moment_ch4[31]_i_23_n_0 ;
  wire \begin_moment_ch4[31]_i_24_n_0 ;
  wire \begin_moment_ch4[31]_i_25_n_0 ;
  wire \begin_moment_ch4[31]_i_26_n_0 ;
  wire \begin_moment_ch4[31]_i_27_n_0 ;
  wire \begin_moment_ch4[31]_i_28_n_0 ;
  wire \begin_moment_ch4[31]_i_29_n_0 ;
  wire \begin_moment_ch4[31]_i_30_n_0 ;
  wire \begin_moment_ch4[31]_i_31_n_0 ;
  wire \begin_moment_ch4[31]_i_32_n_0 ;
  wire \begin_moment_ch4[31]_i_33_n_0 ;
  wire \begin_moment_ch4[31]_i_34_n_0 ;
  wire \begin_moment_ch4[31]_i_35_n_0 ;
  wire \begin_moment_ch4[31]_i_36_n_0 ;
  wire \begin_moment_ch4[31]_i_37_n_0 ;
  wire \begin_moment_ch4[31]_i_5_n_0 ;
  wire \begin_moment_ch4[31]_i_6_n_0 ;
  wire \begin_moment_ch4[31]_i_7_n_0 ;
  wire \begin_moment_ch4[31]_i_8_n_0 ;
  wire \begin_moment_ch4[31]_i_9_n_0 ;
  wire \begin_moment_ch4_reg[31]_i_13_n_0 ;
  wire \begin_moment_ch4_reg[31]_i_13_n_1 ;
  wire \begin_moment_ch4_reg[31]_i_13_n_2 ;
  wire \begin_moment_ch4_reg[31]_i_13_n_3 ;
  wire \begin_moment_ch4_reg[31]_i_2_n_1 ;
  wire \begin_moment_ch4_reg[31]_i_2_n_2 ;
  wire \begin_moment_ch4_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch4_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch4_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch4_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch4_reg[31]_i_4_n_0 ;
  wire \begin_moment_ch4_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch4_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch4_reg[31]_i_4_n_3 ;
  wire [31:0]begin_moment_ch5;
  wire begin_moment_ch50;
  wire [31:6]begin_moment_ch500_in;
  wire begin_moment_ch51;
  wire begin_moment_ch5114_in;
  wire \begin_moment_ch5[13]_i_2_n_0 ;
  wire \begin_moment_ch5[13]_i_3_n_0 ;
  wire \begin_moment_ch5[17]_i_2_n_0 ;
  wire \begin_moment_ch5[17]_i_3_n_0 ;
  wire \begin_moment_ch5[17]_i_4_n_0 ;
  wire \begin_moment_ch5[17]_i_5_n_0 ;
  wire \begin_moment_ch5[21]_i_2_n_0 ;
  wire \begin_moment_ch5[21]_i_3_n_0 ;
  wire \begin_moment_ch5[21]_i_4_n_0 ;
  wire \begin_moment_ch5[21]_i_5_n_0 ;
  wire \begin_moment_ch5[25]_i_2_n_0 ;
  wire \begin_moment_ch5[25]_i_3_n_0 ;
  wire \begin_moment_ch5[25]_i_4_n_0 ;
  wire \begin_moment_ch5[25]_i_5_n_0 ;
  wire \begin_moment_ch5[29]_i_2_n_0 ;
  wire \begin_moment_ch5[29]_i_3_n_0 ;
  wire \begin_moment_ch5[29]_i_4_n_0 ;
  wire \begin_moment_ch5[29]_i_5_n_0 ;
  wire \begin_moment_ch5[31]_i_10_n_0 ;
  wire \begin_moment_ch5[31]_i_11_n_0 ;
  wire \begin_moment_ch5[31]_i_12_n_0 ;
  wire \begin_moment_ch5[31]_i_13_n_0 ;
  wire \begin_moment_ch5[31]_i_14_n_0 ;
  wire \begin_moment_ch5[31]_i_15_n_0 ;
  wire \begin_moment_ch5[31]_i_17_n_0 ;
  wire \begin_moment_ch5[31]_i_18_n_0 ;
  wire \begin_moment_ch5[31]_i_19_n_0 ;
  wire \begin_moment_ch5[31]_i_20_n_0 ;
  wire \begin_moment_ch5[31]_i_21_n_0 ;
  wire \begin_moment_ch5[31]_i_22_n_0 ;
  wire \begin_moment_ch5[31]_i_23_n_0 ;
  wire \begin_moment_ch5[31]_i_24_n_0 ;
  wire \begin_moment_ch5[31]_i_25_n_0 ;
  wire \begin_moment_ch5[31]_i_26_n_0 ;
  wire \begin_moment_ch5[31]_i_27_n_0 ;
  wire \begin_moment_ch5[31]_i_28_n_0 ;
  wire \begin_moment_ch5[31]_i_29_n_0 ;
  wire \begin_moment_ch5[31]_i_30_n_0 ;
  wire \begin_moment_ch5[31]_i_31_n_0 ;
  wire \begin_moment_ch5[31]_i_32_n_0 ;
  wire \begin_moment_ch5[31]_i_33_n_0 ;
  wire \begin_moment_ch5[31]_i_34_n_0 ;
  wire \begin_moment_ch5[31]_i_35_n_0 ;
  wire \begin_moment_ch5[31]_i_36_n_0 ;
  wire \begin_moment_ch5[31]_i_37_n_0 ;
  wire \begin_moment_ch5[31]_i_38_n_0 ;
  wire \begin_moment_ch5[31]_i_39_n_0 ;
  wire \begin_moment_ch5[31]_i_40_n_0 ;
  wire \begin_moment_ch5[31]_i_5_n_0 ;
  wire \begin_moment_ch5[31]_i_6_n_0 ;
  wire \begin_moment_ch5[31]_i_8_n_0 ;
  wire \begin_moment_ch5[31]_i_9_n_0 ;
  wire \begin_moment_ch5[9]_i_2_n_0 ;
  wire \begin_moment_ch5[9]_i_3_n_0 ;
  wire \begin_moment_ch5[9]_i_4_n_0 ;
  wire \begin_moment_ch5_reg[13]_i_1_n_0 ;
  wire \begin_moment_ch5_reg[13]_i_1_n_1 ;
  wire \begin_moment_ch5_reg[13]_i_1_n_2 ;
  wire \begin_moment_ch5_reg[13]_i_1_n_3 ;
  wire \begin_moment_ch5_reg[17]_i_1_n_0 ;
  wire \begin_moment_ch5_reg[17]_i_1_n_1 ;
  wire \begin_moment_ch5_reg[17]_i_1_n_2 ;
  wire \begin_moment_ch5_reg[17]_i_1_n_3 ;
  wire \begin_moment_ch5_reg[21]_i_1_n_0 ;
  wire \begin_moment_ch5_reg[21]_i_1_n_1 ;
  wire \begin_moment_ch5_reg[21]_i_1_n_2 ;
  wire \begin_moment_ch5_reg[21]_i_1_n_3 ;
  wire \begin_moment_ch5_reg[25]_i_1_n_0 ;
  wire \begin_moment_ch5_reg[25]_i_1_n_1 ;
  wire \begin_moment_ch5_reg[25]_i_1_n_2 ;
  wire \begin_moment_ch5_reg[25]_i_1_n_3 ;
  wire \begin_moment_ch5_reg[29]_i_1_n_0 ;
  wire \begin_moment_ch5_reg[29]_i_1_n_1 ;
  wire \begin_moment_ch5_reg[29]_i_1_n_2 ;
  wire \begin_moment_ch5_reg[29]_i_1_n_3 ;
  wire \begin_moment_ch5_reg[31]_i_16_n_0 ;
  wire \begin_moment_ch5_reg[31]_i_16_n_1 ;
  wire \begin_moment_ch5_reg[31]_i_16_n_2 ;
  wire \begin_moment_ch5_reg[31]_i_16_n_3 ;
  wire \begin_moment_ch5_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch5_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch5_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch5_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch5_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch5_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch5_reg[31]_i_4_n_3 ;
  wire \begin_moment_ch5_reg[31]_i_7_n_0 ;
  wire \begin_moment_ch5_reg[31]_i_7_n_1 ;
  wire \begin_moment_ch5_reg[31]_i_7_n_2 ;
  wire \begin_moment_ch5_reg[31]_i_7_n_3 ;
  wire \begin_moment_ch5_reg[9]_i_1_n_0 ;
  wire \begin_moment_ch5_reg[9]_i_1_n_1 ;
  wire \begin_moment_ch5_reg[9]_i_1_n_2 ;
  wire \begin_moment_ch5_reg[9]_i_1_n_3 ;
  wire [31:0]begin_moment_ch6;
  wire begin_moment_ch60;
  wire begin_moment_ch61;
  wire begin_moment_ch6113_in;
  wire \begin_moment_ch6[31]_i_10_n_0 ;
  wire \begin_moment_ch6[31]_i_11_n_0 ;
  wire \begin_moment_ch6[31]_i_12_n_0 ;
  wire \begin_moment_ch6[31]_i_14_n_0 ;
  wire \begin_moment_ch6[31]_i_15_n_0 ;
  wire \begin_moment_ch6[31]_i_16_n_0 ;
  wire \begin_moment_ch6[31]_i_17_n_0 ;
  wire \begin_moment_ch6[31]_i_18_n_0 ;
  wire \begin_moment_ch6[31]_i_19_n_0 ;
  wire \begin_moment_ch6[31]_i_20_n_0 ;
  wire \begin_moment_ch6[31]_i_21_n_0 ;
  wire \begin_moment_ch6[31]_i_22_n_0 ;
  wire \begin_moment_ch6[31]_i_23_n_0 ;
  wire \begin_moment_ch6[31]_i_24_n_0 ;
  wire \begin_moment_ch6[31]_i_25_n_0 ;
  wire \begin_moment_ch6[31]_i_26_n_0 ;
  wire \begin_moment_ch6[31]_i_27_n_0 ;
  wire \begin_moment_ch6[31]_i_28_n_0 ;
  wire \begin_moment_ch6[31]_i_29_n_0 ;
  wire \begin_moment_ch6[31]_i_30_n_0 ;
  wire \begin_moment_ch6[31]_i_31_n_0 ;
  wire \begin_moment_ch6[31]_i_32_n_0 ;
  wire \begin_moment_ch6[31]_i_33_n_0 ;
  wire \begin_moment_ch6[31]_i_34_n_0 ;
  wire \begin_moment_ch6[31]_i_35_n_0 ;
  wire \begin_moment_ch6[31]_i_36_n_0 ;
  wire \begin_moment_ch6[31]_i_37_n_0 ;
  wire \begin_moment_ch6[31]_i_5_n_0 ;
  wire \begin_moment_ch6[31]_i_6_n_0 ;
  wire \begin_moment_ch6[31]_i_7_n_0 ;
  wire \begin_moment_ch6[31]_i_8_n_0 ;
  wire \begin_moment_ch6[31]_i_9_n_0 ;
  wire \begin_moment_ch6_reg[31]_i_13_n_0 ;
  wire \begin_moment_ch6_reg[31]_i_13_n_1 ;
  wire \begin_moment_ch6_reg[31]_i_13_n_2 ;
  wire \begin_moment_ch6_reg[31]_i_13_n_3 ;
  wire \begin_moment_ch6_reg[31]_i_2_n_1 ;
  wire \begin_moment_ch6_reg[31]_i_2_n_2 ;
  wire \begin_moment_ch6_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch6_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch6_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch6_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch6_reg[31]_i_4_n_0 ;
  wire \begin_moment_ch6_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch6_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch6_reg[31]_i_4_n_3 ;
  wire [31:0]begin_moment_ch7;
  wire begin_moment_ch70;
  wire begin_moment_ch71;
  wire begin_moment_ch7112_in;
  wire \begin_moment_ch7[31]_i_10_n_0 ;
  wire \begin_moment_ch7[31]_i_11_n_0 ;
  wire \begin_moment_ch7[31]_i_12_n_0 ;
  wire \begin_moment_ch7[31]_i_14_n_0 ;
  wire \begin_moment_ch7[31]_i_15_n_0 ;
  wire \begin_moment_ch7[31]_i_16_n_0 ;
  wire \begin_moment_ch7[31]_i_17_n_0 ;
  wire \begin_moment_ch7[31]_i_18_n_0 ;
  wire \begin_moment_ch7[31]_i_19_n_0 ;
  wire \begin_moment_ch7[31]_i_20_n_0 ;
  wire \begin_moment_ch7[31]_i_21_n_0 ;
  wire \begin_moment_ch7[31]_i_22_n_0 ;
  wire \begin_moment_ch7[31]_i_23_n_0 ;
  wire \begin_moment_ch7[31]_i_24_n_0 ;
  wire \begin_moment_ch7[31]_i_25_n_0 ;
  wire \begin_moment_ch7[31]_i_26_n_0 ;
  wire \begin_moment_ch7[31]_i_27_n_0 ;
  wire \begin_moment_ch7[31]_i_28_n_0 ;
  wire \begin_moment_ch7[31]_i_29_n_0 ;
  wire \begin_moment_ch7[31]_i_30_n_0 ;
  wire \begin_moment_ch7[31]_i_31_n_0 ;
  wire \begin_moment_ch7[31]_i_32_n_0 ;
  wire \begin_moment_ch7[31]_i_33_n_0 ;
  wire \begin_moment_ch7[31]_i_34_n_0 ;
  wire \begin_moment_ch7[31]_i_35_n_0 ;
  wire \begin_moment_ch7[31]_i_36_n_0 ;
  wire \begin_moment_ch7[31]_i_37_n_0 ;
  wire \begin_moment_ch7[31]_i_5_n_0 ;
  wire \begin_moment_ch7[31]_i_6_n_0 ;
  wire \begin_moment_ch7[31]_i_7_n_0 ;
  wire \begin_moment_ch7[31]_i_8_n_0 ;
  wire \begin_moment_ch7[31]_i_9_n_0 ;
  wire \begin_moment_ch7_reg[31]_i_13_n_0 ;
  wire \begin_moment_ch7_reg[31]_i_13_n_1 ;
  wire \begin_moment_ch7_reg[31]_i_13_n_2 ;
  wire \begin_moment_ch7_reg[31]_i_13_n_3 ;
  wire \begin_moment_ch7_reg[31]_i_2_n_1 ;
  wire \begin_moment_ch7_reg[31]_i_2_n_2 ;
  wire \begin_moment_ch7_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch7_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch7_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch7_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch7_reg[31]_i_4_n_0 ;
  wire \begin_moment_ch7_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch7_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch7_reg[31]_i_4_n_3 ;
  wire [31:0]begin_moment_ch8;
  wire begin_moment_ch80;
  wire begin_moment_ch81;
  wire begin_moment_ch8111_in;
  wire \begin_moment_ch8[31]_i_10_n_0 ;
  wire \begin_moment_ch8[31]_i_11_n_0 ;
  wire \begin_moment_ch8[31]_i_12_n_0 ;
  wire \begin_moment_ch8[31]_i_14_n_0 ;
  wire \begin_moment_ch8[31]_i_15_n_0 ;
  wire \begin_moment_ch8[31]_i_16_n_0 ;
  wire \begin_moment_ch8[31]_i_17_n_0 ;
  wire \begin_moment_ch8[31]_i_18_n_0 ;
  wire \begin_moment_ch8[31]_i_19_n_0 ;
  wire \begin_moment_ch8[31]_i_20_n_0 ;
  wire \begin_moment_ch8[31]_i_21_n_0 ;
  wire \begin_moment_ch8[31]_i_22_n_0 ;
  wire \begin_moment_ch8[31]_i_23_n_0 ;
  wire \begin_moment_ch8[31]_i_24_n_0 ;
  wire \begin_moment_ch8[31]_i_25_n_0 ;
  wire \begin_moment_ch8[31]_i_26_n_0 ;
  wire \begin_moment_ch8[31]_i_27_n_0 ;
  wire \begin_moment_ch8[31]_i_28_n_0 ;
  wire \begin_moment_ch8[31]_i_29_n_0 ;
  wire \begin_moment_ch8[31]_i_30_n_0 ;
  wire \begin_moment_ch8[31]_i_31_n_0 ;
  wire \begin_moment_ch8[31]_i_32_n_0 ;
  wire \begin_moment_ch8[31]_i_33_n_0 ;
  wire \begin_moment_ch8[31]_i_34_n_0 ;
  wire \begin_moment_ch8[31]_i_35_n_0 ;
  wire \begin_moment_ch8[31]_i_36_n_0 ;
  wire \begin_moment_ch8[31]_i_37_n_0 ;
  wire \begin_moment_ch8[31]_i_5_n_0 ;
  wire \begin_moment_ch8[31]_i_6_n_0 ;
  wire \begin_moment_ch8[31]_i_7_n_0 ;
  wire \begin_moment_ch8[31]_i_8_n_0 ;
  wire \begin_moment_ch8[31]_i_9_n_0 ;
  wire \begin_moment_ch8_reg[31]_i_13_n_0 ;
  wire \begin_moment_ch8_reg[31]_i_13_n_1 ;
  wire \begin_moment_ch8_reg[31]_i_13_n_2 ;
  wire \begin_moment_ch8_reg[31]_i_13_n_3 ;
  wire \begin_moment_ch8_reg[31]_i_2_n_1 ;
  wire \begin_moment_ch8_reg[31]_i_2_n_2 ;
  wire \begin_moment_ch8_reg[31]_i_2_n_3 ;
  wire \begin_moment_ch8_reg[31]_i_3_n_1 ;
  wire \begin_moment_ch8_reg[31]_i_3_n_2 ;
  wire \begin_moment_ch8_reg[31]_i_3_n_3 ;
  wire \begin_moment_ch8_reg[31]_i_4_n_0 ;
  wire \begin_moment_ch8_reg[31]_i_4_n_1 ;
  wire \begin_moment_ch8_reg[31]_i_4_n_2 ;
  wire \begin_moment_ch8_reg[31]_i_4_n_3 ;
  wire clk;
  (* MARK_DEBUG *) wire count_start;
  wire count_start_i_10_n_0;
  wire count_start_i_11_n_0;
  wire count_start_i_12_n_0;
  wire count_start_i_13_n_0;
  wire count_start_i_14_n_0;
  wire count_start_i_15_n_0;
  wire count_start_i_16_n_0;
  wire count_start_i_18_n_0;
  wire count_start_i_19_n_0;
  wire count_start_i_20_n_0;
  wire count_start_i_21_n_0;
  wire count_start_i_22_n_0;
  wire count_start_i_23_n_0;
  wire count_start_i_24_n_0;
  wire count_start_i_25_n_0;
  wire count_start_i_26_n_0;
  wire count_start_i_27_n_0;
  wire count_start_i_28_n_0;
  wire count_start_i_29_n_0;
  wire count_start_i_30_n_0;
  wire count_start_i_31_n_0;
  wire count_start_i_32_n_0;
  wire count_start_i_33_n_0;
  wire count_start_i_34_n_0;
  wire count_start_i_35_n_0;
  wire count_start_i_36_n_0;
  wire count_start_i_37_n_0;
  wire count_start_i_38_n_0;
  wire count_start_i_39_n_0;
  wire count_start_i_40_n_0;
  wire count_start_i_41_n_0;
  wire count_start_i_42_n_0;
  wire count_start_i_43_n_0;
  wire count_start_i_44_n_0;
  wire count_start_i_4_n_0;
  wire count_start_i_5_n_0;
  wire count_start_i_6_n_0;
  wire count_start_i_7_n_0;
  wire count_start_i_9_n_0;
  wire count_start_reg0;
  wire count_start_reg_i_17_n_0;
  wire count_start_reg_i_17_n_1;
  wire count_start_reg_i_17_n_2;
  wire count_start_reg_i_17_n_3;
  wire count_start_reg_i_2_n_1;
  wire count_start_reg_i_2_n_2;
  wire count_start_reg_i_2_n_3;
  wire count_start_reg_i_3_n_1;
  wire count_start_reg_i_3_n_2;
  wire count_start_reg_i_3_n_3;
  wire count_start_reg_i_8_n_0;
  wire count_start_reg_i_8_n_1;
  wire count_start_reg_i_8_n_2;
  wire count_start_reg_i_8_n_3;
  wire [5:2]data0;
  (* MARK_DEBUG *) wire [63:0]data_buf_ch1;
  wire [63:0]data_buf_ch1_backup;
  wire \data_buf_ch1_backup[47]_i_1_n_0 ;
  wire \data_buf_ch1_backup[63]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [63:0]data_buf_ch2;
  wire [63:0]data_buf_ch2_backup;
  wire [33:0]\^data_buf_ch3 ;
  wire \data_buf_ch3[33]_i_1_n_0 ;
  wire [33:0]data_buf_ch3_backup;
  wire [33:0]\^data_buf_ch4 ;
  wire \data_buf_ch4[33]_i_1_n_0 ;
  wire [33:0]data_buf_ch4_backup;
  wire [34:0]\^data_buf_ch5 ;
  wire \data_buf_ch5[34]_i_1_n_0 ;
  wire [34:0]data_buf_ch5_backup;
  wire \data_buf_ch5_backup[34]_i_1_n_0 ;
  wire [34:0]\^data_buf_ch6 ;
  wire [34:0]data_buf_ch6_backup;
  wire \data_buf_ch6_backup[11]_i_1_n_0 ;
  wire [34:0]\^data_buf_ch7 ;
  wire \data_buf_ch7[34]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [63:0]data_buf_ch7_backup;
  wire [34:0]\^data_buf_ch8 ;
  wire \data_buf_ch8[34]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [63:0]data_buf_ch8_backup;
  (* MARK_DEBUG *) wire [7:0]data_valid_ch;
  wire data_valid_ch_inferred_i_100_n_0;
  wire data_valid_ch_inferred_i_101_n_0;
  wire data_valid_ch_inferred_i_102_n_0;
  wire data_valid_ch_inferred_i_103_n_0;
  wire data_valid_ch_inferred_i_104_n_0;
  wire data_valid_ch_inferred_i_105_n_0;
  wire data_valid_ch_inferred_i_106_n_0;
  wire data_valid_ch_inferred_i_107_n_0;
  wire data_valid_ch_inferred_i_107_n_1;
  wire data_valid_ch_inferred_i_107_n_2;
  wire data_valid_ch_inferred_i_107_n_3;
  wire data_valid_ch_inferred_i_108_n_0;
  wire data_valid_ch_inferred_i_109_n_0;
  wire data_valid_ch_inferred_i_10_n_0;
  wire data_valid_ch_inferred_i_110_n_0;
  wire data_valid_ch_inferred_i_111_n_0;
  wire data_valid_ch_inferred_i_112_n_0;
  wire data_valid_ch_inferred_i_112_n_1;
  wire data_valid_ch_inferred_i_112_n_2;
  wire data_valid_ch_inferred_i_112_n_3;
  wire data_valid_ch_inferred_i_113_n_0;
  wire data_valid_ch_inferred_i_114_n_0;
  wire data_valid_ch_inferred_i_115_n_0;
  wire data_valid_ch_inferred_i_116_n_0;
  wire data_valid_ch_inferred_i_117_n_0;
  wire data_valid_ch_inferred_i_117_n_1;
  wire data_valid_ch_inferred_i_117_n_2;
  wire data_valid_ch_inferred_i_117_n_3;
  wire data_valid_ch_inferred_i_118_n_0;
  wire data_valid_ch_inferred_i_119_n_0;
  wire data_valid_ch_inferred_i_11_n_0;
  wire data_valid_ch_inferred_i_120_n_0;
  wire data_valid_ch_inferred_i_121_n_0;
  wire data_valid_ch_inferred_i_122_n_0;
  wire data_valid_ch_inferred_i_122_n_1;
  wire data_valid_ch_inferred_i_122_n_2;
  wire data_valid_ch_inferred_i_122_n_3;
  wire data_valid_ch_inferred_i_123_n_0;
  wire data_valid_ch_inferred_i_124_n_0;
  wire data_valid_ch_inferred_i_125_n_0;
  wire data_valid_ch_inferred_i_126_n_0;
  wire data_valid_ch_inferred_i_127_n_0;
  wire data_valid_ch_inferred_i_127_n_1;
  wire data_valid_ch_inferred_i_127_n_2;
  wire data_valid_ch_inferred_i_127_n_3;
  wire data_valid_ch_inferred_i_128_n_0;
  wire data_valid_ch_inferred_i_129_n_0;
  wire data_valid_ch_inferred_i_12_n_0;
  wire data_valid_ch_inferred_i_12_n_1;
  wire data_valid_ch_inferred_i_12_n_2;
  wire data_valid_ch_inferred_i_12_n_3;
  wire data_valid_ch_inferred_i_130_n_0;
  wire data_valid_ch_inferred_i_131_n_0;
  wire data_valid_ch_inferred_i_132_n_0;
  wire data_valid_ch_inferred_i_132_n_1;
  wire data_valid_ch_inferred_i_132_n_2;
  wire data_valid_ch_inferred_i_132_n_3;
  wire data_valid_ch_inferred_i_133_n_0;
  wire data_valid_ch_inferred_i_134_n_0;
  wire data_valid_ch_inferred_i_135_n_0;
  wire data_valid_ch_inferred_i_136_n_0;
  wire data_valid_ch_inferred_i_137_n_0;
  wire data_valid_ch_inferred_i_137_n_1;
  wire data_valid_ch_inferred_i_137_n_2;
  wire data_valid_ch_inferred_i_137_n_3;
  wire data_valid_ch_inferred_i_138_n_0;
  wire data_valid_ch_inferred_i_139_n_0;
  wire data_valid_ch_inferred_i_13_n_0;
  wire data_valid_ch_inferred_i_140_n_0;
  wire data_valid_ch_inferred_i_141_n_0;
  wire data_valid_ch_inferred_i_142_n_0;
  wire data_valid_ch_inferred_i_142_n_1;
  wire data_valid_ch_inferred_i_142_n_2;
  wire data_valid_ch_inferred_i_142_n_3;
  wire data_valid_ch_inferred_i_143_n_0;
  wire data_valid_ch_inferred_i_144_n_0;
  wire data_valid_ch_inferred_i_145_n_0;
  wire data_valid_ch_inferred_i_146_n_0;
  wire data_valid_ch_inferred_i_147_n_0;
  wire data_valid_ch_inferred_i_147_n_1;
  wire data_valid_ch_inferred_i_147_n_2;
  wire data_valid_ch_inferred_i_147_n_3;
  wire data_valid_ch_inferred_i_148_n_0;
  wire data_valid_ch_inferred_i_149_n_0;
  wire data_valid_ch_inferred_i_14_n_0;
  wire data_valid_ch_inferred_i_150_n_0;
  wire data_valid_ch_inferred_i_151_n_0;
  wire data_valid_ch_inferred_i_152_n_0;
  wire data_valid_ch_inferred_i_152_n_1;
  wire data_valid_ch_inferred_i_152_n_2;
  wire data_valid_ch_inferred_i_152_n_3;
  wire data_valid_ch_inferred_i_153_n_0;
  wire data_valid_ch_inferred_i_154_n_0;
  wire data_valid_ch_inferred_i_155_n_0;
  wire data_valid_ch_inferred_i_156_n_0;
  wire data_valid_ch_inferred_i_157_n_0;
  wire data_valid_ch_inferred_i_158_n_0;
  wire data_valid_ch_inferred_i_159_n_0;
  wire data_valid_ch_inferred_i_15_n_0;
  wire data_valid_ch_inferred_i_15_n_1;
  wire data_valid_ch_inferred_i_15_n_2;
  wire data_valid_ch_inferred_i_15_n_3;
  wire data_valid_ch_inferred_i_160_n_0;
  wire data_valid_ch_inferred_i_161_n_0;
  wire data_valid_ch_inferred_i_162_n_0;
  wire data_valid_ch_inferred_i_163_n_0;
  wire data_valid_ch_inferred_i_164_n_0;
  wire data_valid_ch_inferred_i_165_n_0;
  wire data_valid_ch_inferred_i_166_n_0;
  wire data_valid_ch_inferred_i_167_n_0;
  wire data_valid_ch_inferred_i_168_n_0;
  wire data_valid_ch_inferred_i_169_n_0;
  wire data_valid_ch_inferred_i_16_n_0;
  wire data_valid_ch_inferred_i_170_n_0;
  wire data_valid_ch_inferred_i_171_n_0;
  wire data_valid_ch_inferred_i_172_n_0;
  wire data_valid_ch_inferred_i_17_n_0;
  wire data_valid_ch_inferred_i_18_n_0;
  wire data_valid_ch_inferred_i_19_n_0;
  wire data_valid_ch_inferred_i_1_n_3;
  wire data_valid_ch_inferred_i_20_n_0;
  wire data_valid_ch_inferred_i_20_n_1;
  wire data_valid_ch_inferred_i_20_n_2;
  wire data_valid_ch_inferred_i_20_n_3;
  wire data_valid_ch_inferred_i_21_n_0;
  wire data_valid_ch_inferred_i_22_n_0;
  wire data_valid_ch_inferred_i_23_n_0;
  wire data_valid_ch_inferred_i_24_n_0;
  wire data_valid_ch_inferred_i_25_n_0;
  wire data_valid_ch_inferred_i_25_n_1;
  wire data_valid_ch_inferred_i_25_n_2;
  wire data_valid_ch_inferred_i_25_n_3;
  wire data_valid_ch_inferred_i_26_n_0;
  wire data_valid_ch_inferred_i_27_n_0;
  wire data_valid_ch_inferred_i_28_n_0;
  wire data_valid_ch_inferred_i_29_n_0;
  wire data_valid_ch_inferred_i_2_n_3;
  wire data_valid_ch_inferred_i_30_n_0;
  wire data_valid_ch_inferred_i_30_n_1;
  wire data_valid_ch_inferred_i_30_n_2;
  wire data_valid_ch_inferred_i_30_n_3;
  wire data_valid_ch_inferred_i_31_n_0;
  wire data_valid_ch_inferred_i_32_n_0;
  wire data_valid_ch_inferred_i_33_n_0;
  wire data_valid_ch_inferred_i_34_n_0;
  wire data_valid_ch_inferred_i_35_n_0;
  wire data_valid_ch_inferred_i_35_n_1;
  wire data_valid_ch_inferred_i_35_n_2;
  wire data_valid_ch_inferred_i_35_n_3;
  wire data_valid_ch_inferred_i_36_n_0;
  wire data_valid_ch_inferred_i_37_n_0;
  wire data_valid_ch_inferred_i_38_n_0;
  wire data_valid_ch_inferred_i_38_n_1;
  wire data_valid_ch_inferred_i_38_n_2;
  wire data_valid_ch_inferred_i_38_n_3;
  wire data_valid_ch_inferred_i_39_n_0;
  wire data_valid_ch_inferred_i_3_n_1;
  wire data_valid_ch_inferred_i_3_n_2;
  wire data_valid_ch_inferred_i_3_n_3;
  wire data_valid_ch_inferred_i_40_n_0;
  wire data_valid_ch_inferred_i_41_n_0;
  wire data_valid_ch_inferred_i_41_n_1;
  wire data_valid_ch_inferred_i_41_n_2;
  wire data_valid_ch_inferred_i_41_n_3;
  wire data_valid_ch_inferred_i_42_n_0;
  wire data_valid_ch_inferred_i_43_n_0;
  wire data_valid_ch_inferred_i_44_n_0;
  wire data_valid_ch_inferred_i_45_n_0;
  wire data_valid_ch_inferred_i_46_n_0;
  wire data_valid_ch_inferred_i_46_n_1;
  wire data_valid_ch_inferred_i_46_n_2;
  wire data_valid_ch_inferred_i_46_n_3;
  wire data_valid_ch_inferred_i_47_n_0;
  wire data_valid_ch_inferred_i_48_n_0;
  wire data_valid_ch_inferred_i_49_n_0;
  wire data_valid_ch_inferred_i_4_n_1;
  wire data_valid_ch_inferred_i_4_n_2;
  wire data_valid_ch_inferred_i_4_n_3;
  wire data_valid_ch_inferred_i_50_n_0;
  wire data_valid_ch_inferred_i_51_n_0;
  wire data_valid_ch_inferred_i_51_n_1;
  wire data_valid_ch_inferred_i_51_n_2;
  wire data_valid_ch_inferred_i_51_n_3;
  wire data_valid_ch_inferred_i_52_n_0;
  wire data_valid_ch_inferred_i_53_n_0;
  wire data_valid_ch_inferred_i_54_n_0;
  wire data_valid_ch_inferred_i_55_n_0;
  wire data_valid_ch_inferred_i_56_n_0;
  wire data_valid_ch_inferred_i_56_n_1;
  wire data_valid_ch_inferred_i_56_n_2;
  wire data_valid_ch_inferred_i_56_n_3;
  wire data_valid_ch_inferred_i_57_n_0;
  wire data_valid_ch_inferred_i_58_n_0;
  wire data_valid_ch_inferred_i_59_n_0;
  wire data_valid_ch_inferred_i_5_n_1;
  wire data_valid_ch_inferred_i_5_n_2;
  wire data_valid_ch_inferred_i_5_n_3;
  wire data_valid_ch_inferred_i_60_n_0;
  wire data_valid_ch_inferred_i_61_n_0;
  wire data_valid_ch_inferred_i_61_n_1;
  wire data_valid_ch_inferred_i_61_n_2;
  wire data_valid_ch_inferred_i_61_n_3;
  wire data_valid_ch_inferred_i_62_n_0;
  wire data_valid_ch_inferred_i_63_n_0;
  wire data_valid_ch_inferred_i_64_n_0;
  wire data_valid_ch_inferred_i_65_n_0;
  wire data_valid_ch_inferred_i_66_n_0;
  wire data_valid_ch_inferred_i_66_n_1;
  wire data_valid_ch_inferred_i_66_n_2;
  wire data_valid_ch_inferred_i_66_n_3;
  wire data_valid_ch_inferred_i_67_n_0;
  wire data_valid_ch_inferred_i_68_n_0;
  wire data_valid_ch_inferred_i_69_n_0;
  wire data_valid_ch_inferred_i_6_n_1;
  wire data_valid_ch_inferred_i_6_n_2;
  wire data_valid_ch_inferred_i_6_n_3;
  wire data_valid_ch_inferred_i_70_n_0;
  wire data_valid_ch_inferred_i_71_n_0;
  wire data_valid_ch_inferred_i_71_n_1;
  wire data_valid_ch_inferred_i_71_n_2;
  wire data_valid_ch_inferred_i_71_n_3;
  wire data_valid_ch_inferred_i_72_n_0;
  wire data_valid_ch_inferred_i_73_n_0;
  wire data_valid_ch_inferred_i_74_n_0;
  wire data_valid_ch_inferred_i_75_n_0;
  wire data_valid_ch_inferred_i_76_n_0;
  wire data_valid_ch_inferred_i_76_n_1;
  wire data_valid_ch_inferred_i_76_n_2;
  wire data_valid_ch_inferred_i_76_n_3;
  wire data_valid_ch_inferred_i_77_n_0;
  wire data_valid_ch_inferred_i_78_n_0;
  wire data_valid_ch_inferred_i_79_n_0;
  wire data_valid_ch_inferred_i_7_n_3;
  wire data_valid_ch_inferred_i_80_n_0;
  wire data_valid_ch_inferred_i_81_n_0;
  wire data_valid_ch_inferred_i_81_n_1;
  wire data_valid_ch_inferred_i_81_n_2;
  wire data_valid_ch_inferred_i_81_n_3;
  wire data_valid_ch_inferred_i_82_n_0;
  wire data_valid_ch_inferred_i_83_n_0;
  wire data_valid_ch_inferred_i_84_n_0;
  wire data_valid_ch_inferred_i_85_n_0;
  wire data_valid_ch_inferred_i_86_n_0;
  wire data_valid_ch_inferred_i_86_n_1;
  wire data_valid_ch_inferred_i_86_n_2;
  wire data_valid_ch_inferred_i_86_n_3;
  wire data_valid_ch_inferred_i_87_n_0;
  wire data_valid_ch_inferred_i_88_n_0;
  wire data_valid_ch_inferred_i_89_n_0;
  wire data_valid_ch_inferred_i_8_n_3;
  wire data_valid_ch_inferred_i_90_n_0;
  wire data_valid_ch_inferred_i_91_n_0;
  wire data_valid_ch_inferred_i_92_n_0;
  wire data_valid_ch_inferred_i_93_n_0;
  wire data_valid_ch_inferred_i_94_n_0;
  wire data_valid_ch_inferred_i_95_n_0;
  wire data_valid_ch_inferred_i_96_n_0;
  wire data_valid_ch_inferred_i_97_n_0;
  wire data_valid_ch_inferred_i_98_n_0;
  wire data_valid_ch_inferred_i_99_n_0;
  wire data_valid_ch_inferred_i_9_n_0;
  wire data_valid_ch_inferred_i_9_n_1;
  wire data_valid_ch_inferred_i_9_n_2;
  wire data_valid_ch_inferred_i_9_n_3;
  (* MARK_DEBUG *) wire [31:0]delay_timmer;
  wire [31:1]delay_timmer0;
  wire \delay_timmer_reg[12]_i_2_n_0 ;
  wire \delay_timmer_reg[12]_i_2_n_1 ;
  wire \delay_timmer_reg[12]_i_2_n_2 ;
  wire \delay_timmer_reg[12]_i_2_n_3 ;
  wire \delay_timmer_reg[16]_i_2_n_0 ;
  wire \delay_timmer_reg[16]_i_2_n_1 ;
  wire \delay_timmer_reg[16]_i_2_n_2 ;
  wire \delay_timmer_reg[16]_i_2_n_3 ;
  wire \delay_timmer_reg[20]_i_2_n_0 ;
  wire \delay_timmer_reg[20]_i_2_n_1 ;
  wire \delay_timmer_reg[20]_i_2_n_2 ;
  wire \delay_timmer_reg[20]_i_2_n_3 ;
  wire \delay_timmer_reg[24]_i_2_n_0 ;
  wire \delay_timmer_reg[24]_i_2_n_1 ;
  wire \delay_timmer_reg[24]_i_2_n_2 ;
  wire \delay_timmer_reg[24]_i_2_n_3 ;
  wire \delay_timmer_reg[28]_i_2_n_0 ;
  wire \delay_timmer_reg[28]_i_2_n_1 ;
  wire \delay_timmer_reg[28]_i_2_n_2 ;
  wire \delay_timmer_reg[28]_i_2_n_3 ;
  wire \delay_timmer_reg[31]_i_2_n_2 ;
  wire \delay_timmer_reg[31]_i_2_n_3 ;
  wire \delay_timmer_reg[4]_i_2_n_0 ;
  wire \delay_timmer_reg[4]_i_2_n_1 ;
  wire \delay_timmer_reg[4]_i_2_n_2 ;
  wire \delay_timmer_reg[4]_i_2_n_3 ;
  wire \delay_timmer_reg[8]_i_2_n_0 ;
  wire \delay_timmer_reg[8]_i_2_n_1 ;
  wire \delay_timmer_reg[8]_i_2_n_2 ;
  wire \delay_timmer_reg[8]_i_2_n_3 ;
  wire first_data;
  wire [15:0]gate;
  wire [15:0]gate_high;
  wire \i[0]_i_1_n_0 ;
  wire \i[0]_i_2_n_0 ;
  wire \i[0]_i_3_n_0 ;
  wire \i[1]_i_1_n_0 ;
  wire \i[1]_i_3_n_0 ;
  wire \i[1]_i_4_n_0 ;
  wire \i[2]_i_1_n_0 ;
  wire \i[2]_i_4_n_0 ;
  wire \i[2]_i_5_n_0 ;
  wire \i[3]_i_1_n_0 ;
  wire \i[3]_i_3_n_0 ;
  wire \i[3]_i_4_n_0 ;
  wire \i[4]_i_1_n_0 ;
  wire \i[4]_i_3_n_0 ;
  wire \i[4]_i_4_n_0 ;
  wire \i[5]_i_1_n_0 ;
  wire \i[5]_i_2_n_0 ;
  wire \i[5]_i_4_n_0 ;
  wire \i[5]_i_5_n_0 ;
  wire \i[5]_i_6_n_0 ;
  wire \i[5]_i_7_n_0 ;
  wire \i[5]_i_8_n_0 ;
  wire \i_reg[1]_i_2_n_0 ;
  wire \i_reg[2]_i_3_n_0 ;
  wire \i_reg_n_0_[0] ;
  wire \i_reg_n_0_[1] ;
  wire \i_reg_n_0_[2] ;
  wire \i_reg_n_0_[3] ;
  wire \i_reg_n_0_[4] ;
  wire \i_reg_n_0_[5] ;
  wire [31:0]p_0_in__0;
  (* MARK_DEBUG *) wire pause_ch1;
  wire pause_ch12;
  wire pause_ch1210_in;
  wire pause_ch1_i_1_n_0;
  (* MARK_DEBUG *) wire pause_ch2;
  wire pause_ch22;
  wire pause_ch229_in;
  wire pause_ch2_i_10_n_0;
  wire pause_ch2_i_11_n_0;
  wire pause_ch2_i_12_n_0;
  wire pause_ch2_i_13_n_0;
  wire pause_ch2_i_15_n_0;
  wire pause_ch2_i_16_n_0;
  wire pause_ch2_i_17_n_0;
  wire pause_ch2_i_18_n_0;
  wire pause_ch2_i_19_n_0;
  wire pause_ch2_i_1_n_0;
  wire pause_ch2_i_20_n_0;
  wire pause_ch2_i_21_n_0;
  wire pause_ch2_i_22_n_0;
  wire pause_ch2_i_23_n_0;
  wire pause_ch2_i_24_n_0;
  wire pause_ch2_i_25_n_0;
  wire pause_ch2_i_26_n_0;
  wire pause_ch2_i_27_n_0;
  wire pause_ch2_i_28_n_0;
  wire pause_ch2_i_29_n_0;
  wire pause_ch2_i_2_n_0;
  wire pause_ch2_i_30_n_0;
  wire pause_ch2_i_31_n_0;
  wire pause_ch2_i_32_n_0;
  wire pause_ch2_i_33_n_0;
  wire pause_ch2_i_34_n_0;
  wire pause_ch2_i_35_n_0;
  wire pause_ch2_i_36_n_0;
  wire pause_ch2_i_37_n_0;
  wire pause_ch2_i_38_n_0;
  wire pause_ch2_i_6_n_0;
  wire pause_ch2_i_7_n_0;
  wire pause_ch2_i_8_n_0;
  wire pause_ch2_i_9_n_0;
  wire pause_ch2_reg_i_14_n_0;
  wire pause_ch2_reg_i_14_n_1;
  wire pause_ch2_reg_i_14_n_2;
  wire pause_ch2_reg_i_14_n_3;
  wire pause_ch2_reg_i_3_n_1;
  wire pause_ch2_reg_i_3_n_2;
  wire pause_ch2_reg_i_3_n_3;
  wire pause_ch2_reg_i_4_n_1;
  wire pause_ch2_reg_i_4_n_2;
  wire pause_ch2_reg_i_4_n_3;
  wire pause_ch2_reg_i_5_n_0;
  wire pause_ch2_reg_i_5_n_1;
  wire pause_ch2_reg_i_5_n_2;
  wire pause_ch2_reg_i_5_n_3;
  (* MARK_DEBUG *) wire pause_ch3;
  wire pause_ch32;
  wire pause_ch328_in;
  wire pause_ch3_i_10_n_0;
  wire pause_ch3_i_11_n_0;
  wire pause_ch3_i_12_n_0;
  wire pause_ch3_i_13_n_0;
  wire pause_ch3_i_15_n_0;
  wire pause_ch3_i_16_n_0;
  wire pause_ch3_i_17_n_0;
  wire pause_ch3_i_18_n_0;
  wire pause_ch3_i_19_n_0;
  wire pause_ch3_i_1_n_0;
  wire pause_ch3_i_20_n_0;
  wire pause_ch3_i_21_n_0;
  wire pause_ch3_i_22_n_0;
  wire pause_ch3_i_23_n_0;
  wire pause_ch3_i_24_n_0;
  wire pause_ch3_i_25_n_0;
  wire pause_ch3_i_26_n_0;
  wire pause_ch3_i_27_n_0;
  wire pause_ch3_i_28_n_0;
  wire pause_ch3_i_29_n_0;
  wire pause_ch3_i_30_n_0;
  wire pause_ch3_i_31_n_0;
  wire pause_ch3_i_32_n_0;
  wire pause_ch3_i_33_n_0;
  wire pause_ch3_i_34_n_0;
  wire pause_ch3_i_35_n_0;
  wire pause_ch3_i_36_n_0;
  wire pause_ch3_i_37_n_0;
  wire pause_ch3_i_38_n_0;
  wire pause_ch3_i_39_n_0;
  wire pause_ch3_i_40_n_0;
  wire pause_ch3_i_41_n_0;
  wire pause_ch3_i_42_n_0;
  wire pause_ch3_i_43_n_0;
  wire pause_ch3_i_44_n_0;
  wire pause_ch3_i_45_n_0;
  wire pause_ch3_i_46_n_0;
  wire pause_ch3_i_47_n_0;
  wire pause_ch3_i_4_n_0;
  wire pause_ch3_i_6_n_0;
  wire pause_ch3_i_7_n_0;
  wire pause_ch3_i_8_n_0;
  wire pause_ch3_i_9_n_0;
  wire pause_ch3_reg_i_14_n_0;
  wire pause_ch3_reg_i_14_n_1;
  wire pause_ch3_reg_i_14_n_2;
  wire pause_ch3_reg_i_14_n_3;
  wire pause_ch3_reg_i_2_n_1;
  wire pause_ch3_reg_i_2_n_2;
  wire pause_ch3_reg_i_2_n_3;
  wire pause_ch3_reg_i_3_n_1;
  wire pause_ch3_reg_i_3_n_2;
  wire pause_ch3_reg_i_3_n_3;
  wire pause_ch3_reg_i_5_n_0;
  wire pause_ch3_reg_i_5_n_1;
  wire pause_ch3_reg_i_5_n_2;
  wire pause_ch3_reg_i_5_n_3;
  wire pause_ch4;
  wire pause_ch41;
  wire pause_ch417_in;
  wire pause_ch4_i_10_n_0;
  wire pause_ch4_i_11_n_0;
  wire pause_ch4_i_12_n_0;
  wire pause_ch4_i_14_n_0;
  wire pause_ch4_i_15_n_0;
  wire pause_ch4_i_16_n_0;
  wire pause_ch4_i_17_n_0;
  wire pause_ch4_i_18_n_0;
  wire pause_ch4_i_19_n_0;
  wire pause_ch4_i_1_n_0;
  wire pause_ch4_i_20_n_0;
  wire pause_ch4_i_21_n_0;
  wire pause_ch4_i_22_n_0;
  wire pause_ch4_i_23_n_0;
  wire pause_ch4_i_24_n_0;
  wire pause_ch4_i_25_n_0;
  wire pause_ch4_i_26_n_0;
  wire pause_ch4_i_27_n_0;
  wire pause_ch4_i_28_n_0;
  wire pause_ch4_i_29_n_0;
  wire pause_ch4_i_30_n_0;
  wire pause_ch4_i_31_n_0;
  wire pause_ch4_i_32_n_0;
  wire pause_ch4_i_33_n_0;
  wire pause_ch4_i_34_n_0;
  wire pause_ch4_i_35_n_0;
  wire pause_ch4_i_36_n_0;
  wire pause_ch4_i_37_n_0;
  wire pause_ch4_i_5_n_0;
  wire pause_ch4_i_6_n_0;
  wire pause_ch4_i_7_n_0;
  wire pause_ch4_i_8_n_0;
  wire pause_ch4_i_9_n_0;
  wire pause_ch4_reg_i_13_n_0;
  wire pause_ch4_reg_i_13_n_1;
  wire pause_ch4_reg_i_13_n_2;
  wire pause_ch4_reg_i_13_n_3;
  wire pause_ch4_reg_i_2_n_1;
  wire pause_ch4_reg_i_2_n_2;
  wire pause_ch4_reg_i_2_n_3;
  wire pause_ch4_reg_i_3_n_1;
  wire pause_ch4_reg_i_3_n_2;
  wire pause_ch4_reg_i_3_n_3;
  wire pause_ch4_reg_i_4_n_0;
  wire pause_ch4_reg_i_4_n_1;
  wire pause_ch4_reg_i_4_n_2;
  wire pause_ch4_reg_i_4_n_3;
  wire pause_ch5;
  wire pause_ch51;
  wire pause_ch516_in;
  wire pause_ch5_i_10_n_0;
  wire pause_ch5_i_11_n_0;
  wire pause_ch5_i_12_n_0;
  wire pause_ch5_i_14_n_0;
  wire pause_ch5_i_15_n_0;
  wire pause_ch5_i_16_n_0;
  wire pause_ch5_i_17_n_0;
  wire pause_ch5_i_18_n_0;
  wire pause_ch5_i_19_n_0;
  wire pause_ch5_i_1_n_0;
  wire pause_ch5_i_20_n_0;
  wire pause_ch5_i_21_n_0;
  wire pause_ch5_i_22_n_0;
  wire pause_ch5_i_23_n_0;
  wire pause_ch5_i_24_n_0;
  wire pause_ch5_i_25_n_0;
  wire pause_ch5_i_26_n_0;
  wire pause_ch5_i_27_n_0;
  wire pause_ch5_i_28_n_0;
  wire pause_ch5_i_29_n_0;
  wire pause_ch5_i_30_n_0;
  wire pause_ch5_i_31_n_0;
  wire pause_ch5_i_32_n_0;
  wire pause_ch5_i_33_n_0;
  wire pause_ch5_i_34_n_0;
  wire pause_ch5_i_35_n_0;
  wire pause_ch5_i_36_n_0;
  wire pause_ch5_i_37_n_0;
  wire pause_ch5_i_5_n_0;
  wire pause_ch5_i_6_n_0;
  wire pause_ch5_i_7_n_0;
  wire pause_ch5_i_8_n_0;
  wire pause_ch5_i_9_n_0;
  wire pause_ch5_reg_i_13_n_0;
  wire pause_ch5_reg_i_13_n_1;
  wire pause_ch5_reg_i_13_n_2;
  wire pause_ch5_reg_i_13_n_3;
  wire pause_ch5_reg_i_2_n_1;
  wire pause_ch5_reg_i_2_n_2;
  wire pause_ch5_reg_i_2_n_3;
  wire pause_ch5_reg_i_3_n_1;
  wire pause_ch5_reg_i_3_n_2;
  wire pause_ch5_reg_i_3_n_3;
  wire pause_ch5_reg_i_4_n_0;
  wire pause_ch5_reg_i_4_n_1;
  wire pause_ch5_reg_i_4_n_2;
  wire pause_ch5_reg_i_4_n_3;
  wire pause_ch6;
  wire pause_ch61;
  wire pause_ch615_in;
  wire pause_ch6_i_10_n_0;
  wire pause_ch6_i_11_n_0;
  wire pause_ch6_i_12_n_0;
  wire pause_ch6_i_14_n_0;
  wire pause_ch6_i_15_n_0;
  wire pause_ch6_i_16_n_0;
  wire pause_ch6_i_17_n_0;
  wire pause_ch6_i_18_n_0;
  wire pause_ch6_i_19_n_0;
  wire pause_ch6_i_1_n_0;
  wire pause_ch6_i_20_n_0;
  wire pause_ch6_i_21_n_0;
  wire pause_ch6_i_22_n_0;
  wire pause_ch6_i_23_n_0;
  wire pause_ch6_i_24_n_0;
  wire pause_ch6_i_25_n_0;
  wire pause_ch6_i_26_n_0;
  wire pause_ch6_i_27_n_0;
  wire pause_ch6_i_28_n_0;
  wire pause_ch6_i_29_n_0;
  wire pause_ch6_i_30_n_0;
  wire pause_ch6_i_31_n_0;
  wire pause_ch6_i_32_n_0;
  wire pause_ch6_i_33_n_0;
  wire pause_ch6_i_34_n_0;
  wire pause_ch6_i_35_n_0;
  wire pause_ch6_i_36_n_0;
  wire pause_ch6_i_37_n_0;
  wire pause_ch6_i_5_n_0;
  wire pause_ch6_i_6_n_0;
  wire pause_ch6_i_7_n_0;
  wire pause_ch6_i_8_n_0;
  wire pause_ch6_i_9_n_0;
  wire pause_ch6_reg_i_13_n_0;
  wire pause_ch6_reg_i_13_n_1;
  wire pause_ch6_reg_i_13_n_2;
  wire pause_ch6_reg_i_13_n_3;
  wire pause_ch6_reg_i_2_n_1;
  wire pause_ch6_reg_i_2_n_2;
  wire pause_ch6_reg_i_2_n_3;
  wire pause_ch6_reg_i_3_n_1;
  wire pause_ch6_reg_i_3_n_2;
  wire pause_ch6_reg_i_3_n_3;
  wire pause_ch6_reg_i_4_n_0;
  wire pause_ch6_reg_i_4_n_1;
  wire pause_ch6_reg_i_4_n_2;
  wire pause_ch6_reg_i_4_n_3;
  wire pause_ch7;
  wire pause_ch71;
  wire pause_ch714_in;
  wire pause_ch7_i_10_n_0;
  wire pause_ch7_i_11_n_0;
  wire pause_ch7_i_12_n_0;
  wire pause_ch7_i_14_n_0;
  wire pause_ch7_i_15_n_0;
  wire pause_ch7_i_16_n_0;
  wire pause_ch7_i_17_n_0;
  wire pause_ch7_i_18_n_0;
  wire pause_ch7_i_19_n_0;
  wire pause_ch7_i_1_n_0;
  wire pause_ch7_i_20_n_0;
  wire pause_ch7_i_21_n_0;
  wire pause_ch7_i_22_n_0;
  wire pause_ch7_i_23_n_0;
  wire pause_ch7_i_24_n_0;
  wire pause_ch7_i_25_n_0;
  wire pause_ch7_i_26_n_0;
  wire pause_ch7_i_27_n_0;
  wire pause_ch7_i_28_n_0;
  wire pause_ch7_i_29_n_0;
  wire pause_ch7_i_30_n_0;
  wire pause_ch7_i_31_n_0;
  wire pause_ch7_i_32_n_0;
  wire pause_ch7_i_33_n_0;
  wire pause_ch7_i_34_n_0;
  wire pause_ch7_i_35_n_0;
  wire pause_ch7_i_36_n_0;
  wire pause_ch7_i_37_n_0;
  wire pause_ch7_i_5_n_0;
  wire pause_ch7_i_6_n_0;
  wire pause_ch7_i_7_n_0;
  wire pause_ch7_i_8_n_0;
  wire pause_ch7_i_9_n_0;
  wire pause_ch7_reg_i_13_n_0;
  wire pause_ch7_reg_i_13_n_1;
  wire pause_ch7_reg_i_13_n_2;
  wire pause_ch7_reg_i_13_n_3;
  wire pause_ch7_reg_i_2_n_1;
  wire pause_ch7_reg_i_2_n_2;
  wire pause_ch7_reg_i_2_n_3;
  wire pause_ch7_reg_i_3_n_1;
  wire pause_ch7_reg_i_3_n_2;
  wire pause_ch7_reg_i_3_n_3;
  wire pause_ch7_reg_i_4_n_0;
  wire pause_ch7_reg_i_4_n_1;
  wire pause_ch7_reg_i_4_n_2;
  wire pause_ch7_reg_i_4_n_3;
  wire pause_ch8;
  wire pause_ch81;
  wire pause_ch813_in;
  wire pause_ch8_i_10_n_0;
  wire pause_ch8_i_11_n_0;
  wire pause_ch8_i_12_n_0;
  wire pause_ch8_i_14_n_0;
  wire pause_ch8_i_15_n_0;
  wire pause_ch8_i_16_n_0;
  wire pause_ch8_i_17_n_0;
  wire pause_ch8_i_18_n_0;
  wire pause_ch8_i_19_n_0;
  wire pause_ch8_i_1_n_0;
  wire pause_ch8_i_20_n_0;
  wire pause_ch8_i_21_n_0;
  wire pause_ch8_i_22_n_0;
  wire pause_ch8_i_23_n_0;
  wire pause_ch8_i_24_n_0;
  wire pause_ch8_i_25_n_0;
  wire pause_ch8_i_26_n_0;
  wire pause_ch8_i_27_n_0;
  wire pause_ch8_i_28_n_0;
  wire pause_ch8_i_29_n_0;
  wire pause_ch8_i_30_n_0;
  wire pause_ch8_i_31_n_0;
  wire pause_ch8_i_32_n_0;
  wire pause_ch8_i_33_n_0;
  wire pause_ch8_i_34_n_0;
  wire pause_ch8_i_35_n_0;
  wire pause_ch8_i_36_n_0;
  wire pause_ch8_i_37_n_0;
  wire pause_ch8_i_5_n_0;
  wire pause_ch8_i_6_n_0;
  wire pause_ch8_i_7_n_0;
  wire pause_ch8_i_8_n_0;
  wire pause_ch8_i_9_n_0;
  wire pause_ch8_reg_i_13_n_0;
  wire pause_ch8_reg_i_13_n_1;
  wire pause_ch8_reg_i_13_n_2;
  wire pause_ch8_reg_i_13_n_3;
  wire pause_ch8_reg_i_2_n_1;
  wire pause_ch8_reg_i_2_n_2;
  wire pause_ch8_reg_i_2_n_3;
  wire pause_ch8_reg_i_3_n_1;
  wire pause_ch8_reg_i_3_n_2;
  wire pause_ch8_reg_i_3_n_3;
  wire pause_ch8_reg_i_4_n_0;
  wire pause_ch8_reg_i_4_n_1;
  wire pause_ch8_reg_i_4_n_2;
  wire pause_ch8_reg_i_4_n_3;
  (* MARK_DEBUG *) wire rd_valid;
  wire rd_valid_i_1_n_0;
  wire \rst_cnt[0]_i_2_n_0 ;
  wire [15:0]rst_cnt_reg;
  wire \rst_cnt_reg[0]_i_1_n_0 ;
  wire \rst_cnt_reg[0]_i_1_n_1 ;
  wire \rst_cnt_reg[0]_i_1_n_2 ;
  wire \rst_cnt_reg[0]_i_1_n_3 ;
  wire \rst_cnt_reg[0]_i_1_n_4 ;
  wire \rst_cnt_reg[0]_i_1_n_5 ;
  wire \rst_cnt_reg[0]_i_1_n_6 ;
  wire \rst_cnt_reg[0]_i_1_n_7 ;
  wire \rst_cnt_reg[12]_i_1_n_1 ;
  wire \rst_cnt_reg[12]_i_1_n_2 ;
  wire \rst_cnt_reg[12]_i_1_n_3 ;
  wire \rst_cnt_reg[12]_i_1_n_4 ;
  wire \rst_cnt_reg[12]_i_1_n_5 ;
  wire \rst_cnt_reg[12]_i_1_n_6 ;
  wire \rst_cnt_reg[12]_i_1_n_7 ;
  wire \rst_cnt_reg[4]_i_1_n_0 ;
  wire \rst_cnt_reg[4]_i_1_n_1 ;
  wire \rst_cnt_reg[4]_i_1_n_2 ;
  wire \rst_cnt_reg[4]_i_1_n_3 ;
  wire \rst_cnt_reg[4]_i_1_n_4 ;
  wire \rst_cnt_reg[4]_i_1_n_5 ;
  wire \rst_cnt_reg[4]_i_1_n_6 ;
  wire \rst_cnt_reg[4]_i_1_n_7 ;
  wire \rst_cnt_reg[8]_i_1_n_0 ;
  wire \rst_cnt_reg[8]_i_1_n_1 ;
  wire \rst_cnt_reg[8]_i_1_n_2 ;
  wire \rst_cnt_reg[8]_i_1_n_3 ;
  wire \rst_cnt_reg[8]_i_1_n_4 ;
  wire \rst_cnt_reg[8]_i_1_n_5 ;
  wire \rst_cnt_reg[8]_i_1_n_6 ;
  wire \rst_cnt_reg[8]_i_1_n_7 ;
  wire rst_n;
  (* MARK_DEBUG *) wire [22:0]sample_cnt;
  wire \sample_cnt[3]_i_2_n_0 ;
  wire [22:0]sample_cnt__0;
  wire \sample_cnt_reg[11]_i_1_n_0 ;
  wire \sample_cnt_reg[11]_i_1_n_1 ;
  wire \sample_cnt_reg[11]_i_1_n_2 ;
  wire \sample_cnt_reg[11]_i_1_n_3 ;
  wire \sample_cnt_reg[15]_i_1_n_0 ;
  wire \sample_cnt_reg[15]_i_1_n_1 ;
  wire \sample_cnt_reg[15]_i_1_n_2 ;
  wire \sample_cnt_reg[15]_i_1_n_3 ;
  wire \sample_cnt_reg[19]_i_1_n_0 ;
  wire \sample_cnt_reg[19]_i_1_n_1 ;
  wire \sample_cnt_reg[19]_i_1_n_2 ;
  wire \sample_cnt_reg[19]_i_1_n_3 ;
  wire \sample_cnt_reg[22]_i_1_n_2 ;
  wire \sample_cnt_reg[22]_i_1_n_3 ;
  wire \sample_cnt_reg[3]_i_1_n_0 ;
  wire \sample_cnt_reg[3]_i_1_n_1 ;
  wire \sample_cnt_reg[3]_i_1_n_2 ;
  wire \sample_cnt_reg[3]_i_1_n_3 ;
  wire \sample_cnt_reg[7]_i_1_n_0 ;
  wire \sample_cnt_reg[7]_i_1_n_1 ;
  wire \sample_cnt_reg[7]_i_1_n_2 ;
  wire \sample_cnt_reg[7]_i_1_n_3 ;
  wire sel;
  (* MARK_DEBUG *) wire [31:0]signal_duration_ch1;
  (* MARK_DEBUG *) wire [31:0]signal_duration_ch2;
  (* MARK_DEBUG *) wire [3:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire [0:0]\NLW_begin_moment_ch1_reg[10]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_begin_moment_ch1_reg[14]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_begin_moment_ch1_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_begin_moment_ch1_reg[31]_i_25_CO_UNCONNECTED ;
  wire [3:2]\NLW_begin_moment_ch1_reg[31]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_26_CO_UNCONNECTED ;
  wire [3:1]\NLW_begin_moment_ch1_reg[31]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_27_CO_UNCONNECTED ;
  wire [3:1]\NLW_begin_moment_ch1_reg[31]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_begin_moment_ch1_reg[31]_i_44_CO_UNCONNECTED ;
  wire [3:2]\NLW_begin_moment_ch1_reg[31]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch1_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch2_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch2_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch2_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch2_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch3_reg[31]_i_17_O_UNCONNECTED ;
  wire [3:2]\NLW_begin_moment_ch3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_begin_moment_ch3_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch3_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch3_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch3_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch4_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch4_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch4_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch4_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch5_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_begin_moment_ch5_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_begin_moment_ch5_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch5_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch5_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch5_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch6_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch6_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch6_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch6_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch7_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch7_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch7_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch7_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch8_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch8_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch8_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_begin_moment_ch8_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_count_start_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_count_start_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_count_start_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_count_start_reg_i_8_O_UNCONNECTED;
  wire [3:2]NLW_data_valid_ch_inferred_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_1_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_107_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_112_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_117_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_12_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_122_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_127_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_132_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_137_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_142_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_147_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_15_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_152_O_UNCONNECTED;
  wire [3:2]NLW_data_valid_ch_inferred_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_2_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_20_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_25_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_3_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_30_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_35_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_38_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_4_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_41_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_46_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_5_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_51_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_56_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_6_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_61_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_66_O_UNCONNECTED;
  wire [3:2]NLW_data_valid_ch_inferred_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_7_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_71_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_76_O_UNCONNECTED;
  wire [3:2]NLW_data_valid_ch_inferred_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_8_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_81_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_86_O_UNCONNECTED;
  wire [3:0]NLW_data_valid_ch_inferred_i_9_O_UNCONNECTED;
  wire [3:2]\NLW_delay_timmer_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_delay_timmer_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_pause_ch2_reg_i_14_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch2_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch2_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch2_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch3_reg_i_14_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch3_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch3_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch3_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch4_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch4_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch4_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch4_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch5_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch5_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch5_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch5_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch6_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch6_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch6_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch6_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch7_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch7_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch7_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch7_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch8_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch8_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch8_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_pause_ch8_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_rst_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sample_cnt_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sample_cnt_reg[22]_i_1_O_UNCONNECTED ;

  assign ad_os[2] = \<const0> ;
  assign ad_os[1] = \<const0> ;
  assign ad_os[0] = \<const0> ;
  assign data_buf_ch3[63] = \<const0> ;
  assign data_buf_ch3[62] = \<const0> ;
  assign data_buf_ch3[61] = \<const0> ;
  assign data_buf_ch3[60] = \<const0> ;
  assign data_buf_ch3[59] = \<const0> ;
  assign data_buf_ch3[58] = \<const0> ;
  assign data_buf_ch3[57] = \<const0> ;
  assign data_buf_ch3[56] = \<const0> ;
  assign data_buf_ch3[55] = \<const0> ;
  assign data_buf_ch3[54] = \<const0> ;
  assign data_buf_ch3[53] = \<const0> ;
  assign data_buf_ch3[52] = \<const0> ;
  assign data_buf_ch3[51] = \<const0> ;
  assign data_buf_ch3[50] = \<const0> ;
  assign data_buf_ch3[49] = \<const0> ;
  assign data_buf_ch3[48] = \<const0> ;
  assign data_buf_ch3[47] = \<const0> ;
  assign data_buf_ch3[46] = \<const0> ;
  assign data_buf_ch3[45] = \<const0> ;
  assign data_buf_ch3[44] = \<const0> ;
  assign data_buf_ch3[43] = \<const0> ;
  assign data_buf_ch3[42] = \<const0> ;
  assign data_buf_ch3[41] = \<const0> ;
  assign data_buf_ch3[40] = \<const0> ;
  assign data_buf_ch3[39] = \<const0> ;
  assign data_buf_ch3[38] = \<const0> ;
  assign data_buf_ch3[37] = \<const0> ;
  assign data_buf_ch3[36] = \<const0> ;
  assign data_buf_ch3[35] = \<const0> ;
  assign data_buf_ch3[34] = \<const0> ;
  assign data_buf_ch3[33] = \^data_buf_ch3 [33];
  assign data_buf_ch3[32] = \<const0> ;
  assign data_buf_ch3[31:0] = \^data_buf_ch3 [31:0];
  assign data_buf_ch4[63] = \<const0> ;
  assign data_buf_ch4[62] = \<const0> ;
  assign data_buf_ch4[61] = \<const0> ;
  assign data_buf_ch4[60] = \<const0> ;
  assign data_buf_ch4[59] = \<const0> ;
  assign data_buf_ch4[58] = \<const0> ;
  assign data_buf_ch4[57] = \<const0> ;
  assign data_buf_ch4[56] = \<const0> ;
  assign data_buf_ch4[55] = \<const0> ;
  assign data_buf_ch4[54] = \<const0> ;
  assign data_buf_ch4[53] = \<const0> ;
  assign data_buf_ch4[52] = \<const0> ;
  assign data_buf_ch4[51] = \<const0> ;
  assign data_buf_ch4[50] = \<const0> ;
  assign data_buf_ch4[49] = \<const0> ;
  assign data_buf_ch4[48] = \<const0> ;
  assign data_buf_ch4[47] = \<const0> ;
  assign data_buf_ch4[46] = \<const0> ;
  assign data_buf_ch4[45] = \<const0> ;
  assign data_buf_ch4[44] = \<const0> ;
  assign data_buf_ch4[43] = \<const0> ;
  assign data_buf_ch4[42] = \<const0> ;
  assign data_buf_ch4[41] = \<const0> ;
  assign data_buf_ch4[40] = \<const0> ;
  assign data_buf_ch4[39] = \<const0> ;
  assign data_buf_ch4[38] = \<const0> ;
  assign data_buf_ch4[37] = \<const0> ;
  assign data_buf_ch4[36] = \<const0> ;
  assign data_buf_ch4[35] = \<const0> ;
  assign data_buf_ch4[34] = \<const0> ;
  assign data_buf_ch4[33] = \^data_buf_ch4 [33];
  assign data_buf_ch4[32] = \^data_buf_ch4 [33];
  assign data_buf_ch4[31:0] = \^data_buf_ch4 [31:0];
  assign data_buf_ch5[63] = \<const0> ;
  assign data_buf_ch5[62] = \<const0> ;
  assign data_buf_ch5[61] = \<const0> ;
  assign data_buf_ch5[60] = \<const0> ;
  assign data_buf_ch5[59] = \<const0> ;
  assign data_buf_ch5[58] = \<const0> ;
  assign data_buf_ch5[57] = \<const0> ;
  assign data_buf_ch5[56] = \<const0> ;
  assign data_buf_ch5[55] = \<const0> ;
  assign data_buf_ch5[54] = \<const0> ;
  assign data_buf_ch5[53] = \<const0> ;
  assign data_buf_ch5[52] = \<const0> ;
  assign data_buf_ch5[51] = \<const0> ;
  assign data_buf_ch5[50] = \<const0> ;
  assign data_buf_ch5[49] = \<const0> ;
  assign data_buf_ch5[48] = \<const0> ;
  assign data_buf_ch5[47] = \<const0> ;
  assign data_buf_ch5[46] = \<const0> ;
  assign data_buf_ch5[45] = \<const0> ;
  assign data_buf_ch5[44] = \<const0> ;
  assign data_buf_ch5[43] = \<const0> ;
  assign data_buf_ch5[42] = \<const0> ;
  assign data_buf_ch5[41] = \<const0> ;
  assign data_buf_ch5[40] = \<const0> ;
  assign data_buf_ch5[39] = \<const0> ;
  assign data_buf_ch5[38] = \<const0> ;
  assign data_buf_ch5[37] = \<const0> ;
  assign data_buf_ch5[36] = \<const0> ;
  assign data_buf_ch5[35] = \<const0> ;
  assign data_buf_ch5[34] = \^data_buf_ch5 [34];
  assign data_buf_ch5[33] = \<const0> ;
  assign data_buf_ch5[32] = \<const0> ;
  assign data_buf_ch5[31:0] = \^data_buf_ch5 [31:0];
  assign data_buf_ch6[63] = \<const0> ;
  assign data_buf_ch6[62] = \<const0> ;
  assign data_buf_ch6[61] = \<const0> ;
  assign data_buf_ch6[60] = \<const0> ;
  assign data_buf_ch6[59] = \<const0> ;
  assign data_buf_ch6[58] = \<const0> ;
  assign data_buf_ch6[57] = \<const0> ;
  assign data_buf_ch6[56] = \<const0> ;
  assign data_buf_ch6[55] = \<const0> ;
  assign data_buf_ch6[54] = \<const0> ;
  assign data_buf_ch6[53] = \<const0> ;
  assign data_buf_ch6[52] = \<const0> ;
  assign data_buf_ch6[51] = \<const0> ;
  assign data_buf_ch6[50] = \<const0> ;
  assign data_buf_ch6[49] = \<const0> ;
  assign data_buf_ch6[48] = \<const0> ;
  assign data_buf_ch6[47] = \<const0> ;
  assign data_buf_ch6[46] = \<const0> ;
  assign data_buf_ch6[45] = \<const0> ;
  assign data_buf_ch6[44] = \<const0> ;
  assign data_buf_ch6[43] = \<const0> ;
  assign data_buf_ch6[42] = \<const0> ;
  assign data_buf_ch6[41] = \<const0> ;
  assign data_buf_ch6[40] = \<const0> ;
  assign data_buf_ch6[39] = \<const0> ;
  assign data_buf_ch6[38] = \<const0> ;
  assign data_buf_ch6[37] = \<const0> ;
  assign data_buf_ch6[36] = \<const0> ;
  assign data_buf_ch6[35] = \<const0> ;
  assign data_buf_ch6[34] = \^data_buf_ch6 [34];
  assign data_buf_ch6[33] = \<const0> ;
  assign data_buf_ch6[32] = \^data_buf_ch6 [34];
  assign data_buf_ch6[31:0] = \^data_buf_ch6 [31:0];
  assign data_buf_ch7[63] = \<const0> ;
  assign data_buf_ch7[62] = \<const0> ;
  assign data_buf_ch7[61] = \<const0> ;
  assign data_buf_ch7[60] = \<const0> ;
  assign data_buf_ch7[59] = \<const0> ;
  assign data_buf_ch7[58] = \<const0> ;
  assign data_buf_ch7[57] = \<const0> ;
  assign data_buf_ch7[56] = \<const0> ;
  assign data_buf_ch7[55] = \<const0> ;
  assign data_buf_ch7[54] = \<const0> ;
  assign data_buf_ch7[53] = \<const0> ;
  assign data_buf_ch7[52] = \<const0> ;
  assign data_buf_ch7[51] = \<const0> ;
  assign data_buf_ch7[50] = \<const0> ;
  assign data_buf_ch7[49] = \<const0> ;
  assign data_buf_ch7[48] = \<const0> ;
  assign data_buf_ch7[47] = \<const0> ;
  assign data_buf_ch7[46] = \<const0> ;
  assign data_buf_ch7[45] = \<const0> ;
  assign data_buf_ch7[44] = \<const0> ;
  assign data_buf_ch7[43] = \<const0> ;
  assign data_buf_ch7[42] = \<const0> ;
  assign data_buf_ch7[41] = \<const0> ;
  assign data_buf_ch7[40] = \<const0> ;
  assign data_buf_ch7[39] = \<const0> ;
  assign data_buf_ch7[38] = \<const0> ;
  assign data_buf_ch7[37] = \<const0> ;
  assign data_buf_ch7[36] = \<const0> ;
  assign data_buf_ch7[35] = \<const0> ;
  assign data_buf_ch7[34] = \^data_buf_ch7 [34];
  assign data_buf_ch7[33] = \^data_buf_ch7 [34];
  assign data_buf_ch7[32] = \<const0> ;
  assign data_buf_ch7[31:0] = \^data_buf_ch7 [31:0];
  assign data_buf_ch8[63] = \<const0> ;
  assign data_buf_ch8[62] = \<const0> ;
  assign data_buf_ch8[61] = \<const0> ;
  assign data_buf_ch8[60] = \<const0> ;
  assign data_buf_ch8[59] = \<const0> ;
  assign data_buf_ch8[58] = \<const0> ;
  assign data_buf_ch8[57] = \<const0> ;
  assign data_buf_ch8[56] = \<const0> ;
  assign data_buf_ch8[55] = \<const0> ;
  assign data_buf_ch8[54] = \<const0> ;
  assign data_buf_ch8[53] = \<const0> ;
  assign data_buf_ch8[52] = \<const0> ;
  assign data_buf_ch8[51] = \<const0> ;
  assign data_buf_ch8[50] = \<const0> ;
  assign data_buf_ch8[49] = \<const0> ;
  assign data_buf_ch8[48] = \<const0> ;
  assign data_buf_ch8[47] = \<const0> ;
  assign data_buf_ch8[46] = \<const0> ;
  assign data_buf_ch8[45] = \<const0> ;
  assign data_buf_ch8[44] = \<const0> ;
  assign data_buf_ch8[43] = \<const0> ;
  assign data_buf_ch8[42] = \<const0> ;
  assign data_buf_ch8[41] = \<const0> ;
  assign data_buf_ch8[40] = \<const0> ;
  assign data_buf_ch8[39] = \<const0> ;
  assign data_buf_ch8[38] = \<const0> ;
  assign data_buf_ch8[37] = \<const0> ;
  assign data_buf_ch8[36] = \<const0> ;
  assign data_buf_ch8[35] = \<const0> ;
  assign data_buf_ch8[34] = \^data_buf_ch8 [34];
  assign data_buf_ch8[33] = \^data_buf_ch8 [34];
  assign data_buf_ch8[32] = \^data_buf_ch8 [34];
  assign data_buf_ch8[31:0] = \^data_buf_ch8 [31:0];
  assign validflag = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[0]),
        .O(\ad_ch1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[10]),
        .O(\ad_ch1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[11]),
        .O(\ad_ch1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[12]),
        .O(\ad_ch1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[13]),
        .O(\ad_ch1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[14]),
        .O(\ad_ch1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \ad_ch1[15]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .O(\ad_ch1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[15]),
        .O(\ad_ch1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[1]),
        .O(\ad_ch1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[2]),
        .O(\ad_ch1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[3]),
        .O(\ad_ch1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[4]),
        .O(\ad_ch1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[5]),
        .O(\ad_ch1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[6]),
        .O(\ad_ch1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[7]),
        .O(\ad_ch1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[8]),
        .O(\ad_ch1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch1[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch1),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch1[9]),
        .O(\ad_ch1[9]_i_1_n_0 ));
  FDRE \ad_ch1_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[0]),
        .Q(ad_ch1_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[10]),
        .Q(ad_ch1_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[11]),
        .Q(ad_ch1_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[12]),
        .Q(ad_ch1_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[13]),
        .Q(ad_ch1_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[14]),
        .Q(ad_ch1_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[15]),
        .Q(ad_ch1_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[1]),
        .Q(ad_ch1_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[2]),
        .Q(ad_ch1_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[3]),
        .Q(ad_ch1_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[4]),
        .Q(ad_ch1_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[5]),
        .Q(ad_ch1_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[6]),
        .Q(ad_ch1_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[7]),
        .Q(ad_ch1_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[8]),
        .Q(ad_ch1_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch1_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch1[9]),
        .Q(ad_ch1_pre[9]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[0] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[0]_i_1_n_0 ),
        .Q(ad_ch1[0]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[10] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[10]_i_1_n_0 ),
        .Q(ad_ch1[10]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[11] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[11]_i_1_n_0 ),
        .Q(ad_ch1[11]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[12] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[12]_i_1_n_0 ),
        .Q(ad_ch1[12]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[13] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[13]_i_1_n_0 ),
        .Q(ad_ch1[13]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[14] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[14]_i_1_n_0 ),
        .Q(ad_ch1[14]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[15] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[15]_i_2_n_0 ),
        .Q(ad_ch1[15]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[1] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[1]_i_1_n_0 ),
        .Q(ad_ch1[1]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[2] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[2]_i_1_n_0 ),
        .Q(ad_ch1[2]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[3] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[3]_i_1_n_0 ),
        .Q(ad_ch1[3]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[4] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[4]_i_1_n_0 ),
        .Q(ad_ch1[4]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[5] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[5]_i_1_n_0 ),
        .Q(ad_ch1[5]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[6] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[6]_i_1_n_0 ),
        .Q(ad_ch1[6]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[7] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[7]_i_1_n_0 ),
        .Q(ad_ch1[7]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[8] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[8]_i_1_n_0 ),
        .Q(ad_ch1[8]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch1_reg[9] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(\ad_ch1[9]_i_1_n_0 ),
        .Q(ad_ch1[9]),
        .R(ad_reset));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[0]),
        .O(\ad_ch2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[10]),
        .O(\ad_ch2[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[11]),
        .O(\ad_ch2[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[12]),
        .O(\ad_ch2[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[13]),
        .O(\ad_ch2[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[14]),
        .O(\ad_ch2[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \ad_ch2[15]_i_1 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\ad_ch2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[15]),
        .O(\ad_ch2[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ad_ch2[15]_i_3 
       (.I0(\i_reg_n_0_[1] ),
        .I1(\i_reg_n_0_[0] ),
        .I2(\i_reg_n_0_[4] ),
        .I3(\i_reg_n_0_[5] ),
        .I4(\i_reg_n_0_[2] ),
        .I5(\i_reg_n_0_[3] ),
        .O(\ad_ch2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[1]),
        .O(\ad_ch2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[2]),
        .O(\ad_ch2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[3]),
        .O(\ad_ch2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[4]),
        .O(\ad_ch2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[5]),
        .O(\ad_ch2[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[6]),
        .O(\ad_ch2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[7]),
        .O(\ad_ch2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[8]),
        .O(\ad_ch2[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \ad_ch2[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch2),
        .I2(\ad_ch2[15]_i_3_n_0 ),
        .I3(ad_ch2[9]),
        .O(\ad_ch2[9]_i_1_n_0 ));
  FDRE \ad_ch2_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[0]),
        .Q(ad_ch2_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[10]),
        .Q(ad_ch2_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[11]),
        .Q(ad_ch2_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[12]),
        .Q(ad_ch2_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[13]),
        .Q(ad_ch2_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[14]),
        .Q(ad_ch2_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[15]),
        .Q(ad_ch2_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[1]),
        .Q(ad_ch2_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[2]),
        .Q(ad_ch2_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[3]),
        .Q(ad_ch2_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[4]),
        .Q(ad_ch2_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[5]),
        .Q(ad_ch2_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[6]),
        .Q(ad_ch2_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[7]),
        .Q(ad_ch2_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[8]),
        .Q(ad_ch2_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch2_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch2[9]),
        .Q(ad_ch2_pre[9]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[0] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[0]_i_1_n_0 ),
        .Q(ad_ch2[0]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[10] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[10]_i_1_n_0 ),
        .Q(ad_ch2[10]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[11] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[11]_i_1_n_0 ),
        .Q(ad_ch2[11]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[12] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[12]_i_1_n_0 ),
        .Q(ad_ch2[12]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[13] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[13]_i_1_n_0 ),
        .Q(ad_ch2[13]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[14] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[14]_i_1_n_0 ),
        .Q(ad_ch2[14]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[15] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[15]_i_2_n_0 ),
        .Q(ad_ch2[15]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[1] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[1]_i_1_n_0 ),
        .Q(ad_ch2[1]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[2] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[2]_i_1_n_0 ),
        .Q(ad_ch2[2]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[3] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[3]_i_1_n_0 ),
        .Q(ad_ch2[3]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[4] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[4]_i_1_n_0 ),
        .Q(ad_ch2[4]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[5] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[5]_i_1_n_0 ),
        .Q(ad_ch2[5]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[6] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[6]_i_1_n_0 ),
        .Q(ad_ch2[6]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[7] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[7]_i_1_n_0 ),
        .Q(ad_ch2[7]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[8] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[8]_i_1_n_0 ),
        .Q(ad_ch2[8]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \ad_ch2_reg[9] 
       (.C(clk),
        .CE(\ad_ch2[15]_i_1_n_0 ),
        .D(\ad_ch2[9]_i_1_n_0 ),
        .Q(ad_ch2[9]),
        .R(ad_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch3),
        .O(\ad_ch3[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch3),
        .O(\ad_ch3[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch3),
        .O(\ad_ch3[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch3),
        .O(\ad_ch3[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch3),
        .O(\ad_ch3[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch3),
        .O(\ad_ch3[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ad_ch3[15]_i_1 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\ad_ch3[15]_i_3_n_0 ),
        .O(\ad_ch3[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch3),
        .O(\ad_ch3[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ad_ch3[15]_i_3 
       (.I0(\i_reg_n_0_[5] ),
        .I1(\i_reg_n_0_[4] ),
        .I2(\i_reg_n_0_[1] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i_reg_n_0_[3] ),
        .I5(\i_reg_n_0_[2] ),
        .O(\ad_ch3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch3),
        .O(\ad_ch3[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch3),
        .O(\ad_ch3[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch3),
        .O(\ad_ch3[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch3),
        .O(\ad_ch3[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch3),
        .O(\ad_ch3[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch3),
        .O(\ad_ch3[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch3),
        .O(\ad_ch3[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch3),
        .O(\ad_ch3[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch3[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch3),
        .O(\ad_ch3[9]_i_1_n_0 ));
  FDRE \ad_ch3_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[0]),
        .Q(ad_ch3_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[10]),
        .Q(ad_ch3_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[11]),
        .Q(ad_ch3_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[12]),
        .Q(ad_ch3_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[13]),
        .Q(ad_ch3_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[14]),
        .Q(ad_ch3_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[15]),
        .Q(ad_ch3_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[1]),
        .Q(ad_ch3_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[2]),
        .Q(ad_ch3_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[3]),
        .Q(ad_ch3_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[4]),
        .Q(ad_ch3_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[5]),
        .Q(ad_ch3_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[6]),
        .Q(ad_ch3_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[7]),
        .Q(ad_ch3_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[8]),
        .Q(ad_ch3_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch3_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch3[9]),
        .Q(ad_ch3_pre[9]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[0] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[0]_i_1_n_0 ),
        .Q(ad_ch3[0]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[10] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[10]_i_1_n_0 ),
        .Q(ad_ch3[10]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[11] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[11]_i_1_n_0 ),
        .Q(ad_ch3[11]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[12] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[12]_i_1_n_0 ),
        .Q(ad_ch3[12]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[13] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[13]_i_1_n_0 ),
        .Q(ad_ch3[13]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[14] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[14]_i_1_n_0 ),
        .Q(ad_ch3[14]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[15] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[15]_i_2_n_0 ),
        .Q(ad_ch3[15]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[1] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[1]_i_1_n_0 ),
        .Q(ad_ch3[1]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[2] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[2]_i_1_n_0 ),
        .Q(ad_ch3[2]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[3] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[3]_i_1_n_0 ),
        .Q(ad_ch3[3]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[4] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[4]_i_1_n_0 ),
        .Q(ad_ch3[4]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[5] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[5]_i_1_n_0 ),
        .Q(ad_ch3[5]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[6] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[6]_i_1_n_0 ),
        .Q(ad_ch3[6]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[7] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[7]_i_1_n_0 ),
        .Q(ad_ch3[7]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[8] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[8]_i_1_n_0 ),
        .Q(ad_ch3[8]),
        .R(ad_reset));
  FDRE \ad_ch3_reg[9] 
       (.C(clk),
        .CE(\ad_ch3[15]_i_1_n_0 ),
        .D(\ad_ch3[9]_i_1_n_0 ),
        .Q(ad_ch3[9]),
        .R(ad_reset));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch4),
        .O(\ad_ch4[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch4),
        .O(\ad_ch4[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch4),
        .O(\ad_ch4[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch4),
        .O(\ad_ch4[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch4),
        .O(\ad_ch4[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch4),
        .O(\ad_ch4[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ad_ch4[15]_i_1 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\ad_ch3[15]_i_3_n_0 ),
        .I4(state[2]),
        .O(\ad_ch4[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch4),
        .O(\ad_ch4[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch4),
        .O(\ad_ch4[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch4),
        .O(\ad_ch4[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch4),
        .O(\ad_ch4[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch4),
        .O(\ad_ch4[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch4),
        .O(\ad_ch4[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch4),
        .O(\ad_ch4[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch4),
        .O(\ad_ch4[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch4),
        .O(\ad_ch4[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch4[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch4),
        .O(\ad_ch4[9]_i_1_n_0 ));
  FDRE \ad_ch4_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[0]),
        .Q(ad_ch4_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[10]),
        .Q(ad_ch4_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[11]),
        .Q(ad_ch4_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[12]),
        .Q(ad_ch4_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[13]),
        .Q(ad_ch4_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[14]),
        .Q(ad_ch4_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[15]),
        .Q(ad_ch4_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[1]),
        .Q(ad_ch4_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[2]),
        .Q(ad_ch4_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[3]),
        .Q(ad_ch4_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[4]),
        .Q(ad_ch4_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[5]),
        .Q(ad_ch4_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[6]),
        .Q(ad_ch4_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[7]),
        .Q(ad_ch4_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[8]),
        .Q(ad_ch4_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch4_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch4[9]),
        .Q(ad_ch4_pre[9]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[0] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[0]_i_1_n_0 ),
        .Q(ad_ch4[0]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[10] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[10]_i_1_n_0 ),
        .Q(ad_ch4[10]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[11] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[11]_i_1_n_0 ),
        .Q(ad_ch4[11]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[12] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[12]_i_1_n_0 ),
        .Q(ad_ch4[12]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[13] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[13]_i_1_n_0 ),
        .Q(ad_ch4[13]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[14] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[14]_i_1_n_0 ),
        .Q(ad_ch4[14]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[15] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[15]_i_2_n_0 ),
        .Q(ad_ch4[15]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[1] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[1]_i_1_n_0 ),
        .Q(ad_ch4[1]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[2] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[2]_i_1_n_0 ),
        .Q(ad_ch4[2]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[3] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[3]_i_1_n_0 ),
        .Q(ad_ch4[3]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[4] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[4]_i_1_n_0 ),
        .Q(ad_ch4[4]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[5] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[5]_i_1_n_0 ),
        .Q(ad_ch4[5]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[6] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[6]_i_1_n_0 ),
        .Q(ad_ch4[6]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[7] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[7]_i_1_n_0 ),
        .Q(ad_ch4[7]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[8] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[8]_i_1_n_0 ),
        .Q(ad_ch4[8]),
        .R(ad_reset));
  FDRE \ad_ch4_reg[9] 
       (.C(clk),
        .CE(\ad_ch4[15]_i_1_n_0 ),
        .D(\ad_ch4[9]_i_1_n_0 ),
        .Q(ad_ch4[9]),
        .R(ad_reset));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch5),
        .O(\ad_ch5[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch5),
        .O(\ad_ch5[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch5),
        .O(\ad_ch5[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch5),
        .O(\ad_ch5[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch5),
        .O(\ad_ch5[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch5),
        .O(\ad_ch5[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ad_ch5[15]_i_1 
       (.I0(\ad_ch3[15]_i_3_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\ad_ch5[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch5),
        .O(\ad_ch5[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch5),
        .O(\ad_ch5[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch5),
        .O(\ad_ch5[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch5),
        .O(\ad_ch5[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch5),
        .O(\ad_ch5[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch5),
        .O(\ad_ch5[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch5),
        .O(\ad_ch5[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch5),
        .O(\ad_ch5[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch5),
        .O(\ad_ch5[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch5[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch5),
        .O(\ad_ch5[9]_i_1_n_0 ));
  FDRE \ad_ch5_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[0]),
        .Q(ad_ch5_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[10]),
        .Q(ad_ch5_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[11]),
        .Q(ad_ch5_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[12]),
        .Q(ad_ch5_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[13]),
        .Q(ad_ch5_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[14]),
        .Q(ad_ch5_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[15]),
        .Q(ad_ch5_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[1]),
        .Q(ad_ch5_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[2]),
        .Q(ad_ch5_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[3]),
        .Q(ad_ch5_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[4]),
        .Q(ad_ch5_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[5]),
        .Q(ad_ch5_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[6]),
        .Q(ad_ch5_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[7]),
        .Q(ad_ch5_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[8]),
        .Q(ad_ch5_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch5_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch5[9]),
        .Q(ad_ch5_pre[9]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[0] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[0]_i_1_n_0 ),
        .Q(ad_ch5[0]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[10] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[10]_i_1_n_0 ),
        .Q(ad_ch5[10]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[11] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[11]_i_1_n_0 ),
        .Q(ad_ch5[11]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[12] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[12]_i_1_n_0 ),
        .Q(ad_ch5[12]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[13] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[13]_i_1_n_0 ),
        .Q(ad_ch5[13]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[14] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[14]_i_1_n_0 ),
        .Q(ad_ch5[14]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[15] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[15]_i_2_n_0 ),
        .Q(ad_ch5[15]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[1] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[1]_i_1_n_0 ),
        .Q(ad_ch5[1]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[2] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[2]_i_1_n_0 ),
        .Q(ad_ch5[2]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[3] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[3]_i_1_n_0 ),
        .Q(ad_ch5[3]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[4] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[4]_i_1_n_0 ),
        .Q(ad_ch5[4]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[5] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[5]_i_1_n_0 ),
        .Q(ad_ch5[5]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[6] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[6]_i_1_n_0 ),
        .Q(ad_ch5[6]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[7] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[7]_i_1_n_0 ),
        .Q(ad_ch5[7]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[8] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[8]_i_1_n_0 ),
        .Q(ad_ch5[8]),
        .R(ad_reset));
  FDRE \ad_ch5_reg[9] 
       (.C(clk),
        .CE(\ad_ch5[15]_i_1_n_0 ),
        .D(\ad_ch5[9]_i_1_n_0 ),
        .Q(ad_ch5[9]),
        .R(ad_reset));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch6),
        .O(\ad_ch6[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch6),
        .O(\ad_ch6[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch6),
        .O(\ad_ch6[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch6),
        .O(\ad_ch6[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch6),
        .O(\ad_ch6[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch6),
        .O(\ad_ch6[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ad_ch6[15]_i_1 
       (.I0(state[2]),
        .I1(\ad_ch3[15]_i_3_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .O(\ad_ch6[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch6),
        .O(\ad_ch6[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch6),
        .O(\ad_ch6[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch6),
        .O(\ad_ch6[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch6),
        .O(\ad_ch6[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch6),
        .O(\ad_ch6[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch6),
        .O(\ad_ch6[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch6),
        .O(\ad_ch6[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch6),
        .O(\ad_ch6[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch6),
        .O(\ad_ch6[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch6[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch6),
        .O(\ad_ch6[9]_i_1_n_0 ));
  FDRE \ad_ch6_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[0]),
        .Q(ad_ch6_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[10]),
        .Q(ad_ch6_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[11]),
        .Q(ad_ch6_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[12]),
        .Q(ad_ch6_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[13]),
        .Q(ad_ch6_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[14]),
        .Q(ad_ch6_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[15]),
        .Q(ad_ch6_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[1]),
        .Q(ad_ch6_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[2]),
        .Q(ad_ch6_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[3]),
        .Q(ad_ch6_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[4]),
        .Q(ad_ch6_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[5]),
        .Q(ad_ch6_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[6]),
        .Q(ad_ch6_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[7]),
        .Q(ad_ch6_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[8]),
        .Q(ad_ch6_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch6_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch6[9]),
        .Q(ad_ch6_pre[9]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[0] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[0]_i_1_n_0 ),
        .Q(ad_ch6[0]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[10] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[10]_i_1_n_0 ),
        .Q(ad_ch6[10]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[11] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[11]_i_1_n_0 ),
        .Q(ad_ch6[11]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[12] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[12]_i_1_n_0 ),
        .Q(ad_ch6[12]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[13] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[13]_i_1_n_0 ),
        .Q(ad_ch6[13]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[14] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[14]_i_1_n_0 ),
        .Q(ad_ch6[14]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[15] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[15]_i_2_n_0 ),
        .Q(ad_ch6[15]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[1] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[1]_i_1_n_0 ),
        .Q(ad_ch6[1]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[2] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[2]_i_1_n_0 ),
        .Q(ad_ch6[2]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[3] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[3]_i_1_n_0 ),
        .Q(ad_ch6[3]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[4] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[4]_i_1_n_0 ),
        .Q(ad_ch6[4]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[5] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[5]_i_1_n_0 ),
        .Q(ad_ch6[5]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[6] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[6]_i_1_n_0 ),
        .Q(ad_ch6[6]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[7] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[7]_i_1_n_0 ),
        .Q(ad_ch6[7]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[8] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[8]_i_1_n_0 ),
        .Q(ad_ch6[8]),
        .R(ad_reset));
  FDRE \ad_ch6_reg[9] 
       (.C(clk),
        .CE(\ad_ch6[15]_i_1_n_0 ),
        .D(\ad_ch6[9]_i_1_n_0 ),
        .Q(ad_ch6[9]),
        .R(ad_reset));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch7),
        .O(\ad_ch7[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch7),
        .O(\ad_ch7[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch7),
        .O(\ad_ch7[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch7),
        .O(\ad_ch7[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch7),
        .O(\ad_ch7[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch7),
        .O(\ad_ch7[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ad_ch7[15]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\ad_ch3[15]_i_3_n_0 ),
        .I3(state[0]),
        .I4(state[3]),
        .O(\ad_ch7[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch7),
        .O(\ad_ch7[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch7),
        .O(\ad_ch7[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch7),
        .O(\ad_ch7[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch7),
        .O(\ad_ch7[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch7),
        .O(\ad_ch7[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch7),
        .O(\ad_ch7[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch7),
        .O(\ad_ch7[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch7),
        .O(\ad_ch7[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch7),
        .O(\ad_ch7[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch7[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch7),
        .O(\ad_ch7[9]_i_1_n_0 ));
  FDRE \ad_ch7_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[0]),
        .Q(ad_ch7_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[10]),
        .Q(ad_ch7_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[11]),
        .Q(ad_ch7_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[12]),
        .Q(ad_ch7_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[13]),
        .Q(ad_ch7_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[14]),
        .Q(ad_ch7_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[15]),
        .Q(ad_ch7_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[1]),
        .Q(ad_ch7_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[2]),
        .Q(ad_ch7_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[3]),
        .Q(ad_ch7_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[4]),
        .Q(ad_ch7_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[5]),
        .Q(ad_ch7_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[6]),
        .Q(ad_ch7_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[7]),
        .Q(ad_ch7_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[8]),
        .Q(ad_ch7_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch7_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch7[9]),
        .Q(ad_ch7_pre[9]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[0] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[0]_i_1_n_0 ),
        .Q(ad_ch7[0]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[10] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[10]_i_1_n_0 ),
        .Q(ad_ch7[10]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[11] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[11]_i_1_n_0 ),
        .Q(ad_ch7[11]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[12] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[12]_i_1_n_0 ),
        .Q(ad_ch7[12]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[13] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[13]_i_1_n_0 ),
        .Q(ad_ch7[13]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[14] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[14]_i_1_n_0 ),
        .Q(ad_ch7[14]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[15] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[15]_i_2_n_0 ),
        .Q(ad_ch7[15]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[1] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[1]_i_1_n_0 ),
        .Q(ad_ch7[1]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[2] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[2]_i_1_n_0 ),
        .Q(ad_ch7[2]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[3] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[3]_i_1_n_0 ),
        .Q(ad_ch7[3]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[4] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[4]_i_1_n_0 ),
        .Q(ad_ch7[4]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[5] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[5]_i_1_n_0 ),
        .Q(ad_ch7[5]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[6] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[6]_i_1_n_0 ),
        .Q(ad_ch7[6]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[7] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[7]_i_1_n_0 ),
        .Q(ad_ch7[7]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[8] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[8]_i_1_n_0 ),
        .Q(ad_ch7[8]),
        .R(ad_reset));
  FDRE \ad_ch7_reg[9] 
       (.C(clk),
        .CE(\ad_ch7[15]_i_1_n_0 ),
        .D(\ad_ch7[9]_i_1_n_0 ),
        .Q(ad_ch7[9]),
        .R(ad_reset));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[0]_i_1 
       (.I0(ad_data[0]),
        .I1(pause_ch8),
        .O(\ad_ch8[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[10]_i_1 
       (.I0(ad_data[10]),
        .I1(pause_ch8),
        .O(\ad_ch8[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[11]_i_1 
       (.I0(ad_data[11]),
        .I1(pause_ch8),
        .O(\ad_ch8[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[12]_i_1 
       (.I0(ad_data[12]),
        .I1(pause_ch8),
        .O(\ad_ch8[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[13]_i_1 
       (.I0(ad_data[13]),
        .I1(pause_ch8),
        .O(\ad_ch8[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[14]_i_1 
       (.I0(ad_data[14]),
        .I1(pause_ch8),
        .O(\ad_ch8[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ad_ch8[15]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(\ad_ch3[15]_i_3_n_0 ),
        .O(\ad_ch8[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[15]_i_2 
       (.I0(ad_data[15]),
        .I1(pause_ch8),
        .O(\ad_ch8[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[1]_i_1 
       (.I0(ad_data[1]),
        .I1(pause_ch8),
        .O(\ad_ch8[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[2]_i_1 
       (.I0(ad_data[2]),
        .I1(pause_ch8),
        .O(\ad_ch8[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[3]_i_1 
       (.I0(ad_data[3]),
        .I1(pause_ch8),
        .O(\ad_ch8[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[4]_i_1 
       (.I0(ad_data[4]),
        .I1(pause_ch8),
        .O(\ad_ch8[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[5]_i_1 
       (.I0(ad_data[5]),
        .I1(pause_ch8),
        .O(\ad_ch8[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[6]_i_1 
       (.I0(ad_data[6]),
        .I1(pause_ch8),
        .O(\ad_ch8[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[7]_i_1 
       (.I0(ad_data[7]),
        .I1(pause_ch8),
        .O(\ad_ch8[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[8]_i_1 
       (.I0(ad_data[8]),
        .I1(pause_ch8),
        .O(\ad_ch8[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ad_ch8[9]_i_1 
       (.I0(ad_data[9]),
        .I1(pause_ch8),
        .O(\ad_ch8[9]_i_1_n_0 ));
  FDRE \ad_ch8_pre_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[0]),
        .Q(ad_ch8_pre[0]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[10]),
        .Q(ad_ch8_pre[10]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[11]),
        .Q(ad_ch8_pre[11]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[12]),
        .Q(ad_ch8_pre[12]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[13]),
        .Q(ad_ch8_pre[13]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[14]),
        .Q(ad_ch8_pre[14]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[15]),
        .Q(ad_ch8_pre[15]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[1]),
        .Q(ad_ch8_pre[1]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[2]),
        .Q(ad_ch8_pre[2]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[3]),
        .Q(ad_ch8_pre[3]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[4]),
        .Q(ad_ch8_pre[4]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[5]),
        .Q(ad_ch8_pre[5]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[6]),
        .Q(ad_ch8_pre[6]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[7]),
        .Q(ad_ch8_pre[7]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[8]),
        .Q(ad_ch8_pre[8]),
        .R(ad_reset));
  FDRE \ad_ch8_pre_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ad_ch8[9]),
        .Q(ad_ch8_pre[9]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[0] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[0]_i_1_n_0 ),
        .Q(ad_ch8[0]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[10] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[10]_i_1_n_0 ),
        .Q(ad_ch8[10]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[11] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[11]_i_1_n_0 ),
        .Q(ad_ch8[11]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[12] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[12]_i_1_n_0 ),
        .Q(ad_ch8[12]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[13] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[13]_i_1_n_0 ),
        .Q(ad_ch8[13]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[14] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[14]_i_1_n_0 ),
        .Q(ad_ch8[14]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[15] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[15]_i_2_n_0 ),
        .Q(ad_ch8[15]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[1] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[1]_i_1_n_0 ),
        .Q(ad_ch8[1]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[2] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[2]_i_1_n_0 ),
        .Q(ad_ch8[2]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[3] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[3]_i_1_n_0 ),
        .Q(ad_ch8[3]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[4] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[4]_i_1_n_0 ),
        .Q(ad_ch8[4]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[5] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[5]_i_1_n_0 ),
        .Q(ad_ch8[5]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[6] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[6]_i_1_n_0 ),
        .Q(ad_ch8[6]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[7] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[7]_i_1_n_0 ),
        .Q(ad_ch8[7]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[8] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[8]_i_1_n_0 ),
        .Q(ad_ch8[8]),
        .R(ad_reset));
  FDRE \ad_ch8_reg[9] 
       (.C(clk),
        .CE(\ad_ch8[15]_i_1_n_0 ),
        .D(\ad_ch8[9]_i_1_n_0 ),
        .Q(ad_ch8[9]),
        .R(ad_reset));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    ad_convstab_i_1
       (.I0(ad_convstab0),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(ad_convstab),
        .O(ad_convstab_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    ad_convstab_i_2
       (.I0(\i_reg_n_0_[0] ),
        .I1(\i_reg_n_0_[1] ),
        .I2(\i_reg_n_0_[3] ),
        .I3(\i_reg_n_0_[2] ),
        .I4(ad_convstab_i_3_n_0),
        .I5(state[0]),
        .O(ad_convstab0));
  LUT2 #(
    .INIT(4'hE)) 
    ad_convstab_i_3
       (.I0(\i_reg_n_0_[4] ),
        .I1(\i_reg_n_0_[5] ),
        .O(ad_convstab_i_3_n_0));
  FDSE ad_convstab_reg
       (.C(clk),
        .CE(1'b1),
        .D(ad_convstab_i_1_n_0),
        .Q(ad_convstab),
        .S(ad_reset));
  LUT5 #(
    .INIT(32'hFFFB0009)) 
    ad_cs_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(ad_cs),
        .O(ad_cs_i_1_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDSE ad_cs_reg
       (.C(clk),
        .CE(1'b1),
        .D(ad_cs_i_1_n_0),
        .Q(ad_cs),
        .S(ad_reset));
  LUT6 #(
    .INIT(64'hEBEBEBEB282828EB)) 
    ad_rd_i_1
       (.I0(\ad_ch3[15]_i_3_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(ad_rd),
        .O(ad_rd_i_1_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDSE ad_rd_reg
       (.C(clk),
        .CE(1'b1),
        .D(ad_rd_i_1_n_0),
        .Q(ad_rd),
        .S(ad_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    ad_reset_i_1
       (.I0(rst_cnt_reg[2]),
        .I1(rst_cnt_reg[3]),
        .I2(rst_cnt_reg[0]),
        .I3(rst_cnt_reg[1]),
        .I4(ad_reset_i_3_n_0),
        .I5(ad_reset_i_4_n_0),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    ad_reset_i_2
       (.I0(rst_n),
        .O(ad_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ad_reset_i_3
       (.I0(rst_cnt_reg[14]),
        .I1(rst_cnt_reg[15]),
        .I2(rst_cnt_reg[12]),
        .I3(rst_cnt_reg[13]),
        .I4(rst_cnt_reg[11]),
        .I5(rst_cnt_reg[10]),
        .O(ad_reset_i_3_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ad_reset_i_4
       (.I0(rst_cnt_reg[8]),
        .I1(rst_cnt_reg[9]),
        .I2(rst_cnt_reg[6]),
        .I3(rst_cnt_reg[7]),
        .I4(rst_cnt_reg[5]),
        .I5(rst_cnt_reg[4]),
        .O(ad_reset_i_4_n_0));
  (* KEEP = "yes" *) 
  FDCE ad_reset_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(sel),
        .Q(ad_reset));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[10]_i_12 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_7 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_5 ),
        .O(\begin_moment_ch1[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[10]_i_13 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_4 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_6 ),
        .O(\begin_moment_ch1[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[10]_i_14 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_5 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_7 ),
        .O(\begin_moment_ch1[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[10]_i_15 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_6 ),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_4 ),
        .O(\begin_moment_ch1[10]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[10]_i_16 
       (.I0(sample_cnt[0]),
        .O(\begin_moment_ch1[10]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[10]_i_17 
       (.I0(sample_cnt[0]),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_5 ),
        .O(\begin_moment_ch1[10]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[10]_i_18 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_6 ),
        .O(\begin_moment_ch1[10]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[10]_i_19 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_7 ),
        .O(\begin_moment_ch1[10]_i_19_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[10]_i_2 
       (.I0(\begin_moment_ch1_reg[14]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_6 ),
        .O(\begin_moment_ch1[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[10]_i_20 
       (.I0(sample_cnt[0]),
        .O(\begin_moment_ch1[10]_i_20_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[10]_i_3 
       (.I0(\begin_moment_ch1_reg[14]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_7 ),
        .O(\begin_moment_ch1[10]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \begin_moment_ch1[10]_i_4 
       (.I0(sample_cnt[0]),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[10]_i_10_n_4 ),
        .O(\begin_moment_ch1[10]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch1[10]_i_5 
       (.I0(\begin_moment_ch1_reg[10]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[10]_i_10_n_5 ),
        .O(\begin_moment_ch1[10]_i_5_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[10]_i_6 
       (.I0(\begin_moment_ch1_reg[14]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_5 ),
        .I3(\begin_moment_ch1[10]_i_2_n_0 ),
        .O(\begin_moment_ch1[10]_i_6_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[10]_i_7 
       (.I0(\begin_moment_ch1_reg[14]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_6 ),
        .I3(\begin_moment_ch1[10]_i_3_n_0 ),
        .O(\begin_moment_ch1[10]_i_7_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[10]_i_8 
       (.I0(\begin_moment_ch1_reg[14]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_7 ),
        .I3(\begin_moment_ch1[10]_i_4_n_0 ),
        .O(\begin_moment_ch1[10]_i_8_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \begin_moment_ch1[10]_i_9 
       (.I0(sample_cnt[0]),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[10]_i_10_n_4 ),
        .I3(\begin_moment_ch1[10]_i_5_n_0 ),
        .O(\begin_moment_ch1[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_13 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_7 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_5 ),
        .O(\begin_moment_ch1[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_14 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_4 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_6 ),
        .O(\begin_moment_ch1[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_15 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_5 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_7 ),
        .O(\begin_moment_ch1[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_16 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_6 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_4 ),
        .O(\begin_moment_ch1[14]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[14]_i_17 
       (.I0(sample_cnt[0]),
        .O(\begin_moment_ch1[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_18 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_7 ),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_5 ),
        .O(\begin_moment_ch1[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[14]_i_19 
       (.I0(sample_cnt[0]),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_6 ),
        .O(\begin_moment_ch1[14]_i_19_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[14]_i_2 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_6 ),
        .O(\begin_moment_ch1[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[14]_i_20 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_7 ),
        .O(\begin_moment_ch1[14]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[14]_i_21 
       (.I0(sample_cnt[0]),
        .O(\begin_moment_ch1[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_22 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_4 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_5 ),
        .O(\begin_moment_ch1[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_23 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_5 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_6 ),
        .O(\begin_moment_ch1[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_24 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_6 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_7 ),
        .O(\begin_moment_ch1[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[14]_i_25 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_7 ),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_4 ),
        .O(\begin_moment_ch1[14]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[14]_i_3 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_7 ),
        .O(\begin_moment_ch1[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[14]_i_4 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_7 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_4 ),
        .O(\begin_moment_ch1[14]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[14]_i_5 
       (.I0(\begin_moment_ch1_reg[14]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[14]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_5 ),
        .O(\begin_moment_ch1[14]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[14]_i_6 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_5 ),
        .I3(\begin_moment_ch1[14]_i_2_n_0 ),
        .O(\begin_moment_ch1[14]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[14]_i_7 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_6 ),
        .I3(\begin_moment_ch1[14]_i_3_n_0 ),
        .O(\begin_moment_ch1[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[14]_i_8 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_7 ),
        .I3(\begin_moment_ch1[14]_i_4_n_0 ),
        .O(\begin_moment_ch1[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[14]_i_9 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_7 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[14]_i_10_n_4 ),
        .I3(\begin_moment_ch1[14]_i_5_n_0 ),
        .O(\begin_moment_ch1[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_13 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_7 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_5 ),
        .O(\begin_moment_ch1[18]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_14 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_4 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_6 ),
        .O(\begin_moment_ch1[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_15 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_5 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_7 ),
        .O(\begin_moment_ch1[18]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_16 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_6 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_4 ),
        .O(\begin_moment_ch1[18]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_17 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_7 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_5 ),
        .O(\begin_moment_ch1[18]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_18 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_4 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_6 ),
        .O(\begin_moment_ch1[18]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_19 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_5 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_7 ),
        .O(\begin_moment_ch1[18]_i_19_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[18]_i_2 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_6 ),
        .O(\begin_moment_ch1[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_20 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_6 ),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_4 ),
        .O(\begin_moment_ch1[18]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_21 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_4 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_5 ),
        .O(\begin_moment_ch1[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_22 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_5 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_6 ),
        .O(\begin_moment_ch1[18]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_23 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_6 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_7 ),
        .O(\begin_moment_ch1[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[18]_i_24 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_7 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_4 ),
        .O(\begin_moment_ch1[18]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[18]_i_3 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_7 ),
        .O(\begin_moment_ch1[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[18]_i_4 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_7 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_4 ),
        .O(\begin_moment_ch1[18]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[18]_i_5 
       (.I0(\begin_moment_ch1_reg[18]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[18]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_5 ),
        .O(\begin_moment_ch1[18]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[18]_i_6 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_5 ),
        .I3(\begin_moment_ch1[18]_i_2_n_0 ),
        .O(\begin_moment_ch1[18]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[18]_i_7 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_6 ),
        .I3(\begin_moment_ch1[18]_i_3_n_0 ),
        .O(\begin_moment_ch1[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[18]_i_8 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_7 ),
        .I3(\begin_moment_ch1[18]_i_4_n_0 ),
        .O(\begin_moment_ch1[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[18]_i_9 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_7 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[18]_i_10_n_4 ),
        .I3(\begin_moment_ch1[18]_i_5_n_0 ),
        .O(\begin_moment_ch1[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_13 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_5 ),
        .O(\begin_moment_ch1[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_14 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_6 ),
        .O(\begin_moment_ch1[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_15 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_5 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_7 ),
        .O(\begin_moment_ch1[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_16 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_6 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_4 ),
        .O(\begin_moment_ch1[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_18 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_7 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_5 ),
        .O(\begin_moment_ch1[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_19 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_4 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_6 ),
        .O(\begin_moment_ch1[22]_i_19_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[22]_i_2 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_6 ),
        .O(\begin_moment_ch1[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_20 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_5 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_7 ),
        .O(\begin_moment_ch1[22]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_21 
       (.I0(\begin_moment_ch1_reg[22]_i_17_n_6 ),
        .I1(\begin_moment_ch1_reg[22]_i_17_n_4 ),
        .O(\begin_moment_ch1[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_22 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_4 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_5 ),
        .O(\begin_moment_ch1[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_23 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_5 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_6 ),
        .O(\begin_moment_ch1[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_24 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_6 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_7 ),
        .O(\begin_moment_ch1[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[22]_i_25 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_7 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_4 ),
        .O(\begin_moment_ch1[22]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[22]_i_26 
       (.I0(sample_cnt[8]),
        .O(\begin_moment_ch1[22]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[22]_i_27 
       (.I0(sample_cnt[7]),
        .O(\begin_moment_ch1[22]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[22]_i_28 
       (.I0(sample_cnt[6]),
        .O(\begin_moment_ch1[22]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[22]_i_29 
       (.I0(sample_cnt[5]),
        .O(\begin_moment_ch1[22]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[22]_i_3 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_7 ),
        .O(\begin_moment_ch1[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[22]_i_4 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_7 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_4 ),
        .O(\begin_moment_ch1[22]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[22]_i_5 
       (.I0(\begin_moment_ch1_reg[22]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[22]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_5 ),
        .O(\begin_moment_ch1[22]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[22]_i_6 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_5 ),
        .I3(\begin_moment_ch1[22]_i_2_n_0 ),
        .O(\begin_moment_ch1[22]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[22]_i_7 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_5 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_5 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_6 ),
        .I3(\begin_moment_ch1[22]_i_3_n_0 ),
        .O(\begin_moment_ch1[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[22]_i_8 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_6 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_6 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_7 ),
        .I3(\begin_moment_ch1[22]_i_4_n_0 ),
        .O(\begin_moment_ch1[22]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[22]_i_9 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_7 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_7 ),
        .I2(\begin_moment_ch1_reg[22]_i_10_n_4 ),
        .I3(\begin_moment_ch1[22]_i_5_n_0 ),
        .O(\begin_moment_ch1[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[26]_i_13 
       (.I0(\begin_moment_ch1_reg[31]_i_44_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[26]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_14 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_6 ),
        .O(\begin_moment_ch1[26]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_15 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_5 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_7 ),
        .O(\begin_moment_ch1[26]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_16 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_4 ),
        .O(\begin_moment_ch1[26]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_18 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_7 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_5 ),
        .O(\begin_moment_ch1[26]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_19 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_4 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_6 ),
        .O(\begin_moment_ch1[26]_i_19_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \begin_moment_ch1[26]_i_2 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_5 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_5 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_20 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_5 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_7 ),
        .O(\begin_moment_ch1[26]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_21 
       (.I0(\begin_moment_ch1_reg[26]_i_17_n_6 ),
        .I1(\begin_moment_ch1_reg[26]_i_17_n_4 ),
        .O(\begin_moment_ch1[26]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_22 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_5 ),
        .O(\begin_moment_ch1[26]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_23 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_5 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_6 ),
        .O(\begin_moment_ch1[26]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_24 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_7 ),
        .O(\begin_moment_ch1[26]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[26]_i_25 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_7 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_4 ),
        .O(\begin_moment_ch1[26]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[26]_i_26 
       (.I0(sample_cnt[12]),
        .O(\begin_moment_ch1[26]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[26]_i_27 
       (.I0(sample_cnt[11]),
        .O(\begin_moment_ch1[26]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[26]_i_28 
       (.I0(sample_cnt[10]),
        .O(\begin_moment_ch1[26]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[26]_i_29 
       (.I0(sample_cnt[9]),
        .O(\begin_moment_ch1[26]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[26]_i_3 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_6 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_6 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_7 ),
        .O(\begin_moment_ch1[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[26]_i_4 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_7 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_7 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_4 ),
        .O(\begin_moment_ch1[26]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \begin_moment_ch1[26]_i_5 
       (.I0(\begin_moment_ch1_reg[26]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[26]_i_12_n_4 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_5 ),
        .O(\begin_moment_ch1[26]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \begin_moment_ch1[26]_i_6 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_4 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_4 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .I3(\begin_moment_ch1[26]_i_2_n_0 ),
        .O(\begin_moment_ch1[26]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \begin_moment_ch1[26]_i_7 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_5 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_5 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .I3(\begin_moment_ch1[26]_i_3_n_0 ),
        .O(\begin_moment_ch1[26]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[26]_i_8 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_6 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_6 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_7 ),
        .I3(\begin_moment_ch1[26]_i_4_n_0 ),
        .O(\begin_moment_ch1[26]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[26]_i_9 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_7 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_7 ),
        .I2(\begin_moment_ch1_reg[26]_i_10_n_4 ),
        .I3(\begin_moment_ch1[26]_i_5_n_0 ),
        .O(\begin_moment_ch1[26]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_10 
       (.I0(sample_cnt[2]),
        .O(\begin_moment_ch1[2]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_11 
       (.I0(sample_cnt[1]),
        .O(\begin_moment_ch1[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_3 
       (.I0(sample_cnt[0]),
        .O(\begin_moment_ch1[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[2]_i_4 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_7 ),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_5 ),
        .O(\begin_moment_ch1[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[2]_i_5 
       (.I0(sample_cnt[0]),
        .I1(\begin_moment_ch1_reg[2]_i_2_n_6 ),
        .O(\begin_moment_ch1[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_6 
       (.I0(\begin_moment_ch1_reg[2]_i_2_n_7 ),
        .O(\begin_moment_ch1[2]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_7 
       (.I0(sample_cnt[0]),
        .O(\begin_moment_ch1[2]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_8 
       (.I0(sample_cnt[4]),
        .O(\begin_moment_ch1[2]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[2]_i_9 
       (.I0(sample_cnt[3]),
        .O(\begin_moment_ch1[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_13 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_5 ),
        .O(\begin_moment_ch1[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_14 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_6 ),
        .O(\begin_moment_ch1[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_15 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_5 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_7 ),
        .O(\begin_moment_ch1[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_16 
       (.I0(\begin_moment_ch1_reg[30]_i_12_n_6 ),
        .I1(\begin_moment_ch1_reg[30]_i_12_n_4 ),
        .O(\begin_moment_ch1[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[30]_i_17 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_18 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_5 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_6 ),
        .O(\begin_moment_ch1[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_19 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_7 ),
        .O(\begin_moment_ch1[30]_i_19_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \begin_moment_ch1[30]_i_2 
       (.I0(\begin_moment_ch1_reg[31]_i_25_n_1 ),
        .I1(\begin_moment_ch1_reg[31]_i_24_n_5 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[30]_i_20 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_4 ),
        .O(\begin_moment_ch1[30]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[30]_i_21 
       (.I0(sample_cnt[16]),
        .O(\begin_moment_ch1[30]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[30]_i_22 
       (.I0(sample_cnt[15]),
        .O(\begin_moment_ch1[30]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[30]_i_23 
       (.I0(sample_cnt[14]),
        .O(\begin_moment_ch1[30]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[30]_i_24 
       (.I0(sample_cnt[13]),
        .O(\begin_moment_ch1[30]_i_24_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \begin_moment_ch1[30]_i_3 
       (.I0(\begin_moment_ch1_reg[31]_i_24_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_25_n_6 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[30]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \begin_moment_ch1[30]_i_4 
       (.I0(\begin_moment_ch1_reg[31]_i_24_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_25_n_7 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[30]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \begin_moment_ch1[30]_i_5 
       (.I0(\begin_moment_ch1_reg[30]_i_10_n_4 ),
        .I1(\begin_moment_ch1_reg[30]_i_11_n_4 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[30]_i_6 
       (.I0(\begin_moment_ch1[30]_i_2_n_0 ),
        .I1(\begin_moment_ch1_reg[31]_i_25_n_1 ),
        .I2(\begin_moment_ch1_reg[31]_i_24_n_4 ),
        .I3(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[30]_i_6_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \begin_moment_ch1[30]_i_7 
       (.I0(\begin_moment_ch1_reg[31]_i_25_n_1 ),
        .I1(\begin_moment_ch1_reg[31]_i_24_n_5 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .I3(\begin_moment_ch1[30]_i_3_n_0 ),
        .O(\begin_moment_ch1[30]_i_7_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \begin_moment_ch1[30]_i_8 
       (.I0(\begin_moment_ch1_reg[31]_i_24_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_25_n_6 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .I3(\begin_moment_ch1[30]_i_4_n_0 ),
        .O(\begin_moment_ch1[30]_i_8_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \begin_moment_ch1[30]_i_9 
       (.I0(\begin_moment_ch1_reg[31]_i_24_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_25_n_7 ),
        .I2(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .I3(\begin_moment_ch1[30]_i_5_n_0 ),
        .O(\begin_moment_ch1[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch1[31]_i_1 
       (.I0(begin_moment_ch1_reg118_in),
        .I1(begin_moment_ch1_reg1),
        .O(begin_moment_ch1_reg0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_10 
       (.I0(gate[8]),
        .I1(ad_ch1_pre[8]),
        .I2(ad_ch1_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch1[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_11 
       (.I0(gate[14]),
        .I1(ad_ch1_pre[14]),
        .I2(ad_ch1_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch1[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_12 
       (.I0(gate[12]),
        .I1(ad_ch1_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch1_pre[13]),
        .O(\begin_moment_ch1[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_13 
       (.I0(gate[10]),
        .I1(ad_ch1_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch1_pre[11]),
        .O(\begin_moment_ch1[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_14 
       (.I0(gate[8]),
        .I1(ad_ch1_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch1_pre[9]),
        .O(\begin_moment_ch1[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_16 
       (.I0(ad_ch1[14]),
        .I1(gate[14]),
        .I2(ad_ch1[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch1[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_17 
       (.I0(ad_ch1[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch1[13]),
        .O(\begin_moment_ch1[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_18 
       (.I0(ad_ch1[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch1[11]),
        .O(\begin_moment_ch1[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_19 
       (.I0(ad_ch1[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch1[9]),
        .O(\begin_moment_ch1[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_20 
       (.I0(ad_ch1[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch1[15]),
        .O(\begin_moment_ch1[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_21 
       (.I0(ad_ch1[12]),
        .I1(gate[12]),
        .I2(ad_ch1[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch1[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_22 
       (.I0(ad_ch1[10]),
        .I1(gate[10]),
        .I2(ad_ch1[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch1[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_23 
       (.I0(ad_ch1[8]),
        .I1(gate[8]),
        .I2(ad_ch1[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch1[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_28 
       (.I0(gate[6]),
        .I1(ad_ch1_pre[6]),
        .I2(ad_ch1_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch1[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_29 
       (.I0(gate[4]),
        .I1(ad_ch1_pre[4]),
        .I2(ad_ch1_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch1[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_30 
       (.I0(gate[2]),
        .I1(ad_ch1_pre[2]),
        .I2(ad_ch1_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch1[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_31 
       (.I0(gate[0]),
        .I1(ad_ch1_pre[0]),
        .I2(ad_ch1_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch1[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_32 
       (.I0(gate[6]),
        .I1(ad_ch1_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch1_pre[7]),
        .O(\begin_moment_ch1[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_33 
       (.I0(gate[4]),
        .I1(ad_ch1_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch1_pre[5]),
        .O(\begin_moment_ch1[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_34 
       (.I0(gate[2]),
        .I1(ad_ch1_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch1_pre[3]),
        .O(\begin_moment_ch1[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_35 
       (.I0(gate[0]),
        .I1(ad_ch1_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch1_pre[1]),
        .O(\begin_moment_ch1[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_36 
       (.I0(ad_ch1[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch1[7]),
        .O(\begin_moment_ch1[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_37 
       (.I0(ad_ch1[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch1[5]),
        .O(\begin_moment_ch1[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_38 
       (.I0(ad_ch1[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch1[3]),
        .O(\begin_moment_ch1[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_39 
       (.I0(ad_ch1[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch1[1]),
        .O(\begin_moment_ch1[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_40 
       (.I0(ad_ch1[6]),
        .I1(gate[6]),
        .I2(ad_ch1[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch1[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_41 
       (.I0(ad_ch1[4]),
        .I1(gate[4]),
        .I2(ad_ch1[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch1[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_42 
       (.I0(ad_ch1[2]),
        .I1(gate[2]),
        .I2(ad_ch1[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch1[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch1[31]_i_43 
       (.I0(ad_ch1[0]),
        .I1(gate[0]),
        .I2(ad_ch1[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch1[31]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[31]_i_46 
       (.I0(\begin_moment_ch1_reg[31]_i_44_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[31]_i_47 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_6 ),
        .O(\begin_moment_ch1[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[31]_i_48 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_5 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_7 ),
        .O(\begin_moment_ch1[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[31]_i_49 
       (.I0(\begin_moment_ch1_reg[31]_i_45_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_45_n_4 ),
        .O(\begin_moment_ch1[31]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hE187)) 
    \begin_moment_ch1[31]_i_5 
       (.I0(\begin_moment_ch1_reg[31]_i_24_n_4 ),
        .I1(\begin_moment_ch1_reg[31]_i_25_n_1 ),
        .I2(\begin_moment_ch1_reg[31]_i_26_n_7 ),
        .I3(\begin_moment_ch1_reg[31]_i_27_n_2 ),
        .O(\begin_moment_ch1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[31]_i_50 
       (.I0(\begin_moment_ch1_reg[31]_i_44_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[31]_i_51 
       (.I0(\begin_moment_ch1_reg[31]_i_44_n_7 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[31]_i_52 
       (.I0(\begin_moment_ch1_reg[31]_i_44_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \begin_moment_ch1[31]_i_53 
       (.I0(\begin_moment_ch1_reg[31]_i_44_n_6 ),
        .I1(\begin_moment_ch1_reg[31]_i_44_n_1 ),
        .O(\begin_moment_ch1[31]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[31]_i_54 
       (.I0(sample_cnt[22]),
        .O(\begin_moment_ch1[31]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[31]_i_55 
       (.I0(sample_cnt[21]),
        .O(\begin_moment_ch1[31]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[31]_i_56 
       (.I0(sample_cnt[20]),
        .O(\begin_moment_ch1[31]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[31]_i_57 
       (.I0(sample_cnt[19]),
        .O(\begin_moment_ch1[31]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[31]_i_58 
       (.I0(sample_cnt[18]),
        .O(\begin_moment_ch1[31]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch1[31]_i_59 
       (.I0(sample_cnt[17]),
        .O(\begin_moment_ch1[31]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_7 
       (.I0(gate[14]),
        .I1(ad_ch1_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch1_pre[15]),
        .O(\begin_moment_ch1[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_8 
       (.I0(gate[12]),
        .I1(ad_ch1_pre[12]),
        .I2(ad_ch1_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch1[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch1[31]_i_9 
       (.I0(gate[10]),
        .I1(ad_ch1_pre[10]),
        .I2(ad_ch1_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch1[6]_i_2 
       (.I0(\begin_moment_ch1_reg[10]_i_10_n_6 ),
        .I1(\begin_moment_ch1_reg[10]_i_11_n_5 ),
        .O(\begin_moment_ch1[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch1[6]_i_3 
       (.I0(\begin_moment_ch1_reg[10]_i_10_n_7 ),
        .I1(\begin_moment_ch1_reg[10]_i_11_n_6 ),
        .O(\begin_moment_ch1[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \begin_moment_ch1[6]_i_4 
       (.I0(\begin_moment_ch1_reg[2]_i_1_n_4 ),
        .I1(sample_cnt[0]),
        .O(\begin_moment_ch1[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \begin_moment_ch1[6]_i_5 
       (.I0(\begin_moment_ch1_reg[10]_i_11_n_4 ),
        .I1(\begin_moment_ch1_reg[10]_i_10_n_5 ),
        .I2(\begin_moment_ch1_reg[10]_i_10_n_6 ),
        .I3(\begin_moment_ch1_reg[10]_i_11_n_5 ),
        .O(\begin_moment_ch1[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \begin_moment_ch1[6]_i_6 
       (.I0(\begin_moment_ch1_reg[10]_i_10_n_7 ),
        .I1(\begin_moment_ch1_reg[10]_i_11_n_6 ),
        .I2(\begin_moment_ch1_reg[10]_i_11_n_5 ),
        .I3(\begin_moment_ch1_reg[10]_i_10_n_6 ),
        .O(\begin_moment_ch1[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \begin_moment_ch1[6]_i_7 
       (.I0(\begin_moment_ch1_reg[2]_i_1_n_4 ),
        .I1(sample_cnt[0]),
        .I2(\begin_moment_ch1_reg[10]_i_11_n_6 ),
        .I3(\begin_moment_ch1_reg[10]_i_10_n_7 ),
        .O(\begin_moment_ch1[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \begin_moment_ch1[6]_i_8 
       (.I0(\begin_moment_ch1_reg[2]_i_1_n_4 ),
        .I1(sample_cnt[0]),
        .O(\begin_moment_ch1[6]_i_8_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch1[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_4 ),
        .Q(begin_moment_ch1[10]));
  CARRY4 \begin_moment_ch1_reg[10]_i_1 
       (.CI(\begin_moment_ch1_reg[6]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[10]_i_1_n_0 ,\begin_moment_ch1_reg[10]_i_1_n_1 ,\begin_moment_ch1_reg[10]_i_1_n_2 ,\begin_moment_ch1_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[10]_i_2_n_0 ,\begin_moment_ch1[10]_i_3_n_0 ,\begin_moment_ch1[10]_i_4_n_0 ,\begin_moment_ch1[10]_i_5_n_0 }),
        .O({\begin_moment_ch1_reg[10]_i_1_n_4 ,\begin_moment_ch1_reg[10]_i_1_n_5 ,\begin_moment_ch1_reg[10]_i_1_n_6 ,\begin_moment_ch1_reg[10]_i_1_n_7 }),
        .S({\begin_moment_ch1[10]_i_6_n_0 ,\begin_moment_ch1[10]_i_7_n_0 ,\begin_moment_ch1[10]_i_8_n_0 ,\begin_moment_ch1[10]_i_9_n_0 }));
  CARRY4 \begin_moment_ch1_reg[10]_i_10 
       (.CI(\begin_moment_ch1_reg[2]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[10]_i_10_n_0 ,\begin_moment_ch1_reg[10]_i_10_n_1 ,\begin_moment_ch1_reg[10]_i_10_n_2 ,\begin_moment_ch1_reg[10]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[22]_i_17_n_7 ,\begin_moment_ch1_reg[2]_i_2_n_4 ,\begin_moment_ch1_reg[2]_i_2_n_5 ,\begin_moment_ch1_reg[2]_i_2_n_6 }),
        .O({\begin_moment_ch1_reg[10]_i_10_n_4 ,\begin_moment_ch1_reg[10]_i_10_n_5 ,\begin_moment_ch1_reg[10]_i_10_n_6 ,\begin_moment_ch1_reg[10]_i_10_n_7 }),
        .S({\begin_moment_ch1[10]_i_12_n_0 ,\begin_moment_ch1[10]_i_13_n_0 ,\begin_moment_ch1[10]_i_14_n_0 ,\begin_moment_ch1[10]_i_15_n_0 }));
  CARRY4 \begin_moment_ch1_reg[10]_i_11 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[10]_i_11_n_0 ,\begin_moment_ch1_reg[10]_i_11_n_1 ,\begin_moment_ch1_reg[10]_i_11_n_2 ,\begin_moment_ch1_reg[10]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[10]_i_16_n_0 ,1'b0,1'b0,1'b1}),
        .O({\begin_moment_ch1_reg[10]_i_11_n_4 ,\begin_moment_ch1_reg[10]_i_11_n_5 ,\begin_moment_ch1_reg[10]_i_11_n_6 ,\NLW_begin_moment_ch1_reg[10]_i_11_O_UNCONNECTED [0]}),
        .S({\begin_moment_ch1[10]_i_17_n_0 ,\begin_moment_ch1[10]_i_18_n_0 ,\begin_moment_ch1[10]_i_19_n_0 ,\begin_moment_ch1[10]_i_20_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_7 ),
        .Q(begin_moment_ch1[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .Q(begin_moment_ch1[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .Q(begin_moment_ch1[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .Q(begin_moment_ch1[14]));
  CARRY4 \begin_moment_ch1_reg[14]_i_1 
       (.CI(\begin_moment_ch1_reg[10]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[14]_i_1_n_0 ,\begin_moment_ch1_reg[14]_i_1_n_1 ,\begin_moment_ch1_reg[14]_i_1_n_2 ,\begin_moment_ch1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[14]_i_2_n_0 ,\begin_moment_ch1[14]_i_3_n_0 ,\begin_moment_ch1[14]_i_4_n_0 ,\begin_moment_ch1[14]_i_5_n_0 }),
        .O({\begin_moment_ch1_reg[14]_i_1_n_4 ,\begin_moment_ch1_reg[14]_i_1_n_5 ,\begin_moment_ch1_reg[14]_i_1_n_6 ,\begin_moment_ch1_reg[14]_i_1_n_7 }),
        .S({\begin_moment_ch1[14]_i_6_n_0 ,\begin_moment_ch1[14]_i_7_n_0 ,\begin_moment_ch1[14]_i_8_n_0 ,\begin_moment_ch1[14]_i_9_n_0 }));
  CARRY4 \begin_moment_ch1_reg[14]_i_10 
       (.CI(\begin_moment_ch1_reg[10]_i_10_n_0 ),
        .CO({\begin_moment_ch1_reg[14]_i_10_n_0 ,\begin_moment_ch1_reg[14]_i_10_n_1 ,\begin_moment_ch1_reg[14]_i_10_n_2 ,\begin_moment_ch1_reg[14]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[26]_i_17_n_7 ,\begin_moment_ch1_reg[22]_i_17_n_4 ,\begin_moment_ch1_reg[22]_i_17_n_5 ,\begin_moment_ch1_reg[22]_i_17_n_6 }),
        .O({\begin_moment_ch1_reg[14]_i_10_n_4 ,\begin_moment_ch1_reg[14]_i_10_n_5 ,\begin_moment_ch1_reg[14]_i_10_n_6 ,\begin_moment_ch1_reg[14]_i_10_n_7 }),
        .S({\begin_moment_ch1[14]_i_13_n_0 ,\begin_moment_ch1[14]_i_14_n_0 ,\begin_moment_ch1[14]_i_15_n_0 ,\begin_moment_ch1[14]_i_16_n_0 }));
  CARRY4 \begin_moment_ch1_reg[14]_i_11 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[14]_i_11_n_0 ,\begin_moment_ch1_reg[14]_i_11_n_1 ,\begin_moment_ch1_reg[14]_i_11_n_2 ,\begin_moment_ch1_reg[14]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[2]_i_2_n_7 ,\begin_moment_ch1[14]_i_17_n_0 ,1'b0,1'b1}),
        .O({\begin_moment_ch1_reg[14]_i_11_n_4 ,\begin_moment_ch1_reg[14]_i_11_n_5 ,\begin_moment_ch1_reg[14]_i_11_n_6 ,\NLW_begin_moment_ch1_reg[14]_i_11_O_UNCONNECTED [0]}),
        .S({\begin_moment_ch1[14]_i_18_n_0 ,\begin_moment_ch1[14]_i_19_n_0 ,\begin_moment_ch1[14]_i_20_n_0 ,\begin_moment_ch1[14]_i_21_n_0 }));
  CARRY4 \begin_moment_ch1_reg[14]_i_12 
       (.CI(\begin_moment_ch1_reg[10]_i_11_n_0 ),
        .CO({\begin_moment_ch1_reg[14]_i_12_n_0 ,\begin_moment_ch1_reg[14]_i_12_n_1 ,\begin_moment_ch1_reg[14]_i_12_n_2 ,\begin_moment_ch1_reg[14]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[2]_i_2_n_4 ,\begin_moment_ch1_reg[2]_i_2_n_5 ,\begin_moment_ch1_reg[2]_i_2_n_6 ,\begin_moment_ch1_reg[2]_i_2_n_7 }),
        .O({\begin_moment_ch1_reg[14]_i_12_n_4 ,\begin_moment_ch1_reg[14]_i_12_n_5 ,\begin_moment_ch1_reg[14]_i_12_n_6 ,\begin_moment_ch1_reg[14]_i_12_n_7 }),
        .S({\begin_moment_ch1[14]_i_22_n_0 ,\begin_moment_ch1[14]_i_23_n_0 ,\begin_moment_ch1[14]_i_24_n_0 ,\begin_moment_ch1[14]_i_25_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .Q(begin_moment_ch1[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .Q(begin_moment_ch1[16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .Q(begin_moment_ch1[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .Q(begin_moment_ch1[18]));
  CARRY4 \begin_moment_ch1_reg[18]_i_1 
       (.CI(\begin_moment_ch1_reg[14]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[18]_i_1_n_0 ,\begin_moment_ch1_reg[18]_i_1_n_1 ,\begin_moment_ch1_reg[18]_i_1_n_2 ,\begin_moment_ch1_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[18]_i_2_n_0 ,\begin_moment_ch1[18]_i_3_n_0 ,\begin_moment_ch1[18]_i_4_n_0 ,\begin_moment_ch1[18]_i_5_n_0 }),
        .O({\begin_moment_ch1_reg[18]_i_1_n_4 ,\begin_moment_ch1_reg[18]_i_1_n_5 ,\begin_moment_ch1_reg[18]_i_1_n_6 ,\begin_moment_ch1_reg[18]_i_1_n_7 }),
        .S({\begin_moment_ch1[18]_i_6_n_0 ,\begin_moment_ch1[18]_i_7_n_0 ,\begin_moment_ch1[18]_i_8_n_0 ,\begin_moment_ch1[18]_i_9_n_0 }));
  CARRY4 \begin_moment_ch1_reg[18]_i_10 
       (.CI(\begin_moment_ch1_reg[14]_i_10_n_0 ),
        .CO({\begin_moment_ch1_reg[18]_i_10_n_0 ,\begin_moment_ch1_reg[18]_i_10_n_1 ,\begin_moment_ch1_reg[18]_i_10_n_2 ,\begin_moment_ch1_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[30]_i_12_n_7 ,\begin_moment_ch1_reg[26]_i_17_n_4 ,\begin_moment_ch1_reg[26]_i_17_n_5 ,\begin_moment_ch1_reg[26]_i_17_n_6 }),
        .O({\begin_moment_ch1_reg[18]_i_10_n_4 ,\begin_moment_ch1_reg[18]_i_10_n_5 ,\begin_moment_ch1_reg[18]_i_10_n_6 ,\begin_moment_ch1_reg[18]_i_10_n_7 }),
        .S({\begin_moment_ch1[18]_i_13_n_0 ,\begin_moment_ch1[18]_i_14_n_0 ,\begin_moment_ch1[18]_i_15_n_0 ,\begin_moment_ch1[18]_i_16_n_0 }));
  CARRY4 \begin_moment_ch1_reg[18]_i_11 
       (.CI(\begin_moment_ch1_reg[14]_i_11_n_0 ),
        .CO({\begin_moment_ch1_reg[18]_i_11_n_0 ,\begin_moment_ch1_reg[18]_i_11_n_1 ,\begin_moment_ch1_reg[18]_i_11_n_2 ,\begin_moment_ch1_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[22]_i_17_n_7 ,\begin_moment_ch1_reg[2]_i_2_n_4 ,\begin_moment_ch1_reg[2]_i_2_n_5 ,\begin_moment_ch1_reg[2]_i_2_n_6 }),
        .O({\begin_moment_ch1_reg[18]_i_11_n_4 ,\begin_moment_ch1_reg[18]_i_11_n_5 ,\begin_moment_ch1_reg[18]_i_11_n_6 ,\begin_moment_ch1_reg[18]_i_11_n_7 }),
        .S({\begin_moment_ch1[18]_i_17_n_0 ,\begin_moment_ch1[18]_i_18_n_0 ,\begin_moment_ch1[18]_i_19_n_0 ,\begin_moment_ch1[18]_i_20_n_0 }));
  CARRY4 \begin_moment_ch1_reg[18]_i_12 
       (.CI(\begin_moment_ch1_reg[14]_i_12_n_0 ),
        .CO({\begin_moment_ch1_reg[18]_i_12_n_0 ,\begin_moment_ch1_reg[18]_i_12_n_1 ,\begin_moment_ch1_reg[18]_i_12_n_2 ,\begin_moment_ch1_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[22]_i_17_n_4 ,\begin_moment_ch1_reg[22]_i_17_n_5 ,\begin_moment_ch1_reg[22]_i_17_n_6 ,\begin_moment_ch1_reg[22]_i_17_n_7 }),
        .O({\begin_moment_ch1_reg[18]_i_12_n_4 ,\begin_moment_ch1_reg[18]_i_12_n_5 ,\begin_moment_ch1_reg[18]_i_12_n_6 ,\begin_moment_ch1_reg[18]_i_12_n_7 }),
        .S({\begin_moment_ch1[18]_i_21_n_0 ,\begin_moment_ch1[18]_i_22_n_0 ,\begin_moment_ch1[18]_i_23_n_0 ,\begin_moment_ch1[18]_i_24_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .Q(begin_moment_ch1[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[2]_i_1_n_6 ),
        .Q(begin_moment_ch1[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .Q(begin_moment_ch1[20]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .Q(begin_moment_ch1[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .Q(begin_moment_ch1[22]));
  CARRY4 \begin_moment_ch1_reg[22]_i_1 
       (.CI(\begin_moment_ch1_reg[18]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[22]_i_1_n_0 ,\begin_moment_ch1_reg[22]_i_1_n_1 ,\begin_moment_ch1_reg[22]_i_1_n_2 ,\begin_moment_ch1_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[22]_i_2_n_0 ,\begin_moment_ch1[22]_i_3_n_0 ,\begin_moment_ch1[22]_i_4_n_0 ,\begin_moment_ch1[22]_i_5_n_0 }),
        .O({\begin_moment_ch1_reg[22]_i_1_n_4 ,\begin_moment_ch1_reg[22]_i_1_n_5 ,\begin_moment_ch1_reg[22]_i_1_n_6 ,\begin_moment_ch1_reg[22]_i_1_n_7 }),
        .S({\begin_moment_ch1[22]_i_6_n_0 ,\begin_moment_ch1[22]_i_7_n_0 ,\begin_moment_ch1[22]_i_8_n_0 ,\begin_moment_ch1[22]_i_9_n_0 }));
  CARRY4 \begin_moment_ch1_reg[22]_i_10 
       (.CI(\begin_moment_ch1_reg[18]_i_10_n_0 ),
        .CO({\begin_moment_ch1_reg[22]_i_10_n_0 ,\begin_moment_ch1_reg[22]_i_10_n_1 ,\begin_moment_ch1_reg[22]_i_10_n_2 ,\begin_moment_ch1_reg[22]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[31]_i_45_n_7 ,\begin_moment_ch1_reg[30]_i_12_n_4 ,\begin_moment_ch1_reg[30]_i_12_n_5 ,\begin_moment_ch1_reg[30]_i_12_n_6 }),
        .O({\begin_moment_ch1_reg[22]_i_10_n_4 ,\begin_moment_ch1_reg[22]_i_10_n_5 ,\begin_moment_ch1_reg[22]_i_10_n_6 ,\begin_moment_ch1_reg[22]_i_10_n_7 }),
        .S({\begin_moment_ch1[22]_i_13_n_0 ,\begin_moment_ch1[22]_i_14_n_0 ,\begin_moment_ch1[22]_i_15_n_0 ,\begin_moment_ch1[22]_i_16_n_0 }));
  CARRY4 \begin_moment_ch1_reg[22]_i_11 
       (.CI(\begin_moment_ch1_reg[18]_i_11_n_0 ),
        .CO({\begin_moment_ch1_reg[22]_i_11_n_0 ,\begin_moment_ch1_reg[22]_i_11_n_1 ,\begin_moment_ch1_reg[22]_i_11_n_2 ,\begin_moment_ch1_reg[22]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[26]_i_17_n_7 ,\begin_moment_ch1_reg[22]_i_17_n_4 ,\begin_moment_ch1_reg[22]_i_17_n_5 ,\begin_moment_ch1_reg[22]_i_17_n_6 }),
        .O({\begin_moment_ch1_reg[22]_i_11_n_4 ,\begin_moment_ch1_reg[22]_i_11_n_5 ,\begin_moment_ch1_reg[22]_i_11_n_6 ,\begin_moment_ch1_reg[22]_i_11_n_7 }),
        .S({\begin_moment_ch1[22]_i_18_n_0 ,\begin_moment_ch1[22]_i_19_n_0 ,\begin_moment_ch1[22]_i_20_n_0 ,\begin_moment_ch1[22]_i_21_n_0 }));
  CARRY4 \begin_moment_ch1_reg[22]_i_12 
       (.CI(\begin_moment_ch1_reg[18]_i_12_n_0 ),
        .CO({\begin_moment_ch1_reg[22]_i_12_n_0 ,\begin_moment_ch1_reg[22]_i_12_n_1 ,\begin_moment_ch1_reg[22]_i_12_n_2 ,\begin_moment_ch1_reg[22]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[26]_i_17_n_4 ,\begin_moment_ch1_reg[26]_i_17_n_5 ,\begin_moment_ch1_reg[26]_i_17_n_6 ,\begin_moment_ch1_reg[26]_i_17_n_7 }),
        .O({\begin_moment_ch1_reg[22]_i_12_n_4 ,\begin_moment_ch1_reg[22]_i_12_n_5 ,\begin_moment_ch1_reg[22]_i_12_n_6 ,\begin_moment_ch1_reg[22]_i_12_n_7 }),
        .S({\begin_moment_ch1[22]_i_22_n_0 ,\begin_moment_ch1[22]_i_23_n_0 ,\begin_moment_ch1[22]_i_24_n_0 ,\begin_moment_ch1[22]_i_25_n_0 }));
  CARRY4 \begin_moment_ch1_reg[22]_i_17 
       (.CI(\begin_moment_ch1_reg[2]_i_2_n_0 ),
        .CO({\begin_moment_ch1_reg[22]_i_17_n_0 ,\begin_moment_ch1_reg[22]_i_17_n_1 ,\begin_moment_ch1_reg[22]_i_17_n_2 ,\begin_moment_ch1_reg[22]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_cnt[8:5]),
        .O({\begin_moment_ch1_reg[22]_i_17_n_4 ,\begin_moment_ch1_reg[22]_i_17_n_5 ,\begin_moment_ch1_reg[22]_i_17_n_6 ,\begin_moment_ch1_reg[22]_i_17_n_7 }),
        .S({\begin_moment_ch1[22]_i_26_n_0 ,\begin_moment_ch1[22]_i_27_n_0 ,\begin_moment_ch1[22]_i_28_n_0 ,\begin_moment_ch1[22]_i_29_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .Q(begin_moment_ch1[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .Q(begin_moment_ch1[24]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .Q(begin_moment_ch1[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .Q(begin_moment_ch1[26]));
  CARRY4 \begin_moment_ch1_reg[26]_i_1 
       (.CI(\begin_moment_ch1_reg[22]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[26]_i_1_n_0 ,\begin_moment_ch1_reg[26]_i_1_n_1 ,\begin_moment_ch1_reg[26]_i_1_n_2 ,\begin_moment_ch1_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[26]_i_2_n_0 ,\begin_moment_ch1[26]_i_3_n_0 ,\begin_moment_ch1[26]_i_4_n_0 ,\begin_moment_ch1[26]_i_5_n_0 }),
        .O({\begin_moment_ch1_reg[26]_i_1_n_4 ,\begin_moment_ch1_reg[26]_i_1_n_5 ,\begin_moment_ch1_reg[26]_i_1_n_6 ,\begin_moment_ch1_reg[26]_i_1_n_7 }),
        .S({\begin_moment_ch1[26]_i_6_n_0 ,\begin_moment_ch1[26]_i_7_n_0 ,\begin_moment_ch1[26]_i_8_n_0 ,\begin_moment_ch1[26]_i_9_n_0 }));
  CARRY4 \begin_moment_ch1_reg[26]_i_10 
       (.CI(\begin_moment_ch1_reg[22]_i_10_n_0 ),
        .CO({\begin_moment_ch1_reg[26]_i_10_n_0 ,\begin_moment_ch1_reg[26]_i_10_n_1 ,\begin_moment_ch1_reg[26]_i_10_n_2 ,\begin_moment_ch1_reg[26]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[31]_i_44_n_7 ,\begin_moment_ch1_reg[31]_i_45_n_4 ,\begin_moment_ch1_reg[31]_i_45_n_5 ,\begin_moment_ch1_reg[31]_i_45_n_6 }),
        .O({\begin_moment_ch1_reg[26]_i_10_n_4 ,\begin_moment_ch1_reg[26]_i_10_n_5 ,\begin_moment_ch1_reg[26]_i_10_n_6 ,\begin_moment_ch1_reg[26]_i_10_n_7 }),
        .S({\begin_moment_ch1[26]_i_13_n_0 ,\begin_moment_ch1[26]_i_14_n_0 ,\begin_moment_ch1[26]_i_15_n_0 ,\begin_moment_ch1[26]_i_16_n_0 }));
  CARRY4 \begin_moment_ch1_reg[26]_i_11 
       (.CI(\begin_moment_ch1_reg[22]_i_11_n_0 ),
        .CO({\begin_moment_ch1_reg[26]_i_11_n_0 ,\begin_moment_ch1_reg[26]_i_11_n_1 ,\begin_moment_ch1_reg[26]_i_11_n_2 ,\begin_moment_ch1_reg[26]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[30]_i_12_n_7 ,\begin_moment_ch1_reg[26]_i_17_n_4 ,\begin_moment_ch1_reg[26]_i_17_n_5 ,\begin_moment_ch1_reg[26]_i_17_n_6 }),
        .O({\begin_moment_ch1_reg[26]_i_11_n_4 ,\begin_moment_ch1_reg[26]_i_11_n_5 ,\begin_moment_ch1_reg[26]_i_11_n_6 ,\begin_moment_ch1_reg[26]_i_11_n_7 }),
        .S({\begin_moment_ch1[26]_i_18_n_0 ,\begin_moment_ch1[26]_i_19_n_0 ,\begin_moment_ch1[26]_i_20_n_0 ,\begin_moment_ch1[26]_i_21_n_0 }));
  CARRY4 \begin_moment_ch1_reg[26]_i_12 
       (.CI(\begin_moment_ch1_reg[22]_i_12_n_0 ),
        .CO({\begin_moment_ch1_reg[26]_i_12_n_0 ,\begin_moment_ch1_reg[26]_i_12_n_1 ,\begin_moment_ch1_reg[26]_i_12_n_2 ,\begin_moment_ch1_reg[26]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[30]_i_12_n_4 ,\begin_moment_ch1_reg[30]_i_12_n_5 ,\begin_moment_ch1_reg[30]_i_12_n_6 ,\begin_moment_ch1_reg[30]_i_12_n_7 }),
        .O({\begin_moment_ch1_reg[26]_i_12_n_4 ,\begin_moment_ch1_reg[26]_i_12_n_5 ,\begin_moment_ch1_reg[26]_i_12_n_6 ,\begin_moment_ch1_reg[26]_i_12_n_7 }),
        .S({\begin_moment_ch1[26]_i_22_n_0 ,\begin_moment_ch1[26]_i_23_n_0 ,\begin_moment_ch1[26]_i_24_n_0 ,\begin_moment_ch1[26]_i_25_n_0 }));
  CARRY4 \begin_moment_ch1_reg[26]_i_17 
       (.CI(\begin_moment_ch1_reg[22]_i_17_n_0 ),
        .CO({\begin_moment_ch1_reg[26]_i_17_n_0 ,\begin_moment_ch1_reg[26]_i_17_n_1 ,\begin_moment_ch1_reg[26]_i_17_n_2 ,\begin_moment_ch1_reg[26]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_cnt[12:9]),
        .O({\begin_moment_ch1_reg[26]_i_17_n_4 ,\begin_moment_ch1_reg[26]_i_17_n_5 ,\begin_moment_ch1_reg[26]_i_17_n_6 ,\begin_moment_ch1_reg[26]_i_17_n_7 }),
        .S({\begin_moment_ch1[26]_i_26_n_0 ,\begin_moment_ch1[26]_i_27_n_0 ,\begin_moment_ch1[26]_i_28_n_0 ,\begin_moment_ch1[26]_i_29_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .Q(begin_moment_ch1[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .Q(begin_moment_ch1[28]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .Q(begin_moment_ch1[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .Q(begin_moment_ch1[2]));
  CARRY4 \begin_moment_ch1_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[2]_i_1_n_0 ,\begin_moment_ch1_reg[2]_i_1_n_1 ,\begin_moment_ch1_reg[2]_i_1_n_2 ,\begin_moment_ch1_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[2]_i_2_n_7 ,\begin_moment_ch1[2]_i_3_n_0 ,1'b0,1'b1}),
        .O({\begin_moment_ch1_reg[2]_i_1_n_4 ,\begin_moment_ch1_reg[2]_i_1_n_5 ,\begin_moment_ch1_reg[2]_i_1_n_6 ,\begin_moment_ch1_reg[2]_i_1_n_7 }),
        .S({\begin_moment_ch1[2]_i_4_n_0 ,\begin_moment_ch1[2]_i_5_n_0 ,\begin_moment_ch1[2]_i_6_n_0 ,\begin_moment_ch1[2]_i_7_n_0 }));
  CARRY4 \begin_moment_ch1_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[2]_i_2_n_0 ,\begin_moment_ch1_reg[2]_i_2_n_1 ,\begin_moment_ch1_reg[2]_i_2_n_2 ,\begin_moment_ch1_reg[2]_i_2_n_3 }),
        .CYINIT(sample_cnt[0]),
        .DI(sample_cnt[4:1]),
        .O({\begin_moment_ch1_reg[2]_i_2_n_4 ,\begin_moment_ch1_reg[2]_i_2_n_5 ,\begin_moment_ch1_reg[2]_i_2_n_6 ,\begin_moment_ch1_reg[2]_i_2_n_7 }),
        .S({\begin_moment_ch1[2]_i_8_n_0 ,\begin_moment_ch1[2]_i_9_n_0 ,\begin_moment_ch1[2]_i_10_n_0 ,\begin_moment_ch1[2]_i_11_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .Q(begin_moment_ch1[30]));
  CARRY4 \begin_moment_ch1_reg[30]_i_1 
       (.CI(\begin_moment_ch1_reg[26]_i_1_n_0 ),
        .CO({\begin_moment_ch1_reg[30]_i_1_n_0 ,\begin_moment_ch1_reg[30]_i_1_n_1 ,\begin_moment_ch1_reg[30]_i_1_n_2 ,\begin_moment_ch1_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[30]_i_2_n_0 ,\begin_moment_ch1[30]_i_3_n_0 ,\begin_moment_ch1[30]_i_4_n_0 ,\begin_moment_ch1[30]_i_5_n_0 }),
        .O({\begin_moment_ch1_reg[30]_i_1_n_4 ,\begin_moment_ch1_reg[30]_i_1_n_5 ,\begin_moment_ch1_reg[30]_i_1_n_6 ,\begin_moment_ch1_reg[30]_i_1_n_7 }),
        .S({\begin_moment_ch1[30]_i_6_n_0 ,\begin_moment_ch1[30]_i_7_n_0 ,\begin_moment_ch1[30]_i_8_n_0 ,\begin_moment_ch1[30]_i_9_n_0 }));
  CARRY4 \begin_moment_ch1_reg[30]_i_10 
       (.CI(\begin_moment_ch1_reg[26]_i_11_n_0 ),
        .CO({\begin_moment_ch1_reg[30]_i_10_n_0 ,\begin_moment_ch1_reg[30]_i_10_n_1 ,\begin_moment_ch1_reg[30]_i_10_n_2 ,\begin_moment_ch1_reg[30]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[31]_i_45_n_7 ,\begin_moment_ch1_reg[30]_i_12_n_4 ,\begin_moment_ch1_reg[30]_i_12_n_5 ,\begin_moment_ch1_reg[30]_i_12_n_6 }),
        .O({\begin_moment_ch1_reg[30]_i_10_n_4 ,\begin_moment_ch1_reg[30]_i_10_n_5 ,\begin_moment_ch1_reg[30]_i_10_n_6 ,\begin_moment_ch1_reg[30]_i_10_n_7 }),
        .S({\begin_moment_ch1[30]_i_13_n_0 ,\begin_moment_ch1[30]_i_14_n_0 ,\begin_moment_ch1[30]_i_15_n_0 ,\begin_moment_ch1[30]_i_16_n_0 }));
  CARRY4 \begin_moment_ch1_reg[30]_i_11 
       (.CI(\begin_moment_ch1_reg[26]_i_12_n_0 ),
        .CO({\begin_moment_ch1_reg[30]_i_11_n_0 ,\begin_moment_ch1_reg[30]_i_11_n_1 ,\begin_moment_ch1_reg[30]_i_11_n_2 ,\begin_moment_ch1_reg[30]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[31]_i_45_n_4 ,\begin_moment_ch1_reg[31]_i_45_n_5 ,\begin_moment_ch1_reg[31]_i_45_n_6 ,\begin_moment_ch1_reg[31]_i_45_n_7 }),
        .O({\begin_moment_ch1_reg[30]_i_11_n_4 ,\begin_moment_ch1_reg[30]_i_11_n_5 ,\begin_moment_ch1_reg[30]_i_11_n_6 ,\begin_moment_ch1_reg[30]_i_11_n_7 }),
        .S({\begin_moment_ch1[30]_i_17_n_0 ,\begin_moment_ch1[30]_i_18_n_0 ,\begin_moment_ch1[30]_i_19_n_0 ,\begin_moment_ch1[30]_i_20_n_0 }));
  CARRY4 \begin_moment_ch1_reg[30]_i_12 
       (.CI(\begin_moment_ch1_reg[26]_i_17_n_0 ),
        .CO({\begin_moment_ch1_reg[30]_i_12_n_0 ,\begin_moment_ch1_reg[30]_i_12_n_1 ,\begin_moment_ch1_reg[30]_i_12_n_2 ,\begin_moment_ch1_reg[30]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_cnt[16:13]),
        .O({\begin_moment_ch1_reg[30]_i_12_n_4 ,\begin_moment_ch1_reg[30]_i_12_n_5 ,\begin_moment_ch1_reg[30]_i_12_n_6 ,\begin_moment_ch1_reg[30]_i_12_n_7 }),
        .S({\begin_moment_ch1[30]_i_21_n_0 ,\begin_moment_ch1[30]_i_22_n_0 ,\begin_moment_ch1[30]_i_23_n_0 ,\begin_moment_ch1[30]_i_24_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch1[31]));
  CARRY4 \begin_moment_ch1_reg[31]_i_15 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[31]_i_15_n_0 ,\begin_moment_ch1_reg[31]_i_15_n_1 ,\begin_moment_ch1_reg[31]_i_15_n_2 ,\begin_moment_ch1_reg[31]_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch1[31]_i_36_n_0 ,\begin_moment_ch1[31]_i_37_n_0 ,\begin_moment_ch1[31]_i_38_n_0 ,\begin_moment_ch1[31]_i_39_n_0 }),
        .O(\NLW_begin_moment_ch1_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch1[31]_i_40_n_0 ,\begin_moment_ch1[31]_i_41_n_0 ,\begin_moment_ch1[31]_i_42_n_0 ,\begin_moment_ch1[31]_i_43_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_2 
       (.CI(\begin_moment_ch1_reg[30]_i_1_n_0 ),
        .CO(\NLW_begin_moment_ch1_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_begin_moment_ch1_reg[31]_i_2_O_UNCONNECTED [3:1],\begin_moment_ch1_reg[31]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\begin_moment_ch1[31]_i_5_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_24 
       (.CI(\begin_moment_ch1_reg[30]_i_10_n_0 ),
        .CO({\begin_moment_ch1_reg[31]_i_24_n_0 ,\begin_moment_ch1_reg[31]_i_24_n_1 ,\begin_moment_ch1_reg[31]_i_24_n_2 ,\begin_moment_ch1_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[31]_i_44_n_7 ,\begin_moment_ch1_reg[31]_i_45_n_4 ,\begin_moment_ch1_reg[31]_i_45_n_5 ,\begin_moment_ch1_reg[31]_i_45_n_6 }),
        .O({\begin_moment_ch1_reg[31]_i_24_n_4 ,\begin_moment_ch1_reg[31]_i_24_n_5 ,\begin_moment_ch1_reg[31]_i_24_n_6 ,\begin_moment_ch1_reg[31]_i_24_n_7 }),
        .S({\begin_moment_ch1[31]_i_46_n_0 ,\begin_moment_ch1[31]_i_47_n_0 ,\begin_moment_ch1[31]_i_48_n_0 ,\begin_moment_ch1[31]_i_49_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_25 
       (.CI(\begin_moment_ch1_reg[30]_i_11_n_0 ),
        .CO({\NLW_begin_moment_ch1_reg[31]_i_25_CO_UNCONNECTED [3],\begin_moment_ch1_reg[31]_i_25_n_1 ,\NLW_begin_moment_ch1_reg[31]_i_25_CO_UNCONNECTED [1],\begin_moment_ch1_reg[31]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\begin_moment_ch1_reg[31]_i_44_n_6 ,\begin_moment_ch1_reg[31]_i_44_n_7 }),
        .O({\NLW_begin_moment_ch1_reg[31]_i_25_O_UNCONNECTED [3:2],\begin_moment_ch1_reg[31]_i_25_n_6 ,\begin_moment_ch1_reg[31]_i_25_n_7 }),
        .S({1'b0,1'b1,\begin_moment_ch1[31]_i_50_n_0 ,\begin_moment_ch1[31]_i_51_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_26 
       (.CI(\begin_moment_ch1_reg[31]_i_24_n_0 ),
        .CO(\NLW_begin_moment_ch1_reg[31]_i_26_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_begin_moment_ch1_reg[31]_i_26_O_UNCONNECTED [3:1],\begin_moment_ch1_reg[31]_i_26_n_7 }),
        .S({1'b0,1'b0,1'b0,\begin_moment_ch1[31]_i_52_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_27 
       (.CI(\begin_moment_ch1_reg[26]_i_10_n_0 ),
        .CO({\NLW_begin_moment_ch1_reg[31]_i_27_CO_UNCONNECTED [3:2],\begin_moment_ch1_reg[31]_i_27_n_2 ,\NLW_begin_moment_ch1_reg[31]_i_27_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\begin_moment_ch1_reg[31]_i_44_n_6 }),
        .O({\NLW_begin_moment_ch1_reg[31]_i_27_O_UNCONNECTED [3:1],\begin_moment_ch1_reg[31]_i_27_n_7 }),
        .S({1'b0,1'b0,1'b1,\begin_moment_ch1[31]_i_53_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_3 
       (.CI(\begin_moment_ch1_reg[31]_i_6_n_0 ),
        .CO({begin_moment_ch1_reg118_in,\begin_moment_ch1_reg[31]_i_3_n_1 ,\begin_moment_ch1_reg[31]_i_3_n_2 ,\begin_moment_ch1_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[31]_i_7_n_0 ,\begin_moment_ch1[31]_i_8_n_0 ,\begin_moment_ch1[31]_i_9_n_0 ,\begin_moment_ch1[31]_i_10_n_0 }),
        .O(\NLW_begin_moment_ch1_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch1[31]_i_11_n_0 ,\begin_moment_ch1[31]_i_12_n_0 ,\begin_moment_ch1[31]_i_13_n_0 ,\begin_moment_ch1[31]_i_14_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_4 
       (.CI(\begin_moment_ch1_reg[31]_i_15_n_0 ),
        .CO({begin_moment_ch1_reg1,\begin_moment_ch1_reg[31]_i_4_n_1 ,\begin_moment_ch1_reg[31]_i_4_n_2 ,\begin_moment_ch1_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[31]_i_16_n_0 ,\begin_moment_ch1[31]_i_17_n_0 ,\begin_moment_ch1[31]_i_18_n_0 ,\begin_moment_ch1[31]_i_19_n_0 }),
        .O(\NLW_begin_moment_ch1_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch1[31]_i_20_n_0 ,\begin_moment_ch1[31]_i_21_n_0 ,\begin_moment_ch1[31]_i_22_n_0 ,\begin_moment_ch1[31]_i_23_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_44 
       (.CI(\begin_moment_ch1_reg[31]_i_45_n_0 ),
        .CO({\NLW_begin_moment_ch1_reg[31]_i_44_CO_UNCONNECTED [3],\begin_moment_ch1_reg[31]_i_44_n_1 ,\NLW_begin_moment_ch1_reg[31]_i_44_CO_UNCONNECTED [1],\begin_moment_ch1_reg[31]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sample_cnt[22:21]}),
        .O({\NLW_begin_moment_ch1_reg[31]_i_44_O_UNCONNECTED [3:2],\begin_moment_ch1_reg[31]_i_44_n_6 ,\begin_moment_ch1_reg[31]_i_44_n_7 }),
        .S({1'b0,1'b1,\begin_moment_ch1[31]_i_54_n_0 ,\begin_moment_ch1[31]_i_55_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_45 
       (.CI(\begin_moment_ch1_reg[30]_i_12_n_0 ),
        .CO({\begin_moment_ch1_reg[31]_i_45_n_0 ,\begin_moment_ch1_reg[31]_i_45_n_1 ,\begin_moment_ch1_reg[31]_i_45_n_2 ,\begin_moment_ch1_reg[31]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_cnt[20:17]),
        .O({\begin_moment_ch1_reg[31]_i_45_n_4 ,\begin_moment_ch1_reg[31]_i_45_n_5 ,\begin_moment_ch1_reg[31]_i_45_n_6 ,\begin_moment_ch1_reg[31]_i_45_n_7 }),
        .S({\begin_moment_ch1[31]_i_56_n_0 ,\begin_moment_ch1[31]_i_57_n_0 ,\begin_moment_ch1[31]_i_58_n_0 ,\begin_moment_ch1[31]_i_59_n_0 }));
  CARRY4 \begin_moment_ch1_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[31]_i_6_n_0 ,\begin_moment_ch1_reg[31]_i_6_n_1 ,\begin_moment_ch1_reg[31]_i_6_n_2 ,\begin_moment_ch1_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[31]_i_28_n_0 ,\begin_moment_ch1[31]_i_29_n_0 ,\begin_moment_ch1[31]_i_30_n_0 ,\begin_moment_ch1[31]_i_31_n_0 }),
        .O(\NLW_begin_moment_ch1_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch1[31]_i_32_n_0 ,\begin_moment_ch1[31]_i_33_n_0 ,\begin_moment_ch1[31]_i_34_n_0 ,\begin_moment_ch1[31]_i_35_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_7 ),
        .Q(begin_moment_ch1[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .Q(begin_moment_ch1[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .Q(begin_moment_ch1[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_4 ),
        .Q(begin_moment_ch1[6]));
  CARRY4 \begin_moment_ch1_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\begin_moment_ch1_reg[6]_i_1_n_0 ,\begin_moment_ch1_reg[6]_i_1_n_1 ,\begin_moment_ch1_reg[6]_i_1_n_2 ,\begin_moment_ch1_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1[6]_i_2_n_0 ,\begin_moment_ch1[6]_i_3_n_0 ,\begin_moment_ch1[6]_i_4_n_0 ,1'b0}),
        .O({\begin_moment_ch1_reg[6]_i_1_n_4 ,\begin_moment_ch1_reg[6]_i_1_n_5 ,\begin_moment_ch1_reg[6]_i_1_n_6 ,\begin_moment_ch1_reg[6]_i_1_n_7 }),
        .S({\begin_moment_ch1[6]_i_5_n_0 ,\begin_moment_ch1[6]_i_6_n_0 ,\begin_moment_ch1[6]_i_7_n_0 ,\begin_moment_ch1[6]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_7 ),
        .Q(begin_moment_ch1[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .Q(begin_moment_ch1[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch1_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch1_reg0),
        .CLR(ad_reset_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_5 ),
        .Q(begin_moment_ch1[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch2[31]_i_1 
       (.I0(begin_moment_ch2_reg117_in),
        .I1(begin_moment_ch2_reg1),
        .O(begin_moment_ch2_reg0));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_10 
       (.I0(gate[12]),
        .I1(ad_ch2_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch2_pre[13]),
        .O(\begin_moment_ch2[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_11 
       (.I0(gate[10]),
        .I1(ad_ch2_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch2_pre[11]),
        .O(\begin_moment_ch2[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_12 
       (.I0(gate[8]),
        .I1(ad_ch2_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch2_pre[9]),
        .O(\begin_moment_ch2[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_14 
       (.I0(ad_ch2[14]),
        .I1(gate[14]),
        .I2(ad_ch2[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch2[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_15 
       (.I0(ad_ch2[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch2[13]),
        .O(\begin_moment_ch2[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_16 
       (.I0(ad_ch2[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch2[11]),
        .O(\begin_moment_ch2[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_17 
       (.I0(ad_ch2[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch2[9]),
        .O(\begin_moment_ch2[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_18 
       (.I0(ad_ch2[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch2[15]),
        .O(\begin_moment_ch2[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_19 
       (.I0(ad_ch2[12]),
        .I1(gate[12]),
        .I2(ad_ch2[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch2[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_20 
       (.I0(ad_ch2[10]),
        .I1(gate[10]),
        .I2(ad_ch2[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch2[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_21 
       (.I0(ad_ch2[8]),
        .I1(gate[8]),
        .I2(ad_ch2[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch2[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_22 
       (.I0(gate[6]),
        .I1(ad_ch2_pre[6]),
        .I2(ad_ch2_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch2[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_23 
       (.I0(gate[4]),
        .I1(ad_ch2_pre[4]),
        .I2(ad_ch2_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch2[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_24 
       (.I0(gate[2]),
        .I1(ad_ch2_pre[2]),
        .I2(ad_ch2_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch2[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_25 
       (.I0(gate[0]),
        .I1(ad_ch2_pre[0]),
        .I2(ad_ch2_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch2[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_26 
       (.I0(gate[6]),
        .I1(ad_ch2_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch2_pre[7]),
        .O(\begin_moment_ch2[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_27 
       (.I0(gate[4]),
        .I1(ad_ch2_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch2_pre[5]),
        .O(\begin_moment_ch2[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_28 
       (.I0(gate[2]),
        .I1(ad_ch2_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch2_pre[3]),
        .O(\begin_moment_ch2[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_29 
       (.I0(gate[0]),
        .I1(ad_ch2_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch2_pre[1]),
        .O(\begin_moment_ch2[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_30 
       (.I0(ad_ch2[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch2[7]),
        .O(\begin_moment_ch2[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_31 
       (.I0(ad_ch2[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch2[5]),
        .O(\begin_moment_ch2[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_32 
       (.I0(ad_ch2[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch2[3]),
        .O(\begin_moment_ch2[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_33 
       (.I0(ad_ch2[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch2[1]),
        .O(\begin_moment_ch2[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_34 
       (.I0(ad_ch2[6]),
        .I1(gate[6]),
        .I2(ad_ch2[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch2[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_35 
       (.I0(ad_ch2[4]),
        .I1(gate[4]),
        .I2(ad_ch2[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch2[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_36 
       (.I0(ad_ch2[2]),
        .I1(gate[2]),
        .I2(ad_ch2[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch2[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_37 
       (.I0(ad_ch2[0]),
        .I1(gate[0]),
        .I2(ad_ch2[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch2[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_5 
       (.I0(gate[14]),
        .I1(ad_ch2_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch2_pre[15]),
        .O(\begin_moment_ch2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_6 
       (.I0(gate[12]),
        .I1(ad_ch2_pre[12]),
        .I2(ad_ch2_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch2[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_7 
       (.I0(gate[10]),
        .I1(ad_ch2_pre[10]),
        .I2(ad_ch2_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch2[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch2[31]_i_8 
       (.I0(gate[8]),
        .I1(ad_ch2_pre[8]),
        .I2(ad_ch2_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch2[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch2[31]_i_9 
       (.I0(gate[14]),
        .I1(ad_ch2_pre[14]),
        .I2(ad_ch2_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch2[31]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch2[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_4 ),
        .Q(begin_moment_ch2[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_7 ),
        .Q(begin_moment_ch2[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .Q(begin_moment_ch2[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .Q(begin_moment_ch2[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .Q(begin_moment_ch2[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .Q(begin_moment_ch2[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .Q(begin_moment_ch2[16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .Q(begin_moment_ch2[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .Q(begin_moment_ch2[18]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .Q(begin_moment_ch2[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[2]_i_1_n_6 ),
        .Q(begin_moment_ch2[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .Q(begin_moment_ch2[20]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .Q(begin_moment_ch2[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .Q(begin_moment_ch2[22]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .Q(begin_moment_ch2[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .Q(begin_moment_ch2[24]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .Q(begin_moment_ch2[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .Q(begin_moment_ch2[26]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .Q(begin_moment_ch2[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .Q(begin_moment_ch2[28]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .Q(begin_moment_ch2[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .Q(begin_moment_ch2[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .Q(begin_moment_ch2[30]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch2[31]));
  CARRY4 \begin_moment_ch2_reg[31]_i_13 
       (.CI(1'b0),
        .CO({\begin_moment_ch2_reg[31]_i_13_n_0 ,\begin_moment_ch2_reg[31]_i_13_n_1 ,\begin_moment_ch2_reg[31]_i_13_n_2 ,\begin_moment_ch2_reg[31]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch2[31]_i_30_n_0 ,\begin_moment_ch2[31]_i_31_n_0 ,\begin_moment_ch2[31]_i_32_n_0 ,\begin_moment_ch2[31]_i_33_n_0 }),
        .O(\NLW_begin_moment_ch2_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch2[31]_i_34_n_0 ,\begin_moment_ch2[31]_i_35_n_0 ,\begin_moment_ch2[31]_i_36_n_0 ,\begin_moment_ch2[31]_i_37_n_0 }));
  CARRY4 \begin_moment_ch2_reg[31]_i_2 
       (.CI(\begin_moment_ch2_reg[31]_i_4_n_0 ),
        .CO({begin_moment_ch2_reg117_in,\begin_moment_ch2_reg[31]_i_2_n_1 ,\begin_moment_ch2_reg[31]_i_2_n_2 ,\begin_moment_ch2_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch2[31]_i_5_n_0 ,\begin_moment_ch2[31]_i_6_n_0 ,\begin_moment_ch2[31]_i_7_n_0 ,\begin_moment_ch2[31]_i_8_n_0 }),
        .O(\NLW_begin_moment_ch2_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch2[31]_i_9_n_0 ,\begin_moment_ch2[31]_i_10_n_0 ,\begin_moment_ch2[31]_i_11_n_0 ,\begin_moment_ch2[31]_i_12_n_0 }));
  CARRY4 \begin_moment_ch2_reg[31]_i_3 
       (.CI(\begin_moment_ch2_reg[31]_i_13_n_0 ),
        .CO({begin_moment_ch2_reg1,\begin_moment_ch2_reg[31]_i_3_n_1 ,\begin_moment_ch2_reg[31]_i_3_n_2 ,\begin_moment_ch2_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch2[31]_i_14_n_0 ,\begin_moment_ch2[31]_i_15_n_0 ,\begin_moment_ch2[31]_i_16_n_0 ,\begin_moment_ch2[31]_i_17_n_0 }),
        .O(\NLW_begin_moment_ch2_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch2[31]_i_18_n_0 ,\begin_moment_ch2[31]_i_19_n_0 ,\begin_moment_ch2[31]_i_20_n_0 ,\begin_moment_ch2[31]_i_21_n_0 }));
  CARRY4 \begin_moment_ch2_reg[31]_i_4 
       (.CI(1'b0),
        .CO({\begin_moment_ch2_reg[31]_i_4_n_0 ,\begin_moment_ch2_reg[31]_i_4_n_1 ,\begin_moment_ch2_reg[31]_i_4_n_2 ,\begin_moment_ch2_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch2[31]_i_22_n_0 ,\begin_moment_ch2[31]_i_23_n_0 ,\begin_moment_ch2[31]_i_24_n_0 ,\begin_moment_ch2[31]_i_25_n_0 }),
        .O(\NLW_begin_moment_ch2_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch2[31]_i_26_n_0 ,\begin_moment_ch2[31]_i_27_n_0 ,\begin_moment_ch2[31]_i_28_n_0 ,\begin_moment_ch2[31]_i_29_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_7 ),
        .Q(begin_moment_ch2[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .Q(begin_moment_ch2[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .Q(begin_moment_ch2[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[6]_i_1_n_4 ),
        .Q(begin_moment_ch2[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_7 ),
        .Q(begin_moment_ch2[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .Q(begin_moment_ch2[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \begin_moment_ch2_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch2_reg0),
        .CLR(pause_ch2_i_2_n_0),
        .D(\begin_moment_ch1_reg[10]_i_1_n_5 ),
        .Q(begin_moment_ch2[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[12]_i_2 
       (.I0(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .O(\begin_moment_ch3[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[12]_i_3 
       (.I0(\begin_moment_ch1_reg[10]_i_1_n_4 ),
        .O(\begin_moment_ch3[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[16]_i_2 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .O(\begin_moment_ch3[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[16]_i_3 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .O(\begin_moment_ch3[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[16]_i_4 
       (.I0(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .O(\begin_moment_ch3[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[16]_i_5 
       (.I0(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .O(\begin_moment_ch3[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[20]_i_2 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .O(\begin_moment_ch3[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[20]_i_3 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .O(\begin_moment_ch3[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[20]_i_4 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .O(\begin_moment_ch3[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[20]_i_5 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .O(\begin_moment_ch3[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[24]_i_2 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .O(\begin_moment_ch3[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[24]_i_3 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .O(\begin_moment_ch3[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[24]_i_4 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .O(\begin_moment_ch3[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[24]_i_5 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .O(\begin_moment_ch3[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[28]_i_2 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .O(\begin_moment_ch3[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[28]_i_3 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .O(\begin_moment_ch3[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[28]_i_4 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .O(\begin_moment_ch3[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[28]_i_5 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .O(\begin_moment_ch3[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch3[31]_i_1 
       (.I0(begin_moment_ch3116_in),
        .I1(begin_moment_ch31),
        .O(begin_moment_ch30));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_10 
       (.I0(gate[12]),
        .I1(ad_ch3_pre[12]),
        .I2(ad_ch3_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch3[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_11 
       (.I0(gate[10]),
        .I1(ad_ch3_pre[10]),
        .I2(ad_ch3_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch3[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_12 
       (.I0(gate[8]),
        .I1(ad_ch3_pre[8]),
        .I2(ad_ch3_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch3[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_13 
       (.I0(gate[14]),
        .I1(ad_ch3_pre[14]),
        .I2(ad_ch3_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch3[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_14 
       (.I0(gate[12]),
        .I1(ad_ch3_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch3_pre[13]),
        .O(\begin_moment_ch3[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_15 
       (.I0(gate[10]),
        .I1(ad_ch3_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch3_pre[11]),
        .O(\begin_moment_ch3[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_16 
       (.I0(gate[8]),
        .I1(ad_ch3_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch3_pre[9]),
        .O(\begin_moment_ch3[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_18 
       (.I0(ad_ch3[14]),
        .I1(gate[14]),
        .I2(ad_ch3[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch3[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_19 
       (.I0(ad_ch3[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch3[13]),
        .O(\begin_moment_ch3[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_20 
       (.I0(ad_ch3[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch3[11]),
        .O(\begin_moment_ch3[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_21 
       (.I0(ad_ch3[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch3[9]),
        .O(\begin_moment_ch3[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_22 
       (.I0(ad_ch3[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch3[15]),
        .O(\begin_moment_ch3[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_23 
       (.I0(ad_ch3[12]),
        .I1(gate[12]),
        .I2(ad_ch3[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch3[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_24 
       (.I0(ad_ch3[10]),
        .I1(gate[10]),
        .I2(ad_ch3[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch3[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_25 
       (.I0(ad_ch3[8]),
        .I1(gate[8]),
        .I2(ad_ch3[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch3[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_26 
       (.I0(gate[6]),
        .I1(ad_ch3_pre[6]),
        .I2(ad_ch3_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch3[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_27 
       (.I0(gate[4]),
        .I1(ad_ch3_pre[4]),
        .I2(ad_ch3_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch3[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_28 
       (.I0(gate[2]),
        .I1(ad_ch3_pre[2]),
        .I2(ad_ch3_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch3[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_29 
       (.I0(gate[0]),
        .I1(ad_ch3_pre[0]),
        .I2(ad_ch3_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch3[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_30 
       (.I0(gate[6]),
        .I1(ad_ch3_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch3_pre[7]),
        .O(\begin_moment_ch3[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_31 
       (.I0(gate[4]),
        .I1(ad_ch3_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch3_pre[5]),
        .O(\begin_moment_ch3[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_32 
       (.I0(gate[2]),
        .I1(ad_ch3_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch3_pre[3]),
        .O(\begin_moment_ch3[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_33 
       (.I0(gate[0]),
        .I1(ad_ch3_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch3_pre[1]),
        .O(\begin_moment_ch3[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_34 
       (.I0(ad_ch3[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch3[7]),
        .O(\begin_moment_ch3[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_35 
       (.I0(ad_ch3[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch3[5]),
        .O(\begin_moment_ch3[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_36 
       (.I0(ad_ch3[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch3[3]),
        .O(\begin_moment_ch3[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_37 
       (.I0(ad_ch3[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch3[1]),
        .O(\begin_moment_ch3[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_38 
       (.I0(ad_ch3[6]),
        .I1(gate[6]),
        .I2(ad_ch3[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch3[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_39 
       (.I0(ad_ch3[4]),
        .I1(gate[4]),
        .I2(ad_ch3[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch3[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_40 
       (.I0(ad_ch3[2]),
        .I1(gate[2]),
        .I2(ad_ch3[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch3[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch3[31]_i_41 
       (.I0(ad_ch3[0]),
        .I1(gate[0]),
        .I2(ad_ch3[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch3[31]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[31]_i_5 
       (.I0(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .O(\begin_moment_ch3[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[31]_i_6 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .O(\begin_moment_ch3[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[31]_i_7 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .O(\begin_moment_ch3[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch3[31]_i_9 
       (.I0(gate[14]),
        .I1(ad_ch3_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch3_pre[15]),
        .O(\begin_moment_ch3[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[4]_i_2 
       (.I0(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .O(\begin_moment_ch3[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[4]_i_3 
       (.I0(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .O(\begin_moment_ch3[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[8]_i_2 
       (.I0(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .O(\begin_moment_ch3[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[8]_i_3 
       (.I0(\begin_moment_ch1_reg[6]_i_1_n_4 ),
        .O(\begin_moment_ch3[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch3[8]_i_4 
       (.I0(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .O(\begin_moment_ch3[8]_i_4_n_0 ));
  FDCE \begin_moment_ch3_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch3[0]));
  FDCE \begin_moment_ch3_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_6 ),
        .Q(begin_moment_ch3[10]));
  FDCE \begin_moment_ch3_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_5 ),
        .Q(begin_moment_ch3[11]));
  FDCE \begin_moment_ch3_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_4 ),
        .Q(begin_moment_ch3[12]));
  CARRY4 \begin_moment_ch3_reg[12]_i_1 
       (.CI(\begin_moment_ch3_reg[8]_i_1_n_0 ),
        .CO({\begin_moment_ch3_reg[12]_i_1_n_0 ,\begin_moment_ch3_reg[12]_i_1_n_1 ,\begin_moment_ch3_reg[12]_i_1_n_2 ,\begin_moment_ch3_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[14]_i_1_n_6 ,1'b0,\begin_moment_ch1_reg[10]_i_1_n_4 ,1'b0}),
        .O({\begin_moment_ch3_reg[12]_i_1_n_4 ,\begin_moment_ch3_reg[12]_i_1_n_5 ,\begin_moment_ch3_reg[12]_i_1_n_6 ,\begin_moment_ch3_reg[12]_i_1_n_7 }),
        .S({\begin_moment_ch3[12]_i_2_n_0 ,\begin_moment_ch1_reg[14]_i_1_n_7 ,\begin_moment_ch3[12]_i_3_n_0 ,\begin_moment_ch1_reg[10]_i_1_n_5 }));
  FDCE \begin_moment_ch3_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_7 ),
        .Q(begin_moment_ch3[13]));
  FDCE \begin_moment_ch3_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_6 ),
        .Q(begin_moment_ch3[14]));
  FDCE \begin_moment_ch3_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_5 ),
        .Q(begin_moment_ch3[15]));
  FDCE \begin_moment_ch3_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_4 ),
        .Q(begin_moment_ch3[16]));
  CARRY4 \begin_moment_ch3_reg[16]_i_1 
       (.CI(\begin_moment_ch3_reg[12]_i_1_n_0 ),
        .CO({\begin_moment_ch3_reg[16]_i_1_n_0 ,\begin_moment_ch3_reg[16]_i_1_n_1 ,\begin_moment_ch3_reg[16]_i_1_n_2 ,\begin_moment_ch3_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[18]_i_1_n_6 ,\begin_moment_ch1_reg[18]_i_1_n_7 ,\begin_moment_ch1_reg[14]_i_1_n_4 ,\begin_moment_ch1_reg[14]_i_1_n_5 }),
        .O({\begin_moment_ch3_reg[16]_i_1_n_4 ,\begin_moment_ch3_reg[16]_i_1_n_5 ,\begin_moment_ch3_reg[16]_i_1_n_6 ,\begin_moment_ch3_reg[16]_i_1_n_7 }),
        .S({\begin_moment_ch3[16]_i_2_n_0 ,\begin_moment_ch3[16]_i_3_n_0 ,\begin_moment_ch3[16]_i_4_n_0 ,\begin_moment_ch3[16]_i_5_n_0 }));
  FDCE \begin_moment_ch3_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_7 ),
        .Q(begin_moment_ch3[17]));
  FDCE \begin_moment_ch3_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_6 ),
        .Q(begin_moment_ch3[18]));
  FDCE \begin_moment_ch3_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_5 ),
        .Q(begin_moment_ch3[19]));
  FDCE \begin_moment_ch3_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_7 ),
        .Q(begin_moment_ch3[1]));
  FDCE \begin_moment_ch3_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_4 ),
        .Q(begin_moment_ch3[20]));
  CARRY4 \begin_moment_ch3_reg[20]_i_1 
       (.CI(\begin_moment_ch3_reg[16]_i_1_n_0 ),
        .CO({\begin_moment_ch3_reg[20]_i_1_n_0 ,\begin_moment_ch3_reg[20]_i_1_n_1 ,\begin_moment_ch3_reg[20]_i_1_n_2 ,\begin_moment_ch3_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[22]_i_1_n_6 ,\begin_moment_ch1_reg[22]_i_1_n_7 ,\begin_moment_ch1_reg[18]_i_1_n_4 ,\begin_moment_ch1_reg[18]_i_1_n_5 }),
        .O({\begin_moment_ch3_reg[20]_i_1_n_4 ,\begin_moment_ch3_reg[20]_i_1_n_5 ,\begin_moment_ch3_reg[20]_i_1_n_6 ,\begin_moment_ch3_reg[20]_i_1_n_7 }),
        .S({\begin_moment_ch3[20]_i_2_n_0 ,\begin_moment_ch3[20]_i_3_n_0 ,\begin_moment_ch3[20]_i_4_n_0 ,\begin_moment_ch3[20]_i_5_n_0 }));
  FDCE \begin_moment_ch3_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_7 ),
        .Q(begin_moment_ch3[21]));
  FDCE \begin_moment_ch3_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_6 ),
        .Q(begin_moment_ch3[22]));
  FDCE \begin_moment_ch3_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_5 ),
        .Q(begin_moment_ch3[23]));
  FDCE \begin_moment_ch3_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_4 ),
        .Q(begin_moment_ch3[24]));
  CARRY4 \begin_moment_ch3_reg[24]_i_1 
       (.CI(\begin_moment_ch3_reg[20]_i_1_n_0 ),
        .CO({\begin_moment_ch3_reg[24]_i_1_n_0 ,\begin_moment_ch3_reg[24]_i_1_n_1 ,\begin_moment_ch3_reg[24]_i_1_n_2 ,\begin_moment_ch3_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[26]_i_1_n_6 ,\begin_moment_ch1_reg[26]_i_1_n_7 ,\begin_moment_ch1_reg[22]_i_1_n_4 ,\begin_moment_ch1_reg[22]_i_1_n_5 }),
        .O({\begin_moment_ch3_reg[24]_i_1_n_4 ,\begin_moment_ch3_reg[24]_i_1_n_5 ,\begin_moment_ch3_reg[24]_i_1_n_6 ,\begin_moment_ch3_reg[24]_i_1_n_7 }),
        .S({\begin_moment_ch3[24]_i_2_n_0 ,\begin_moment_ch3[24]_i_3_n_0 ,\begin_moment_ch3[24]_i_4_n_0 ,\begin_moment_ch3[24]_i_5_n_0 }));
  FDCE \begin_moment_ch3_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_7 ),
        .Q(begin_moment_ch3[25]));
  FDCE \begin_moment_ch3_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_6 ),
        .Q(begin_moment_ch3[26]));
  FDCE \begin_moment_ch3_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_5 ),
        .Q(begin_moment_ch3[27]));
  FDCE \begin_moment_ch3_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_4 ),
        .Q(begin_moment_ch3[28]));
  CARRY4 \begin_moment_ch3_reg[28]_i_1 
       (.CI(\begin_moment_ch3_reg[24]_i_1_n_0 ),
        .CO({\begin_moment_ch3_reg[28]_i_1_n_0 ,\begin_moment_ch3_reg[28]_i_1_n_1 ,\begin_moment_ch3_reg[28]_i_1_n_2 ,\begin_moment_ch3_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[30]_i_1_n_6 ,\begin_moment_ch1_reg[30]_i_1_n_7 ,\begin_moment_ch1_reg[26]_i_1_n_4 ,\begin_moment_ch1_reg[26]_i_1_n_5 }),
        .O({\begin_moment_ch3_reg[28]_i_1_n_4 ,\begin_moment_ch3_reg[28]_i_1_n_5 ,\begin_moment_ch3_reg[28]_i_1_n_6 ,\begin_moment_ch3_reg[28]_i_1_n_7 }),
        .S({\begin_moment_ch3[28]_i_2_n_0 ,\begin_moment_ch3[28]_i_3_n_0 ,\begin_moment_ch3[28]_i_4_n_0 ,\begin_moment_ch3[28]_i_5_n_0 }));
  FDCE \begin_moment_ch3_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch3[29]));
  FDCE \begin_moment_ch3_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_6 ),
        .Q(begin_moment_ch3[2]));
  FDCE \begin_moment_ch3_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[31]_i_2_n_6 ),
        .Q(begin_moment_ch3[30]));
  FDCE \begin_moment_ch3_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[31]_i_2_n_5 ),
        .Q(begin_moment_ch3[31]));
  CARRY4 \begin_moment_ch3_reg[31]_i_17 
       (.CI(1'b0),
        .CO({\begin_moment_ch3_reg[31]_i_17_n_0 ,\begin_moment_ch3_reg[31]_i_17_n_1 ,\begin_moment_ch3_reg[31]_i_17_n_2 ,\begin_moment_ch3_reg[31]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch3[31]_i_34_n_0 ,\begin_moment_ch3[31]_i_35_n_0 ,\begin_moment_ch3[31]_i_36_n_0 ,\begin_moment_ch3[31]_i_37_n_0 }),
        .O(\NLW_begin_moment_ch3_reg[31]_i_17_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch3[31]_i_38_n_0 ,\begin_moment_ch3[31]_i_39_n_0 ,\begin_moment_ch3[31]_i_40_n_0 ,\begin_moment_ch3[31]_i_41_n_0 }));
  CARRY4 \begin_moment_ch3_reg[31]_i_2 
       (.CI(\begin_moment_ch3_reg[28]_i_1_n_0 ),
        .CO({\NLW_begin_moment_ch3_reg[31]_i_2_CO_UNCONNECTED [3:2],\begin_moment_ch3_reg[31]_i_2_n_2 ,\begin_moment_ch3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\begin_moment_ch1_reg[30]_i_1_n_4 ,\begin_moment_ch1_reg[30]_i_1_n_5 }),
        .O({\NLW_begin_moment_ch3_reg[31]_i_2_O_UNCONNECTED [3],\begin_moment_ch3_reg[31]_i_2_n_5 ,\begin_moment_ch3_reg[31]_i_2_n_6 ,\begin_moment_ch3_reg[31]_i_2_n_7 }),
        .S({1'b0,\begin_moment_ch3[31]_i_5_n_0 ,\begin_moment_ch3[31]_i_6_n_0 ,\begin_moment_ch3[31]_i_7_n_0 }));
  CARRY4 \begin_moment_ch3_reg[31]_i_3 
       (.CI(\begin_moment_ch3_reg[31]_i_8_n_0 ),
        .CO({begin_moment_ch3116_in,\begin_moment_ch3_reg[31]_i_3_n_1 ,\begin_moment_ch3_reg[31]_i_3_n_2 ,\begin_moment_ch3_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch3[31]_i_9_n_0 ,\begin_moment_ch3[31]_i_10_n_0 ,\begin_moment_ch3[31]_i_11_n_0 ,\begin_moment_ch3[31]_i_12_n_0 }),
        .O(\NLW_begin_moment_ch3_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch3[31]_i_13_n_0 ,\begin_moment_ch3[31]_i_14_n_0 ,\begin_moment_ch3[31]_i_15_n_0 ,\begin_moment_ch3[31]_i_16_n_0 }));
  CARRY4 \begin_moment_ch3_reg[31]_i_4 
       (.CI(\begin_moment_ch3_reg[31]_i_17_n_0 ),
        .CO({begin_moment_ch31,\begin_moment_ch3_reg[31]_i_4_n_1 ,\begin_moment_ch3_reg[31]_i_4_n_2 ,\begin_moment_ch3_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch3[31]_i_18_n_0 ,\begin_moment_ch3[31]_i_19_n_0 ,\begin_moment_ch3[31]_i_20_n_0 ,\begin_moment_ch3[31]_i_21_n_0 }),
        .O(\NLW_begin_moment_ch3_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch3[31]_i_22_n_0 ,\begin_moment_ch3[31]_i_23_n_0 ,\begin_moment_ch3[31]_i_24_n_0 ,\begin_moment_ch3[31]_i_25_n_0 }));
  CARRY4 \begin_moment_ch3_reg[31]_i_8 
       (.CI(1'b0),
        .CO({\begin_moment_ch3_reg[31]_i_8_n_0 ,\begin_moment_ch3_reg[31]_i_8_n_1 ,\begin_moment_ch3_reg[31]_i_8_n_2 ,\begin_moment_ch3_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch3[31]_i_26_n_0 ,\begin_moment_ch3[31]_i_27_n_0 ,\begin_moment_ch3[31]_i_28_n_0 ,\begin_moment_ch3[31]_i_29_n_0 }),
        .O(\NLW_begin_moment_ch3_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch3[31]_i_30_n_0 ,\begin_moment_ch3[31]_i_31_n_0 ,\begin_moment_ch3[31]_i_32_n_0 ,\begin_moment_ch3[31]_i_33_n_0 }));
  FDCE \begin_moment_ch3_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_5 ),
        .Q(begin_moment_ch3[3]));
  FDCE \begin_moment_ch3_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_4 ),
        .Q(begin_moment_ch3[4]));
  CARRY4 \begin_moment_ch3_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\begin_moment_ch3_reg[4]_i_1_n_0 ,\begin_moment_ch3_reg[4]_i_1_n_1 ,\begin_moment_ch3_reg[4]_i_1_n_2 ,\begin_moment_ch3_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[6]_i_1_n_6 ,1'b0,\begin_moment_ch1_reg[2]_i_1_n_5 ,1'b0}),
        .O({\begin_moment_ch3_reg[4]_i_1_n_4 ,\begin_moment_ch3_reg[4]_i_1_n_5 ,\begin_moment_ch3_reg[4]_i_1_n_6 ,\begin_moment_ch3_reg[4]_i_1_n_7 }),
        .S({\begin_moment_ch3[4]_i_2_n_0 ,\begin_moment_ch1_reg[6]_i_1_n_7 ,\begin_moment_ch3[4]_i_3_n_0 ,\begin_moment_ch1_reg[2]_i_1_n_6 }));
  FDCE \begin_moment_ch3_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_7 ),
        .Q(begin_moment_ch3[5]));
  FDCE \begin_moment_ch3_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_6 ),
        .Q(begin_moment_ch3[6]));
  FDCE \begin_moment_ch3_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_5 ),
        .Q(begin_moment_ch3[7]));
  FDCE \begin_moment_ch3_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_4 ),
        .Q(begin_moment_ch3[8]));
  CARRY4 \begin_moment_ch3_reg[8]_i_1 
       (.CI(\begin_moment_ch3_reg[4]_i_1_n_0 ),
        .CO({\begin_moment_ch3_reg[8]_i_1_n_0 ,\begin_moment_ch3_reg[8]_i_1_n_1 ,\begin_moment_ch3_reg[8]_i_1_n_2 ,\begin_moment_ch3_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[10]_i_1_n_6 ,1'b0,\begin_moment_ch1_reg[6]_i_1_n_4 ,\begin_moment_ch1_reg[6]_i_1_n_5 }),
        .O({\begin_moment_ch3_reg[8]_i_1_n_4 ,\begin_moment_ch3_reg[8]_i_1_n_5 ,\begin_moment_ch3_reg[8]_i_1_n_6 ,\begin_moment_ch3_reg[8]_i_1_n_7 }),
        .S({\begin_moment_ch3[8]_i_2_n_0 ,\begin_moment_ch1_reg[10]_i_1_n_7 ,\begin_moment_ch3[8]_i_3_n_0 ,\begin_moment_ch3[8]_i_4_n_0 }));
  FDCE \begin_moment_ch3_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch30),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_7 ),
        .Q(begin_moment_ch3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch4[31]_i_1 
       (.I0(begin_moment_ch4115_in),
        .I1(begin_moment_ch41),
        .O(begin_moment_ch40));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_10 
       (.I0(gate[12]),
        .I1(ad_ch4_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch4_pre[13]),
        .O(\begin_moment_ch4[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_11 
       (.I0(gate[10]),
        .I1(ad_ch4_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch4_pre[11]),
        .O(\begin_moment_ch4[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_12 
       (.I0(gate[8]),
        .I1(ad_ch4_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch4_pre[9]),
        .O(\begin_moment_ch4[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_14 
       (.I0(ad_ch4[14]),
        .I1(gate[14]),
        .I2(ad_ch4[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch4[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_15 
       (.I0(ad_ch4[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch4[13]),
        .O(\begin_moment_ch4[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_16 
       (.I0(ad_ch4[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch4[11]),
        .O(\begin_moment_ch4[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_17 
       (.I0(ad_ch4[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch4[9]),
        .O(\begin_moment_ch4[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_18 
       (.I0(ad_ch4[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch4[15]),
        .O(\begin_moment_ch4[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_19 
       (.I0(ad_ch4[12]),
        .I1(gate[12]),
        .I2(ad_ch4[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch4[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_20 
       (.I0(ad_ch4[10]),
        .I1(gate[10]),
        .I2(ad_ch4[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch4[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_21 
       (.I0(ad_ch4[8]),
        .I1(gate[8]),
        .I2(ad_ch4[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch4[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_22 
       (.I0(gate[6]),
        .I1(ad_ch4_pre[6]),
        .I2(ad_ch4_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch4[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_23 
       (.I0(gate[4]),
        .I1(ad_ch4_pre[4]),
        .I2(ad_ch4_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch4[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_24 
       (.I0(gate[2]),
        .I1(ad_ch4_pre[2]),
        .I2(ad_ch4_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch4[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_25 
       (.I0(gate[0]),
        .I1(ad_ch4_pre[0]),
        .I2(ad_ch4_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch4[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_26 
       (.I0(gate[6]),
        .I1(ad_ch4_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch4_pre[7]),
        .O(\begin_moment_ch4[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_27 
       (.I0(gate[4]),
        .I1(ad_ch4_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch4_pre[5]),
        .O(\begin_moment_ch4[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_28 
       (.I0(gate[2]),
        .I1(ad_ch4_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch4_pre[3]),
        .O(\begin_moment_ch4[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_29 
       (.I0(gate[0]),
        .I1(ad_ch4_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch4_pre[1]),
        .O(\begin_moment_ch4[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_30 
       (.I0(ad_ch4[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch4[7]),
        .O(\begin_moment_ch4[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_31 
       (.I0(ad_ch4[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch4[5]),
        .O(\begin_moment_ch4[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_32 
       (.I0(ad_ch4[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch4[3]),
        .O(\begin_moment_ch4[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_33 
       (.I0(ad_ch4[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch4[1]),
        .O(\begin_moment_ch4[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_34 
       (.I0(ad_ch4[6]),
        .I1(gate[6]),
        .I2(ad_ch4[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch4[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_35 
       (.I0(ad_ch4[4]),
        .I1(gate[4]),
        .I2(ad_ch4[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch4[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_36 
       (.I0(ad_ch4[2]),
        .I1(gate[2]),
        .I2(ad_ch4[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch4[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_37 
       (.I0(ad_ch4[0]),
        .I1(gate[0]),
        .I2(ad_ch4[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch4[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_5 
       (.I0(gate[14]),
        .I1(ad_ch4_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch4_pre[15]),
        .O(\begin_moment_ch4[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_6 
       (.I0(gate[12]),
        .I1(ad_ch4_pre[12]),
        .I2(ad_ch4_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch4[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_7 
       (.I0(gate[10]),
        .I1(ad_ch4_pre[10]),
        .I2(ad_ch4_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch4[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch4[31]_i_8 
       (.I0(gate[8]),
        .I1(ad_ch4_pre[8]),
        .I2(ad_ch4_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch4[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch4[31]_i_9 
       (.I0(gate[14]),
        .I1(ad_ch4_pre[14]),
        .I2(ad_ch4_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch4[31]_i_9_n_0 ));
  FDCE \begin_moment_ch4_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch4[0]));
  FDCE \begin_moment_ch4_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_4 ),
        .Q(begin_moment_ch4[10]));
  FDCE \begin_moment_ch4_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_7 ),
        .Q(begin_moment_ch4[11]));
  FDCE \begin_moment_ch4_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .Q(begin_moment_ch4[12]));
  FDCE \begin_moment_ch4_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .Q(begin_moment_ch4[13]));
  FDCE \begin_moment_ch4_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .Q(begin_moment_ch4[14]));
  FDCE \begin_moment_ch4_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .Q(begin_moment_ch4[15]));
  FDCE \begin_moment_ch4_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .Q(begin_moment_ch4[16]));
  FDCE \begin_moment_ch4_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .Q(begin_moment_ch4[17]));
  FDCE \begin_moment_ch4_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .Q(begin_moment_ch4[18]));
  FDCE \begin_moment_ch4_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .Q(begin_moment_ch4[19]));
  FDCE \begin_moment_ch4_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_6 ),
        .Q(begin_moment_ch4[1]));
  FDCE \begin_moment_ch4_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .Q(begin_moment_ch4[20]));
  FDCE \begin_moment_ch4_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .Q(begin_moment_ch4[21]));
  FDCE \begin_moment_ch4_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .Q(begin_moment_ch4[22]));
  FDCE \begin_moment_ch4_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .Q(begin_moment_ch4[23]));
  FDCE \begin_moment_ch4_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .Q(begin_moment_ch4[24]));
  FDCE \begin_moment_ch4_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .Q(begin_moment_ch4[25]));
  FDCE \begin_moment_ch4_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .Q(begin_moment_ch4[26]));
  FDCE \begin_moment_ch4_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .Q(begin_moment_ch4[27]));
  FDCE \begin_moment_ch4_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .Q(begin_moment_ch4[28]));
  FDCE \begin_moment_ch4_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .Q(begin_moment_ch4[29]));
  FDCE \begin_moment_ch4_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .Q(begin_moment_ch4[2]));
  FDCE \begin_moment_ch4_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .Q(begin_moment_ch4[30]));
  FDCE \begin_moment_ch4_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch4[31]));
  CARRY4 \begin_moment_ch4_reg[31]_i_13 
       (.CI(1'b0),
        .CO({\begin_moment_ch4_reg[31]_i_13_n_0 ,\begin_moment_ch4_reg[31]_i_13_n_1 ,\begin_moment_ch4_reg[31]_i_13_n_2 ,\begin_moment_ch4_reg[31]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch4[31]_i_30_n_0 ,\begin_moment_ch4[31]_i_31_n_0 ,\begin_moment_ch4[31]_i_32_n_0 ,\begin_moment_ch4[31]_i_33_n_0 }),
        .O(\NLW_begin_moment_ch4_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch4[31]_i_34_n_0 ,\begin_moment_ch4[31]_i_35_n_0 ,\begin_moment_ch4[31]_i_36_n_0 ,\begin_moment_ch4[31]_i_37_n_0 }));
  CARRY4 \begin_moment_ch4_reg[31]_i_2 
       (.CI(\begin_moment_ch4_reg[31]_i_4_n_0 ),
        .CO({begin_moment_ch4115_in,\begin_moment_ch4_reg[31]_i_2_n_1 ,\begin_moment_ch4_reg[31]_i_2_n_2 ,\begin_moment_ch4_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch4[31]_i_5_n_0 ,\begin_moment_ch4[31]_i_6_n_0 ,\begin_moment_ch4[31]_i_7_n_0 ,\begin_moment_ch4[31]_i_8_n_0 }),
        .O(\NLW_begin_moment_ch4_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch4[31]_i_9_n_0 ,\begin_moment_ch4[31]_i_10_n_0 ,\begin_moment_ch4[31]_i_11_n_0 ,\begin_moment_ch4[31]_i_12_n_0 }));
  CARRY4 \begin_moment_ch4_reg[31]_i_3 
       (.CI(\begin_moment_ch4_reg[31]_i_13_n_0 ),
        .CO({begin_moment_ch41,\begin_moment_ch4_reg[31]_i_3_n_1 ,\begin_moment_ch4_reg[31]_i_3_n_2 ,\begin_moment_ch4_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch4[31]_i_14_n_0 ,\begin_moment_ch4[31]_i_15_n_0 ,\begin_moment_ch4[31]_i_16_n_0 ,\begin_moment_ch4[31]_i_17_n_0 }),
        .O(\NLW_begin_moment_ch4_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch4[31]_i_18_n_0 ,\begin_moment_ch4[31]_i_19_n_0 ,\begin_moment_ch4[31]_i_20_n_0 ,\begin_moment_ch4[31]_i_21_n_0 }));
  CARRY4 \begin_moment_ch4_reg[31]_i_4 
       (.CI(1'b0),
        .CO({\begin_moment_ch4_reg[31]_i_4_n_0 ,\begin_moment_ch4_reg[31]_i_4_n_1 ,\begin_moment_ch4_reg[31]_i_4_n_2 ,\begin_moment_ch4_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch4[31]_i_22_n_0 ,\begin_moment_ch4[31]_i_23_n_0 ,\begin_moment_ch4[31]_i_24_n_0 ,\begin_moment_ch4[31]_i_25_n_0 }),
        .O(\NLW_begin_moment_ch4_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch4[31]_i_26_n_0 ,\begin_moment_ch4[31]_i_27_n_0 ,\begin_moment_ch4[31]_i_28_n_0 ,\begin_moment_ch4[31]_i_29_n_0 }));
  FDCE \begin_moment_ch4_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_7 ),
        .Q(begin_moment_ch4[3]));
  FDCE \begin_moment_ch4_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .Q(begin_moment_ch4[4]));
  FDCE \begin_moment_ch4_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .Q(begin_moment_ch4[5]));
  FDCE \begin_moment_ch4_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_4 ),
        .Q(begin_moment_ch4[6]));
  FDCE \begin_moment_ch4_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_7 ),
        .Q(begin_moment_ch4[7]));
  FDCE \begin_moment_ch4_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .Q(begin_moment_ch4[8]));
  FDCE \begin_moment_ch4_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch40),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_5 ),
        .Q(begin_moment_ch4[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[13]_i_2 
       (.I0(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .O(\begin_moment_ch5[13]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[13]_i_3 
       (.I0(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .O(\begin_moment_ch5[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[17]_i_2 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .O(\begin_moment_ch5[17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[17]_i_3 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .O(\begin_moment_ch5[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[17]_i_4 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .O(\begin_moment_ch5[17]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[17]_i_5 
       (.I0(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .O(\begin_moment_ch5[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[21]_i_2 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .O(\begin_moment_ch5[21]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[21]_i_3 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .O(\begin_moment_ch5[21]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[21]_i_4 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .O(\begin_moment_ch5[21]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[21]_i_5 
       (.I0(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .O(\begin_moment_ch5[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[25]_i_2 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .O(\begin_moment_ch5[25]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[25]_i_3 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .O(\begin_moment_ch5[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[25]_i_4 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .O(\begin_moment_ch5[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[25]_i_5 
       (.I0(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .O(\begin_moment_ch5[25]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[29]_i_2 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .O(\begin_moment_ch5[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[29]_i_3 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .O(\begin_moment_ch5[29]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[29]_i_4 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .O(\begin_moment_ch5[29]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[29]_i_5 
       (.I0(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .O(\begin_moment_ch5[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch5[31]_i_1 
       (.I0(begin_moment_ch5114_in),
        .I1(begin_moment_ch51),
        .O(begin_moment_ch50));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_10 
       (.I0(gate[10]),
        .I1(ad_ch5_pre[10]),
        .I2(ad_ch5_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch5[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_11 
       (.I0(gate[8]),
        .I1(ad_ch5_pre[8]),
        .I2(ad_ch5_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch5[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_12 
       (.I0(gate[14]),
        .I1(ad_ch5_pre[14]),
        .I2(ad_ch5_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch5[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_13 
       (.I0(gate[12]),
        .I1(ad_ch5_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch5_pre[13]),
        .O(\begin_moment_ch5[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_14 
       (.I0(gate[10]),
        .I1(ad_ch5_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch5_pre[11]),
        .O(\begin_moment_ch5[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_15 
       (.I0(gate[8]),
        .I1(ad_ch5_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch5_pre[9]),
        .O(\begin_moment_ch5[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_17 
       (.I0(ad_ch5[14]),
        .I1(gate[14]),
        .I2(ad_ch5[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch5[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_18 
       (.I0(ad_ch5[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch5[13]),
        .O(\begin_moment_ch5[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_19 
       (.I0(ad_ch5[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch5[11]),
        .O(\begin_moment_ch5[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_20 
       (.I0(ad_ch5[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch5[9]),
        .O(\begin_moment_ch5[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_21 
       (.I0(ad_ch5[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch5[15]),
        .O(\begin_moment_ch5[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_22 
       (.I0(ad_ch5[12]),
        .I1(gate[12]),
        .I2(ad_ch5[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch5[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_23 
       (.I0(ad_ch5[10]),
        .I1(gate[10]),
        .I2(ad_ch5[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch5[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_24 
       (.I0(ad_ch5[8]),
        .I1(gate[8]),
        .I2(ad_ch5[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch5[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_25 
       (.I0(gate[6]),
        .I1(ad_ch5_pre[6]),
        .I2(ad_ch5_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch5[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_26 
       (.I0(gate[4]),
        .I1(ad_ch5_pre[4]),
        .I2(ad_ch5_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch5[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_27 
       (.I0(gate[2]),
        .I1(ad_ch5_pre[2]),
        .I2(ad_ch5_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch5[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_28 
       (.I0(gate[0]),
        .I1(ad_ch5_pre[0]),
        .I2(ad_ch5_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch5[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_29 
       (.I0(gate[6]),
        .I1(ad_ch5_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch5_pre[7]),
        .O(\begin_moment_ch5[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_30 
       (.I0(gate[4]),
        .I1(ad_ch5_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch5_pre[5]),
        .O(\begin_moment_ch5[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_31 
       (.I0(gate[2]),
        .I1(ad_ch5_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch5_pre[3]),
        .O(\begin_moment_ch5[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_32 
       (.I0(gate[0]),
        .I1(ad_ch5_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch5_pre[1]),
        .O(\begin_moment_ch5[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_33 
       (.I0(ad_ch5[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch5[7]),
        .O(\begin_moment_ch5[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_34 
       (.I0(ad_ch5[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch5[5]),
        .O(\begin_moment_ch5[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_35 
       (.I0(ad_ch5[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch5[3]),
        .O(\begin_moment_ch5[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_36 
       (.I0(ad_ch5[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch5[1]),
        .O(\begin_moment_ch5[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_37 
       (.I0(ad_ch5[6]),
        .I1(gate[6]),
        .I2(ad_ch5[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch5[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_38 
       (.I0(ad_ch5[4]),
        .I1(gate[4]),
        .I2(ad_ch5[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch5[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_39 
       (.I0(ad_ch5[2]),
        .I1(gate[2]),
        .I2(ad_ch5[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch5[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch5[31]_i_40 
       (.I0(ad_ch5[0]),
        .I1(gate[0]),
        .I2(ad_ch5[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch5[31]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[31]_i_5 
       (.I0(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .O(\begin_moment_ch5[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[31]_i_6 
       (.I0(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .O(\begin_moment_ch5[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_8 
       (.I0(gate[14]),
        .I1(ad_ch5_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch5_pre[15]),
        .O(\begin_moment_ch5[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch5[31]_i_9 
       (.I0(gate[12]),
        .I1(ad_ch5_pre[12]),
        .I2(ad_ch5_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch5[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[9]_i_2 
       (.I0(\begin_moment_ch1_reg[10]_i_1_n_5 ),
        .O(\begin_moment_ch5[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[9]_i_3 
       (.I0(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .O(\begin_moment_ch5[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \begin_moment_ch5[9]_i_4 
       (.I0(\begin_moment_ch1_reg[10]_i_1_n_7 ),
        .O(\begin_moment_ch5[9]_i_4_n_0 ));
  FDCE \begin_moment_ch5_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch5[0]));
  FDCE \begin_moment_ch5_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[10]),
        .Q(begin_moment_ch5[10]));
  FDCE \begin_moment_ch5_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[11]),
        .Q(begin_moment_ch5[11]));
  FDCE \begin_moment_ch5_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[12]),
        .Q(begin_moment_ch5[12]));
  FDCE \begin_moment_ch5_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[13]),
        .Q(begin_moment_ch5[13]));
  CARRY4 \begin_moment_ch5_reg[13]_i_1 
       (.CI(\begin_moment_ch5_reg[9]_i_1_n_0 ),
        .CO({\begin_moment_ch5_reg[13]_i_1_n_0 ,\begin_moment_ch5_reg[13]_i_1_n_1 ,\begin_moment_ch5_reg[13]_i_1_n_2 ,\begin_moment_ch5_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[14]_i_1_n_5 ,\begin_moment_ch1_reg[14]_i_1_n_6 ,1'b0,1'b0}),
        .O(begin_moment_ch500_in[13:10]),
        .S({\begin_moment_ch5[13]_i_2_n_0 ,\begin_moment_ch5[13]_i_3_n_0 ,\begin_moment_ch1_reg[14]_i_1_n_7 ,\begin_moment_ch1_reg[10]_i_1_n_4 }));
  FDCE \begin_moment_ch5_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[14]),
        .Q(begin_moment_ch5[14]));
  FDCE \begin_moment_ch5_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[15]),
        .Q(begin_moment_ch5[15]));
  FDCE \begin_moment_ch5_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[16]),
        .Q(begin_moment_ch5[16]));
  FDCE \begin_moment_ch5_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[17]),
        .Q(begin_moment_ch5[17]));
  CARRY4 \begin_moment_ch5_reg[17]_i_1 
       (.CI(\begin_moment_ch5_reg[13]_i_1_n_0 ),
        .CO({\begin_moment_ch5_reg[17]_i_1_n_0 ,\begin_moment_ch5_reg[17]_i_1_n_1 ,\begin_moment_ch5_reg[17]_i_1_n_2 ,\begin_moment_ch5_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[18]_i_1_n_5 ,\begin_moment_ch1_reg[18]_i_1_n_6 ,\begin_moment_ch1_reg[18]_i_1_n_7 ,\begin_moment_ch1_reg[14]_i_1_n_4 }),
        .O(begin_moment_ch500_in[17:14]),
        .S({\begin_moment_ch5[17]_i_2_n_0 ,\begin_moment_ch5[17]_i_3_n_0 ,\begin_moment_ch5[17]_i_4_n_0 ,\begin_moment_ch5[17]_i_5_n_0 }));
  FDCE \begin_moment_ch5_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[18]),
        .Q(begin_moment_ch5[18]));
  FDCE \begin_moment_ch5_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[19]),
        .Q(begin_moment_ch5[19]));
  FDCE \begin_moment_ch5_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_6 ),
        .Q(begin_moment_ch5[1]));
  FDCE \begin_moment_ch5_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[20]),
        .Q(begin_moment_ch5[20]));
  FDCE \begin_moment_ch5_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[21]),
        .Q(begin_moment_ch5[21]));
  CARRY4 \begin_moment_ch5_reg[21]_i_1 
       (.CI(\begin_moment_ch5_reg[17]_i_1_n_0 ),
        .CO({\begin_moment_ch5_reg[21]_i_1_n_0 ,\begin_moment_ch5_reg[21]_i_1_n_1 ,\begin_moment_ch5_reg[21]_i_1_n_2 ,\begin_moment_ch5_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[22]_i_1_n_5 ,\begin_moment_ch1_reg[22]_i_1_n_6 ,\begin_moment_ch1_reg[22]_i_1_n_7 ,\begin_moment_ch1_reg[18]_i_1_n_4 }),
        .O(begin_moment_ch500_in[21:18]),
        .S({\begin_moment_ch5[21]_i_2_n_0 ,\begin_moment_ch5[21]_i_3_n_0 ,\begin_moment_ch5[21]_i_4_n_0 ,\begin_moment_ch5[21]_i_5_n_0 }));
  FDCE \begin_moment_ch5_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[22]),
        .Q(begin_moment_ch5[22]));
  FDCE \begin_moment_ch5_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[23]),
        .Q(begin_moment_ch5[23]));
  FDCE \begin_moment_ch5_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[24]),
        .Q(begin_moment_ch5[24]));
  FDCE \begin_moment_ch5_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[25]),
        .Q(begin_moment_ch5[25]));
  CARRY4 \begin_moment_ch5_reg[25]_i_1 
       (.CI(\begin_moment_ch5_reg[21]_i_1_n_0 ),
        .CO({\begin_moment_ch5_reg[25]_i_1_n_0 ,\begin_moment_ch5_reg[25]_i_1_n_1 ,\begin_moment_ch5_reg[25]_i_1_n_2 ,\begin_moment_ch5_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[26]_i_1_n_5 ,\begin_moment_ch1_reg[26]_i_1_n_6 ,\begin_moment_ch1_reg[26]_i_1_n_7 ,\begin_moment_ch1_reg[22]_i_1_n_4 }),
        .O(begin_moment_ch500_in[25:22]),
        .S({\begin_moment_ch5[25]_i_2_n_0 ,\begin_moment_ch5[25]_i_3_n_0 ,\begin_moment_ch5[25]_i_4_n_0 ,\begin_moment_ch5[25]_i_5_n_0 }));
  FDCE \begin_moment_ch5_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[26]),
        .Q(begin_moment_ch5[26]));
  FDCE \begin_moment_ch5_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[27]),
        .Q(begin_moment_ch5[27]));
  FDCE \begin_moment_ch5_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[28]),
        .Q(begin_moment_ch5[28]));
  FDCE \begin_moment_ch5_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[29]),
        .Q(begin_moment_ch5[29]));
  CARRY4 \begin_moment_ch5_reg[29]_i_1 
       (.CI(\begin_moment_ch5_reg[25]_i_1_n_0 ),
        .CO({\begin_moment_ch5_reg[29]_i_1_n_0 ,\begin_moment_ch5_reg[29]_i_1_n_1 ,\begin_moment_ch5_reg[29]_i_1_n_2 ,\begin_moment_ch5_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[30]_i_1_n_5 ,\begin_moment_ch1_reg[30]_i_1_n_6 ,\begin_moment_ch1_reg[30]_i_1_n_7 ,\begin_moment_ch1_reg[26]_i_1_n_4 }),
        .O(begin_moment_ch500_in[29:26]),
        .S({\begin_moment_ch5[29]_i_2_n_0 ,\begin_moment_ch5[29]_i_3_n_0 ,\begin_moment_ch5[29]_i_4_n_0 ,\begin_moment_ch5[29]_i_5_n_0 }));
  FDCE \begin_moment_ch5_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .Q(begin_moment_ch5[2]));
  FDCE \begin_moment_ch5_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[30]),
        .Q(begin_moment_ch5[30]));
  FDCE \begin_moment_ch5_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch500_in[31]),
        .Q(begin_moment_ch5[31]));
  CARRY4 \begin_moment_ch5_reg[31]_i_16 
       (.CI(1'b0),
        .CO({\begin_moment_ch5_reg[31]_i_16_n_0 ,\begin_moment_ch5_reg[31]_i_16_n_1 ,\begin_moment_ch5_reg[31]_i_16_n_2 ,\begin_moment_ch5_reg[31]_i_16_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch5[31]_i_33_n_0 ,\begin_moment_ch5[31]_i_34_n_0 ,\begin_moment_ch5[31]_i_35_n_0 ,\begin_moment_ch5[31]_i_36_n_0 }),
        .O(\NLW_begin_moment_ch5_reg[31]_i_16_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch5[31]_i_37_n_0 ,\begin_moment_ch5[31]_i_38_n_0 ,\begin_moment_ch5[31]_i_39_n_0 ,\begin_moment_ch5[31]_i_40_n_0 }));
  CARRY4 \begin_moment_ch5_reg[31]_i_2 
       (.CI(\begin_moment_ch5_reg[29]_i_1_n_0 ),
        .CO({\NLW_begin_moment_ch5_reg[31]_i_2_CO_UNCONNECTED [3:1],\begin_moment_ch5_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\begin_moment_ch1_reg[30]_i_1_n_4 }),
        .O({\NLW_begin_moment_ch5_reg[31]_i_2_O_UNCONNECTED [3:2],begin_moment_ch500_in[31:30]}),
        .S({1'b0,1'b0,\begin_moment_ch5[31]_i_5_n_0 ,\begin_moment_ch5[31]_i_6_n_0 }));
  CARRY4 \begin_moment_ch5_reg[31]_i_3 
       (.CI(\begin_moment_ch5_reg[31]_i_7_n_0 ),
        .CO({begin_moment_ch5114_in,\begin_moment_ch5_reg[31]_i_3_n_1 ,\begin_moment_ch5_reg[31]_i_3_n_2 ,\begin_moment_ch5_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch5[31]_i_8_n_0 ,\begin_moment_ch5[31]_i_9_n_0 ,\begin_moment_ch5[31]_i_10_n_0 ,\begin_moment_ch5[31]_i_11_n_0 }),
        .O(\NLW_begin_moment_ch5_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch5[31]_i_12_n_0 ,\begin_moment_ch5[31]_i_13_n_0 ,\begin_moment_ch5[31]_i_14_n_0 ,\begin_moment_ch5[31]_i_15_n_0 }));
  CARRY4 \begin_moment_ch5_reg[31]_i_4 
       (.CI(\begin_moment_ch5_reg[31]_i_16_n_0 ),
        .CO({begin_moment_ch51,\begin_moment_ch5_reg[31]_i_4_n_1 ,\begin_moment_ch5_reg[31]_i_4_n_2 ,\begin_moment_ch5_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch5[31]_i_17_n_0 ,\begin_moment_ch5[31]_i_18_n_0 ,\begin_moment_ch5[31]_i_19_n_0 ,\begin_moment_ch5[31]_i_20_n_0 }),
        .O(\NLW_begin_moment_ch5_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch5[31]_i_21_n_0 ,\begin_moment_ch5[31]_i_22_n_0 ,\begin_moment_ch5[31]_i_23_n_0 ,\begin_moment_ch5[31]_i_24_n_0 }));
  CARRY4 \begin_moment_ch5_reg[31]_i_7 
       (.CI(1'b0),
        .CO({\begin_moment_ch5_reg[31]_i_7_n_0 ,\begin_moment_ch5_reg[31]_i_7_n_1 ,\begin_moment_ch5_reg[31]_i_7_n_2 ,\begin_moment_ch5_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch5[31]_i_25_n_0 ,\begin_moment_ch5[31]_i_26_n_0 ,\begin_moment_ch5[31]_i_27_n_0 ,\begin_moment_ch5[31]_i_28_n_0 }),
        .O(\NLW_begin_moment_ch5_reg[31]_i_7_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch5[31]_i_29_n_0 ,\begin_moment_ch5[31]_i_30_n_0 ,\begin_moment_ch5[31]_i_31_n_0 ,\begin_moment_ch5[31]_i_32_n_0 }));
  FDCE \begin_moment_ch5_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_7 ),
        .Q(begin_moment_ch5[3]));
  FDCE \begin_moment_ch5_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .Q(begin_moment_ch5[4]));
  FDCE \begin_moment_ch5_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .Q(begin_moment_ch5[5]));
  FDCE \begin_moment_ch5_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[6]),
        .Q(begin_moment_ch5[6]));
  FDCE \begin_moment_ch5_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[7]),
        .Q(begin_moment_ch5[7]));
  FDCE \begin_moment_ch5_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[8]),
        .Q(begin_moment_ch5[8]));
  FDCE \begin_moment_ch5_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch50),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch500_in[9]),
        .Q(begin_moment_ch5[9]));
  CARRY4 \begin_moment_ch5_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\begin_moment_ch5_reg[9]_i_1_n_0 ,\begin_moment_ch5_reg[9]_i_1_n_1 ,\begin_moment_ch5_reg[9]_i_1_n_2 ,\begin_moment_ch5_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch1_reg[10]_i_1_n_5 ,\begin_moment_ch1_reg[10]_i_1_n_6 ,\begin_moment_ch1_reg[10]_i_1_n_7 ,1'b0}),
        .O(begin_moment_ch500_in[9:6]),
        .S({\begin_moment_ch5[9]_i_2_n_0 ,\begin_moment_ch5[9]_i_3_n_0 ,\begin_moment_ch5[9]_i_4_n_0 ,\begin_moment_ch1_reg[6]_i_1_n_4 }));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch6[31]_i_1 
       (.I0(begin_moment_ch6113_in),
        .I1(begin_moment_ch61),
        .O(begin_moment_ch60));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_10 
       (.I0(gate[12]),
        .I1(ad_ch6_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch6_pre[13]),
        .O(\begin_moment_ch6[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_11 
       (.I0(gate[10]),
        .I1(ad_ch6_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch6_pre[11]),
        .O(\begin_moment_ch6[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_12 
       (.I0(gate[8]),
        .I1(ad_ch6_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch6_pre[9]),
        .O(\begin_moment_ch6[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_14 
       (.I0(ad_ch6[14]),
        .I1(gate[14]),
        .I2(ad_ch6[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch6[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_15 
       (.I0(ad_ch6[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch6[13]),
        .O(\begin_moment_ch6[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_16 
       (.I0(ad_ch6[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch6[11]),
        .O(\begin_moment_ch6[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_17 
       (.I0(ad_ch6[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch6[9]),
        .O(\begin_moment_ch6[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_18 
       (.I0(ad_ch6[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch6[15]),
        .O(\begin_moment_ch6[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_19 
       (.I0(ad_ch6[12]),
        .I1(gate[12]),
        .I2(ad_ch6[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch6[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_20 
       (.I0(ad_ch6[10]),
        .I1(gate[10]),
        .I2(ad_ch6[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch6[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_21 
       (.I0(ad_ch6[8]),
        .I1(gate[8]),
        .I2(ad_ch6[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch6[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_22 
       (.I0(gate[6]),
        .I1(ad_ch6_pre[6]),
        .I2(ad_ch6_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch6[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_23 
       (.I0(gate[4]),
        .I1(ad_ch6_pre[4]),
        .I2(ad_ch6_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch6[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_24 
       (.I0(gate[2]),
        .I1(ad_ch6_pre[2]),
        .I2(ad_ch6_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch6[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_25 
       (.I0(gate[0]),
        .I1(ad_ch6_pre[0]),
        .I2(ad_ch6_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch6[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_26 
       (.I0(gate[6]),
        .I1(ad_ch6_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch6_pre[7]),
        .O(\begin_moment_ch6[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_27 
       (.I0(gate[4]),
        .I1(ad_ch6_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch6_pre[5]),
        .O(\begin_moment_ch6[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_28 
       (.I0(gate[2]),
        .I1(ad_ch6_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch6_pre[3]),
        .O(\begin_moment_ch6[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_29 
       (.I0(gate[0]),
        .I1(ad_ch6_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch6_pre[1]),
        .O(\begin_moment_ch6[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_30 
       (.I0(ad_ch6[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch6[7]),
        .O(\begin_moment_ch6[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_31 
       (.I0(ad_ch6[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch6[5]),
        .O(\begin_moment_ch6[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_32 
       (.I0(ad_ch6[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch6[3]),
        .O(\begin_moment_ch6[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_33 
       (.I0(ad_ch6[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch6[1]),
        .O(\begin_moment_ch6[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_34 
       (.I0(ad_ch6[6]),
        .I1(gate[6]),
        .I2(ad_ch6[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch6[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_35 
       (.I0(ad_ch6[4]),
        .I1(gate[4]),
        .I2(ad_ch6[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch6[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_36 
       (.I0(ad_ch6[2]),
        .I1(gate[2]),
        .I2(ad_ch6[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch6[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_37 
       (.I0(ad_ch6[0]),
        .I1(gate[0]),
        .I2(ad_ch6[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch6[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_5 
       (.I0(gate[14]),
        .I1(ad_ch6_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch6_pre[15]),
        .O(\begin_moment_ch6[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_6 
       (.I0(gate[12]),
        .I1(ad_ch6_pre[12]),
        .I2(ad_ch6_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch6[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_7 
       (.I0(gate[10]),
        .I1(ad_ch6_pre[10]),
        .I2(ad_ch6_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch6[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch6[31]_i_8 
       (.I0(gate[8]),
        .I1(ad_ch6_pre[8]),
        .I2(ad_ch6_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch6[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch6[31]_i_9 
       (.I0(gate[14]),
        .I1(ad_ch6_pre[14]),
        .I2(ad_ch6_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch6[31]_i_9_n_0 ));
  FDCE \begin_moment_ch6_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch6[0]));
  FDCE \begin_moment_ch6_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_6 ),
        .Q(begin_moment_ch6[10]));
  FDCE \begin_moment_ch6_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_5 ),
        .Q(begin_moment_ch6[11]));
  FDCE \begin_moment_ch6_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_4 ),
        .Q(begin_moment_ch6[12]));
  FDCE \begin_moment_ch6_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_7 ),
        .Q(begin_moment_ch6[13]));
  FDCE \begin_moment_ch6_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_6 ),
        .Q(begin_moment_ch6[14]));
  FDCE \begin_moment_ch6_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_5 ),
        .Q(begin_moment_ch6[15]));
  FDCE \begin_moment_ch6_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[16]_i_1_n_4 ),
        .Q(begin_moment_ch6[16]));
  FDCE \begin_moment_ch6_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_7 ),
        .Q(begin_moment_ch6[17]));
  FDCE \begin_moment_ch6_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_6 ),
        .Q(begin_moment_ch6[18]));
  FDCE \begin_moment_ch6_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_5 ),
        .Q(begin_moment_ch6[19]));
  FDCE \begin_moment_ch6_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_7 ),
        .Q(begin_moment_ch6[1]));
  FDCE \begin_moment_ch6_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[20]_i_1_n_4 ),
        .Q(begin_moment_ch6[20]));
  FDCE \begin_moment_ch6_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_7 ),
        .Q(begin_moment_ch6[21]));
  FDCE \begin_moment_ch6_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_6 ),
        .Q(begin_moment_ch6[22]));
  FDCE \begin_moment_ch6_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_5 ),
        .Q(begin_moment_ch6[23]));
  FDCE \begin_moment_ch6_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[24]_i_1_n_4 ),
        .Q(begin_moment_ch6[24]));
  FDCE \begin_moment_ch6_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_7 ),
        .Q(begin_moment_ch6[25]));
  FDCE \begin_moment_ch6_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_6 ),
        .Q(begin_moment_ch6[26]));
  FDCE \begin_moment_ch6_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_5 ),
        .Q(begin_moment_ch6[27]));
  FDCE \begin_moment_ch6_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[28]_i_1_n_4 ),
        .Q(begin_moment_ch6[28]));
  FDCE \begin_moment_ch6_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch6[29]));
  FDCE \begin_moment_ch6_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_6 ),
        .Q(begin_moment_ch6[2]));
  FDCE \begin_moment_ch6_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[31]_i_2_n_6 ),
        .Q(begin_moment_ch6[30]));
  FDCE \begin_moment_ch6_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[31]_i_2_n_5 ),
        .Q(begin_moment_ch6[31]));
  CARRY4 \begin_moment_ch6_reg[31]_i_13 
       (.CI(1'b0),
        .CO({\begin_moment_ch6_reg[31]_i_13_n_0 ,\begin_moment_ch6_reg[31]_i_13_n_1 ,\begin_moment_ch6_reg[31]_i_13_n_2 ,\begin_moment_ch6_reg[31]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch6[31]_i_30_n_0 ,\begin_moment_ch6[31]_i_31_n_0 ,\begin_moment_ch6[31]_i_32_n_0 ,\begin_moment_ch6[31]_i_33_n_0 }),
        .O(\NLW_begin_moment_ch6_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch6[31]_i_34_n_0 ,\begin_moment_ch6[31]_i_35_n_0 ,\begin_moment_ch6[31]_i_36_n_0 ,\begin_moment_ch6[31]_i_37_n_0 }));
  CARRY4 \begin_moment_ch6_reg[31]_i_2 
       (.CI(\begin_moment_ch6_reg[31]_i_4_n_0 ),
        .CO({begin_moment_ch6113_in,\begin_moment_ch6_reg[31]_i_2_n_1 ,\begin_moment_ch6_reg[31]_i_2_n_2 ,\begin_moment_ch6_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch6[31]_i_5_n_0 ,\begin_moment_ch6[31]_i_6_n_0 ,\begin_moment_ch6[31]_i_7_n_0 ,\begin_moment_ch6[31]_i_8_n_0 }),
        .O(\NLW_begin_moment_ch6_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch6[31]_i_9_n_0 ,\begin_moment_ch6[31]_i_10_n_0 ,\begin_moment_ch6[31]_i_11_n_0 ,\begin_moment_ch6[31]_i_12_n_0 }));
  CARRY4 \begin_moment_ch6_reg[31]_i_3 
       (.CI(\begin_moment_ch6_reg[31]_i_13_n_0 ),
        .CO({begin_moment_ch61,\begin_moment_ch6_reg[31]_i_3_n_1 ,\begin_moment_ch6_reg[31]_i_3_n_2 ,\begin_moment_ch6_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch6[31]_i_14_n_0 ,\begin_moment_ch6[31]_i_15_n_0 ,\begin_moment_ch6[31]_i_16_n_0 ,\begin_moment_ch6[31]_i_17_n_0 }),
        .O(\NLW_begin_moment_ch6_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch6[31]_i_18_n_0 ,\begin_moment_ch6[31]_i_19_n_0 ,\begin_moment_ch6[31]_i_20_n_0 ,\begin_moment_ch6[31]_i_21_n_0 }));
  CARRY4 \begin_moment_ch6_reg[31]_i_4 
       (.CI(1'b0),
        .CO({\begin_moment_ch6_reg[31]_i_4_n_0 ,\begin_moment_ch6_reg[31]_i_4_n_1 ,\begin_moment_ch6_reg[31]_i_4_n_2 ,\begin_moment_ch6_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch6[31]_i_22_n_0 ,\begin_moment_ch6[31]_i_23_n_0 ,\begin_moment_ch6[31]_i_24_n_0 ,\begin_moment_ch6[31]_i_25_n_0 }),
        .O(\NLW_begin_moment_ch6_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch6[31]_i_26_n_0 ,\begin_moment_ch6[31]_i_27_n_0 ,\begin_moment_ch6[31]_i_28_n_0 ,\begin_moment_ch6[31]_i_29_n_0 }));
  FDCE \begin_moment_ch6_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_5 ),
        .Q(begin_moment_ch6[3]));
  FDCE \begin_moment_ch6_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[4]_i_1_n_4 ),
        .Q(begin_moment_ch6[4]));
  FDCE \begin_moment_ch6_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_7 ),
        .Q(begin_moment_ch6[5]));
  FDCE \begin_moment_ch6_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_6 ),
        .Q(begin_moment_ch6[6]));
  FDCE \begin_moment_ch6_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_5 ),
        .Q(begin_moment_ch6[7]));
  FDCE \begin_moment_ch6_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[8]_i_1_n_4 ),
        .Q(begin_moment_ch6[8]));
  FDCE \begin_moment_ch6_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch60),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch3_reg[12]_i_1_n_7 ),
        .Q(begin_moment_ch6[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch7[31]_i_1 
       (.I0(begin_moment_ch7112_in),
        .I1(begin_moment_ch71),
        .O(begin_moment_ch70));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_10 
       (.I0(gate[12]),
        .I1(ad_ch7_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch7_pre[13]),
        .O(\begin_moment_ch7[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_11 
       (.I0(gate[10]),
        .I1(ad_ch7_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch7_pre[11]),
        .O(\begin_moment_ch7[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_12 
       (.I0(gate[8]),
        .I1(ad_ch7_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch7_pre[9]),
        .O(\begin_moment_ch7[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_14 
       (.I0(ad_ch7[14]),
        .I1(gate[14]),
        .I2(ad_ch7[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch7[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_15 
       (.I0(ad_ch7[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch7[13]),
        .O(\begin_moment_ch7[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_16 
       (.I0(ad_ch7[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch7[11]),
        .O(\begin_moment_ch7[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_17 
       (.I0(ad_ch7[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch7[9]),
        .O(\begin_moment_ch7[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_18 
       (.I0(ad_ch7[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch7[15]),
        .O(\begin_moment_ch7[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_19 
       (.I0(ad_ch7[12]),
        .I1(gate[12]),
        .I2(ad_ch7[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch7[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_20 
       (.I0(ad_ch7[10]),
        .I1(gate[10]),
        .I2(ad_ch7[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch7[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_21 
       (.I0(ad_ch7[8]),
        .I1(gate[8]),
        .I2(ad_ch7[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch7[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_22 
       (.I0(gate[6]),
        .I1(ad_ch7_pre[6]),
        .I2(ad_ch7_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch7[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_23 
       (.I0(gate[4]),
        .I1(ad_ch7_pre[4]),
        .I2(ad_ch7_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch7[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_24 
       (.I0(gate[2]),
        .I1(ad_ch7_pre[2]),
        .I2(ad_ch7_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch7[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_25 
       (.I0(gate[0]),
        .I1(ad_ch7_pre[0]),
        .I2(ad_ch7_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch7[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_26 
       (.I0(gate[6]),
        .I1(ad_ch7_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch7_pre[7]),
        .O(\begin_moment_ch7[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_27 
       (.I0(gate[4]),
        .I1(ad_ch7_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch7_pre[5]),
        .O(\begin_moment_ch7[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_28 
       (.I0(gate[2]),
        .I1(ad_ch7_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch7_pre[3]),
        .O(\begin_moment_ch7[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_29 
       (.I0(gate[0]),
        .I1(ad_ch7_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch7_pre[1]),
        .O(\begin_moment_ch7[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_30 
       (.I0(ad_ch7[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch7[7]),
        .O(\begin_moment_ch7[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_31 
       (.I0(ad_ch7[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch7[5]),
        .O(\begin_moment_ch7[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_32 
       (.I0(ad_ch7[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch7[3]),
        .O(\begin_moment_ch7[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_33 
       (.I0(ad_ch7[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch7[1]),
        .O(\begin_moment_ch7[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_34 
       (.I0(ad_ch7[6]),
        .I1(gate[6]),
        .I2(ad_ch7[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch7[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_35 
       (.I0(ad_ch7[4]),
        .I1(gate[4]),
        .I2(ad_ch7[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch7[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_36 
       (.I0(ad_ch7[2]),
        .I1(gate[2]),
        .I2(ad_ch7[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch7[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_37 
       (.I0(ad_ch7[0]),
        .I1(gate[0]),
        .I2(ad_ch7[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch7[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_5 
       (.I0(gate[14]),
        .I1(ad_ch7_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch7_pre[15]),
        .O(\begin_moment_ch7[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_6 
       (.I0(gate[12]),
        .I1(ad_ch7_pre[12]),
        .I2(ad_ch7_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch7[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_7 
       (.I0(gate[10]),
        .I1(ad_ch7_pre[10]),
        .I2(ad_ch7_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch7[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch7[31]_i_8 
       (.I0(gate[8]),
        .I1(ad_ch7_pre[8]),
        .I2(ad_ch7_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch7[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch7[31]_i_9 
       (.I0(gate[14]),
        .I1(ad_ch7_pre[14]),
        .I2(ad_ch7_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch7[31]_i_9_n_0 ));
  FDCE \begin_moment_ch7_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch7[0]));
  FDCE \begin_moment_ch7_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_4 ),
        .Q(begin_moment_ch7[10]));
  FDCE \begin_moment_ch7_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_7 ),
        .Q(begin_moment_ch7[11]));
  FDCE \begin_moment_ch7_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .Q(begin_moment_ch7[12]));
  FDCE \begin_moment_ch7_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .Q(begin_moment_ch7[13]));
  FDCE \begin_moment_ch7_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .Q(begin_moment_ch7[14]));
  FDCE \begin_moment_ch7_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .Q(begin_moment_ch7[15]));
  FDCE \begin_moment_ch7_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .Q(begin_moment_ch7[16]));
  FDCE \begin_moment_ch7_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .Q(begin_moment_ch7[17]));
  FDCE \begin_moment_ch7_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .Q(begin_moment_ch7[18]));
  FDCE \begin_moment_ch7_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .Q(begin_moment_ch7[19]));
  FDCE \begin_moment_ch7_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_6 ),
        .Q(begin_moment_ch7[1]));
  FDCE \begin_moment_ch7_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .Q(begin_moment_ch7[20]));
  FDCE \begin_moment_ch7_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .Q(begin_moment_ch7[21]));
  FDCE \begin_moment_ch7_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .Q(begin_moment_ch7[22]));
  FDCE \begin_moment_ch7_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .Q(begin_moment_ch7[23]));
  FDCE \begin_moment_ch7_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .Q(begin_moment_ch7[24]));
  FDCE \begin_moment_ch7_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .Q(begin_moment_ch7[25]));
  FDCE \begin_moment_ch7_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .Q(begin_moment_ch7[26]));
  FDCE \begin_moment_ch7_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .Q(begin_moment_ch7[27]));
  FDCE \begin_moment_ch7_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .Q(begin_moment_ch7[28]));
  FDCE \begin_moment_ch7_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .Q(begin_moment_ch7[29]));
  FDCE \begin_moment_ch7_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .Q(begin_moment_ch7[2]));
  FDCE \begin_moment_ch7_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .Q(begin_moment_ch7[30]));
  FDCE \begin_moment_ch7_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch7[31]));
  CARRY4 \begin_moment_ch7_reg[31]_i_13 
       (.CI(1'b0),
        .CO({\begin_moment_ch7_reg[31]_i_13_n_0 ,\begin_moment_ch7_reg[31]_i_13_n_1 ,\begin_moment_ch7_reg[31]_i_13_n_2 ,\begin_moment_ch7_reg[31]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch7[31]_i_30_n_0 ,\begin_moment_ch7[31]_i_31_n_0 ,\begin_moment_ch7[31]_i_32_n_0 ,\begin_moment_ch7[31]_i_33_n_0 }),
        .O(\NLW_begin_moment_ch7_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch7[31]_i_34_n_0 ,\begin_moment_ch7[31]_i_35_n_0 ,\begin_moment_ch7[31]_i_36_n_0 ,\begin_moment_ch7[31]_i_37_n_0 }));
  CARRY4 \begin_moment_ch7_reg[31]_i_2 
       (.CI(\begin_moment_ch7_reg[31]_i_4_n_0 ),
        .CO({begin_moment_ch7112_in,\begin_moment_ch7_reg[31]_i_2_n_1 ,\begin_moment_ch7_reg[31]_i_2_n_2 ,\begin_moment_ch7_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch7[31]_i_5_n_0 ,\begin_moment_ch7[31]_i_6_n_0 ,\begin_moment_ch7[31]_i_7_n_0 ,\begin_moment_ch7[31]_i_8_n_0 }),
        .O(\NLW_begin_moment_ch7_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch7[31]_i_9_n_0 ,\begin_moment_ch7[31]_i_10_n_0 ,\begin_moment_ch7[31]_i_11_n_0 ,\begin_moment_ch7[31]_i_12_n_0 }));
  CARRY4 \begin_moment_ch7_reg[31]_i_3 
       (.CI(\begin_moment_ch7_reg[31]_i_13_n_0 ),
        .CO({begin_moment_ch71,\begin_moment_ch7_reg[31]_i_3_n_1 ,\begin_moment_ch7_reg[31]_i_3_n_2 ,\begin_moment_ch7_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch7[31]_i_14_n_0 ,\begin_moment_ch7[31]_i_15_n_0 ,\begin_moment_ch7[31]_i_16_n_0 ,\begin_moment_ch7[31]_i_17_n_0 }),
        .O(\NLW_begin_moment_ch7_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch7[31]_i_18_n_0 ,\begin_moment_ch7[31]_i_19_n_0 ,\begin_moment_ch7[31]_i_20_n_0 ,\begin_moment_ch7[31]_i_21_n_0 }));
  CARRY4 \begin_moment_ch7_reg[31]_i_4 
       (.CI(1'b0),
        .CO({\begin_moment_ch7_reg[31]_i_4_n_0 ,\begin_moment_ch7_reg[31]_i_4_n_1 ,\begin_moment_ch7_reg[31]_i_4_n_2 ,\begin_moment_ch7_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch7[31]_i_22_n_0 ,\begin_moment_ch7[31]_i_23_n_0 ,\begin_moment_ch7[31]_i_24_n_0 ,\begin_moment_ch7[31]_i_25_n_0 }),
        .O(\NLW_begin_moment_ch7_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch7[31]_i_26_n_0 ,\begin_moment_ch7[31]_i_27_n_0 ,\begin_moment_ch7[31]_i_28_n_0 ,\begin_moment_ch7[31]_i_29_n_0 }));
  FDCE \begin_moment_ch7_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_7 ),
        .Q(begin_moment_ch7[3]));
  FDCE \begin_moment_ch7_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .Q(begin_moment_ch7[4]));
  FDCE \begin_moment_ch7_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .Q(begin_moment_ch7[5]));
  FDCE \begin_moment_ch7_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_4 ),
        .Q(begin_moment_ch7[6]));
  FDCE \begin_moment_ch7_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_7 ),
        .Q(begin_moment_ch7[7]));
  FDCE \begin_moment_ch7_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .Q(begin_moment_ch7[8]));
  FDCE \begin_moment_ch7_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch70),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_5 ),
        .Q(begin_moment_ch7[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \begin_moment_ch8[31]_i_1 
       (.I0(begin_moment_ch8111_in),
        .I1(begin_moment_ch81),
        .O(begin_moment_ch80));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_10 
       (.I0(gate[12]),
        .I1(ad_ch8_pre[12]),
        .I2(gate[13]),
        .I3(ad_ch8_pre[13]),
        .O(\begin_moment_ch8[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_11 
       (.I0(gate[10]),
        .I1(ad_ch8_pre[10]),
        .I2(gate[11]),
        .I3(ad_ch8_pre[11]),
        .O(\begin_moment_ch8[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_12 
       (.I0(gate[8]),
        .I1(ad_ch8_pre[8]),
        .I2(gate[9]),
        .I3(ad_ch8_pre[9]),
        .O(\begin_moment_ch8[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_14 
       (.I0(ad_ch8[14]),
        .I1(gate[14]),
        .I2(ad_ch8[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch8[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_15 
       (.I0(ad_ch8[12]),
        .I1(gate[12]),
        .I2(gate[13]),
        .I3(ad_ch8[13]),
        .O(\begin_moment_ch8[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_16 
       (.I0(ad_ch8[10]),
        .I1(gate[10]),
        .I2(gate[11]),
        .I3(ad_ch8[11]),
        .O(\begin_moment_ch8[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_17 
       (.I0(ad_ch8[8]),
        .I1(gate[8]),
        .I2(gate[9]),
        .I3(ad_ch8[9]),
        .O(\begin_moment_ch8[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_18 
       (.I0(ad_ch8[14]),
        .I1(gate[14]),
        .I2(gate[15]),
        .I3(ad_ch8[15]),
        .O(\begin_moment_ch8[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_19 
       (.I0(ad_ch8[12]),
        .I1(gate[12]),
        .I2(ad_ch8[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch8[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_20 
       (.I0(ad_ch8[10]),
        .I1(gate[10]),
        .I2(ad_ch8[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch8[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_21 
       (.I0(ad_ch8[8]),
        .I1(gate[8]),
        .I2(ad_ch8[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch8[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_22 
       (.I0(gate[6]),
        .I1(ad_ch8_pre[6]),
        .I2(ad_ch8_pre[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch8[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_23 
       (.I0(gate[4]),
        .I1(ad_ch8_pre[4]),
        .I2(ad_ch8_pre[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch8[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_24 
       (.I0(gate[2]),
        .I1(ad_ch8_pre[2]),
        .I2(ad_ch8_pre[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch8[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_25 
       (.I0(gate[0]),
        .I1(ad_ch8_pre[0]),
        .I2(ad_ch8_pre[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch8[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_26 
       (.I0(gate[6]),
        .I1(ad_ch8_pre[6]),
        .I2(gate[7]),
        .I3(ad_ch8_pre[7]),
        .O(\begin_moment_ch8[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_27 
       (.I0(gate[4]),
        .I1(ad_ch8_pre[4]),
        .I2(gate[5]),
        .I3(ad_ch8_pre[5]),
        .O(\begin_moment_ch8[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_28 
       (.I0(gate[2]),
        .I1(ad_ch8_pre[2]),
        .I2(gate[3]),
        .I3(ad_ch8_pre[3]),
        .O(\begin_moment_ch8[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_29 
       (.I0(gate[0]),
        .I1(ad_ch8_pre[0]),
        .I2(gate[1]),
        .I3(ad_ch8_pre[1]),
        .O(\begin_moment_ch8[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_30 
       (.I0(ad_ch8[6]),
        .I1(gate[6]),
        .I2(gate[7]),
        .I3(ad_ch8[7]),
        .O(\begin_moment_ch8[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_31 
       (.I0(ad_ch8[4]),
        .I1(gate[4]),
        .I2(gate[5]),
        .I3(ad_ch8[5]),
        .O(\begin_moment_ch8[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_32 
       (.I0(ad_ch8[2]),
        .I1(gate[2]),
        .I2(gate[3]),
        .I3(ad_ch8[3]),
        .O(\begin_moment_ch8[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_33 
       (.I0(ad_ch8[0]),
        .I1(gate[0]),
        .I2(gate[1]),
        .I3(ad_ch8[1]),
        .O(\begin_moment_ch8[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_34 
       (.I0(ad_ch8[6]),
        .I1(gate[6]),
        .I2(ad_ch8[7]),
        .I3(gate[7]),
        .O(\begin_moment_ch8[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_35 
       (.I0(ad_ch8[4]),
        .I1(gate[4]),
        .I2(ad_ch8[5]),
        .I3(gate[5]),
        .O(\begin_moment_ch8[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_36 
       (.I0(ad_ch8[2]),
        .I1(gate[2]),
        .I2(ad_ch8[3]),
        .I3(gate[3]),
        .O(\begin_moment_ch8[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_37 
       (.I0(ad_ch8[0]),
        .I1(gate[0]),
        .I2(ad_ch8[1]),
        .I3(gate[1]),
        .O(\begin_moment_ch8[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_5 
       (.I0(gate[14]),
        .I1(ad_ch8_pre[14]),
        .I2(gate[15]),
        .I3(ad_ch8_pre[15]),
        .O(\begin_moment_ch8[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_6 
       (.I0(gate[12]),
        .I1(ad_ch8_pre[12]),
        .I2(ad_ch8_pre[13]),
        .I3(gate[13]),
        .O(\begin_moment_ch8[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_7 
       (.I0(gate[10]),
        .I1(ad_ch8_pre[10]),
        .I2(ad_ch8_pre[11]),
        .I3(gate[11]),
        .O(\begin_moment_ch8[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \begin_moment_ch8[31]_i_8 
       (.I0(gate[8]),
        .I1(ad_ch8_pre[8]),
        .I2(ad_ch8_pre[9]),
        .I3(gate[9]),
        .O(\begin_moment_ch8[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \begin_moment_ch8[31]_i_9 
       (.I0(gate[14]),
        .I1(ad_ch8_pre[14]),
        .I2(ad_ch8_pre[15]),
        .I3(gate[15]),
        .O(\begin_moment_ch8[31]_i_9_n_0 ));
  FDCE \begin_moment_ch8_reg[0] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_7 ),
        .Q(begin_moment_ch8[0]));
  FDCE \begin_moment_ch8_reg[10] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_4 ),
        .Q(begin_moment_ch8[10]));
  FDCE \begin_moment_ch8_reg[11] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_7 ),
        .Q(begin_moment_ch8[11]));
  FDCE \begin_moment_ch8_reg[12] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_6 ),
        .Q(begin_moment_ch8[12]));
  FDCE \begin_moment_ch8_reg[13] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_5 ),
        .Q(begin_moment_ch8[13]));
  FDCE \begin_moment_ch8_reg[14] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[14]_i_1_n_4 ),
        .Q(begin_moment_ch8[14]));
  FDCE \begin_moment_ch8_reg[15] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_7 ),
        .Q(begin_moment_ch8[15]));
  FDCE \begin_moment_ch8_reg[16] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_6 ),
        .Q(begin_moment_ch8[16]));
  FDCE \begin_moment_ch8_reg[17] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_5 ),
        .Q(begin_moment_ch8[17]));
  FDCE \begin_moment_ch8_reg[18] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[18]_i_1_n_4 ),
        .Q(begin_moment_ch8[18]));
  FDCE \begin_moment_ch8_reg[19] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_7 ),
        .Q(begin_moment_ch8[19]));
  FDCE \begin_moment_ch8_reg[1] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_6 ),
        .Q(begin_moment_ch8[1]));
  FDCE \begin_moment_ch8_reg[20] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_6 ),
        .Q(begin_moment_ch8[20]));
  FDCE \begin_moment_ch8_reg[21] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_5 ),
        .Q(begin_moment_ch8[21]));
  FDCE \begin_moment_ch8_reg[22] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[22]_i_1_n_4 ),
        .Q(begin_moment_ch8[22]));
  FDCE \begin_moment_ch8_reg[23] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_7 ),
        .Q(begin_moment_ch8[23]));
  FDCE \begin_moment_ch8_reg[24] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_6 ),
        .Q(begin_moment_ch8[24]));
  FDCE \begin_moment_ch8_reg[25] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_5 ),
        .Q(begin_moment_ch8[25]));
  FDCE \begin_moment_ch8_reg[26] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[26]_i_1_n_4 ),
        .Q(begin_moment_ch8[26]));
  FDCE \begin_moment_ch8_reg[27] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_7 ),
        .Q(begin_moment_ch8[27]));
  FDCE \begin_moment_ch8_reg[28] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_6 ),
        .Q(begin_moment_ch8[28]));
  FDCE \begin_moment_ch8_reg[29] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_5 ),
        .Q(begin_moment_ch8[29]));
  FDCE \begin_moment_ch8_reg[2] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[2]_i_1_n_5 ),
        .Q(begin_moment_ch8[2]));
  FDCE \begin_moment_ch8_reg[30] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[30]_i_1_n_4 ),
        .Q(begin_moment_ch8[30]));
  FDCE \begin_moment_ch8_reg[31] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch8[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[31]_i_2_n_7 ),
        .Q(begin_moment_ch8[31]));
  CARRY4 \begin_moment_ch8_reg[31]_i_13 
       (.CI(1'b0),
        .CO({\begin_moment_ch8_reg[31]_i_13_n_0 ,\begin_moment_ch8_reg[31]_i_13_n_1 ,\begin_moment_ch8_reg[31]_i_13_n_2 ,\begin_moment_ch8_reg[31]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\begin_moment_ch8[31]_i_30_n_0 ,\begin_moment_ch8[31]_i_31_n_0 ,\begin_moment_ch8[31]_i_32_n_0 ,\begin_moment_ch8[31]_i_33_n_0 }),
        .O(\NLW_begin_moment_ch8_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch8[31]_i_34_n_0 ,\begin_moment_ch8[31]_i_35_n_0 ,\begin_moment_ch8[31]_i_36_n_0 ,\begin_moment_ch8[31]_i_37_n_0 }));
  CARRY4 \begin_moment_ch8_reg[31]_i_2 
       (.CI(\begin_moment_ch8_reg[31]_i_4_n_0 ),
        .CO({begin_moment_ch8111_in,\begin_moment_ch8_reg[31]_i_2_n_1 ,\begin_moment_ch8_reg[31]_i_2_n_2 ,\begin_moment_ch8_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch8[31]_i_5_n_0 ,\begin_moment_ch8[31]_i_6_n_0 ,\begin_moment_ch8[31]_i_7_n_0 ,\begin_moment_ch8[31]_i_8_n_0 }),
        .O(\NLW_begin_moment_ch8_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch8[31]_i_9_n_0 ,\begin_moment_ch8[31]_i_10_n_0 ,\begin_moment_ch8[31]_i_11_n_0 ,\begin_moment_ch8[31]_i_12_n_0 }));
  CARRY4 \begin_moment_ch8_reg[31]_i_3 
       (.CI(\begin_moment_ch8_reg[31]_i_13_n_0 ),
        .CO({begin_moment_ch81,\begin_moment_ch8_reg[31]_i_3_n_1 ,\begin_moment_ch8_reg[31]_i_3_n_2 ,\begin_moment_ch8_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch8[31]_i_14_n_0 ,\begin_moment_ch8[31]_i_15_n_0 ,\begin_moment_ch8[31]_i_16_n_0 ,\begin_moment_ch8[31]_i_17_n_0 }),
        .O(\NLW_begin_moment_ch8_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch8[31]_i_18_n_0 ,\begin_moment_ch8[31]_i_19_n_0 ,\begin_moment_ch8[31]_i_20_n_0 ,\begin_moment_ch8[31]_i_21_n_0 }));
  CARRY4 \begin_moment_ch8_reg[31]_i_4 
       (.CI(1'b0),
        .CO({\begin_moment_ch8_reg[31]_i_4_n_0 ,\begin_moment_ch8_reg[31]_i_4_n_1 ,\begin_moment_ch8_reg[31]_i_4_n_2 ,\begin_moment_ch8_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\begin_moment_ch8[31]_i_22_n_0 ,\begin_moment_ch8[31]_i_23_n_0 ,\begin_moment_ch8[31]_i_24_n_0 ,\begin_moment_ch8[31]_i_25_n_0 }),
        .O(\NLW_begin_moment_ch8_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\begin_moment_ch8[31]_i_26_n_0 ,\begin_moment_ch8[31]_i_27_n_0 ,\begin_moment_ch8[31]_i_28_n_0 ,\begin_moment_ch8[31]_i_29_n_0 }));
  FDCE \begin_moment_ch8_reg[3] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_7 ),
        .Q(begin_moment_ch8[3]));
  FDCE \begin_moment_ch8_reg[4] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_6 ),
        .Q(begin_moment_ch8[4]));
  FDCE \begin_moment_ch8_reg[5] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_5 ),
        .Q(begin_moment_ch8[5]));
  FDCE \begin_moment_ch8_reg[6] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[6]_i_1_n_4 ),
        .Q(begin_moment_ch8[6]));
  FDCE \begin_moment_ch8_reg[7] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_7 ),
        .Q(begin_moment_ch8[7]));
  FDCE \begin_moment_ch8_reg[8] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_6 ),
        .Q(begin_moment_ch8[8]));
  FDCE \begin_moment_ch8_reg[9] 
       (.C(clk),
        .CE(begin_moment_ch80),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(\begin_moment_ch1_reg[10]_i_1_n_5 ),
        .Q(begin_moment_ch8[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    count_start_i_1
       (.I0(pause_ch12),
        .I1(pause_ch1210_in),
        .I2(count_start_i_4_n_0),
        .I3(count_start_i_5_n_0),
        .I4(count_start_i_6_n_0),
        .I5(count_start_i_7_n_0),
        .O(count_start_reg0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_10
       (.I0(ad_ch1[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch1[13]),
        .O(count_start_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_11
       (.I0(ad_ch1[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch1[11]),
        .O(count_start_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_12
       (.I0(ad_ch1[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch1[9]),
        .O(count_start_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_13
       (.I0(ad_ch1[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch1[15]),
        .O(count_start_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_14
       (.I0(ad_ch1[12]),
        .I1(gate_high[12]),
        .I2(ad_ch1[13]),
        .I3(gate_high[13]),
        .O(count_start_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_15
       (.I0(ad_ch1[10]),
        .I1(gate_high[10]),
        .I2(ad_ch1[11]),
        .I3(gate_high[11]),
        .O(count_start_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_16
       (.I0(ad_ch1[8]),
        .I1(gate_high[8]),
        .I2(ad_ch1[9]),
        .I3(gate_high[9]),
        .O(count_start_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_18
       (.I0(gate_high[14]),
        .I1(ad_ch1_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch1_pre[15]),
        .O(count_start_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_19
       (.I0(gate_high[12]),
        .I1(ad_ch1_pre[12]),
        .I2(ad_ch1_pre[13]),
        .I3(gate_high[13]),
        .O(count_start_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_20
       (.I0(gate_high[10]),
        .I1(ad_ch1_pre[10]),
        .I2(ad_ch1_pre[11]),
        .I3(gate_high[11]),
        .O(count_start_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_21
       (.I0(gate_high[8]),
        .I1(ad_ch1_pre[8]),
        .I2(ad_ch1_pre[9]),
        .I3(gate_high[9]),
        .O(count_start_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_22
       (.I0(gate_high[14]),
        .I1(ad_ch1_pre[14]),
        .I2(ad_ch1_pre[15]),
        .I3(gate_high[15]),
        .O(count_start_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_23
       (.I0(gate_high[12]),
        .I1(ad_ch1_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch1_pre[13]),
        .O(count_start_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_24
       (.I0(gate_high[10]),
        .I1(ad_ch1_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch1_pre[11]),
        .O(count_start_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_25
       (.I0(gate_high[8]),
        .I1(ad_ch1_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch1_pre[9]),
        .O(count_start_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000FF7F0000)) 
    count_start_i_26
       (.I0(pause_ch3_i_46_n_0),
        .I1(delay_timmer[19]),
        .I2(delay_timmer[16]),
        .I3(pause_ch3_i_45_n_0),
        .I4(pause_ch3_i_25_n_0),
        .I5(delay_timmer[24]),
        .O(count_start_i_26_n_0));
  LUT4 #(
    .INIT(16'h20F0)) 
    count_start_i_27
       (.I0(count_start_i_44_n_0),
        .I1(pause_ch3_i_47_n_0),
        .I2(pause_ch3_i_25_n_0),
        .I3(delay_timmer[25]),
        .O(count_start_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_28
       (.I0(ad_ch1[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch1[7]),
        .O(count_start_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_29
       (.I0(ad_ch1[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch1[5]),
        .O(count_start_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_30
       (.I0(ad_ch1[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch1[3]),
        .O(count_start_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_31
       (.I0(ad_ch1[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch1[1]),
        .O(count_start_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_32
       (.I0(ad_ch1[6]),
        .I1(gate_high[6]),
        .I2(ad_ch1[7]),
        .I3(gate_high[7]),
        .O(count_start_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_33
       (.I0(ad_ch1[4]),
        .I1(gate_high[4]),
        .I2(ad_ch1[5]),
        .I3(gate_high[5]),
        .O(count_start_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_34
       (.I0(ad_ch1[2]),
        .I1(gate_high[2]),
        .I2(ad_ch1[3]),
        .I3(gate_high[3]),
        .O(count_start_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_35
       (.I0(ad_ch1[0]),
        .I1(gate_high[0]),
        .I2(ad_ch1[1]),
        .I3(gate_high[1]),
        .O(count_start_i_35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_36
       (.I0(gate_high[6]),
        .I1(ad_ch1_pre[6]),
        .I2(ad_ch1_pre[7]),
        .I3(gate_high[7]),
        .O(count_start_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_37
       (.I0(gate_high[4]),
        .I1(ad_ch1_pre[4]),
        .I2(ad_ch1_pre[5]),
        .I3(gate_high[5]),
        .O(count_start_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_38
       (.I0(gate_high[2]),
        .I1(ad_ch1_pre[2]),
        .I2(ad_ch1_pre[3]),
        .I3(gate_high[3]),
        .O(count_start_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_39
       (.I0(gate_high[0]),
        .I1(ad_ch1_pre[0]),
        .I2(ad_ch1_pre[1]),
        .I3(gate_high[1]),
        .O(count_start_i_39_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    count_start_i_4
       (.I0(pause_ch51),
        .I1(pause_ch516_in),
        .I2(pause_ch61),
        .I3(pause_ch615_in),
        .O(count_start_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_40
       (.I0(gate_high[6]),
        .I1(ad_ch1_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch1_pre[7]),
        .O(count_start_i_40_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_41
       (.I0(gate_high[4]),
        .I1(ad_ch1_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch1_pre[5]),
        .O(count_start_i_41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_42
       (.I0(gate_high[2]),
        .I1(ad_ch1_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch1_pre[3]),
        .O(count_start_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    count_start_i_43
       (.I0(gate_high[0]),
        .I1(ad_ch1_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch1_pre[1]),
        .O(count_start_i_43_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    count_start_i_44
       (.I0(delay_timmer[24]),
        .I1(delay_timmer[18]),
        .I2(delay_timmer[16]),
        .I3(delay_timmer[11]),
        .O(count_start_i_44_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    count_start_i_5
       (.I0(pause_ch71),
        .I1(pause_ch714_in),
        .I2(pause_ch81),
        .I3(pause_ch813_in),
        .O(count_start_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    count_start_i_6
       (.I0(pause_ch3_i_23_n_0),
        .I1(count_start_i_26_n_0),
        .I2(count_start_i_27_n_0),
        .I3(count_start),
        .I4(pause_ch22),
        .I5(pause_ch229_in),
        .O(count_start_i_6_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    count_start_i_7
       (.I0(pause_ch32),
        .I1(pause_ch328_in),
        .I2(pause_ch41),
        .I3(pause_ch417_in),
        .O(count_start_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    count_start_i_9
       (.I0(ad_ch1[14]),
        .I1(gate_high[14]),
        .I2(ad_ch1[15]),
        .I3(gate_high[15]),
        .O(count_start_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE count_start_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(count_start_reg0),
        .Q(count_start));
  CARRY4 count_start_reg_i_17
       (.CI(1'b0),
        .CO({count_start_reg_i_17_n_0,count_start_reg_i_17_n_1,count_start_reg_i_17_n_2,count_start_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({count_start_i_36_n_0,count_start_i_37_n_0,count_start_i_38_n_0,count_start_i_39_n_0}),
        .O(NLW_count_start_reg_i_17_O_UNCONNECTED[3:0]),
        .S({count_start_i_40_n_0,count_start_i_41_n_0,count_start_i_42_n_0,count_start_i_43_n_0}));
  CARRY4 count_start_reg_i_2
       (.CI(count_start_reg_i_8_n_0),
        .CO({pause_ch12,count_start_reg_i_2_n_1,count_start_reg_i_2_n_2,count_start_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({count_start_i_9_n_0,count_start_i_10_n_0,count_start_i_11_n_0,count_start_i_12_n_0}),
        .O(NLW_count_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({count_start_i_13_n_0,count_start_i_14_n_0,count_start_i_15_n_0,count_start_i_16_n_0}));
  CARRY4 count_start_reg_i_3
       (.CI(count_start_reg_i_17_n_0),
        .CO({pause_ch1210_in,count_start_reg_i_3_n_1,count_start_reg_i_3_n_2,count_start_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({count_start_i_18_n_0,count_start_i_19_n_0,count_start_i_20_n_0,count_start_i_21_n_0}),
        .O(NLW_count_start_reg_i_3_O_UNCONNECTED[3:0]),
        .S({count_start_i_22_n_0,count_start_i_23_n_0,count_start_i_24_n_0,count_start_i_25_n_0}));
  CARRY4 count_start_reg_i_8
       (.CI(1'b0),
        .CO({count_start_reg_i_8_n_0,count_start_reg_i_8_n_1,count_start_reg_i_8_n_2,count_start_reg_i_8_n_3}),
        .CYINIT(1'b1),
        .DI({count_start_i_28_n_0,count_start_i_29_n_0,count_start_i_30_n_0,count_start_i_31_n_0}),
        .O(NLW_count_start_reg_i_8_O_UNCONNECTED[3:0]),
        .S({count_start_i_32_n_0,count_start_i_33_n_0,count_start_i_34_n_0,count_start_i_35_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch1_backup[47]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch1_backup[47]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch1_backup[63]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch1_backup[63]_i_1_n_0 ));
  FDCE \data_buf_ch1_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[0]),
        .Q(data_buf_ch1_backup[0]));
  FDCE \data_buf_ch1_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[10]),
        .Q(data_buf_ch1_backup[10]));
  FDCE \data_buf_ch1_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[11]),
        .Q(data_buf_ch1_backup[11]));
  FDCE \data_buf_ch1_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[12]),
        .Q(data_buf_ch1_backup[12]));
  FDCE \data_buf_ch1_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[13]),
        .Q(data_buf_ch1_backup[13]));
  FDCE \data_buf_ch1_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[14]),
        .Q(data_buf_ch1_backup[14]));
  FDCE \data_buf_ch1_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[15]),
        .Q(data_buf_ch1_backup[15]));
  FDCE \data_buf_ch1_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[16]),
        .Q(data_buf_ch1_backup[16]));
  FDCE \data_buf_ch1_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[17]),
        .Q(data_buf_ch1_backup[17]));
  FDCE \data_buf_ch1_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[18]),
        .Q(data_buf_ch1_backup[18]));
  FDCE \data_buf_ch1_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[19]),
        .Q(data_buf_ch1_backup[19]));
  FDCE \data_buf_ch1_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[1]),
        .Q(data_buf_ch1_backup[1]));
  FDCE \data_buf_ch1_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[20]),
        .Q(data_buf_ch1_backup[20]));
  FDCE \data_buf_ch1_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[21]),
        .Q(data_buf_ch1_backup[21]));
  FDCE \data_buf_ch1_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[22]),
        .Q(data_buf_ch1_backup[22]));
  FDCE \data_buf_ch1_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[23]),
        .Q(data_buf_ch1_backup[23]));
  FDCE \data_buf_ch1_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[24]),
        .Q(data_buf_ch1_backup[24]));
  FDCE \data_buf_ch1_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[25]),
        .Q(data_buf_ch1_backup[25]));
  FDCE \data_buf_ch1_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[26]),
        .Q(data_buf_ch1_backup[26]));
  FDCE \data_buf_ch1_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[27]),
        .Q(data_buf_ch1_backup[27]));
  FDCE \data_buf_ch1_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[28]),
        .Q(data_buf_ch1_backup[28]));
  FDCE \data_buf_ch1_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[29]),
        .Q(data_buf_ch1_backup[29]));
  FDCE \data_buf_ch1_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[2]),
        .Q(data_buf_ch1_backup[2]));
  FDCE \data_buf_ch1_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[30]),
        .Q(data_buf_ch1_backup[30]));
  FDCE \data_buf_ch1_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[31]),
        .Q(data_buf_ch1_backup[31]));
  FDCE \data_buf_ch1_backup_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[32]),
        .Q(data_buf_ch1_backup[32]));
  FDCE \data_buf_ch1_backup_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[33]),
        .Q(data_buf_ch1_backup[33]));
  FDCE \data_buf_ch1_backup_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[34]),
        .Q(data_buf_ch1_backup[34]));
  FDCE \data_buf_ch1_backup_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[35]),
        .Q(data_buf_ch1_backup[35]));
  FDCE \data_buf_ch1_backup_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[36]),
        .Q(data_buf_ch1_backup[36]));
  FDCE \data_buf_ch1_backup_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[37]),
        .Q(data_buf_ch1_backup[37]));
  FDCE \data_buf_ch1_backup_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[38]),
        .Q(data_buf_ch1_backup[38]));
  FDCE \data_buf_ch1_backup_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[39]),
        .Q(data_buf_ch1_backup[39]));
  FDCE \data_buf_ch1_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[3]),
        .Q(data_buf_ch1_backup[3]));
  FDCE \data_buf_ch1_backup_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[40]),
        .Q(data_buf_ch1_backup[40]));
  FDCE \data_buf_ch1_backup_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[41]),
        .Q(data_buf_ch1_backup[41]));
  FDCE \data_buf_ch1_backup_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[42]),
        .Q(data_buf_ch1_backup[42]));
  FDCE \data_buf_ch1_backup_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[43]),
        .Q(data_buf_ch1_backup[43]));
  FDCE \data_buf_ch1_backup_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[44]),
        .Q(data_buf_ch1_backup[44]));
  FDCE \data_buf_ch1_backup_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[45]),
        .Q(data_buf_ch1_backup[45]));
  FDCE \data_buf_ch1_backup_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[46]),
        .Q(data_buf_ch1_backup[46]));
  FDCE \data_buf_ch1_backup_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[47]),
        .Q(data_buf_ch1_backup[47]));
  FDCE \data_buf_ch1_backup_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[48]),
        .Q(data_buf_ch1_backup[48]));
  FDCE \data_buf_ch1_backup_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[49]),
        .Q(data_buf_ch1_backup[49]));
  FDCE \data_buf_ch1_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[4]),
        .Q(data_buf_ch1_backup[4]));
  FDCE \data_buf_ch1_backup_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[50]),
        .Q(data_buf_ch1_backup[50]));
  FDCE \data_buf_ch1_backup_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[51]),
        .Q(data_buf_ch1_backup[51]));
  FDCE \data_buf_ch1_backup_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[52]),
        .Q(data_buf_ch1_backup[52]));
  FDCE \data_buf_ch1_backup_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[53]),
        .Q(data_buf_ch1_backup[53]));
  FDCE \data_buf_ch1_backup_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[54]),
        .Q(data_buf_ch1_backup[54]));
  FDCE \data_buf_ch1_backup_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[55]),
        .Q(data_buf_ch1_backup[55]));
  FDCE \data_buf_ch1_backup_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[56]),
        .Q(data_buf_ch1_backup[56]));
  FDCE \data_buf_ch1_backup_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[57]),
        .Q(data_buf_ch1_backup[57]));
  FDCE \data_buf_ch1_backup_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[58]),
        .Q(data_buf_ch1_backup[58]));
  FDCE \data_buf_ch1_backup_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[59]),
        .Q(data_buf_ch1_backup[59]));
  FDCE \data_buf_ch1_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[5]),
        .Q(data_buf_ch1_backup[5]));
  FDCE \data_buf_ch1_backup_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[60]),
        .Q(data_buf_ch1_backup[60]));
  FDCE \data_buf_ch1_backup_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[61]),
        .Q(data_buf_ch1_backup[61]));
  FDCE \data_buf_ch1_backup_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[62]),
        .Q(data_buf_ch1_backup[62]));
  FDCE \data_buf_ch1_backup_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch1[63]),
        .Q(data_buf_ch1_backup[63]));
  FDCE \data_buf_ch1_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[6]),
        .Q(data_buf_ch1_backup[6]));
  FDCE \data_buf_ch1_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[7]),
        .Q(data_buf_ch1_backup[7]));
  FDCE \data_buf_ch1_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[8]),
        .Q(data_buf_ch1_backup[8]));
  FDCE \data_buf_ch1_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch1[9]),
        .Q(data_buf_ch1_backup[9]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[0] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[0]),
        .Q(data_buf_ch1[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[10] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[10]),
        .Q(data_buf_ch1[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[11] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[11]),
        .Q(data_buf_ch1[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[12] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[12]),
        .Q(data_buf_ch1[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[13] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[13]),
        .Q(data_buf_ch1[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[14] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[14]),
        .Q(data_buf_ch1[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[15] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[15]),
        .Q(data_buf_ch1[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[16] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[16]),
        .Q(data_buf_ch1[16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[17] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[17]),
        .Q(data_buf_ch1[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[18] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[18]),
        .Q(data_buf_ch1[18]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[19] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[19]),
        .Q(data_buf_ch1[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[1] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[1]),
        .Q(data_buf_ch1[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[20] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[20]),
        .Q(data_buf_ch1[20]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[21] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[21]),
        .Q(data_buf_ch1[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[22] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[22]),
        .Q(data_buf_ch1[22]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[23] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[23]),
        .Q(data_buf_ch1[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[24] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[24]),
        .Q(data_buf_ch1[24]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[25] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[25]),
        .Q(data_buf_ch1[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[26] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[26]),
        .Q(data_buf_ch1[26]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[27] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch1[27]),
        .Q(data_buf_ch1[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[28] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch1[28]),
        .Q(data_buf_ch1[28]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[29] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch1[29]),
        .Q(data_buf_ch1[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[2] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[2]),
        .Q(data_buf_ch1[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[30] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch1[30]),
        .Q(data_buf_ch1[30]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[31] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch1[31]),
        .Q(data_buf_ch1[31]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[32] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[32]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[33] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[33]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[34] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[34]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[35] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[35]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[36] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[36]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[37] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[37]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[38] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[38]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[39] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[39]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[3] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[3]),
        .Q(data_buf_ch1[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[40] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[40]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[41] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[41]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[42] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[42]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[43] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[43]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[44] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[44]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[45] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[45]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[46] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[46]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[47] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[47]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[48] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[48]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[49] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[49]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[4] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[4]),
        .Q(data_buf_ch1[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[50] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[50]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[51] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[51]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[52] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[52]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[53] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[53]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[54] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[54]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[55] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[55]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[56] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[56]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[57] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[57]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[58] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[58]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[59] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[59]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[5] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[5]),
        .Q(data_buf_ch1[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[60] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[60]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[61] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[61]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[62] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[62]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[63] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(pause_ch2_i_2_n_0),
        .D(1'b0),
        .Q(data_buf_ch1[63]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[6] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[6]),
        .Q(data_buf_ch1[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[7] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[7]),
        .Q(data_buf_ch1[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[8] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[8]),
        .Q(data_buf_ch1[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch1_reg[9] 
       (.C(clk),
        .CE(pause_ch1),
        .CLR(ad_reset_i_2_n_0),
        .D(begin_moment_ch1[9]),
        .Q(data_buf_ch1[9]));
  FDCE \data_buf_ch2_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[0]),
        .Q(data_buf_ch2_backup[0]));
  FDCE \data_buf_ch2_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[10]),
        .Q(data_buf_ch2_backup[10]));
  FDCE \data_buf_ch2_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[11]),
        .Q(data_buf_ch2_backup[11]));
  FDCE \data_buf_ch2_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[12]),
        .Q(data_buf_ch2_backup[12]));
  FDCE \data_buf_ch2_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[13]),
        .Q(data_buf_ch2_backup[13]));
  FDCE \data_buf_ch2_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[14]),
        .Q(data_buf_ch2_backup[14]));
  FDCE \data_buf_ch2_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[15]),
        .Q(data_buf_ch2_backup[15]));
  FDCE \data_buf_ch2_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[16]),
        .Q(data_buf_ch2_backup[16]));
  FDCE \data_buf_ch2_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[17]),
        .Q(data_buf_ch2_backup[17]));
  FDCE \data_buf_ch2_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[18]),
        .Q(data_buf_ch2_backup[18]));
  FDCE \data_buf_ch2_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[19]),
        .Q(data_buf_ch2_backup[19]));
  FDCE \data_buf_ch2_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[1]),
        .Q(data_buf_ch2_backup[1]));
  FDCE \data_buf_ch2_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[20]),
        .Q(data_buf_ch2_backup[20]));
  FDCE \data_buf_ch2_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[21]),
        .Q(data_buf_ch2_backup[21]));
  FDCE \data_buf_ch2_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[22]),
        .Q(data_buf_ch2_backup[22]));
  FDCE \data_buf_ch2_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[23]),
        .Q(data_buf_ch2_backup[23]));
  FDCE \data_buf_ch2_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[24]),
        .Q(data_buf_ch2_backup[24]));
  FDCE \data_buf_ch2_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[25]),
        .Q(data_buf_ch2_backup[25]));
  FDCE \data_buf_ch2_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[26]),
        .Q(data_buf_ch2_backup[26]));
  FDCE \data_buf_ch2_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[27]),
        .Q(data_buf_ch2_backup[27]));
  FDCE \data_buf_ch2_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[28]),
        .Q(data_buf_ch2_backup[28]));
  FDCE \data_buf_ch2_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[29]),
        .Q(data_buf_ch2_backup[29]));
  FDCE \data_buf_ch2_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[2]),
        .Q(data_buf_ch2_backup[2]));
  FDCE \data_buf_ch2_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[30]),
        .Q(data_buf_ch2_backup[30]));
  FDCE \data_buf_ch2_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[31]),
        .Q(data_buf_ch2_backup[31]));
  FDCE \data_buf_ch2_backup_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[32]),
        .Q(data_buf_ch2_backup[32]));
  FDCE \data_buf_ch2_backup_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[33]),
        .Q(data_buf_ch2_backup[33]));
  FDCE \data_buf_ch2_backup_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[34]),
        .Q(data_buf_ch2_backup[34]));
  FDCE \data_buf_ch2_backup_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[35]),
        .Q(data_buf_ch2_backup[35]));
  FDCE \data_buf_ch2_backup_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[36]),
        .Q(data_buf_ch2_backup[36]));
  FDCE \data_buf_ch2_backup_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[37]),
        .Q(data_buf_ch2_backup[37]));
  FDCE \data_buf_ch2_backup_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[38]),
        .Q(data_buf_ch2_backup[38]));
  FDCE \data_buf_ch2_backup_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[39]),
        .Q(data_buf_ch2_backup[39]));
  FDCE \data_buf_ch2_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[3]),
        .Q(data_buf_ch2_backup[3]));
  FDCE \data_buf_ch2_backup_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[40]),
        .Q(data_buf_ch2_backup[40]));
  FDCE \data_buf_ch2_backup_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[41]),
        .Q(data_buf_ch2_backup[41]));
  FDCE \data_buf_ch2_backup_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[42]),
        .Q(data_buf_ch2_backup[42]));
  FDCE \data_buf_ch2_backup_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[43]),
        .Q(data_buf_ch2_backup[43]));
  FDCE \data_buf_ch2_backup_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[44]),
        .Q(data_buf_ch2_backup[44]));
  FDCE \data_buf_ch2_backup_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[45]),
        .Q(data_buf_ch2_backup[45]));
  FDCE \data_buf_ch2_backup_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[46]),
        .Q(data_buf_ch2_backup[46]));
  FDCE \data_buf_ch2_backup_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[47]),
        .Q(data_buf_ch2_backup[47]));
  FDCE \data_buf_ch2_backup_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[48]),
        .Q(data_buf_ch2_backup[48]));
  FDCE \data_buf_ch2_backup_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[49]),
        .Q(data_buf_ch2_backup[49]));
  FDCE \data_buf_ch2_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[4]),
        .Q(data_buf_ch2_backup[4]));
  FDCE \data_buf_ch2_backup_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[50]),
        .Q(data_buf_ch2_backup[50]));
  FDCE \data_buf_ch2_backup_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[51]),
        .Q(data_buf_ch2_backup[51]));
  FDCE \data_buf_ch2_backup_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[52]),
        .Q(data_buf_ch2_backup[52]));
  FDCE \data_buf_ch2_backup_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[53]),
        .Q(data_buf_ch2_backup[53]));
  FDCE \data_buf_ch2_backup_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[54]),
        .Q(data_buf_ch2_backup[54]));
  FDCE \data_buf_ch2_backup_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[55]),
        .Q(data_buf_ch2_backup[55]));
  FDCE \data_buf_ch2_backup_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[56]),
        .Q(data_buf_ch2_backup[56]));
  FDCE \data_buf_ch2_backup_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[57]),
        .Q(data_buf_ch2_backup[57]));
  FDCE \data_buf_ch2_backup_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[58]),
        .Q(data_buf_ch2_backup[58]));
  FDCE \data_buf_ch2_backup_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[59]),
        .Q(data_buf_ch2_backup[59]));
  FDCE \data_buf_ch2_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[5]),
        .Q(data_buf_ch2_backup[5]));
  FDCE \data_buf_ch2_backup_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[60]),
        .Q(data_buf_ch2_backup[60]));
  FDCE \data_buf_ch2_backup_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[61]),
        .Q(data_buf_ch2_backup[61]));
  FDCE \data_buf_ch2_backup_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[62]),
        .Q(data_buf_ch2_backup[62]));
  FDCE \data_buf_ch2_backup_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(data_buf_ch2[63]),
        .Q(data_buf_ch2_backup[63]));
  FDCE \data_buf_ch2_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[6]),
        .Q(data_buf_ch2_backup[6]));
  FDCE \data_buf_ch2_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[7]),
        .Q(data_buf_ch2_backup[7]));
  FDCE \data_buf_ch2_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[8]),
        .Q(data_buf_ch2_backup[8]));
  FDCE \data_buf_ch2_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(data_buf_ch2[9]),
        .Q(data_buf_ch2_backup[9]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[0] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[0]),
        .Q(data_buf_ch2[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[10] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[10]),
        .Q(data_buf_ch2[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[11] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[11]),
        .Q(data_buf_ch2[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[12] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[12]),
        .Q(data_buf_ch2[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[13] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[13]),
        .Q(data_buf_ch2[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[14] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[14]),
        .Q(data_buf_ch2[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[15] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[15]),
        .Q(data_buf_ch2[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[16] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[16]),
        .Q(data_buf_ch2[16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[17] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[17]),
        .Q(data_buf_ch2[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[18] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[18]),
        .Q(data_buf_ch2[18]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[19] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[19]),
        .Q(data_buf_ch2[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[1] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[1]),
        .Q(data_buf_ch2[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[20] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[20]),
        .Q(data_buf_ch2[20]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[21] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[21]),
        .Q(data_buf_ch2[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[22] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[22]),
        .Q(data_buf_ch2[22]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[23] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[23]),
        .Q(data_buf_ch2[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[24] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[24]),
        .Q(data_buf_ch2[24]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[25] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[25]),
        .Q(data_buf_ch2[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[26] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[26]),
        .Q(data_buf_ch2[26]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[27] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[27]),
        .Q(data_buf_ch2[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[28] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[28]),
        .Q(data_buf_ch2[28]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[29] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[29]),
        .Q(data_buf_ch2[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[2] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[2]),
        .Q(data_buf_ch2[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[30] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[30]),
        .Q(data_buf_ch2[30]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[31] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[31]),
        .Q(data_buf_ch2[31]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[32] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b1),
        .Q(data_buf_ch2[32]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[33] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[33]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[34] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[34]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[35] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[35]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[36] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[36]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[37] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[37]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[38] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[38]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[39] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[39]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[3] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[3]),
        .Q(data_buf_ch2[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[40] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[40]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[41] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[41]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[42] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[42]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[43] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[43]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[44] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[44]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[45] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[45]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[46] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[46]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[47] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[47]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[48] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[48]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[49] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[49]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[4] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[4]),
        .Q(data_buf_ch2[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[50] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[50]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[51] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[51]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[52] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[52]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[53] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[53]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[54] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[54]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[55] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[55]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[56] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[56]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[57] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[57]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[58] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[58]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[59] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[59]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[5] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[5]),
        .Q(data_buf_ch2[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[60] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[60]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[61] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[61]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[62] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[62]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[63] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch2[63]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[6] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[6]),
        .Q(data_buf_ch2[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[7] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[7]),
        .Q(data_buf_ch2[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[8] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[8]),
        .Q(data_buf_ch2[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \data_buf_ch2_reg[9] 
       (.C(clk),
        .CE(pause_ch2),
        .CLR(pause_ch2_i_2_n_0),
        .D(begin_moment_ch2[9]),
        .Q(data_buf_ch2[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch3[33]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch3[33]_i_1_n_0 ));
  FDCE \data_buf_ch3_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [0]),
        .Q(data_buf_ch3_backup[0]));
  FDCE \data_buf_ch3_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [10]),
        .Q(data_buf_ch3_backup[10]));
  FDCE \data_buf_ch3_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [11]),
        .Q(data_buf_ch3_backup[11]));
  FDCE \data_buf_ch3_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [12]),
        .Q(data_buf_ch3_backup[12]));
  FDCE \data_buf_ch3_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [13]),
        .Q(data_buf_ch3_backup[13]));
  FDCE \data_buf_ch3_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [14]),
        .Q(data_buf_ch3_backup[14]));
  FDCE \data_buf_ch3_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [15]),
        .Q(data_buf_ch3_backup[15]));
  FDCE \data_buf_ch3_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [16]),
        .Q(data_buf_ch3_backup[16]));
  FDCE \data_buf_ch3_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [17]),
        .Q(data_buf_ch3_backup[17]));
  FDCE \data_buf_ch3_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [18]),
        .Q(data_buf_ch3_backup[18]));
  FDCE \data_buf_ch3_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [19]),
        .Q(data_buf_ch3_backup[19]));
  FDCE \data_buf_ch3_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [1]),
        .Q(data_buf_ch3_backup[1]));
  FDCE \data_buf_ch3_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [20]),
        .Q(data_buf_ch3_backup[20]));
  FDCE \data_buf_ch3_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [21]),
        .Q(data_buf_ch3_backup[21]));
  FDCE \data_buf_ch3_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [22]),
        .Q(data_buf_ch3_backup[22]));
  FDCE \data_buf_ch3_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [23]),
        .Q(data_buf_ch3_backup[23]));
  FDCE \data_buf_ch3_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [24]),
        .Q(data_buf_ch3_backup[24]));
  FDCE \data_buf_ch3_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [25]),
        .Q(data_buf_ch3_backup[25]));
  FDCE \data_buf_ch3_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [26]),
        .Q(data_buf_ch3_backup[26]));
  FDCE \data_buf_ch3_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [27]),
        .Q(data_buf_ch3_backup[27]));
  FDCE \data_buf_ch3_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [28]),
        .Q(data_buf_ch3_backup[28]));
  FDCE \data_buf_ch3_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [29]),
        .Q(data_buf_ch3_backup[29]));
  FDCE \data_buf_ch3_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [2]),
        .Q(data_buf_ch3_backup[2]));
  FDCE \data_buf_ch3_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [30]),
        .Q(data_buf_ch3_backup[30]));
  FDCE \data_buf_ch3_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [31]),
        .Q(data_buf_ch3_backup[31]));
  FDCE \data_buf_ch3_backup_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [33]),
        .Q(data_buf_ch3_backup[33]));
  FDCE \data_buf_ch3_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [3]),
        .Q(data_buf_ch3_backup[3]));
  FDCE \data_buf_ch3_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [4]),
        .Q(data_buf_ch3_backup[4]));
  FDCE \data_buf_ch3_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [5]),
        .Q(data_buf_ch3_backup[5]));
  FDCE \data_buf_ch3_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [6]),
        .Q(data_buf_ch3_backup[6]));
  FDCE \data_buf_ch3_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [7]),
        .Q(data_buf_ch3_backup[7]));
  FDCE \data_buf_ch3_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [8]),
        .Q(data_buf_ch3_backup[8]));
  FDCE \data_buf_ch3_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch3 [9]),
        .Q(data_buf_ch3_backup[9]));
  FDCE \data_buf_ch3_reg[0] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[0]),
        .Q(\^data_buf_ch3 [0]));
  FDCE \data_buf_ch3_reg[10] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[10]),
        .Q(\^data_buf_ch3 [10]));
  FDCE \data_buf_ch3_reg[11] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[11]),
        .Q(\^data_buf_ch3 [11]));
  FDCE \data_buf_ch3_reg[12] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[12]),
        .Q(\^data_buf_ch3 [12]));
  FDCE \data_buf_ch3_reg[13] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[13]),
        .Q(\^data_buf_ch3 [13]));
  FDCE \data_buf_ch3_reg[14] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[14]),
        .Q(\^data_buf_ch3 [14]));
  FDCE \data_buf_ch3_reg[15] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[15]),
        .Q(\^data_buf_ch3 [15]));
  FDCE \data_buf_ch3_reg[16] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[16]),
        .Q(\^data_buf_ch3 [16]));
  FDCE \data_buf_ch3_reg[17] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[17]),
        .Q(\^data_buf_ch3 [17]));
  FDCE \data_buf_ch3_reg[18] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[18]),
        .Q(\^data_buf_ch3 [18]));
  FDCE \data_buf_ch3_reg[19] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[19]),
        .Q(\^data_buf_ch3 [19]));
  FDCE \data_buf_ch3_reg[1] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[1]),
        .Q(\^data_buf_ch3 [1]));
  FDCE \data_buf_ch3_reg[20] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[20]),
        .Q(\^data_buf_ch3 [20]));
  FDCE \data_buf_ch3_reg[21] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[21]),
        .Q(\^data_buf_ch3 [21]));
  FDCE \data_buf_ch3_reg[22] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[22]),
        .Q(\^data_buf_ch3 [22]));
  FDCE \data_buf_ch3_reg[23] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[23]),
        .Q(\^data_buf_ch3 [23]));
  FDCE \data_buf_ch3_reg[24] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[24]),
        .Q(\^data_buf_ch3 [24]));
  FDCE \data_buf_ch3_reg[25] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[25]),
        .Q(\^data_buf_ch3 [25]));
  FDCE \data_buf_ch3_reg[26] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[26]),
        .Q(\^data_buf_ch3 [26]));
  FDCE \data_buf_ch3_reg[27] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[27]),
        .Q(\^data_buf_ch3 [27]));
  FDCE \data_buf_ch3_reg[28] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[28]),
        .Q(\^data_buf_ch3 [28]));
  FDCE \data_buf_ch3_reg[29] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[29]),
        .Q(\^data_buf_ch3 [29]));
  FDCE \data_buf_ch3_reg[2] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[2]),
        .Q(\^data_buf_ch3 [2]));
  FDCE \data_buf_ch3_reg[30] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[30]),
        .Q(\^data_buf_ch3 [30]));
  FDCE \data_buf_ch3_reg[31] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[31]),
        .Q(\^data_buf_ch3 [31]));
  FDCE \data_buf_ch3_reg[33] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(1'b1),
        .Q(\^data_buf_ch3 [33]));
  FDCE \data_buf_ch3_reg[3] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[3]),
        .Q(\^data_buf_ch3 [3]));
  FDCE \data_buf_ch3_reg[4] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[4]),
        .Q(\^data_buf_ch3 [4]));
  FDCE \data_buf_ch3_reg[5] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[5]),
        .Q(\^data_buf_ch3 [5]));
  FDCE \data_buf_ch3_reg[6] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[6]),
        .Q(\^data_buf_ch3 [6]));
  FDCE \data_buf_ch3_reg[7] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[7]),
        .Q(\^data_buf_ch3 [7]));
  FDCE \data_buf_ch3_reg[8] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[8]),
        .Q(\^data_buf_ch3 [8]));
  FDCE \data_buf_ch3_reg[9] 
       (.C(clk),
        .CE(pause_ch3),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch3[9]),
        .Q(\^data_buf_ch3 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch4[33]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch4[33]_i_1_n_0 ));
  FDCE \data_buf_ch4_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [0]),
        .Q(data_buf_ch4_backup[0]));
  FDCE \data_buf_ch4_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [10]),
        .Q(data_buf_ch4_backup[10]));
  FDCE \data_buf_ch4_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[47]_i_1_n_0 ),
        .D(\^data_buf_ch4 [11]),
        .Q(data_buf_ch4_backup[11]));
  FDCE \data_buf_ch4_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [12]),
        .Q(data_buf_ch4_backup[12]));
  FDCE \data_buf_ch4_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [13]),
        .Q(data_buf_ch4_backup[13]));
  FDCE \data_buf_ch4_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [14]),
        .Q(data_buf_ch4_backup[14]));
  FDCE \data_buf_ch4_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [15]),
        .Q(data_buf_ch4_backup[15]));
  FDCE \data_buf_ch4_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [16]),
        .Q(data_buf_ch4_backup[16]));
  FDCE \data_buf_ch4_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [17]),
        .Q(data_buf_ch4_backup[17]));
  FDCE \data_buf_ch4_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [18]),
        .Q(data_buf_ch4_backup[18]));
  FDCE \data_buf_ch4_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [19]),
        .Q(data_buf_ch4_backup[19]));
  FDCE \data_buf_ch4_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [1]),
        .Q(data_buf_ch4_backup[1]));
  FDCE \data_buf_ch4_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [20]),
        .Q(data_buf_ch4_backup[20]));
  FDCE \data_buf_ch4_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [21]),
        .Q(data_buf_ch4_backup[21]));
  FDCE \data_buf_ch4_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [22]),
        .Q(data_buf_ch4_backup[22]));
  FDCE \data_buf_ch4_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [23]),
        .Q(data_buf_ch4_backup[23]));
  FDCE \data_buf_ch4_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [24]),
        .Q(data_buf_ch4_backup[24]));
  FDCE \data_buf_ch4_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [25]),
        .Q(data_buf_ch4_backup[25]));
  FDCE \data_buf_ch4_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [26]),
        .Q(data_buf_ch4_backup[26]));
  FDCE \data_buf_ch4_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [27]),
        .Q(data_buf_ch4_backup[27]));
  FDCE \data_buf_ch4_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [28]),
        .Q(data_buf_ch4_backup[28]));
  FDCE \data_buf_ch4_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [29]),
        .Q(data_buf_ch4_backup[29]));
  FDCE \data_buf_ch4_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [2]),
        .Q(data_buf_ch4_backup[2]));
  FDCE \data_buf_ch4_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [30]),
        .Q(data_buf_ch4_backup[30]));
  FDCE \data_buf_ch4_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [31]),
        .Q(data_buf_ch4_backup[31]));
  FDCE \data_buf_ch4_backup_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [33]),
        .Q(data_buf_ch4_backup[33]));
  FDCE \data_buf_ch4_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [3]),
        .Q(data_buf_ch4_backup[3]));
  FDCE \data_buf_ch4_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [4]),
        .Q(data_buf_ch4_backup[4]));
  FDCE \data_buf_ch4_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [5]),
        .Q(data_buf_ch4_backup[5]));
  FDCE \data_buf_ch4_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [6]),
        .Q(data_buf_ch4_backup[6]));
  FDCE \data_buf_ch4_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [7]),
        .Q(data_buf_ch4_backup[7]));
  FDCE \data_buf_ch4_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [8]),
        .Q(data_buf_ch4_backup[8]));
  FDCE \data_buf_ch4_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch1_backup[63]_i_1_n_0 ),
        .D(\^data_buf_ch4 [9]),
        .Q(data_buf_ch4_backup[9]));
  FDCE \data_buf_ch4_reg[0] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch4[0]),
        .Q(\^data_buf_ch4 [0]));
  FDCE \data_buf_ch4_reg[10] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[10]),
        .Q(\^data_buf_ch4 [10]));
  FDCE \data_buf_ch4_reg[11] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[11]),
        .Q(\^data_buf_ch4 [11]));
  FDCE \data_buf_ch4_reg[12] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[12]),
        .Q(\^data_buf_ch4 [12]));
  FDCE \data_buf_ch4_reg[13] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[13]),
        .Q(\^data_buf_ch4 [13]));
  FDCE \data_buf_ch4_reg[14] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[14]),
        .Q(\^data_buf_ch4 [14]));
  FDCE \data_buf_ch4_reg[15] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[15]),
        .Q(\^data_buf_ch4 [15]));
  FDCE \data_buf_ch4_reg[16] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[16]),
        .Q(\^data_buf_ch4 [16]));
  FDCE \data_buf_ch4_reg[17] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[17]),
        .Q(\^data_buf_ch4 [17]));
  FDCE \data_buf_ch4_reg[18] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[18]),
        .Q(\^data_buf_ch4 [18]));
  FDCE \data_buf_ch4_reg[19] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[19]),
        .Q(\^data_buf_ch4 [19]));
  FDCE \data_buf_ch4_reg[1] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch4[1]),
        .Q(\^data_buf_ch4 [1]));
  FDCE \data_buf_ch4_reg[20] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[20]),
        .Q(\^data_buf_ch4 [20]));
  FDCE \data_buf_ch4_reg[21] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[21]),
        .Q(\^data_buf_ch4 [21]));
  FDCE \data_buf_ch4_reg[22] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[22]),
        .Q(\^data_buf_ch4 [22]));
  FDCE \data_buf_ch4_reg[23] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[23]),
        .Q(\^data_buf_ch4 [23]));
  FDCE \data_buf_ch4_reg[24] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[24]),
        .Q(\^data_buf_ch4 [24]));
  FDCE \data_buf_ch4_reg[25] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[25]),
        .Q(\^data_buf_ch4 [25]));
  FDCE \data_buf_ch4_reg[26] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[26]),
        .Q(\^data_buf_ch4 [26]));
  FDCE \data_buf_ch4_reg[27] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[27]),
        .Q(\^data_buf_ch4 [27]));
  FDCE \data_buf_ch4_reg[28] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[28]),
        .Q(\^data_buf_ch4 [28]));
  FDCE \data_buf_ch4_reg[29] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[29]),
        .Q(\^data_buf_ch4 [29]));
  FDCE \data_buf_ch4_reg[2] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(begin_moment_ch4[2]),
        .Q(\^data_buf_ch4 [2]));
  FDCE \data_buf_ch4_reg[30] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[30]),
        .Q(\^data_buf_ch4 [30]));
  FDCE \data_buf_ch4_reg[31] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[31]),
        .Q(\^data_buf_ch4 [31]));
  FDCE \data_buf_ch4_reg[33] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(1'b1),
        .Q(\^data_buf_ch4 [33]));
  FDCE \data_buf_ch4_reg[3] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[3]),
        .Q(\^data_buf_ch4 [3]));
  FDCE \data_buf_ch4_reg[4] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[4]),
        .Q(\^data_buf_ch4 [4]));
  FDCE \data_buf_ch4_reg[5] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[5]),
        .Q(\^data_buf_ch4 [5]));
  FDCE \data_buf_ch4_reg[6] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[6]),
        .Q(\^data_buf_ch4 [6]));
  FDCE \data_buf_ch4_reg[7] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[7]),
        .Q(\^data_buf_ch4 [7]));
  FDCE \data_buf_ch4_reg[8] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[8]),
        .Q(\^data_buf_ch4 [8]));
  FDCE \data_buf_ch4_reg[9] 
       (.C(clk),
        .CE(pause_ch4),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch4[9]),
        .Q(\^data_buf_ch4 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch5[34]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch5[34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch5_backup[34]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch5_backup[34]_i_1_n_0 ));
  FDCE \data_buf_ch5_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [0]),
        .Q(data_buf_ch5_backup[0]));
  FDCE \data_buf_ch5_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [10]),
        .Q(data_buf_ch5_backup[10]));
  FDCE \data_buf_ch5_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [11]),
        .Q(data_buf_ch5_backup[11]));
  FDCE \data_buf_ch5_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [12]),
        .Q(data_buf_ch5_backup[12]));
  FDCE \data_buf_ch5_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [13]),
        .Q(data_buf_ch5_backup[13]));
  FDCE \data_buf_ch5_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [14]),
        .Q(data_buf_ch5_backup[14]));
  FDCE \data_buf_ch5_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [15]),
        .Q(data_buf_ch5_backup[15]));
  FDCE \data_buf_ch5_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [16]),
        .Q(data_buf_ch5_backup[16]));
  FDCE \data_buf_ch5_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [17]),
        .Q(data_buf_ch5_backup[17]));
  FDCE \data_buf_ch5_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [18]),
        .Q(data_buf_ch5_backup[18]));
  FDCE \data_buf_ch5_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [19]),
        .Q(data_buf_ch5_backup[19]));
  FDCE \data_buf_ch5_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [1]),
        .Q(data_buf_ch5_backup[1]));
  FDCE \data_buf_ch5_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [20]),
        .Q(data_buf_ch5_backup[20]));
  FDCE \data_buf_ch5_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [21]),
        .Q(data_buf_ch5_backup[21]));
  FDCE \data_buf_ch5_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [22]),
        .Q(data_buf_ch5_backup[22]));
  FDCE \data_buf_ch5_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [23]),
        .Q(data_buf_ch5_backup[23]));
  FDCE \data_buf_ch5_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [24]),
        .Q(data_buf_ch5_backup[24]));
  FDCE \data_buf_ch5_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [25]),
        .Q(data_buf_ch5_backup[25]));
  FDCE \data_buf_ch5_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [26]),
        .Q(data_buf_ch5_backup[26]));
  FDCE \data_buf_ch5_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [27]),
        .Q(data_buf_ch5_backup[27]));
  FDCE \data_buf_ch5_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [28]),
        .Q(data_buf_ch5_backup[28]));
  FDCE \data_buf_ch5_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [29]),
        .Q(data_buf_ch5_backup[29]));
  FDCE \data_buf_ch5_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [2]),
        .Q(data_buf_ch5_backup[2]));
  FDCE \data_buf_ch5_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [30]),
        .Q(data_buf_ch5_backup[30]));
  FDCE \data_buf_ch5_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [31]),
        .Q(data_buf_ch5_backup[31]));
  FDCE \data_buf_ch5_backup_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [34]),
        .Q(data_buf_ch5_backup[34]));
  FDCE \data_buf_ch5_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [3]),
        .Q(data_buf_ch5_backup[3]));
  FDCE \data_buf_ch5_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [4]),
        .Q(data_buf_ch5_backup[4]));
  FDCE \data_buf_ch5_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [5]),
        .Q(data_buf_ch5_backup[5]));
  FDCE \data_buf_ch5_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [6]),
        .Q(data_buf_ch5_backup[6]));
  FDCE \data_buf_ch5_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [7]),
        .Q(data_buf_ch5_backup[7]));
  FDCE \data_buf_ch5_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [8]),
        .Q(data_buf_ch5_backup[8]));
  FDCE \data_buf_ch5_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch5 [9]),
        .Q(data_buf_ch5_backup[9]));
  FDCE \data_buf_ch5_reg[0] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[0]),
        .Q(\^data_buf_ch5 [0]));
  FDCE \data_buf_ch5_reg[10] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[10]),
        .Q(\^data_buf_ch5 [10]));
  FDCE \data_buf_ch5_reg[11] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[11]),
        .Q(\^data_buf_ch5 [11]));
  FDCE \data_buf_ch5_reg[12] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[12]),
        .Q(\^data_buf_ch5 [12]));
  FDCE \data_buf_ch5_reg[13] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[13]),
        .Q(\^data_buf_ch5 [13]));
  FDCE \data_buf_ch5_reg[14] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[14]),
        .Q(\^data_buf_ch5 [14]));
  FDCE \data_buf_ch5_reg[15] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[15]),
        .Q(\^data_buf_ch5 [15]));
  FDCE \data_buf_ch5_reg[16] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[16]),
        .Q(\^data_buf_ch5 [16]));
  FDCE \data_buf_ch5_reg[17] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[17]),
        .Q(\^data_buf_ch5 [17]));
  FDCE \data_buf_ch5_reg[18] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[18]),
        .Q(\^data_buf_ch5 [18]));
  FDCE \data_buf_ch5_reg[19] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[19]),
        .Q(\^data_buf_ch5 [19]));
  FDCE \data_buf_ch5_reg[1] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[1]),
        .Q(\^data_buf_ch5 [1]));
  FDCE \data_buf_ch5_reg[20] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[20]),
        .Q(\^data_buf_ch5 [20]));
  FDCE \data_buf_ch5_reg[21] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[21]),
        .Q(\^data_buf_ch5 [21]));
  FDCE \data_buf_ch5_reg[22] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[22]),
        .Q(\^data_buf_ch5 [22]));
  FDCE \data_buf_ch5_reg[23] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[23]),
        .Q(\^data_buf_ch5 [23]));
  FDCE \data_buf_ch5_reg[24] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[24]),
        .Q(\^data_buf_ch5 [24]));
  FDCE \data_buf_ch5_reg[25] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[25]),
        .Q(\^data_buf_ch5 [25]));
  FDCE \data_buf_ch5_reg[26] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[26]),
        .Q(\^data_buf_ch5 [26]));
  FDCE \data_buf_ch5_reg[27] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[27]),
        .Q(\^data_buf_ch5 [27]));
  FDCE \data_buf_ch5_reg[28] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[28]),
        .Q(\^data_buf_ch5 [28]));
  FDCE \data_buf_ch5_reg[29] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[29]),
        .Q(\^data_buf_ch5 [29]));
  FDCE \data_buf_ch5_reg[2] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[2]),
        .Q(\^data_buf_ch5 [2]));
  FDCE \data_buf_ch5_reg[30] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[30]),
        .Q(\^data_buf_ch5 [30]));
  FDCE \data_buf_ch5_reg[31] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch5[31]),
        .Q(\^data_buf_ch5 [31]));
  FDCE \data_buf_ch5_reg[34] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(1'b1),
        .Q(\^data_buf_ch5 [34]));
  FDCE \data_buf_ch5_reg[3] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[3]),
        .Q(\^data_buf_ch5 [3]));
  FDCE \data_buf_ch5_reg[4] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[4]),
        .Q(\^data_buf_ch5 [4]));
  FDCE \data_buf_ch5_reg[5] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[5]),
        .Q(\^data_buf_ch5 [5]));
  FDCE \data_buf_ch5_reg[6] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[6]),
        .Q(\^data_buf_ch5 [6]));
  FDCE \data_buf_ch5_reg[7] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[7]),
        .Q(\^data_buf_ch5 [7]));
  FDCE \data_buf_ch5_reg[8] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[8]),
        .Q(\^data_buf_ch5 [8]));
  FDCE \data_buf_ch5_reg[9] 
       (.C(clk),
        .CE(pause_ch5),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(begin_moment_ch5[9]),
        .Q(\^data_buf_ch5 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch6_backup[11]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch6_backup[11]_i_1_n_0 ));
  FDCE \data_buf_ch6_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [0]),
        .Q(data_buf_ch6_backup[0]));
  FDCE \data_buf_ch6_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [10]),
        .Q(data_buf_ch6_backup[10]));
  FDCE \data_buf_ch6_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch6 [11]),
        .Q(data_buf_ch6_backup[11]));
  FDCE \data_buf_ch6_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [12]),
        .Q(data_buf_ch6_backup[12]));
  FDCE \data_buf_ch6_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [13]),
        .Q(data_buf_ch6_backup[13]));
  FDCE \data_buf_ch6_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [14]),
        .Q(data_buf_ch6_backup[14]));
  FDCE \data_buf_ch6_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [15]),
        .Q(data_buf_ch6_backup[15]));
  FDCE \data_buf_ch6_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [16]),
        .Q(data_buf_ch6_backup[16]));
  FDCE \data_buf_ch6_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [17]),
        .Q(data_buf_ch6_backup[17]));
  FDCE \data_buf_ch6_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [18]),
        .Q(data_buf_ch6_backup[18]));
  FDCE \data_buf_ch6_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [19]),
        .Q(data_buf_ch6_backup[19]));
  FDCE \data_buf_ch6_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [1]),
        .Q(data_buf_ch6_backup[1]));
  FDCE \data_buf_ch6_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [20]),
        .Q(data_buf_ch6_backup[20]));
  FDCE \data_buf_ch6_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [21]),
        .Q(data_buf_ch6_backup[21]));
  FDCE \data_buf_ch6_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [22]),
        .Q(data_buf_ch6_backup[22]));
  FDCE \data_buf_ch6_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [23]),
        .Q(data_buf_ch6_backup[23]));
  FDCE \data_buf_ch6_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [24]),
        .Q(data_buf_ch6_backup[24]));
  FDCE \data_buf_ch6_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [25]),
        .Q(data_buf_ch6_backup[25]));
  FDCE \data_buf_ch6_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [26]),
        .Q(data_buf_ch6_backup[26]));
  FDCE \data_buf_ch6_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [27]),
        .Q(data_buf_ch6_backup[27]));
  FDCE \data_buf_ch6_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [28]),
        .Q(data_buf_ch6_backup[28]));
  FDCE \data_buf_ch6_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [29]),
        .Q(data_buf_ch6_backup[29]));
  FDCE \data_buf_ch6_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [2]),
        .Q(data_buf_ch6_backup[2]));
  FDCE \data_buf_ch6_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [30]),
        .Q(data_buf_ch6_backup[30]));
  FDCE \data_buf_ch6_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [31]),
        .Q(data_buf_ch6_backup[31]));
  FDCE \data_buf_ch6_backup_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [34]),
        .Q(data_buf_ch6_backup[34]));
  FDCE \data_buf_ch6_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [3]),
        .Q(data_buf_ch6_backup[3]));
  FDCE \data_buf_ch6_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [4]),
        .Q(data_buf_ch6_backup[4]));
  FDCE \data_buf_ch6_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [5]),
        .Q(data_buf_ch6_backup[5]));
  FDCE \data_buf_ch6_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [6]),
        .Q(data_buf_ch6_backup[6]));
  FDCE \data_buf_ch6_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [7]),
        .Q(data_buf_ch6_backup[7]));
  FDCE \data_buf_ch6_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [8]),
        .Q(data_buf_ch6_backup[8]));
  FDCE \data_buf_ch6_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(\^data_buf_ch6 [9]),
        .Q(data_buf_ch6_backup[9]));
  FDCE \data_buf_ch6_reg[0] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[0]),
        .Q(\^data_buf_ch6 [0]));
  FDCE \data_buf_ch6_reg[10] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[10]),
        .Q(\^data_buf_ch6 [10]));
  FDCE \data_buf_ch6_reg[11] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[11]),
        .Q(\^data_buf_ch6 [11]));
  FDCE \data_buf_ch6_reg[12] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[12]),
        .Q(\^data_buf_ch6 [12]));
  FDCE \data_buf_ch6_reg[13] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[13]),
        .Q(\^data_buf_ch6 [13]));
  FDCE \data_buf_ch6_reg[14] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[14]),
        .Q(\^data_buf_ch6 [14]));
  FDCE \data_buf_ch6_reg[15] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[15]),
        .Q(\^data_buf_ch6 [15]));
  FDCE \data_buf_ch6_reg[16] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[16]),
        .Q(\^data_buf_ch6 [16]));
  FDCE \data_buf_ch6_reg[17] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[17]),
        .Q(\^data_buf_ch6 [17]));
  FDCE \data_buf_ch6_reg[18] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[18]),
        .Q(\^data_buf_ch6 [18]));
  FDCE \data_buf_ch6_reg[19] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[19]),
        .Q(\^data_buf_ch6 [19]));
  FDCE \data_buf_ch6_reg[1] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[1]),
        .Q(\^data_buf_ch6 [1]));
  FDCE \data_buf_ch6_reg[20] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[20]),
        .Q(\^data_buf_ch6 [20]));
  FDCE \data_buf_ch6_reg[21] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[21]),
        .Q(\^data_buf_ch6 [21]));
  FDCE \data_buf_ch6_reg[22] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[22]),
        .Q(\^data_buf_ch6 [22]));
  FDCE \data_buf_ch6_reg[23] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[23]),
        .Q(\^data_buf_ch6 [23]));
  FDCE \data_buf_ch6_reg[24] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[24]),
        .Q(\^data_buf_ch6 [24]));
  FDCE \data_buf_ch6_reg[25] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[25]),
        .Q(\^data_buf_ch6 [25]));
  FDCE \data_buf_ch6_reg[26] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[26]),
        .Q(\^data_buf_ch6 [26]));
  FDCE \data_buf_ch6_reg[27] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[27]),
        .Q(\^data_buf_ch6 [27]));
  FDCE \data_buf_ch6_reg[28] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[28]),
        .Q(\^data_buf_ch6 [28]));
  FDCE \data_buf_ch6_reg[29] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[29]),
        .Q(\^data_buf_ch6 [29]));
  FDCE \data_buf_ch6_reg[2] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[2]),
        .Q(\^data_buf_ch6 [2]));
  FDCE \data_buf_ch6_reg[30] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[30]),
        .Q(\^data_buf_ch6 [30]));
  FDCE \data_buf_ch6_reg[31] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[31]),
        .Q(\^data_buf_ch6 [31]));
  FDCE \data_buf_ch6_reg[34] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(1'b1),
        .Q(\^data_buf_ch6 [34]));
  FDCE \data_buf_ch6_reg[3] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[3]),
        .Q(\^data_buf_ch6 [3]));
  FDCE \data_buf_ch6_reg[4] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[4]),
        .Q(\^data_buf_ch6 [4]));
  FDCE \data_buf_ch6_reg[5] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[5]),
        .Q(\^data_buf_ch6 [5]));
  FDCE \data_buf_ch6_reg[6] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[6]),
        .Q(\^data_buf_ch6 [6]));
  FDCE \data_buf_ch6_reg[7] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[7]),
        .Q(\^data_buf_ch6 [7]));
  FDCE \data_buf_ch6_reg[8] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[8]),
        .Q(\^data_buf_ch6 [8]));
  FDCE \data_buf_ch6_reg[9] 
       (.C(clk),
        .CE(pause_ch6),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch6[9]),
        .Q(\^data_buf_ch6 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch7[34]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch7[34]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [0]),
        .Q(data_buf_ch7_backup[0]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [10]),
        .Q(data_buf_ch7_backup[10]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [11]),
        .Q(data_buf_ch7_backup[11]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [12]),
        .Q(data_buf_ch7_backup[12]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [13]),
        .Q(data_buf_ch7_backup[13]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [14]),
        .Q(data_buf_ch7_backup[14]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [15]),
        .Q(data_buf_ch7_backup[15]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [16]),
        .Q(data_buf_ch7_backup[16]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [17]),
        .Q(data_buf_ch7_backup[17]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [18]),
        .Q(data_buf_ch7_backup[18]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [19]),
        .Q(data_buf_ch7_backup[19]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [1]),
        .Q(data_buf_ch7_backup[1]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [20]),
        .Q(data_buf_ch7_backup[20]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [21]),
        .Q(data_buf_ch7_backup[21]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [22]),
        .Q(data_buf_ch7_backup[22]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [23]),
        .Q(data_buf_ch7_backup[23]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [24]),
        .Q(data_buf_ch7_backup[24]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [25]),
        .Q(data_buf_ch7_backup[25]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [26]),
        .Q(data_buf_ch7_backup[26]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [27]),
        .Q(data_buf_ch7_backup[27]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [28]),
        .Q(data_buf_ch7_backup[28]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [29]),
        .Q(data_buf_ch7_backup[29]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [2]),
        .Q(data_buf_ch7_backup[2]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [30]),
        .Q(data_buf_ch7_backup[30]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [31]),
        .Q(data_buf_ch7_backup[31]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[32]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [34]),
        .Q(data_buf_ch7_backup[33]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [34]),
        .Q(data_buf_ch7_backup[34]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[35]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[36]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[37]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[38]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[39]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [3]),
        .Q(data_buf_ch7_backup[3]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[40]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[41]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[42]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[43]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[44]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[45]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[46]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[47]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[48]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[49]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [4]),
        .Q(data_buf_ch7_backup[4]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[50]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[51]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[52]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[53]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[54]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[55]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[56]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[57]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[58]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[59]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [5]),
        .Q(data_buf_ch7_backup[5]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[60]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[61]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[62]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch7_backup[63]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [6]),
        .Q(data_buf_ch7_backup[6]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [7]),
        .Q(data_buf_ch7_backup[7]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [8]),
        .Q(data_buf_ch7_backup[8]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch7_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch7 [9]),
        .Q(data_buf_ch7_backup[9]));
  FDCE \data_buf_ch7_reg[0] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[0]),
        .Q(\^data_buf_ch7 [0]));
  FDCE \data_buf_ch7_reg[10] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[10]),
        .Q(\^data_buf_ch7 [10]));
  FDCE \data_buf_ch7_reg[11] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[11]),
        .Q(\^data_buf_ch7 [11]));
  FDCE \data_buf_ch7_reg[12] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[12]),
        .Q(\^data_buf_ch7 [12]));
  FDCE \data_buf_ch7_reg[13] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[13]),
        .Q(\^data_buf_ch7 [13]));
  FDCE \data_buf_ch7_reg[14] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[14]),
        .Q(\^data_buf_ch7 [14]));
  FDCE \data_buf_ch7_reg[15] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[15]),
        .Q(\^data_buf_ch7 [15]));
  FDCE \data_buf_ch7_reg[16] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[16]),
        .Q(\^data_buf_ch7 [16]));
  FDCE \data_buf_ch7_reg[17] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[17]),
        .Q(\^data_buf_ch7 [17]));
  FDCE \data_buf_ch7_reg[18] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[18]),
        .Q(\^data_buf_ch7 [18]));
  FDCE \data_buf_ch7_reg[19] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[19]),
        .Q(\^data_buf_ch7 [19]));
  FDCE \data_buf_ch7_reg[1] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[1]),
        .Q(\^data_buf_ch7 [1]));
  FDCE \data_buf_ch7_reg[20] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[20]),
        .Q(\^data_buf_ch7 [20]));
  FDCE \data_buf_ch7_reg[21] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[21]),
        .Q(\^data_buf_ch7 [21]));
  FDCE \data_buf_ch7_reg[22] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[22]),
        .Q(\^data_buf_ch7 [22]));
  FDCE \data_buf_ch7_reg[23] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[23]),
        .Q(\^data_buf_ch7 [23]));
  FDCE \data_buf_ch7_reg[24] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[24]),
        .Q(\^data_buf_ch7 [24]));
  FDCE \data_buf_ch7_reg[25] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[25]),
        .Q(\^data_buf_ch7 [25]));
  FDCE \data_buf_ch7_reg[26] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[26]),
        .Q(\^data_buf_ch7 [26]));
  FDCE \data_buf_ch7_reg[27] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[27]),
        .Q(\^data_buf_ch7 [27]));
  FDCE \data_buf_ch7_reg[28] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[28]),
        .Q(\^data_buf_ch7 [28]));
  FDCE \data_buf_ch7_reg[29] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[29]),
        .Q(\^data_buf_ch7 [29]));
  FDCE \data_buf_ch7_reg[2] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[2]),
        .Q(\^data_buf_ch7 [2]));
  FDCE \data_buf_ch7_reg[30] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[30]),
        .Q(\^data_buf_ch7 [30]));
  FDCE \data_buf_ch7_reg[31] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch7[31]),
        .Q(\^data_buf_ch7 [31]));
  FDCE \data_buf_ch7_reg[34] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(1'b1),
        .Q(\^data_buf_ch7 [34]));
  FDCE \data_buf_ch7_reg[3] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[3]),
        .Q(\^data_buf_ch7 [3]));
  FDCE \data_buf_ch7_reg[4] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[4]),
        .Q(\^data_buf_ch7 [4]));
  FDCE \data_buf_ch7_reg[5] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[5]),
        .Q(\^data_buf_ch7 [5]));
  FDCE \data_buf_ch7_reg[6] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[6]),
        .Q(\^data_buf_ch7 [6]));
  FDCE \data_buf_ch7_reg[7] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[7]),
        .Q(\^data_buf_ch7 [7]));
  FDCE \data_buf_ch7_reg[8] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[8]),
        .Q(\^data_buf_ch7 [8]));
  FDCE \data_buf_ch7_reg[9] 
       (.C(clk),
        .CE(pause_ch7),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(begin_moment_ch7[9]),
        .Q(\^data_buf_ch7 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_ch8[34]_i_1 
       (.I0(rst_n),
        .O(\data_buf_ch8[34]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [0]),
        .Q(data_buf_ch8_backup[0]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [10]),
        .Q(data_buf_ch8_backup[10]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [11]),
        .Q(data_buf_ch8_backup[11]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [12]),
        .Q(data_buf_ch8_backup[12]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [13]),
        .Q(data_buf_ch8_backup[13]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [14]),
        .Q(data_buf_ch8_backup[14]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [15]),
        .Q(data_buf_ch8_backup[15]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [16]),
        .Q(data_buf_ch8_backup[16]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [17]),
        .Q(data_buf_ch8_backup[17]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [18]),
        .Q(data_buf_ch8_backup[18]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [19]),
        .Q(data_buf_ch8_backup[19]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [1]),
        .Q(data_buf_ch8_backup[1]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [20]),
        .Q(data_buf_ch8_backup[20]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [21]),
        .Q(data_buf_ch8_backup[21]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [22]),
        .Q(data_buf_ch8_backup[22]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [23]),
        .Q(data_buf_ch8_backup[23]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [24]),
        .Q(data_buf_ch8_backup[24]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [25]),
        .Q(data_buf_ch8_backup[25]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [26]),
        .Q(data_buf_ch8_backup[26]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [27]),
        .Q(data_buf_ch8_backup[27]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [28]),
        .Q(data_buf_ch8_backup[28]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [29]),
        .Q(data_buf_ch8_backup[29]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [2]),
        .Q(data_buf_ch8_backup[2]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [30]),
        .Q(data_buf_ch8_backup[30]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [31]),
        .Q(data_buf_ch8_backup[31]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [34]),
        .Q(data_buf_ch8_backup[32]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [34]),
        .Q(data_buf_ch8_backup[33]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [34]),
        .Q(data_buf_ch8_backup[34]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[35]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[36]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[37]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[38]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[39]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [3]),
        .Q(data_buf_ch8_backup[3]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[40]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[41]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[42]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[43]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[44]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[45]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[46]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[47]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[48]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[49]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [4]),
        .Q(data_buf_ch8_backup[4]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[50]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[51]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[52]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[53]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[54]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[55]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[56]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[57]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[58]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[59]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [5]),
        .Q(data_buf_ch8_backup[5]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[60]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[61]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[62]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5_backup[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(data_buf_ch8_backup[63]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [6]),
        .Q(data_buf_ch8_backup[6]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [7]),
        .Q(data_buf_ch8_backup[7]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [8]),
        .Q(data_buf_ch8_backup[8]));
  (* KEEP = "yes" *) 
  FDCE \data_buf_ch8_backup_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch6_backup[11]_i_1_n_0 ),
        .D(\^data_buf_ch8 [9]),
        .Q(data_buf_ch8_backup[9]));
  FDCE \data_buf_ch8_reg[0] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[0]),
        .Q(\^data_buf_ch8 [0]));
  FDCE \data_buf_ch8_reg[10] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[10]),
        .Q(\^data_buf_ch8 [10]));
  FDCE \data_buf_ch8_reg[11] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[11]),
        .Q(\^data_buf_ch8 [11]));
  FDCE \data_buf_ch8_reg[12] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[12]),
        .Q(\^data_buf_ch8 [12]));
  FDCE \data_buf_ch8_reg[13] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[13]),
        .Q(\^data_buf_ch8 [13]));
  FDCE \data_buf_ch8_reg[14] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[14]),
        .Q(\^data_buf_ch8 [14]));
  FDCE \data_buf_ch8_reg[15] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[15]),
        .Q(\^data_buf_ch8 [15]));
  FDCE \data_buf_ch8_reg[16] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[16]),
        .Q(\^data_buf_ch8 [16]));
  FDCE \data_buf_ch8_reg[17] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[17]),
        .Q(\^data_buf_ch8 [17]));
  FDCE \data_buf_ch8_reg[18] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[18]),
        .Q(\^data_buf_ch8 [18]));
  FDCE \data_buf_ch8_reg[19] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[19]),
        .Q(\^data_buf_ch8 [19]));
  FDCE \data_buf_ch8_reg[1] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[1]),
        .Q(\^data_buf_ch8 [1]));
  FDCE \data_buf_ch8_reg[20] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[20]),
        .Q(\^data_buf_ch8 [20]));
  FDCE \data_buf_ch8_reg[21] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[21]),
        .Q(\^data_buf_ch8 [21]));
  FDCE \data_buf_ch8_reg[22] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[22]),
        .Q(\^data_buf_ch8 [22]));
  FDCE \data_buf_ch8_reg[23] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[23]),
        .Q(\^data_buf_ch8 [23]));
  FDCE \data_buf_ch8_reg[24] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[24]),
        .Q(\^data_buf_ch8 [24]));
  FDCE \data_buf_ch8_reg[25] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[25]),
        .Q(\^data_buf_ch8 [25]));
  FDCE \data_buf_ch8_reg[26] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[26]),
        .Q(\^data_buf_ch8 [26]));
  FDCE \data_buf_ch8_reg[27] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[27]),
        .Q(\^data_buf_ch8 [27]));
  FDCE \data_buf_ch8_reg[28] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[28]),
        .Q(\^data_buf_ch8 [28]));
  FDCE \data_buf_ch8_reg[29] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[29]),
        .Q(\^data_buf_ch8 [29]));
  FDCE \data_buf_ch8_reg[2] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[2]),
        .Q(\^data_buf_ch8 [2]));
  FDCE \data_buf_ch8_reg[30] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch8[34]_i_1_n_0 ),
        .D(begin_moment_ch8[30]),
        .Q(\^data_buf_ch8 [30]));
  FDCE \data_buf_ch8_reg[31] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch8[34]_i_1_n_0 ),
        .D(begin_moment_ch8[31]),
        .Q(\^data_buf_ch8 [31]));
  FDCE \data_buf_ch8_reg[34] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch8[34]_i_1_n_0 ),
        .D(1'b1),
        .Q(\^data_buf_ch8 [34]));
  FDCE \data_buf_ch8_reg[3] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[3]),
        .Q(\^data_buf_ch8 [3]));
  FDCE \data_buf_ch8_reg[4] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[4]),
        .Q(\^data_buf_ch8 [4]));
  FDCE \data_buf_ch8_reg[5] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[5]),
        .Q(\^data_buf_ch8 [5]));
  FDCE \data_buf_ch8_reg[6] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[6]),
        .Q(\^data_buf_ch8 [6]));
  FDCE \data_buf_ch8_reg[7] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[7]),
        .Q(\^data_buf_ch8 [7]));
  FDCE \data_buf_ch8_reg[8] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[8]),
        .Q(\^data_buf_ch8 [8]));
  FDCE \data_buf_ch8_reg[9] 
       (.C(clk),
        .CE(pause_ch8),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(begin_moment_ch8[9]),
        .Q(\^data_buf_ch8 [9]));
  CARRY4 data_valid_ch_inferred_i_1
       (.CI(data_valid_ch_inferred_i_9_n_0),
        .CO({NLW_data_valid_ch_inferred_i_1_CO_UNCONNECTED[3:2],data_valid_ch[7],data_valid_ch_inferred_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,data_valid_ch_inferred_i_10_n_0,data_valid_ch_inferred_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    data_valid_ch_inferred_i_10
       (.I0(data_buf_ch8_backup[63]),
        .O(data_valid_ch_inferred_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_100
       (.I0(data_buf_ch4_backup[6]),
        .I1(\^data_buf_ch4 [6]),
        .I2(\^data_buf_ch4 [8]),
        .I3(data_buf_ch4_backup[8]),
        .I4(\^data_buf_ch4 [7]),
        .I5(data_buf_ch4_backup[7]),
        .O(data_valid_ch_inferred_i_100_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_101
       (.I0(data_buf_ch4_backup[3]),
        .I1(\^data_buf_ch4 [3]),
        .I2(\^data_buf_ch4 [5]),
        .I3(data_buf_ch4_backup[5]),
        .I4(\^data_buf_ch4 [4]),
        .I5(data_buf_ch4_backup[4]),
        .O(data_valid_ch_inferred_i_101_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_102
       (.I0(data_buf_ch4_backup[0]),
        .I1(\^data_buf_ch4 [0]),
        .I2(\^data_buf_ch4 [2]),
        .I3(data_buf_ch4_backup[2]),
        .I4(\^data_buf_ch4 [1]),
        .I5(data_buf_ch4_backup[1]),
        .O(data_valid_ch_inferred_i_102_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_103
       (.I0(data_buf_ch3_backup[9]),
        .I1(\^data_buf_ch3 [9]),
        .I2(\^data_buf_ch3 [11]),
        .I3(data_buf_ch3_backup[11]),
        .I4(\^data_buf_ch3 [10]),
        .I5(data_buf_ch3_backup[10]),
        .O(data_valid_ch_inferred_i_103_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_104
       (.I0(data_buf_ch3_backup[6]),
        .I1(\^data_buf_ch3 [6]),
        .I2(\^data_buf_ch3 [8]),
        .I3(data_buf_ch3_backup[8]),
        .I4(\^data_buf_ch3 [7]),
        .I5(data_buf_ch3_backup[7]),
        .O(data_valid_ch_inferred_i_104_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_105
       (.I0(data_buf_ch3_backup[3]),
        .I1(\^data_buf_ch3 [3]),
        .I2(\^data_buf_ch3 [5]),
        .I3(data_buf_ch3_backup[5]),
        .I4(\^data_buf_ch3 [4]),
        .I5(data_buf_ch3_backup[4]),
        .O(data_valid_ch_inferred_i_105_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_106
       (.I0(data_buf_ch3_backup[0]),
        .I1(\^data_buf_ch3 [0]),
        .I2(\^data_buf_ch3 [2]),
        .I3(data_buf_ch3_backup[2]),
        .I4(\^data_buf_ch3 [1]),
        .I5(data_buf_ch3_backup[1]),
        .O(data_valid_ch_inferred_i_106_n_0));
  CARRY4 data_valid_ch_inferred_i_107
       (.CI(data_valid_ch_inferred_i_127_n_0),
        .CO({data_valid_ch_inferred_i_107_n_0,data_valid_ch_inferred_i_107_n_1,data_valid_ch_inferred_i_107_n_2,data_valid_ch_inferred_i_107_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_107_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_128_n_0,data_valid_ch_inferred_i_129_n_0,data_valid_ch_inferred_i_130_n_0,data_valid_ch_inferred_i_131_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_108
       (.I0(data_buf_ch2_backup[45]),
        .I1(data_buf_ch2[45]),
        .I2(data_buf_ch2[47]),
        .I3(data_buf_ch2_backup[47]),
        .I4(data_buf_ch2[46]),
        .I5(data_buf_ch2_backup[46]),
        .O(data_valid_ch_inferred_i_108_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_109
       (.I0(data_buf_ch2_backup[42]),
        .I1(data_buf_ch2[42]),
        .I2(data_buf_ch2[44]),
        .I3(data_buf_ch2_backup[44]),
        .I4(data_buf_ch2[43]),
        .I5(data_buf_ch2_backup[43]),
        .O(data_valid_ch_inferred_i_109_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_11
       (.I0(data_buf_ch8_backup[62]),
        .I1(data_buf_ch8_backup[61]),
        .I2(data_buf_ch8_backup[60]),
        .O(data_valid_ch_inferred_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_110
       (.I0(data_buf_ch2_backup[39]),
        .I1(data_buf_ch2[39]),
        .I2(data_buf_ch2[41]),
        .I3(data_buf_ch2_backup[41]),
        .I4(data_buf_ch2[40]),
        .I5(data_buf_ch2_backup[40]),
        .O(data_valid_ch_inferred_i_110_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_111
       (.I0(data_buf_ch2_backup[36]),
        .I1(data_buf_ch2[36]),
        .I2(data_buf_ch2[38]),
        .I3(data_buf_ch2_backup[38]),
        .I4(data_buf_ch2[37]),
        .I5(data_buf_ch2_backup[37]),
        .O(data_valid_ch_inferred_i_111_n_0));
  CARRY4 data_valid_ch_inferred_i_112
       (.CI(data_valid_ch_inferred_i_132_n_0),
        .CO({data_valid_ch_inferred_i_112_n_0,data_valid_ch_inferred_i_112_n_1,data_valid_ch_inferred_i_112_n_2,data_valid_ch_inferred_i_112_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_112_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_133_n_0,data_valid_ch_inferred_i_134_n_0,data_valid_ch_inferred_i_135_n_0,data_valid_ch_inferred_i_136_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_113
       (.I0(data_buf_ch1_backup[45]),
        .I1(data_buf_ch1[45]),
        .I2(data_buf_ch1[47]),
        .I3(data_buf_ch1_backup[47]),
        .I4(data_buf_ch1[46]),
        .I5(data_buf_ch1_backup[46]),
        .O(data_valid_ch_inferred_i_113_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_114
       (.I0(data_buf_ch1_backup[42]),
        .I1(data_buf_ch1[42]),
        .I2(data_buf_ch1[44]),
        .I3(data_buf_ch1_backup[44]),
        .I4(data_buf_ch1[43]),
        .I5(data_buf_ch1_backup[43]),
        .O(data_valid_ch_inferred_i_114_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_115
       (.I0(data_buf_ch1_backup[39]),
        .I1(data_buf_ch1[39]),
        .I2(data_buf_ch1[41]),
        .I3(data_buf_ch1_backup[41]),
        .I4(data_buf_ch1[40]),
        .I5(data_buf_ch1_backup[40]),
        .O(data_valid_ch_inferred_i_115_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_116
       (.I0(data_buf_ch1_backup[36]),
        .I1(data_buf_ch1[36]),
        .I2(data_buf_ch1[38]),
        .I3(data_buf_ch1_backup[38]),
        .I4(data_buf_ch1[37]),
        .I5(data_buf_ch1_backup[37]),
        .O(data_valid_ch_inferred_i_116_n_0));
  CARRY4 data_valid_ch_inferred_i_117
       (.CI(data_valid_ch_inferred_i_137_n_0),
        .CO({data_valid_ch_inferred_i_117_n_0,data_valid_ch_inferred_i_117_n_1,data_valid_ch_inferred_i_117_n_2,data_valid_ch_inferred_i_117_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_117_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_138_n_0,data_valid_ch_inferred_i_139_n_0,data_valid_ch_inferred_i_140_n_0,data_valid_ch_inferred_i_141_n_0}));
  LUT4 #(
    .INIT(16'h2001)) 
    data_valid_ch_inferred_i_118
       (.I0(data_buf_ch8_backup[33]),
        .I1(data_buf_ch8_backup[35]),
        .I2(\^data_buf_ch8 [34]),
        .I3(data_buf_ch8_backup[34]),
        .O(data_valid_ch_inferred_i_118_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_119
       (.I0(data_buf_ch8_backup[30]),
        .I1(\^data_buf_ch8 [30]),
        .I2(\^data_buf_ch8 [34]),
        .I3(data_buf_ch8_backup[32]),
        .I4(\^data_buf_ch8 [31]),
        .I5(data_buf_ch8_backup[31]),
        .O(data_valid_ch_inferred_i_119_n_0));
  CARRY4 data_valid_ch_inferred_i_12
       (.CI(data_valid_ch_inferred_i_46_n_0),
        .CO({data_valid_ch_inferred_i_12_n_0,data_valid_ch_inferred_i_12_n_1,data_valid_ch_inferred_i_12_n_2,data_valid_ch_inferred_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_12_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_47_n_0,data_valid_ch_inferred_i_48_n_0,data_valid_ch_inferred_i_49_n_0,data_valid_ch_inferred_i_50_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_120
       (.I0(data_buf_ch8_backup[27]),
        .I1(\^data_buf_ch8 [27]),
        .I2(\^data_buf_ch8 [29]),
        .I3(data_buf_ch8_backup[29]),
        .I4(\^data_buf_ch8 [28]),
        .I5(data_buf_ch8_backup[28]),
        .O(data_valid_ch_inferred_i_120_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_121
       (.I0(data_buf_ch8_backup[24]),
        .I1(\^data_buf_ch8 [24]),
        .I2(\^data_buf_ch8 [26]),
        .I3(data_buf_ch8_backup[26]),
        .I4(\^data_buf_ch8 [25]),
        .I5(data_buf_ch8_backup[25]),
        .O(data_valid_ch_inferred_i_121_n_0));
  CARRY4 data_valid_ch_inferred_i_122
       (.CI(data_valid_ch_inferred_i_142_n_0),
        .CO({data_valid_ch_inferred_i_122_n_0,data_valid_ch_inferred_i_122_n_1,data_valid_ch_inferred_i_122_n_2,data_valid_ch_inferred_i_122_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_122_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_143_n_0,data_valid_ch_inferred_i_144_n_0,data_valid_ch_inferred_i_145_n_0,data_valid_ch_inferred_i_146_n_0}));
  LUT4 #(
    .INIT(16'h2001)) 
    data_valid_ch_inferred_i_123
       (.I0(data_buf_ch7_backup[33]),
        .I1(data_buf_ch7_backup[35]),
        .I2(\^data_buf_ch7 [34]),
        .I3(data_buf_ch7_backup[34]),
        .O(data_valid_ch_inferred_i_123_n_0));
  LUT5 #(
    .INIT(32'h09000009)) 
    data_valid_ch_inferred_i_124
       (.I0(data_buf_ch7_backup[30]),
        .I1(\^data_buf_ch7 [30]),
        .I2(data_buf_ch7_backup[32]),
        .I3(\^data_buf_ch7 [31]),
        .I4(data_buf_ch7_backup[31]),
        .O(data_valid_ch_inferred_i_124_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_125
       (.I0(data_buf_ch7_backup[27]),
        .I1(\^data_buf_ch7 [27]),
        .I2(\^data_buf_ch7 [29]),
        .I3(data_buf_ch7_backup[29]),
        .I4(\^data_buf_ch7 [28]),
        .I5(data_buf_ch7_backup[28]),
        .O(data_valid_ch_inferred_i_125_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_126
       (.I0(data_buf_ch7_backup[24]),
        .I1(\^data_buf_ch7 [24]),
        .I2(\^data_buf_ch7 [26]),
        .I3(data_buf_ch7_backup[26]),
        .I4(\^data_buf_ch7 [25]),
        .I5(data_buf_ch7_backup[25]),
        .O(data_valid_ch_inferred_i_126_n_0));
  CARRY4 data_valid_ch_inferred_i_127
       (.CI(data_valid_ch_inferred_i_147_n_0),
        .CO({data_valid_ch_inferred_i_127_n_0,data_valid_ch_inferred_i_127_n_1,data_valid_ch_inferred_i_127_n_2,data_valid_ch_inferred_i_127_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_127_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_148_n_0,data_valid_ch_inferred_i_149_n_0,data_valid_ch_inferred_i_150_n_0,data_valid_ch_inferred_i_151_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_128
       (.I0(data_buf_ch2_backup[33]),
        .I1(data_buf_ch2[33]),
        .I2(data_buf_ch2[35]),
        .I3(data_buf_ch2_backup[35]),
        .I4(data_buf_ch2[34]),
        .I5(data_buf_ch2_backup[34]),
        .O(data_valid_ch_inferred_i_128_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_129
       (.I0(data_buf_ch2_backup[30]),
        .I1(data_buf_ch2[30]),
        .I2(data_buf_ch2[32]),
        .I3(data_buf_ch2_backup[32]),
        .I4(data_buf_ch2[31]),
        .I5(data_buf_ch2_backup[31]),
        .O(data_valid_ch_inferred_i_129_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    data_valid_ch_inferred_i_13
       (.I0(data_buf_ch7_backup[63]),
        .O(data_valid_ch_inferred_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_130
       (.I0(data_buf_ch2_backup[27]),
        .I1(data_buf_ch2[27]),
        .I2(data_buf_ch2[29]),
        .I3(data_buf_ch2_backup[29]),
        .I4(data_buf_ch2[28]),
        .I5(data_buf_ch2_backup[28]),
        .O(data_valid_ch_inferred_i_130_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_131
       (.I0(data_buf_ch2_backup[24]),
        .I1(data_buf_ch2[24]),
        .I2(data_buf_ch2[26]),
        .I3(data_buf_ch2_backup[26]),
        .I4(data_buf_ch2[25]),
        .I5(data_buf_ch2_backup[25]),
        .O(data_valid_ch_inferred_i_131_n_0));
  CARRY4 data_valid_ch_inferred_i_132
       (.CI(data_valid_ch_inferred_i_152_n_0),
        .CO({data_valid_ch_inferred_i_132_n_0,data_valid_ch_inferred_i_132_n_1,data_valid_ch_inferred_i_132_n_2,data_valid_ch_inferred_i_132_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_132_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_153_n_0,data_valid_ch_inferred_i_154_n_0,data_valid_ch_inferred_i_155_n_0,data_valid_ch_inferred_i_156_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_133
       (.I0(data_buf_ch1_backup[33]),
        .I1(data_buf_ch1[33]),
        .I2(data_buf_ch1[35]),
        .I3(data_buf_ch1_backup[35]),
        .I4(data_buf_ch1[34]),
        .I5(data_buf_ch1_backup[34]),
        .O(data_valid_ch_inferred_i_133_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_134
       (.I0(data_buf_ch1_backup[30]),
        .I1(data_buf_ch1[30]),
        .I2(data_buf_ch1[32]),
        .I3(data_buf_ch1_backup[32]),
        .I4(data_buf_ch1[31]),
        .I5(data_buf_ch1_backup[31]),
        .O(data_valid_ch_inferred_i_134_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_135
       (.I0(data_buf_ch1_backup[27]),
        .I1(data_buf_ch1[27]),
        .I2(data_buf_ch1[29]),
        .I3(data_buf_ch1_backup[29]),
        .I4(data_buf_ch1[28]),
        .I5(data_buf_ch1_backup[28]),
        .O(data_valid_ch_inferred_i_135_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_136
       (.I0(data_buf_ch1_backup[24]),
        .I1(data_buf_ch1[24]),
        .I2(data_buf_ch1[26]),
        .I3(data_buf_ch1_backup[26]),
        .I4(data_buf_ch1[25]),
        .I5(data_buf_ch1_backup[25]),
        .O(data_valid_ch_inferred_i_136_n_0));
  CARRY4 data_valid_ch_inferred_i_137
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_137_n_0,data_valid_ch_inferred_i_137_n_1,data_valid_ch_inferred_i_137_n_2,data_valid_ch_inferred_i_137_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_137_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_157_n_0,data_valid_ch_inferred_i_158_n_0,data_valid_ch_inferred_i_159_n_0,data_valid_ch_inferred_i_160_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_138
       (.I0(data_buf_ch8_backup[21]),
        .I1(\^data_buf_ch8 [21]),
        .I2(\^data_buf_ch8 [23]),
        .I3(data_buf_ch8_backup[23]),
        .I4(\^data_buf_ch8 [22]),
        .I5(data_buf_ch8_backup[22]),
        .O(data_valid_ch_inferred_i_138_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_139
       (.I0(data_buf_ch8_backup[18]),
        .I1(\^data_buf_ch8 [18]),
        .I2(\^data_buf_ch8 [20]),
        .I3(data_buf_ch8_backup[20]),
        .I4(\^data_buf_ch8 [19]),
        .I5(data_buf_ch8_backup[19]),
        .O(data_valid_ch_inferred_i_139_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_14
       (.I0(data_buf_ch7_backup[62]),
        .I1(data_buf_ch7_backup[61]),
        .I2(data_buf_ch7_backup[60]),
        .O(data_valid_ch_inferred_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_140
       (.I0(data_buf_ch8_backup[15]),
        .I1(\^data_buf_ch8 [15]),
        .I2(\^data_buf_ch8 [17]),
        .I3(data_buf_ch8_backup[17]),
        .I4(\^data_buf_ch8 [16]),
        .I5(data_buf_ch8_backup[16]),
        .O(data_valid_ch_inferred_i_140_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_141
       (.I0(data_buf_ch8_backup[12]),
        .I1(\^data_buf_ch8 [12]),
        .I2(\^data_buf_ch8 [14]),
        .I3(data_buf_ch8_backup[14]),
        .I4(\^data_buf_ch8 [13]),
        .I5(data_buf_ch8_backup[13]),
        .O(data_valid_ch_inferred_i_141_n_0));
  CARRY4 data_valid_ch_inferred_i_142
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_142_n_0,data_valid_ch_inferred_i_142_n_1,data_valid_ch_inferred_i_142_n_2,data_valid_ch_inferred_i_142_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_142_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_161_n_0,data_valid_ch_inferred_i_162_n_0,data_valid_ch_inferred_i_163_n_0,data_valid_ch_inferred_i_164_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_143
       (.I0(data_buf_ch7_backup[21]),
        .I1(\^data_buf_ch7 [21]),
        .I2(\^data_buf_ch7 [23]),
        .I3(data_buf_ch7_backup[23]),
        .I4(\^data_buf_ch7 [22]),
        .I5(data_buf_ch7_backup[22]),
        .O(data_valid_ch_inferred_i_143_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_144
       (.I0(data_buf_ch7_backup[18]),
        .I1(\^data_buf_ch7 [18]),
        .I2(\^data_buf_ch7 [20]),
        .I3(data_buf_ch7_backup[20]),
        .I4(\^data_buf_ch7 [19]),
        .I5(data_buf_ch7_backup[19]),
        .O(data_valid_ch_inferred_i_144_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_145
       (.I0(data_buf_ch7_backup[15]),
        .I1(\^data_buf_ch7 [15]),
        .I2(\^data_buf_ch7 [17]),
        .I3(data_buf_ch7_backup[17]),
        .I4(\^data_buf_ch7 [16]),
        .I5(data_buf_ch7_backup[16]),
        .O(data_valid_ch_inferred_i_145_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_146
       (.I0(data_buf_ch7_backup[12]),
        .I1(\^data_buf_ch7 [12]),
        .I2(\^data_buf_ch7 [14]),
        .I3(data_buf_ch7_backup[14]),
        .I4(\^data_buf_ch7 [13]),
        .I5(data_buf_ch7_backup[13]),
        .O(data_valid_ch_inferred_i_146_n_0));
  CARRY4 data_valid_ch_inferred_i_147
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_147_n_0,data_valid_ch_inferred_i_147_n_1,data_valid_ch_inferred_i_147_n_2,data_valid_ch_inferred_i_147_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_147_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_165_n_0,data_valid_ch_inferred_i_166_n_0,data_valid_ch_inferred_i_167_n_0,data_valid_ch_inferred_i_168_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_148
       (.I0(data_buf_ch2_backup[21]),
        .I1(data_buf_ch2[21]),
        .I2(data_buf_ch2[23]),
        .I3(data_buf_ch2_backup[23]),
        .I4(data_buf_ch2[22]),
        .I5(data_buf_ch2_backup[22]),
        .O(data_valid_ch_inferred_i_148_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_149
       (.I0(data_buf_ch2_backup[18]),
        .I1(data_buf_ch2[18]),
        .I2(data_buf_ch2[20]),
        .I3(data_buf_ch2_backup[20]),
        .I4(data_buf_ch2[19]),
        .I5(data_buf_ch2_backup[19]),
        .O(data_valid_ch_inferred_i_149_n_0));
  CARRY4 data_valid_ch_inferred_i_15
       (.CI(data_valid_ch_inferred_i_51_n_0),
        .CO({data_valid_ch_inferred_i_15_n_0,data_valid_ch_inferred_i_15_n_1,data_valid_ch_inferred_i_15_n_2,data_valid_ch_inferred_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_15_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_52_n_0,data_valid_ch_inferred_i_53_n_0,data_valid_ch_inferred_i_54_n_0,data_valid_ch_inferred_i_55_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_150
       (.I0(data_buf_ch2_backup[15]),
        .I1(data_buf_ch2[15]),
        .I2(data_buf_ch2[17]),
        .I3(data_buf_ch2_backup[17]),
        .I4(data_buf_ch2[16]),
        .I5(data_buf_ch2_backup[16]),
        .O(data_valid_ch_inferred_i_150_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_151
       (.I0(data_buf_ch2_backup[12]),
        .I1(data_buf_ch2[12]),
        .I2(data_buf_ch2[14]),
        .I3(data_buf_ch2_backup[14]),
        .I4(data_buf_ch2[13]),
        .I5(data_buf_ch2_backup[13]),
        .O(data_valid_ch_inferred_i_151_n_0));
  CARRY4 data_valid_ch_inferred_i_152
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_152_n_0,data_valid_ch_inferred_i_152_n_1,data_valid_ch_inferred_i_152_n_2,data_valid_ch_inferred_i_152_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_152_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_169_n_0,data_valid_ch_inferred_i_170_n_0,data_valid_ch_inferred_i_171_n_0,data_valid_ch_inferred_i_172_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_153
       (.I0(data_buf_ch1_backup[21]),
        .I1(data_buf_ch1[21]),
        .I2(data_buf_ch1[23]),
        .I3(data_buf_ch1_backup[23]),
        .I4(data_buf_ch1[22]),
        .I5(data_buf_ch1_backup[22]),
        .O(data_valid_ch_inferred_i_153_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_154
       (.I0(data_buf_ch1_backup[18]),
        .I1(data_buf_ch1[18]),
        .I2(data_buf_ch1[20]),
        .I3(data_buf_ch1_backup[20]),
        .I4(data_buf_ch1[19]),
        .I5(data_buf_ch1_backup[19]),
        .O(data_valid_ch_inferred_i_154_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_155
       (.I0(data_buf_ch1_backup[15]),
        .I1(data_buf_ch1[15]),
        .I2(data_buf_ch1[17]),
        .I3(data_buf_ch1_backup[17]),
        .I4(data_buf_ch1[16]),
        .I5(data_buf_ch1_backup[16]),
        .O(data_valid_ch_inferred_i_155_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_156
       (.I0(data_buf_ch1_backup[12]),
        .I1(data_buf_ch1[12]),
        .I2(data_buf_ch1[14]),
        .I3(data_buf_ch1_backup[14]),
        .I4(data_buf_ch1[13]),
        .I5(data_buf_ch1_backup[13]),
        .O(data_valid_ch_inferred_i_156_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_157
       (.I0(data_buf_ch8_backup[9]),
        .I1(\^data_buf_ch8 [9]),
        .I2(\^data_buf_ch8 [11]),
        .I3(data_buf_ch8_backup[11]),
        .I4(\^data_buf_ch8 [10]),
        .I5(data_buf_ch8_backup[10]),
        .O(data_valid_ch_inferred_i_157_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_158
       (.I0(data_buf_ch8_backup[6]),
        .I1(\^data_buf_ch8 [6]),
        .I2(\^data_buf_ch8 [8]),
        .I3(data_buf_ch8_backup[8]),
        .I4(\^data_buf_ch8 [7]),
        .I5(data_buf_ch8_backup[7]),
        .O(data_valid_ch_inferred_i_158_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_159
       (.I0(data_buf_ch8_backup[3]),
        .I1(\^data_buf_ch8 [3]),
        .I2(\^data_buf_ch8 [5]),
        .I3(data_buf_ch8_backup[5]),
        .I4(\^data_buf_ch8 [4]),
        .I5(data_buf_ch8_backup[4]),
        .O(data_valid_ch_inferred_i_159_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    data_valid_ch_inferred_i_16
       (.I0(\^data_buf_ch6 [34]),
        .I1(data_buf_ch6_backup[34]),
        .O(data_valid_ch_inferred_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_160
       (.I0(data_buf_ch8_backup[0]),
        .I1(\^data_buf_ch8 [0]),
        .I2(\^data_buf_ch8 [2]),
        .I3(data_buf_ch8_backup[2]),
        .I4(\^data_buf_ch8 [1]),
        .I5(data_buf_ch8_backup[1]),
        .O(data_valid_ch_inferred_i_160_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_161
       (.I0(data_buf_ch7_backup[9]),
        .I1(\^data_buf_ch7 [9]),
        .I2(\^data_buf_ch7 [11]),
        .I3(data_buf_ch7_backup[11]),
        .I4(\^data_buf_ch7 [10]),
        .I5(data_buf_ch7_backup[10]),
        .O(data_valid_ch_inferred_i_161_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_162
       (.I0(data_buf_ch7_backup[6]),
        .I1(\^data_buf_ch7 [6]),
        .I2(\^data_buf_ch7 [8]),
        .I3(data_buf_ch7_backup[8]),
        .I4(\^data_buf_ch7 [7]),
        .I5(data_buf_ch7_backup[7]),
        .O(data_valid_ch_inferred_i_162_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_163
       (.I0(data_buf_ch7_backup[3]),
        .I1(\^data_buf_ch7 [3]),
        .I2(\^data_buf_ch7 [5]),
        .I3(data_buf_ch7_backup[5]),
        .I4(\^data_buf_ch7 [4]),
        .I5(data_buf_ch7_backup[4]),
        .O(data_valid_ch_inferred_i_163_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_164
       (.I0(data_buf_ch7_backup[0]),
        .I1(\^data_buf_ch7 [0]),
        .I2(\^data_buf_ch7 [2]),
        .I3(data_buf_ch7_backup[2]),
        .I4(\^data_buf_ch7 [1]),
        .I5(data_buf_ch7_backup[1]),
        .O(data_valid_ch_inferred_i_164_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_165
       (.I0(data_buf_ch2_backup[9]),
        .I1(data_buf_ch2[9]),
        .I2(data_buf_ch2[11]),
        .I3(data_buf_ch2_backup[11]),
        .I4(data_buf_ch2[10]),
        .I5(data_buf_ch2_backup[10]),
        .O(data_valid_ch_inferred_i_165_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_166
       (.I0(data_buf_ch2_backup[6]),
        .I1(data_buf_ch2[6]),
        .I2(data_buf_ch2[8]),
        .I3(data_buf_ch2_backup[8]),
        .I4(data_buf_ch2[7]),
        .I5(data_buf_ch2_backup[7]),
        .O(data_valid_ch_inferred_i_166_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_167
       (.I0(data_buf_ch2_backup[3]),
        .I1(data_buf_ch2[3]),
        .I2(data_buf_ch2[5]),
        .I3(data_buf_ch2_backup[5]),
        .I4(data_buf_ch2[4]),
        .I5(data_buf_ch2_backup[4]),
        .O(data_valid_ch_inferred_i_167_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_168
       (.I0(data_buf_ch2_backup[0]),
        .I1(data_buf_ch2[0]),
        .I2(data_buf_ch2[2]),
        .I3(data_buf_ch2_backup[2]),
        .I4(data_buf_ch2[1]),
        .I5(data_buf_ch2_backup[1]),
        .O(data_valid_ch_inferred_i_168_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_169
       (.I0(data_buf_ch1_backup[9]),
        .I1(data_buf_ch1[9]),
        .I2(data_buf_ch1[11]),
        .I3(data_buf_ch1_backup[11]),
        .I4(data_buf_ch1[10]),
        .I5(data_buf_ch1_backup[10]),
        .O(data_valid_ch_inferred_i_169_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_17
       (.I0(data_buf_ch6_backup[30]),
        .I1(\^data_buf_ch6 [30]),
        .I2(\^data_buf_ch6 [34]),
        .I3(data_buf_ch6_backup[34]),
        .I4(\^data_buf_ch6 [31]),
        .I5(data_buf_ch6_backup[31]),
        .O(data_valid_ch_inferred_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_170
       (.I0(data_buf_ch1_backup[6]),
        .I1(data_buf_ch1[6]),
        .I2(data_buf_ch1[8]),
        .I3(data_buf_ch1_backup[8]),
        .I4(data_buf_ch1[7]),
        .I5(data_buf_ch1_backup[7]),
        .O(data_valid_ch_inferred_i_170_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_171
       (.I0(data_buf_ch1_backup[3]),
        .I1(data_buf_ch1[3]),
        .I2(data_buf_ch1[5]),
        .I3(data_buf_ch1_backup[5]),
        .I4(data_buf_ch1[4]),
        .I5(data_buf_ch1_backup[4]),
        .O(data_valid_ch_inferred_i_171_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_172
       (.I0(data_buf_ch1_backup[0]),
        .I1(data_buf_ch1[0]),
        .I2(data_buf_ch1[2]),
        .I3(data_buf_ch1_backup[2]),
        .I4(data_buf_ch1[1]),
        .I5(data_buf_ch1_backup[1]),
        .O(data_valid_ch_inferred_i_172_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_18
       (.I0(data_buf_ch6_backup[27]),
        .I1(\^data_buf_ch6 [27]),
        .I2(\^data_buf_ch6 [29]),
        .I3(data_buf_ch6_backup[29]),
        .I4(\^data_buf_ch6 [28]),
        .I5(data_buf_ch6_backup[28]),
        .O(data_valid_ch_inferred_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_19
       (.I0(data_buf_ch6_backup[24]),
        .I1(\^data_buf_ch6 [24]),
        .I2(\^data_buf_ch6 [26]),
        .I3(data_buf_ch6_backup[26]),
        .I4(\^data_buf_ch6 [25]),
        .I5(data_buf_ch6_backup[25]),
        .O(data_valid_ch_inferred_i_19_n_0));
  CARRY4 data_valid_ch_inferred_i_2
       (.CI(data_valid_ch_inferred_i_12_n_0),
        .CO({NLW_data_valid_ch_inferred_i_2_CO_UNCONNECTED[3:2],data_valid_ch[6],data_valid_ch_inferred_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,data_valid_ch_inferred_i_13_n_0,data_valid_ch_inferred_i_14_n_0}));
  CARRY4 data_valid_ch_inferred_i_20
       (.CI(data_valid_ch_inferred_i_56_n_0),
        .CO({data_valid_ch_inferred_i_20_n_0,data_valid_ch_inferred_i_20_n_1,data_valid_ch_inferred_i_20_n_2,data_valid_ch_inferred_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_20_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_57_n_0,data_valid_ch_inferred_i_58_n_0,data_valid_ch_inferred_i_59_n_0,data_valid_ch_inferred_i_60_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    data_valid_ch_inferred_i_21
       (.I0(\^data_buf_ch5 [34]),
        .I1(data_buf_ch5_backup[34]),
        .O(data_valid_ch_inferred_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_valid_ch_inferred_i_22
       (.I0(data_buf_ch5_backup[30]),
        .I1(\^data_buf_ch5 [30]),
        .I2(data_buf_ch5_backup[31]),
        .I3(\^data_buf_ch5 [31]),
        .O(data_valid_ch_inferred_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_23
       (.I0(data_buf_ch5_backup[27]),
        .I1(\^data_buf_ch5 [27]),
        .I2(\^data_buf_ch5 [29]),
        .I3(data_buf_ch5_backup[29]),
        .I4(\^data_buf_ch5 [28]),
        .I5(data_buf_ch5_backup[28]),
        .O(data_valid_ch_inferred_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_24
       (.I0(data_buf_ch5_backup[24]),
        .I1(\^data_buf_ch5 [24]),
        .I2(\^data_buf_ch5 [26]),
        .I3(data_buf_ch5_backup[26]),
        .I4(\^data_buf_ch5 [25]),
        .I5(data_buf_ch5_backup[25]),
        .O(data_valid_ch_inferred_i_24_n_0));
  CARRY4 data_valid_ch_inferred_i_25
       (.CI(data_valid_ch_inferred_i_61_n_0),
        .CO({data_valid_ch_inferred_i_25_n_0,data_valid_ch_inferred_i_25_n_1,data_valid_ch_inferred_i_25_n_2,data_valid_ch_inferred_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_25_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_62_n_0,data_valid_ch_inferred_i_63_n_0,data_valid_ch_inferred_i_64_n_0,data_valid_ch_inferred_i_65_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    data_valid_ch_inferred_i_26
       (.I0(\^data_buf_ch4 [33]),
        .I1(data_buf_ch4_backup[33]),
        .O(data_valid_ch_inferred_i_26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_27
       (.I0(data_buf_ch4_backup[30]),
        .I1(\^data_buf_ch4 [30]),
        .I2(\^data_buf_ch4 [33]),
        .I3(data_buf_ch4_backup[33]),
        .I4(\^data_buf_ch4 [31]),
        .I5(data_buf_ch4_backup[31]),
        .O(data_valid_ch_inferred_i_27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_28
       (.I0(data_buf_ch4_backup[27]),
        .I1(\^data_buf_ch4 [27]),
        .I2(\^data_buf_ch4 [29]),
        .I3(data_buf_ch4_backup[29]),
        .I4(\^data_buf_ch4 [28]),
        .I5(data_buf_ch4_backup[28]),
        .O(data_valid_ch_inferred_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_29
       (.I0(data_buf_ch4_backup[24]),
        .I1(\^data_buf_ch4 [24]),
        .I2(\^data_buf_ch4 [26]),
        .I3(data_buf_ch4_backup[26]),
        .I4(\^data_buf_ch4 [25]),
        .I5(data_buf_ch4_backup[25]),
        .O(data_valid_ch_inferred_i_29_n_0));
  CARRY4 data_valid_ch_inferred_i_3
       (.CI(data_valid_ch_inferred_i_15_n_0),
        .CO({data_valid_ch[5],data_valid_ch_inferred_i_3_n_1,data_valid_ch_inferred_i_3_n_2,data_valid_ch_inferred_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_3_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_16_n_0,data_valid_ch_inferred_i_17_n_0,data_valid_ch_inferred_i_18_n_0,data_valid_ch_inferred_i_19_n_0}));
  CARRY4 data_valid_ch_inferred_i_30
       (.CI(data_valid_ch_inferred_i_66_n_0),
        .CO({data_valid_ch_inferred_i_30_n_0,data_valid_ch_inferred_i_30_n_1,data_valid_ch_inferred_i_30_n_2,data_valid_ch_inferred_i_30_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_30_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_67_n_0,data_valid_ch_inferred_i_68_n_0,data_valid_ch_inferred_i_69_n_0,data_valid_ch_inferred_i_70_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    data_valid_ch_inferred_i_31
       (.I0(\^data_buf_ch3 [33]),
        .I1(data_buf_ch3_backup[33]),
        .O(data_valid_ch_inferred_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_valid_ch_inferred_i_32
       (.I0(data_buf_ch3_backup[30]),
        .I1(\^data_buf_ch3 [30]),
        .I2(data_buf_ch3_backup[31]),
        .I3(\^data_buf_ch3 [31]),
        .O(data_valid_ch_inferred_i_32_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_33
       (.I0(data_buf_ch3_backup[27]),
        .I1(\^data_buf_ch3 [27]),
        .I2(\^data_buf_ch3 [29]),
        .I3(data_buf_ch3_backup[29]),
        .I4(\^data_buf_ch3 [28]),
        .I5(data_buf_ch3_backup[28]),
        .O(data_valid_ch_inferred_i_33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_34
       (.I0(data_buf_ch3_backup[24]),
        .I1(\^data_buf_ch3 [24]),
        .I2(\^data_buf_ch3 [26]),
        .I3(data_buf_ch3_backup[26]),
        .I4(\^data_buf_ch3 [25]),
        .I5(data_buf_ch3_backup[25]),
        .O(data_valid_ch_inferred_i_34_n_0));
  CARRY4 data_valid_ch_inferred_i_35
       (.CI(data_valid_ch_inferred_i_71_n_0),
        .CO({data_valid_ch_inferred_i_35_n_0,data_valid_ch_inferred_i_35_n_1,data_valid_ch_inferred_i_35_n_2,data_valid_ch_inferred_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_35_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_72_n_0,data_valid_ch_inferred_i_73_n_0,data_valid_ch_inferred_i_74_n_0,data_valid_ch_inferred_i_75_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    data_valid_ch_inferred_i_36
       (.I0(data_buf_ch2[63]),
        .I1(data_buf_ch2_backup[63]),
        .O(data_valid_ch_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_37
       (.I0(data_buf_ch2_backup[60]),
        .I1(data_buf_ch2[60]),
        .I2(data_buf_ch2[62]),
        .I3(data_buf_ch2_backup[62]),
        .I4(data_buf_ch2[61]),
        .I5(data_buf_ch2_backup[61]),
        .O(data_valid_ch_inferred_i_37_n_0));
  CARRY4 data_valid_ch_inferred_i_38
       (.CI(data_valid_ch_inferred_i_76_n_0),
        .CO({data_valid_ch_inferred_i_38_n_0,data_valid_ch_inferred_i_38_n_1,data_valid_ch_inferred_i_38_n_2,data_valid_ch_inferred_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_38_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_77_n_0,data_valid_ch_inferred_i_78_n_0,data_valid_ch_inferred_i_79_n_0,data_valid_ch_inferred_i_80_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    data_valid_ch_inferred_i_39
       (.I0(data_buf_ch1[63]),
        .I1(data_buf_ch1_backup[63]),
        .O(data_valid_ch_inferred_i_39_n_0));
  CARRY4 data_valid_ch_inferred_i_4
       (.CI(data_valid_ch_inferred_i_20_n_0),
        .CO({data_valid_ch[4],data_valid_ch_inferred_i_4_n_1,data_valid_ch_inferred_i_4_n_2,data_valid_ch_inferred_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_4_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_21_n_0,data_valid_ch_inferred_i_22_n_0,data_valid_ch_inferred_i_23_n_0,data_valid_ch_inferred_i_24_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_40
       (.I0(data_buf_ch1_backup[60]),
        .I1(data_buf_ch1[60]),
        .I2(data_buf_ch1[62]),
        .I3(data_buf_ch1_backup[62]),
        .I4(data_buf_ch1[61]),
        .I5(data_buf_ch1_backup[61]),
        .O(data_valid_ch_inferred_i_40_n_0));
  CARRY4 data_valid_ch_inferred_i_41
       (.CI(data_valid_ch_inferred_i_81_n_0),
        .CO({data_valid_ch_inferred_i_41_n_0,data_valid_ch_inferred_i_41_n_1,data_valid_ch_inferred_i_41_n_2,data_valid_ch_inferred_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_41_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_82_n_0,data_valid_ch_inferred_i_83_n_0,data_valid_ch_inferred_i_84_n_0,data_valid_ch_inferred_i_85_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_42
       (.I0(data_buf_ch8_backup[59]),
        .I1(data_buf_ch8_backup[58]),
        .I2(data_buf_ch8_backup[57]),
        .O(data_valid_ch_inferred_i_42_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_43
       (.I0(data_buf_ch8_backup[56]),
        .I1(data_buf_ch8_backup[55]),
        .I2(data_buf_ch8_backup[54]),
        .O(data_valid_ch_inferred_i_43_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_44
       (.I0(data_buf_ch8_backup[53]),
        .I1(data_buf_ch8_backup[52]),
        .I2(data_buf_ch8_backup[51]),
        .O(data_valid_ch_inferred_i_44_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_45
       (.I0(data_buf_ch8_backup[50]),
        .I1(data_buf_ch8_backup[49]),
        .I2(data_buf_ch8_backup[48]),
        .O(data_valid_ch_inferred_i_45_n_0));
  CARRY4 data_valid_ch_inferred_i_46
       (.CI(data_valid_ch_inferred_i_86_n_0),
        .CO({data_valid_ch_inferred_i_46_n_0,data_valid_ch_inferred_i_46_n_1,data_valid_ch_inferred_i_46_n_2,data_valid_ch_inferred_i_46_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_46_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_87_n_0,data_valid_ch_inferred_i_88_n_0,data_valid_ch_inferred_i_89_n_0,data_valid_ch_inferred_i_90_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_47
       (.I0(data_buf_ch7_backup[59]),
        .I1(data_buf_ch7_backup[58]),
        .I2(data_buf_ch7_backup[57]),
        .O(data_valid_ch_inferred_i_47_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_48
       (.I0(data_buf_ch7_backup[56]),
        .I1(data_buf_ch7_backup[55]),
        .I2(data_buf_ch7_backup[54]),
        .O(data_valid_ch_inferred_i_48_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_49
       (.I0(data_buf_ch7_backup[53]),
        .I1(data_buf_ch7_backup[52]),
        .I2(data_buf_ch7_backup[51]),
        .O(data_valid_ch_inferred_i_49_n_0));
  CARRY4 data_valid_ch_inferred_i_5
       (.CI(data_valid_ch_inferred_i_25_n_0),
        .CO({data_valid_ch[3],data_valid_ch_inferred_i_5_n_1,data_valid_ch_inferred_i_5_n_2,data_valid_ch_inferred_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_5_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_26_n_0,data_valid_ch_inferred_i_27_n_0,data_valid_ch_inferred_i_28_n_0,data_valid_ch_inferred_i_29_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_50
       (.I0(data_buf_ch7_backup[50]),
        .I1(data_buf_ch7_backup[49]),
        .I2(data_buf_ch7_backup[48]),
        .O(data_valid_ch_inferred_i_50_n_0));
  CARRY4 data_valid_ch_inferred_i_51
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_51_n_0,data_valid_ch_inferred_i_51_n_1,data_valid_ch_inferred_i_51_n_2,data_valid_ch_inferred_i_51_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_51_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_91_n_0,data_valid_ch_inferred_i_92_n_0,data_valid_ch_inferred_i_93_n_0,data_valid_ch_inferred_i_94_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_52
       (.I0(data_buf_ch6_backup[21]),
        .I1(\^data_buf_ch6 [21]),
        .I2(\^data_buf_ch6 [23]),
        .I3(data_buf_ch6_backup[23]),
        .I4(\^data_buf_ch6 [22]),
        .I5(data_buf_ch6_backup[22]),
        .O(data_valid_ch_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_53
       (.I0(data_buf_ch6_backup[18]),
        .I1(\^data_buf_ch6 [18]),
        .I2(\^data_buf_ch6 [20]),
        .I3(data_buf_ch6_backup[20]),
        .I4(\^data_buf_ch6 [19]),
        .I5(data_buf_ch6_backup[19]),
        .O(data_valid_ch_inferred_i_53_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_54
       (.I0(data_buf_ch6_backup[15]),
        .I1(\^data_buf_ch6 [15]),
        .I2(\^data_buf_ch6 [17]),
        .I3(data_buf_ch6_backup[17]),
        .I4(\^data_buf_ch6 [16]),
        .I5(data_buf_ch6_backup[16]),
        .O(data_valid_ch_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_55
       (.I0(data_buf_ch6_backup[12]),
        .I1(\^data_buf_ch6 [12]),
        .I2(\^data_buf_ch6 [14]),
        .I3(data_buf_ch6_backup[14]),
        .I4(\^data_buf_ch6 [13]),
        .I5(data_buf_ch6_backup[13]),
        .O(data_valid_ch_inferred_i_55_n_0));
  CARRY4 data_valid_ch_inferred_i_56
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_56_n_0,data_valid_ch_inferred_i_56_n_1,data_valid_ch_inferred_i_56_n_2,data_valid_ch_inferred_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_56_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_95_n_0,data_valid_ch_inferred_i_96_n_0,data_valid_ch_inferred_i_97_n_0,data_valid_ch_inferred_i_98_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_57
       (.I0(data_buf_ch5_backup[21]),
        .I1(\^data_buf_ch5 [21]),
        .I2(\^data_buf_ch5 [23]),
        .I3(data_buf_ch5_backup[23]),
        .I4(\^data_buf_ch5 [22]),
        .I5(data_buf_ch5_backup[22]),
        .O(data_valid_ch_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_58
       (.I0(data_buf_ch5_backup[18]),
        .I1(\^data_buf_ch5 [18]),
        .I2(\^data_buf_ch5 [20]),
        .I3(data_buf_ch5_backup[20]),
        .I4(\^data_buf_ch5 [19]),
        .I5(data_buf_ch5_backup[19]),
        .O(data_valid_ch_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_59
       (.I0(data_buf_ch5_backup[15]),
        .I1(\^data_buf_ch5 [15]),
        .I2(\^data_buf_ch5 [17]),
        .I3(data_buf_ch5_backup[17]),
        .I4(\^data_buf_ch5 [16]),
        .I5(data_buf_ch5_backup[16]),
        .O(data_valid_ch_inferred_i_59_n_0));
  CARRY4 data_valid_ch_inferred_i_6
       (.CI(data_valid_ch_inferred_i_30_n_0),
        .CO({data_valid_ch[2],data_valid_ch_inferred_i_6_n_1,data_valid_ch_inferred_i_6_n_2,data_valid_ch_inferred_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_6_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_31_n_0,data_valid_ch_inferred_i_32_n_0,data_valid_ch_inferred_i_33_n_0,data_valid_ch_inferred_i_34_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_60
       (.I0(data_buf_ch5_backup[12]),
        .I1(\^data_buf_ch5 [12]),
        .I2(\^data_buf_ch5 [14]),
        .I3(data_buf_ch5_backup[14]),
        .I4(\^data_buf_ch5 [13]),
        .I5(data_buf_ch5_backup[13]),
        .O(data_valid_ch_inferred_i_60_n_0));
  CARRY4 data_valid_ch_inferred_i_61
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_61_n_0,data_valid_ch_inferred_i_61_n_1,data_valid_ch_inferred_i_61_n_2,data_valid_ch_inferred_i_61_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_61_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_99_n_0,data_valid_ch_inferred_i_100_n_0,data_valid_ch_inferred_i_101_n_0,data_valid_ch_inferred_i_102_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_62
       (.I0(data_buf_ch4_backup[21]),
        .I1(\^data_buf_ch4 [21]),
        .I2(\^data_buf_ch4 [23]),
        .I3(data_buf_ch4_backup[23]),
        .I4(\^data_buf_ch4 [22]),
        .I5(data_buf_ch4_backup[22]),
        .O(data_valid_ch_inferred_i_62_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_63
       (.I0(data_buf_ch4_backup[18]),
        .I1(\^data_buf_ch4 [18]),
        .I2(\^data_buf_ch4 [20]),
        .I3(data_buf_ch4_backup[20]),
        .I4(\^data_buf_ch4 [19]),
        .I5(data_buf_ch4_backup[19]),
        .O(data_valid_ch_inferred_i_63_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_64
       (.I0(data_buf_ch4_backup[15]),
        .I1(\^data_buf_ch4 [15]),
        .I2(\^data_buf_ch4 [17]),
        .I3(data_buf_ch4_backup[17]),
        .I4(\^data_buf_ch4 [16]),
        .I5(data_buf_ch4_backup[16]),
        .O(data_valid_ch_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_65
       (.I0(data_buf_ch4_backup[12]),
        .I1(\^data_buf_ch4 [12]),
        .I2(\^data_buf_ch4 [14]),
        .I3(data_buf_ch4_backup[14]),
        .I4(\^data_buf_ch4 [13]),
        .I5(data_buf_ch4_backup[13]),
        .O(data_valid_ch_inferred_i_65_n_0));
  CARRY4 data_valid_ch_inferred_i_66
       (.CI(1'b0),
        .CO({data_valid_ch_inferred_i_66_n_0,data_valid_ch_inferred_i_66_n_1,data_valid_ch_inferred_i_66_n_2,data_valid_ch_inferred_i_66_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_66_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_103_n_0,data_valid_ch_inferred_i_104_n_0,data_valid_ch_inferred_i_105_n_0,data_valid_ch_inferred_i_106_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_67
       (.I0(data_buf_ch3_backup[21]),
        .I1(\^data_buf_ch3 [21]),
        .I2(\^data_buf_ch3 [23]),
        .I3(data_buf_ch3_backup[23]),
        .I4(\^data_buf_ch3 [22]),
        .I5(data_buf_ch3_backup[22]),
        .O(data_valid_ch_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_68
       (.I0(data_buf_ch3_backup[18]),
        .I1(\^data_buf_ch3 [18]),
        .I2(\^data_buf_ch3 [20]),
        .I3(data_buf_ch3_backup[20]),
        .I4(\^data_buf_ch3 [19]),
        .I5(data_buf_ch3_backup[19]),
        .O(data_valid_ch_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_69
       (.I0(data_buf_ch3_backup[15]),
        .I1(\^data_buf_ch3 [15]),
        .I2(\^data_buf_ch3 [17]),
        .I3(data_buf_ch3_backup[17]),
        .I4(\^data_buf_ch3 [16]),
        .I5(data_buf_ch3_backup[16]),
        .O(data_valid_ch_inferred_i_69_n_0));
  CARRY4 data_valid_ch_inferred_i_7
       (.CI(data_valid_ch_inferred_i_35_n_0),
        .CO({NLW_data_valid_ch_inferred_i_7_CO_UNCONNECTED[3:2],data_valid_ch[1],data_valid_ch_inferred_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,data_valid_ch_inferred_i_36_n_0,data_valid_ch_inferred_i_37_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_70
       (.I0(data_buf_ch3_backup[12]),
        .I1(\^data_buf_ch3 [12]),
        .I2(\^data_buf_ch3 [14]),
        .I3(data_buf_ch3_backup[14]),
        .I4(\^data_buf_ch3 [13]),
        .I5(data_buf_ch3_backup[13]),
        .O(data_valid_ch_inferred_i_70_n_0));
  CARRY4 data_valid_ch_inferred_i_71
       (.CI(data_valid_ch_inferred_i_107_n_0),
        .CO({data_valid_ch_inferred_i_71_n_0,data_valid_ch_inferred_i_71_n_1,data_valid_ch_inferred_i_71_n_2,data_valid_ch_inferred_i_71_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_71_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_108_n_0,data_valid_ch_inferred_i_109_n_0,data_valid_ch_inferred_i_110_n_0,data_valid_ch_inferred_i_111_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_72
       (.I0(data_buf_ch2_backup[57]),
        .I1(data_buf_ch2[57]),
        .I2(data_buf_ch2[59]),
        .I3(data_buf_ch2_backup[59]),
        .I4(data_buf_ch2[58]),
        .I5(data_buf_ch2_backup[58]),
        .O(data_valid_ch_inferred_i_72_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_73
       (.I0(data_buf_ch2_backup[54]),
        .I1(data_buf_ch2[54]),
        .I2(data_buf_ch2[56]),
        .I3(data_buf_ch2_backup[56]),
        .I4(data_buf_ch2[55]),
        .I5(data_buf_ch2_backup[55]),
        .O(data_valid_ch_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_74
       (.I0(data_buf_ch2_backup[51]),
        .I1(data_buf_ch2[51]),
        .I2(data_buf_ch2[53]),
        .I3(data_buf_ch2_backup[53]),
        .I4(data_buf_ch2[52]),
        .I5(data_buf_ch2_backup[52]),
        .O(data_valid_ch_inferred_i_74_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_75
       (.I0(data_buf_ch2_backup[48]),
        .I1(data_buf_ch2[48]),
        .I2(data_buf_ch2[50]),
        .I3(data_buf_ch2_backup[50]),
        .I4(data_buf_ch2[49]),
        .I5(data_buf_ch2_backup[49]),
        .O(data_valid_ch_inferred_i_75_n_0));
  CARRY4 data_valid_ch_inferred_i_76
       (.CI(data_valid_ch_inferred_i_112_n_0),
        .CO({data_valid_ch_inferred_i_76_n_0,data_valid_ch_inferred_i_76_n_1,data_valid_ch_inferred_i_76_n_2,data_valid_ch_inferred_i_76_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_76_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_113_n_0,data_valid_ch_inferred_i_114_n_0,data_valid_ch_inferred_i_115_n_0,data_valid_ch_inferred_i_116_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_77
       (.I0(data_buf_ch1_backup[57]),
        .I1(data_buf_ch1[57]),
        .I2(data_buf_ch1[59]),
        .I3(data_buf_ch1_backup[59]),
        .I4(data_buf_ch1[58]),
        .I5(data_buf_ch1_backup[58]),
        .O(data_valid_ch_inferred_i_77_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_78
       (.I0(data_buf_ch1_backup[54]),
        .I1(data_buf_ch1[54]),
        .I2(data_buf_ch1[56]),
        .I3(data_buf_ch1_backup[56]),
        .I4(data_buf_ch1[55]),
        .I5(data_buf_ch1_backup[55]),
        .O(data_valid_ch_inferred_i_78_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_79
       (.I0(data_buf_ch1_backup[51]),
        .I1(data_buf_ch1[51]),
        .I2(data_buf_ch1[53]),
        .I3(data_buf_ch1_backup[53]),
        .I4(data_buf_ch1[52]),
        .I5(data_buf_ch1_backup[52]),
        .O(data_valid_ch_inferred_i_79_n_0));
  CARRY4 data_valid_ch_inferred_i_8
       (.CI(data_valid_ch_inferred_i_38_n_0),
        .CO({NLW_data_valid_ch_inferred_i_8_CO_UNCONNECTED[3:2],data_valid_ch[0],data_valid_ch_inferred_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_8_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,data_valid_ch_inferred_i_39_n_0,data_valid_ch_inferred_i_40_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_80
       (.I0(data_buf_ch1_backup[48]),
        .I1(data_buf_ch1[48]),
        .I2(data_buf_ch1[50]),
        .I3(data_buf_ch1_backup[50]),
        .I4(data_buf_ch1[49]),
        .I5(data_buf_ch1_backup[49]),
        .O(data_valid_ch_inferred_i_80_n_0));
  CARRY4 data_valid_ch_inferred_i_81
       (.CI(data_valid_ch_inferred_i_117_n_0),
        .CO({data_valid_ch_inferred_i_81_n_0,data_valid_ch_inferred_i_81_n_1,data_valid_ch_inferred_i_81_n_2,data_valid_ch_inferred_i_81_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_81_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_118_n_0,data_valid_ch_inferred_i_119_n_0,data_valid_ch_inferred_i_120_n_0,data_valid_ch_inferred_i_121_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_82
       (.I0(data_buf_ch8_backup[47]),
        .I1(data_buf_ch8_backup[46]),
        .I2(data_buf_ch8_backup[45]),
        .O(data_valid_ch_inferred_i_82_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_83
       (.I0(data_buf_ch8_backup[44]),
        .I1(data_buf_ch8_backup[43]),
        .I2(data_buf_ch8_backup[42]),
        .O(data_valid_ch_inferred_i_83_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_84
       (.I0(data_buf_ch8_backup[41]),
        .I1(data_buf_ch8_backup[40]),
        .I2(data_buf_ch8_backup[39]),
        .O(data_valid_ch_inferred_i_84_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_85
       (.I0(data_buf_ch8_backup[38]),
        .I1(data_buf_ch8_backup[37]),
        .I2(data_buf_ch8_backup[36]),
        .O(data_valid_ch_inferred_i_85_n_0));
  CARRY4 data_valid_ch_inferred_i_86
       (.CI(data_valid_ch_inferred_i_122_n_0),
        .CO({data_valid_ch_inferred_i_86_n_0,data_valid_ch_inferred_i_86_n_1,data_valid_ch_inferred_i_86_n_2,data_valid_ch_inferred_i_86_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_86_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_123_n_0,data_valid_ch_inferred_i_124_n_0,data_valid_ch_inferred_i_125_n_0,data_valid_ch_inferred_i_126_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_87
       (.I0(data_buf_ch7_backup[47]),
        .I1(data_buf_ch7_backup[46]),
        .I2(data_buf_ch7_backup[45]),
        .O(data_valid_ch_inferred_i_87_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_88
       (.I0(data_buf_ch7_backup[44]),
        .I1(data_buf_ch7_backup[43]),
        .I2(data_buf_ch7_backup[42]),
        .O(data_valid_ch_inferred_i_88_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_89
       (.I0(data_buf_ch7_backup[41]),
        .I1(data_buf_ch7_backup[40]),
        .I2(data_buf_ch7_backup[39]),
        .O(data_valid_ch_inferred_i_89_n_0));
  CARRY4 data_valid_ch_inferred_i_9
       (.CI(data_valid_ch_inferred_i_41_n_0),
        .CO({data_valid_ch_inferred_i_9_n_0,data_valid_ch_inferred_i_9_n_1,data_valid_ch_inferred_i_9_n_2,data_valid_ch_inferred_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_data_valid_ch_inferred_i_9_O_UNCONNECTED[3:0]),
        .S({data_valid_ch_inferred_i_42_n_0,data_valid_ch_inferred_i_43_n_0,data_valid_ch_inferred_i_44_n_0,data_valid_ch_inferred_i_45_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    data_valid_ch_inferred_i_90
       (.I0(data_buf_ch7_backup[38]),
        .I1(data_buf_ch7_backup[37]),
        .I2(data_buf_ch7_backup[36]),
        .O(data_valid_ch_inferred_i_90_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_91
       (.I0(data_buf_ch6_backup[9]),
        .I1(\^data_buf_ch6 [9]),
        .I2(\^data_buf_ch6 [11]),
        .I3(data_buf_ch6_backup[11]),
        .I4(\^data_buf_ch6 [10]),
        .I5(data_buf_ch6_backup[10]),
        .O(data_valid_ch_inferred_i_91_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_92
       (.I0(data_buf_ch6_backup[6]),
        .I1(\^data_buf_ch6 [6]),
        .I2(\^data_buf_ch6 [8]),
        .I3(data_buf_ch6_backup[8]),
        .I4(\^data_buf_ch6 [7]),
        .I5(data_buf_ch6_backup[7]),
        .O(data_valid_ch_inferred_i_92_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_93
       (.I0(data_buf_ch6_backup[3]),
        .I1(\^data_buf_ch6 [3]),
        .I2(\^data_buf_ch6 [5]),
        .I3(data_buf_ch6_backup[5]),
        .I4(\^data_buf_ch6 [4]),
        .I5(data_buf_ch6_backup[4]),
        .O(data_valid_ch_inferred_i_93_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_94
       (.I0(data_buf_ch6_backup[0]),
        .I1(\^data_buf_ch6 [0]),
        .I2(\^data_buf_ch6 [2]),
        .I3(data_buf_ch6_backup[2]),
        .I4(\^data_buf_ch6 [1]),
        .I5(data_buf_ch6_backup[1]),
        .O(data_valid_ch_inferred_i_94_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_95
       (.I0(data_buf_ch5_backup[9]),
        .I1(\^data_buf_ch5 [9]),
        .I2(\^data_buf_ch5 [11]),
        .I3(data_buf_ch5_backup[11]),
        .I4(\^data_buf_ch5 [10]),
        .I5(data_buf_ch5_backup[10]),
        .O(data_valid_ch_inferred_i_95_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_96
       (.I0(data_buf_ch5_backup[6]),
        .I1(\^data_buf_ch5 [6]),
        .I2(\^data_buf_ch5 [8]),
        .I3(data_buf_ch5_backup[8]),
        .I4(\^data_buf_ch5 [7]),
        .I5(data_buf_ch5_backup[7]),
        .O(data_valid_ch_inferred_i_96_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_97
       (.I0(data_buf_ch5_backup[3]),
        .I1(\^data_buf_ch5 [3]),
        .I2(\^data_buf_ch5 [5]),
        .I3(data_buf_ch5_backup[5]),
        .I4(\^data_buf_ch5 [4]),
        .I5(data_buf_ch5_backup[4]),
        .O(data_valid_ch_inferred_i_97_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_98
       (.I0(data_buf_ch5_backup[0]),
        .I1(\^data_buf_ch5 [0]),
        .I2(\^data_buf_ch5 [2]),
        .I3(data_buf_ch5_backup[2]),
        .I4(\^data_buf_ch5 [1]),
        .I5(data_buf_ch5_backup[1]),
        .O(data_valid_ch_inferred_i_98_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    data_valid_ch_inferred_i_99
       (.I0(data_buf_ch4_backup[9]),
        .I1(\^data_buf_ch4 [9]),
        .I2(\^data_buf_ch4 [11]),
        .I3(data_buf_ch4_backup[11]),
        .I4(\^data_buf_ch4 [10]),
        .I5(data_buf_ch4_backup[10]),
        .O(data_valid_ch_inferred_i_99_n_0));
  LUT3 #(
    .INIT(8'h26)) 
    \delay_timmer[0]_i_1 
       (.I0(count_start),
        .I1(delay_timmer[0]),
        .I2(pause_ch3_i_4_n_0),
        .O(p_0_in__0[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[10]_i_1 
       (.I0(delay_timmer0[10]),
        .I1(count_start),
        .I2(delay_timmer[10]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[11]_i_1 
       (.I0(delay_timmer0[11]),
        .I1(count_start),
        .I2(delay_timmer[11]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[12]_i_1 
       (.I0(delay_timmer0[12]),
        .I1(count_start),
        .I2(delay_timmer[12]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[12]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[13]_i_1 
       (.I0(delay_timmer0[13]),
        .I1(count_start),
        .I2(delay_timmer[13]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[13]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[14]_i_1 
       (.I0(delay_timmer0[14]),
        .I1(count_start),
        .I2(delay_timmer[14]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[14]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[15]_i_1 
       (.I0(delay_timmer0[15]),
        .I1(count_start),
        .I2(delay_timmer[15]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[15]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[16]_i_1 
       (.I0(delay_timmer0[16]),
        .I1(count_start),
        .I2(delay_timmer[16]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[16]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[17]_i_1 
       (.I0(delay_timmer0[17]),
        .I1(count_start),
        .I2(delay_timmer[17]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[17]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[18]_i_1 
       (.I0(delay_timmer0[18]),
        .I1(count_start),
        .I2(delay_timmer[18]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[18]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[19]_i_1 
       (.I0(delay_timmer0[19]),
        .I1(count_start),
        .I2(delay_timmer[19]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[19]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[1]_i_1 
       (.I0(delay_timmer0[1]),
        .I1(count_start),
        .I2(delay_timmer[1]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[20]_i_1 
       (.I0(delay_timmer0[20]),
        .I1(count_start),
        .I2(delay_timmer[20]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[20]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[21]_i_1 
       (.I0(delay_timmer0[21]),
        .I1(count_start),
        .I2(delay_timmer[21]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[21]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[22]_i_1 
       (.I0(delay_timmer0[22]),
        .I1(count_start),
        .I2(delay_timmer[22]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[22]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[23]_i_1 
       (.I0(delay_timmer0[23]),
        .I1(count_start),
        .I2(delay_timmer[23]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[23]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[24]_i_1 
       (.I0(delay_timmer0[24]),
        .I1(count_start),
        .I2(delay_timmer[24]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[24]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[25]_i_1 
       (.I0(delay_timmer0[25]),
        .I1(count_start),
        .I2(delay_timmer[25]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[25]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[26]_i_1 
       (.I0(delay_timmer0[26]),
        .I1(count_start),
        .I2(delay_timmer[26]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[26]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[27]_i_1 
       (.I0(delay_timmer0[27]),
        .I1(count_start),
        .I2(delay_timmer[27]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[27]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[28]_i_1 
       (.I0(delay_timmer0[28]),
        .I1(count_start),
        .I2(delay_timmer[28]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[28]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[29]_i_1 
       (.I0(delay_timmer0[29]),
        .I1(count_start),
        .I2(delay_timmer[29]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[29]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[2]_i_1 
       (.I0(delay_timmer0[2]),
        .I1(count_start),
        .I2(delay_timmer[2]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[30]_i_1 
       (.I0(delay_timmer0[30]),
        .I1(count_start),
        .I2(delay_timmer[30]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[30]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[31]_i_1 
       (.I0(delay_timmer0[31]),
        .I1(count_start),
        .I2(delay_timmer[31]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[31]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[3]_i_1 
       (.I0(delay_timmer0[3]),
        .I1(count_start),
        .I2(delay_timmer[3]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[4]_i_1 
       (.I0(delay_timmer0[4]),
        .I1(count_start),
        .I2(delay_timmer[4]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[5]_i_1 
       (.I0(delay_timmer0[5]),
        .I1(count_start),
        .I2(delay_timmer[5]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[6]_i_1 
       (.I0(delay_timmer0[6]),
        .I1(count_start),
        .I2(delay_timmer[6]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[7]_i_1 
       (.I0(delay_timmer0[7]),
        .I1(count_start),
        .I2(delay_timmer[7]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[8]_i_1 
       (.I0(delay_timmer0[8]),
        .I1(count_start),
        .I2(delay_timmer[8]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \delay_timmer[9]_i_1 
       (.I0(delay_timmer0[9]),
        .I1(count_start),
        .I2(delay_timmer[9]),
        .I3(pause_ch3_i_4_n_0),
        .O(p_0_in__0[9]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[0]),
        .Q(delay_timmer[0]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[10]),
        .Q(delay_timmer[10]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[11]),
        .Q(delay_timmer[11]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[12]),
        .Q(delay_timmer[12]));
  CARRY4 \delay_timmer_reg[12]_i_2 
       (.CI(\delay_timmer_reg[8]_i_2_n_0 ),
        .CO({\delay_timmer_reg[12]_i_2_n_0 ,\delay_timmer_reg[12]_i_2_n_1 ,\delay_timmer_reg[12]_i_2_n_2 ,\delay_timmer_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[12:9]),
        .S(delay_timmer[12:9]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[13]),
        .Q(delay_timmer[13]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[14]),
        .Q(delay_timmer[14]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[15]),
        .Q(delay_timmer[15]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[16]),
        .Q(delay_timmer[16]));
  CARRY4 \delay_timmer_reg[16]_i_2 
       (.CI(\delay_timmer_reg[12]_i_2_n_0 ),
        .CO({\delay_timmer_reg[16]_i_2_n_0 ,\delay_timmer_reg[16]_i_2_n_1 ,\delay_timmer_reg[16]_i_2_n_2 ,\delay_timmer_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[16:13]),
        .S(delay_timmer[16:13]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[17]),
        .Q(delay_timmer[17]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[18]),
        .Q(delay_timmer[18]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[19]),
        .Q(delay_timmer[19]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[1]),
        .Q(delay_timmer[1]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[20]),
        .Q(delay_timmer[20]));
  CARRY4 \delay_timmer_reg[20]_i_2 
       (.CI(\delay_timmer_reg[16]_i_2_n_0 ),
        .CO({\delay_timmer_reg[20]_i_2_n_0 ,\delay_timmer_reg[20]_i_2_n_1 ,\delay_timmer_reg[20]_i_2_n_2 ,\delay_timmer_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[20:17]),
        .S(delay_timmer[20:17]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[21]),
        .Q(delay_timmer[21]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[22]),
        .Q(delay_timmer[22]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[23]),
        .Q(delay_timmer[23]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[24]),
        .Q(delay_timmer[24]));
  CARRY4 \delay_timmer_reg[24]_i_2 
       (.CI(\delay_timmer_reg[20]_i_2_n_0 ),
        .CO({\delay_timmer_reg[24]_i_2_n_0 ,\delay_timmer_reg[24]_i_2_n_1 ,\delay_timmer_reg[24]_i_2_n_2 ,\delay_timmer_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[24:21]),
        .S(delay_timmer[24:21]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[25]),
        .Q(delay_timmer[25]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[26]),
        .Q(delay_timmer[26]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[27]),
        .Q(delay_timmer[27]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[28]),
        .Q(delay_timmer[28]));
  CARRY4 \delay_timmer_reg[28]_i_2 
       (.CI(\delay_timmer_reg[24]_i_2_n_0 ),
        .CO({\delay_timmer_reg[28]_i_2_n_0 ,\delay_timmer_reg[28]_i_2_n_1 ,\delay_timmer_reg[28]_i_2_n_2 ,\delay_timmer_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[28:25]),
        .S(delay_timmer[28:25]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[29]),
        .Q(delay_timmer[29]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[2]),
        .Q(delay_timmer[2]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[30]),
        .Q(delay_timmer[30]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[31]),
        .Q(delay_timmer[31]));
  CARRY4 \delay_timmer_reg[31]_i_2 
       (.CI(\delay_timmer_reg[28]_i_2_n_0 ),
        .CO({\NLW_delay_timmer_reg[31]_i_2_CO_UNCONNECTED [3:2],\delay_timmer_reg[31]_i_2_n_2 ,\delay_timmer_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_timmer_reg[31]_i_2_O_UNCONNECTED [3],delay_timmer0[31:29]}),
        .S({1'b0,delay_timmer[31:29]}));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[3]),
        .Q(delay_timmer[3]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[4]),
        .Q(delay_timmer[4]));
  CARRY4 \delay_timmer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\delay_timmer_reg[4]_i_2_n_0 ,\delay_timmer_reg[4]_i_2_n_1 ,\delay_timmer_reg[4]_i_2_n_2 ,\delay_timmer_reg[4]_i_2_n_3 }),
        .CYINIT(delay_timmer[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[4:1]),
        .S(delay_timmer[4:1]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[5]),
        .Q(delay_timmer[5]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[6]),
        .Q(delay_timmer[6]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[7]),
        .Q(delay_timmer[7]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[8]),
        .Q(delay_timmer[8]));
  CARRY4 \delay_timmer_reg[8]_i_2 
       (.CI(\delay_timmer_reg[4]_i_2_n_0 ),
        .CO({\delay_timmer_reg[8]_i_2_n_0 ,\delay_timmer_reg[8]_i_2_n_1 ,\delay_timmer_reg[8]_i_2_n_2 ,\delay_timmer_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(delay_timmer0[8:5]),
        .S(delay_timmer[8:5]));
  (* KEEP = "yes" *) 
  FDCE \delay_timmer_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(p_0_in__0[9]),
        .Q(delay_timmer[9]));
  LUT5 #(
    .INIT(32'h0C5D0C08)) 
    \i[0]_i_1 
       (.I0(state[3]),
        .I1(\i[5]_i_4_n_0 ),
        .I2(\i_reg_n_0_[0] ),
        .I3(state[2]),
        .I4(\i[0]_i_2_n_0 ),
        .O(\i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \i[0]_i_2 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(\i[5]_i_6_n_0 ),
        .I3(\i_reg_n_0_[0] ),
        .I4(state[1]),
        .I5(\i[0]_i_3_n_0 ),
        .O(\i[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \i[0]_i_3 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(\i[5]_i_8_n_0 ),
        .I3(\i_reg_n_0_[0] ),
        .O(\i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3C007D553C002800)) 
    \i[1]_i_1 
       (.I0(state[3]),
        .I1(\i_reg_n_0_[1] ),
        .I2(\i_reg_n_0_[0] ),
        .I3(\i[5]_i_4_n_0 ),
        .I4(state[2]),
        .I5(\i_reg[1]_i_2_n_0 ),
        .O(\i[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0BB00880)) 
    \i[1]_i_3 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(\i_reg_n_0_[1] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i[5]_i_8_n_0 ),
        .O(\i[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8BB88888)) 
    \i[1]_i_4 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(\i_reg_n_0_[1] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i[5]_i_6_n_0 ),
        .O(\i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC0D5C080)) 
    \i[2]_i_1 
       (.I0(state[3]),
        .I1(data0[2]),
        .I2(\i[5]_i_4_n_0 ),
        .I3(state[2]),
        .I4(\i_reg[2]_i_3_n_0 ),
        .O(\i[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \i[2]_i_2 
       (.I0(\i_reg_n_0_[1] ),
        .I1(\i_reg_n_0_[0] ),
        .I2(\i_reg_n_0_[2] ),
        .O(data0[2]));
  LUT6 #(
    .INIT(64'h0BB0B0B008808080)) 
    \i[2]_i_4 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(\i_reg_n_0_[2] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i_reg_n_0_[1] ),
        .I5(\i[5]_i_8_n_0 ),
        .O(\i[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B888888888)) 
    \i[2]_i_5 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(\i_reg_n_0_[2] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i_reg_n_0_[1] ),
        .I5(\i[5]_i_6_n_0 ),
        .O(\i[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC0D5C080)) 
    \i[3]_i_1 
       (.I0(state[3]),
        .I1(data0[3]),
        .I2(\i[5]_i_4_n_0 ),
        .I3(state[2]),
        .I4(\i[3]_i_3_n_0 ),
        .O(\i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i[3]_i_2 
       (.I0(\i_reg_n_0_[0] ),
        .I1(\i_reg_n_0_[1] ),
        .I2(\i_reg_n_0_[2] ),
        .I3(\i_reg_n_0_[3] ),
        .O(data0[3]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \i[3]_i_3 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(data0[3]),
        .I3(\i[5]_i_6_n_0 ),
        .I4(state[1]),
        .I5(\i[3]_i_4_n_0 ),
        .O(\i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \i[3]_i_4 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(data0[3]),
        .I3(\i[5]_i_8_n_0 ),
        .O(\i[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC0D5C080)) 
    \i[4]_i_1 
       (.I0(state[3]),
        .I1(data0[4]),
        .I2(\i[5]_i_4_n_0 ),
        .I3(state[2]),
        .I4(\i[4]_i_3_n_0 ),
        .O(\i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i[4]_i_2 
       (.I0(\i_reg_n_0_[2] ),
        .I1(\i_reg_n_0_[1] ),
        .I2(\i_reg_n_0_[0] ),
        .I3(\i_reg_n_0_[3] ),
        .I4(\i_reg_n_0_[4] ),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \i[4]_i_3 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(data0[4]),
        .I3(\i[5]_i_6_n_0 ),
        .I4(state[1]),
        .I5(\i[4]_i_4_n_0 ),
        .O(\i[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \i[4]_i_4 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(data0[4]),
        .I3(\i[5]_i_8_n_0 ),
        .O(\i[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h33DF33FF)) 
    \i[5]_i_1 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(ad_busy),
        .I3(state[2]),
        .I4(state[1]),
        .O(\i[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC0D5C080)) 
    \i[5]_i_2 
       (.I0(state[3]),
        .I1(data0[5]),
        .I2(\i[5]_i_4_n_0 ),
        .I3(state[2]),
        .I4(\i[5]_i_5_n_0 ),
        .O(\i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i[5]_i_3 
       (.I0(\i_reg_n_0_[3] ),
        .I1(\i_reg_n_0_[0] ),
        .I2(\i_reg_n_0_[1] ),
        .I3(\i_reg_n_0_[2] ),
        .I4(\i_reg_n_0_[4] ),
        .I5(\i_reg_n_0_[5] ),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \i[5]_i_4 
       (.I0(\i_reg_n_0_[0] ),
        .I1(\i_reg_n_0_[1] ),
        .I2(\i_reg_n_0_[3] ),
        .I3(\i_reg_n_0_[5] ),
        .I4(\i_reg_n_0_[4] ),
        .I5(\i_reg_n_0_[2] ),
        .O(\i[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \i[5]_i_5 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(data0[5]),
        .I3(\i[5]_i_6_n_0 ),
        .I4(state[1]),
        .I5(\i[5]_i_7_n_0 ),
        .O(\i[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \i[5]_i_6 
       (.I0(\i_reg_n_0_[0] ),
        .I1(\i_reg_n_0_[2] ),
        .I2(\i_reg_n_0_[1] ),
        .I3(\i_reg_n_0_[5] ),
        .I4(\i_reg_n_0_[4] ),
        .I5(\i_reg_n_0_[3] ),
        .O(\i[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \i[5]_i_7 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(data0[5]),
        .I3(\i[5]_i_8_n_0 ),
        .O(\i[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \i[5]_i_8 
       (.I0(\i_reg_n_0_[2] ),
        .I1(\i_reg_n_0_[4] ),
        .I2(\i_reg_n_0_[1] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i_reg_n_0_[5] ),
        .I5(\i_reg_n_0_[3] ),
        .O(\i[5]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(signal_duration_ch1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(signal_duration_ch1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(signal_duration_ch1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(signal_duration_ch1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(signal_duration_ch1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(signal_duration_ch1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(signal_duration_ch1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(signal_duration_ch1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(signal_duration_ch1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(signal_duration_ch1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(signal_duration_ch1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(signal_duration_ch1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(signal_duration_ch1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(signal_duration_ch1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(signal_duration_ch1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(signal_duration_ch1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(signal_duration_ch1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(signal_duration_ch1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(signal_duration_ch1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(signal_duration_ch1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(signal_duration_ch1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(signal_duration_ch1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(signal_duration_ch1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(signal_duration_ch1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(signal_duration_ch1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(signal_duration_ch1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(signal_duration_ch2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(signal_duration_ch2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(signal_duration_ch2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(signal_duration_ch2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(signal_duration_ch2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(signal_duration_ch2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(signal_duration_ch2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(signal_duration_ch2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(signal_duration_ch1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(signal_duration_ch2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(signal_duration_ch2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(signal_duration_ch2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(signal_duration_ch2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(signal_duration_ch2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(signal_duration_ch2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(signal_duration_ch2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(signal_duration_ch2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(signal_duration_ch2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(signal_duration_ch2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(signal_duration_ch1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(signal_duration_ch2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(signal_duration_ch2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(signal_duration_ch2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(signal_duration_ch2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(signal_duration_ch2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(signal_duration_ch2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(signal_duration_ch2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(signal_duration_ch2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(signal_duration_ch2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(signal_duration_ch2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(signal_duration_ch1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(signal_duration_ch2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(signal_duration_ch2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(signal_duration_ch2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(signal_duration_ch2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(signal_duration_ch1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(signal_duration_ch1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(signal_duration_ch1[22]));
  FDRE \i_reg[0] 
       (.C(clk),
        .CE(\i[5]_i_1_n_0 ),
        .D(\i[0]_i_1_n_0 ),
        .Q(\i_reg_n_0_[0] ),
        .R(ad_reset));
  FDRE \i_reg[1] 
       (.C(clk),
        .CE(\i[5]_i_1_n_0 ),
        .D(\i[1]_i_1_n_0 ),
        .Q(\i_reg_n_0_[1] ),
        .R(ad_reset));
  MUXF7 \i_reg[1]_i_2 
       (.I0(\i[1]_i_3_n_0 ),
        .I1(\i[1]_i_4_n_0 ),
        .O(\i_reg[1]_i_2_n_0 ),
        .S(state[1]));
  FDRE \i_reg[2] 
       (.C(clk),
        .CE(\i[5]_i_1_n_0 ),
        .D(\i[2]_i_1_n_0 ),
        .Q(\i_reg_n_0_[2] ),
        .R(ad_reset));
  MUXF7 \i_reg[2]_i_3 
       (.I0(\i[2]_i_4_n_0 ),
        .I1(\i[2]_i_5_n_0 ),
        .O(\i_reg[2]_i_3_n_0 ),
        .S(state[1]));
  FDRE \i_reg[3] 
       (.C(clk),
        .CE(\i[5]_i_1_n_0 ),
        .D(\i[3]_i_1_n_0 ),
        .Q(\i_reg_n_0_[3] ),
        .R(ad_reset));
  FDRE \i_reg[4] 
       (.C(clk),
        .CE(\i[5]_i_1_n_0 ),
        .D(\i[4]_i_1_n_0 ),
        .Q(\i_reg_n_0_[4] ),
        .R(ad_reset));
  FDRE \i_reg[5] 
       (.C(clk),
        .CE(\i[5]_i_1_n_0 ),
        .D(\i[5]_i_2_n_0 ),
        .Q(\i_reg_n_0_[5] ),
        .R(ad_reset));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch1_i_1
       (.I0(pause_ch12),
        .I1(pause_ch1210_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch1),
        .O(pause_ch1_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE pause_ch1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(ad_reset_i_2_n_0),
        .D(pause_ch1_i_1_n_0),
        .Q(pause_ch1));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch2_i_1
       (.I0(pause_ch22),
        .I1(pause_ch229_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch2),
        .O(pause_ch2_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_10
       (.I0(ad_ch2[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch2[15]),
        .O(pause_ch2_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_11
       (.I0(ad_ch2[12]),
        .I1(gate_high[12]),
        .I2(ad_ch2[13]),
        .I3(gate_high[13]),
        .O(pause_ch2_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_12
       (.I0(ad_ch2[10]),
        .I1(gate_high[10]),
        .I2(ad_ch2[11]),
        .I3(gate_high[11]),
        .O(pause_ch2_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_13
       (.I0(ad_ch2[8]),
        .I1(gate_high[8]),
        .I2(ad_ch2[9]),
        .I3(gate_high[9]),
        .O(pause_ch2_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_15
       (.I0(gate_high[14]),
        .I1(ad_ch2_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch2_pre[15]),
        .O(pause_ch2_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_16
       (.I0(gate_high[12]),
        .I1(ad_ch2_pre[12]),
        .I2(ad_ch2_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch2_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_17
       (.I0(gate_high[10]),
        .I1(ad_ch2_pre[10]),
        .I2(ad_ch2_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch2_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_18
       (.I0(gate_high[8]),
        .I1(ad_ch2_pre[8]),
        .I2(ad_ch2_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch2_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_19
       (.I0(gate_high[14]),
        .I1(ad_ch2_pre[14]),
        .I2(ad_ch2_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch2_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pause_ch2_i_2
       (.I0(rst_n),
        .O(pause_ch2_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_20
       (.I0(gate_high[12]),
        .I1(ad_ch2_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch2_pre[13]),
        .O(pause_ch2_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_21
       (.I0(gate_high[10]),
        .I1(ad_ch2_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch2_pre[11]),
        .O(pause_ch2_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_22
       (.I0(gate_high[8]),
        .I1(ad_ch2_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch2_pre[9]),
        .O(pause_ch2_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_23
       (.I0(ad_ch2[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch2[7]),
        .O(pause_ch2_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_24
       (.I0(ad_ch2[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch2[5]),
        .O(pause_ch2_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_25
       (.I0(ad_ch2[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch2[3]),
        .O(pause_ch2_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_26
       (.I0(ad_ch2[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch2[1]),
        .O(pause_ch2_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_27
       (.I0(ad_ch2[6]),
        .I1(gate_high[6]),
        .I2(ad_ch2[7]),
        .I3(gate_high[7]),
        .O(pause_ch2_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_28
       (.I0(ad_ch2[4]),
        .I1(gate_high[4]),
        .I2(ad_ch2[5]),
        .I3(gate_high[5]),
        .O(pause_ch2_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_29
       (.I0(ad_ch2[2]),
        .I1(gate_high[2]),
        .I2(ad_ch2[3]),
        .I3(gate_high[3]),
        .O(pause_ch2_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_30
       (.I0(ad_ch2[0]),
        .I1(gate_high[0]),
        .I2(ad_ch2[1]),
        .I3(gate_high[1]),
        .O(pause_ch2_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_31
       (.I0(gate_high[6]),
        .I1(ad_ch2_pre[6]),
        .I2(ad_ch2_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch2_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_32
       (.I0(gate_high[4]),
        .I1(ad_ch2_pre[4]),
        .I2(ad_ch2_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch2_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_33
       (.I0(gate_high[2]),
        .I1(ad_ch2_pre[2]),
        .I2(ad_ch2_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch2_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_34
       (.I0(gate_high[0]),
        .I1(ad_ch2_pre[0]),
        .I2(ad_ch2_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch2_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_35
       (.I0(gate_high[6]),
        .I1(ad_ch2_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch2_pre[7]),
        .O(pause_ch2_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_36
       (.I0(gate_high[4]),
        .I1(ad_ch2_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch2_pre[5]),
        .O(pause_ch2_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_37
       (.I0(gate_high[2]),
        .I1(ad_ch2_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch2_pre[3]),
        .O(pause_ch2_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch2_i_38
       (.I0(gate_high[0]),
        .I1(ad_ch2_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch2_pre[1]),
        .O(pause_ch2_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_6
       (.I0(ad_ch2[14]),
        .I1(gate_high[14]),
        .I2(ad_ch2[15]),
        .I3(gate_high[15]),
        .O(pause_ch2_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_7
       (.I0(ad_ch2[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch2[13]),
        .O(pause_ch2_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_8
       (.I0(ad_ch2[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch2[11]),
        .O(pause_ch2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch2_i_9
       (.I0(ad_ch2[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch2[9]),
        .O(pause_ch2_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE pause_ch2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(pause_ch2_i_2_n_0),
        .D(pause_ch2_i_1_n_0),
        .Q(pause_ch2));
  CARRY4 pause_ch2_reg_i_14
       (.CI(1'b0),
        .CO({pause_ch2_reg_i_14_n_0,pause_ch2_reg_i_14_n_1,pause_ch2_reg_i_14_n_2,pause_ch2_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch2_i_31_n_0,pause_ch2_i_32_n_0,pause_ch2_i_33_n_0,pause_ch2_i_34_n_0}),
        .O(NLW_pause_ch2_reg_i_14_O_UNCONNECTED[3:0]),
        .S({pause_ch2_i_35_n_0,pause_ch2_i_36_n_0,pause_ch2_i_37_n_0,pause_ch2_i_38_n_0}));
  CARRY4 pause_ch2_reg_i_3
       (.CI(pause_ch2_reg_i_5_n_0),
        .CO({pause_ch22,pause_ch2_reg_i_3_n_1,pause_ch2_reg_i_3_n_2,pause_ch2_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch2_i_6_n_0,pause_ch2_i_7_n_0,pause_ch2_i_8_n_0,pause_ch2_i_9_n_0}),
        .O(NLW_pause_ch2_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch2_i_10_n_0,pause_ch2_i_11_n_0,pause_ch2_i_12_n_0,pause_ch2_i_13_n_0}));
  CARRY4 pause_ch2_reg_i_4
       (.CI(pause_ch2_reg_i_14_n_0),
        .CO({pause_ch229_in,pause_ch2_reg_i_4_n_1,pause_ch2_reg_i_4_n_2,pause_ch2_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch2_i_15_n_0,pause_ch2_i_16_n_0,pause_ch2_i_17_n_0,pause_ch2_i_18_n_0}),
        .O(NLW_pause_ch2_reg_i_4_O_UNCONNECTED[3:0]),
        .S({pause_ch2_i_19_n_0,pause_ch2_i_20_n_0,pause_ch2_i_21_n_0,pause_ch2_i_22_n_0}));
  CARRY4 pause_ch2_reg_i_5
       (.CI(1'b0),
        .CO({pause_ch2_reg_i_5_n_0,pause_ch2_reg_i_5_n_1,pause_ch2_reg_i_5_n_2,pause_ch2_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch2_i_23_n_0,pause_ch2_i_24_n_0,pause_ch2_i_25_n_0,pause_ch2_i_26_n_0}),
        .O(NLW_pause_ch2_reg_i_5_O_UNCONNECTED[3:0]),
        .S({pause_ch2_i_27_n_0,pause_ch2_i_28_n_0,pause_ch2_i_29_n_0,pause_ch2_i_30_n_0}));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch3_i_1
       (.I0(pause_ch32),
        .I1(pause_ch328_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch3),
        .O(pause_ch3_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_10
       (.I0(ad_ch3[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch3[15]),
        .O(pause_ch3_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_11
       (.I0(ad_ch3[12]),
        .I1(gate_high[12]),
        .I2(ad_ch3[13]),
        .I3(gate_high[13]),
        .O(pause_ch3_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_12
       (.I0(ad_ch3[10]),
        .I1(gate_high[10]),
        .I2(ad_ch3[11]),
        .I3(gate_high[11]),
        .O(pause_ch3_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_13
       (.I0(ad_ch3[8]),
        .I1(gate_high[8]),
        .I2(ad_ch3[9]),
        .I3(gate_high[9]),
        .O(pause_ch3_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_15
       (.I0(gate_high[14]),
        .I1(ad_ch3_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch3_pre[15]),
        .O(pause_ch3_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_16
       (.I0(gate_high[12]),
        .I1(ad_ch3_pre[12]),
        .I2(ad_ch3_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch3_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_17
       (.I0(gate_high[10]),
        .I1(ad_ch3_pre[10]),
        .I2(ad_ch3_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch3_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_18
       (.I0(gate_high[8]),
        .I1(ad_ch3_pre[8]),
        .I2(ad_ch3_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch3_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_19
       (.I0(gate_high[14]),
        .I1(ad_ch3_pre[14]),
        .I2(ad_ch3_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch3_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_20
       (.I0(gate_high[12]),
        .I1(ad_ch3_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch3_pre[13]),
        .O(pause_ch3_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_21
       (.I0(gate_high[10]),
        .I1(ad_ch3_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch3_pre[11]),
        .O(pause_ch3_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_22
       (.I0(gate_high[8]),
        .I1(ad_ch3_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch3_pre[9]),
        .O(pause_ch3_i_22_n_0));
  LUT6 #(
    .INIT(64'h7777077777777777)) 
    pause_ch3_i_23
       (.I0(pause_ch3_i_43_n_0),
        .I1(pause_ch3_i_44_n_0),
        .I2(delay_timmer[19]),
        .I3(delay_timmer[18]),
        .I4(pause_ch3_i_45_n_0),
        .I5(pause_ch3_i_46_n_0),
        .O(pause_ch3_i_23_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    pause_ch3_i_24
       (.I0(delay_timmer[20]),
        .I1(delay_timmer[21]),
        .I2(delay_timmer[16]),
        .I3(delay_timmer[19]),
        .I4(pause_ch3_i_46_n_0),
        .O(pause_ch3_i_24_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    pause_ch3_i_25
       (.I0(delay_timmer[30]),
        .I1(delay_timmer[29]),
        .I2(delay_timmer[31]),
        .I3(delay_timmer[26]),
        .I4(delay_timmer[27]),
        .I5(delay_timmer[28]),
        .O(pause_ch3_i_25_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pause_ch3_i_26
       (.I0(delay_timmer[11]),
        .I1(delay_timmer[16]),
        .I2(delay_timmer[18]),
        .I3(delay_timmer[24]),
        .I4(pause_ch3_i_47_n_0),
        .O(pause_ch3_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_27
       (.I0(ad_ch3[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch3[7]),
        .O(pause_ch3_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_28
       (.I0(ad_ch3[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch3[5]),
        .O(pause_ch3_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_29
       (.I0(ad_ch3[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch3[3]),
        .O(pause_ch3_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_30
       (.I0(ad_ch3[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch3[1]),
        .O(pause_ch3_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_31
       (.I0(ad_ch3[6]),
        .I1(gate_high[6]),
        .I2(ad_ch3[7]),
        .I3(gate_high[7]),
        .O(pause_ch3_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_32
       (.I0(ad_ch3[4]),
        .I1(gate_high[4]),
        .I2(ad_ch3[5]),
        .I3(gate_high[5]),
        .O(pause_ch3_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_33
       (.I0(ad_ch3[2]),
        .I1(gate_high[2]),
        .I2(ad_ch3[3]),
        .I3(gate_high[3]),
        .O(pause_ch3_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_34
       (.I0(ad_ch3[0]),
        .I1(gate_high[0]),
        .I2(ad_ch3[1]),
        .I3(gate_high[1]),
        .O(pause_ch3_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_35
       (.I0(gate_high[6]),
        .I1(ad_ch3_pre[6]),
        .I2(ad_ch3_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch3_i_35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_36
       (.I0(gate_high[4]),
        .I1(ad_ch3_pre[4]),
        .I2(ad_ch3_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch3_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_37
       (.I0(gate_high[2]),
        .I1(ad_ch3_pre[2]),
        .I2(ad_ch3_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch3_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_38
       (.I0(gate_high[0]),
        .I1(ad_ch3_pre[0]),
        .I2(ad_ch3_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch3_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_39
       (.I0(gate_high[6]),
        .I1(ad_ch3_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch3_pre[7]),
        .O(pause_ch3_i_39_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFF700FFFF)) 
    pause_ch3_i_4
       (.I0(pause_ch3_i_23_n_0),
        .I1(pause_ch3_i_24_n_0),
        .I2(delay_timmer[24]),
        .I3(delay_timmer[25]),
        .I4(pause_ch3_i_25_n_0),
        .I5(pause_ch3_i_26_n_0),
        .O(pause_ch3_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_40
       (.I0(gate_high[4]),
        .I1(ad_ch3_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch3_pre[5]),
        .O(pause_ch3_i_40_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_41
       (.I0(gate_high[2]),
        .I1(ad_ch3_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch3_pre[3]),
        .O(pause_ch3_i_41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch3_i_42
       (.I0(gate_high[0]),
        .I1(ad_ch3_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch3_pre[1]),
        .O(pause_ch3_i_42_n_0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    pause_ch3_i_43
       (.I0(delay_timmer[17]),
        .I1(delay_timmer[18]),
        .I2(delay_timmer[14]),
        .I3(delay_timmer[15]),
        .I4(delay_timmer[12]),
        .I5(delay_timmer[13]),
        .O(pause_ch3_i_43_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    pause_ch3_i_44
       (.I0(delay_timmer[19]),
        .I1(delay_timmer[20]),
        .I2(delay_timmer[21]),
        .I3(delay_timmer[22]),
        .I4(delay_timmer[23]),
        .O(pause_ch3_i_44_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    pause_ch3_i_45
       (.I0(delay_timmer[20]),
        .I1(delay_timmer[21]),
        .O(pause_ch3_i_45_n_0));
  LUT4 #(
    .INIT(16'hE000)) 
    pause_ch3_i_46
       (.I0(delay_timmer[18]),
        .I1(delay_timmer[17]),
        .I2(delay_timmer[22]),
        .I3(delay_timmer[23]),
        .O(pause_ch3_i_46_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    pause_ch3_i_47
       (.I0(delay_timmer[8]),
        .I1(delay_timmer[7]),
        .I2(delay_timmer[10]),
        .I3(delay_timmer[9]),
        .O(pause_ch3_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_6
       (.I0(ad_ch3[14]),
        .I1(gate_high[14]),
        .I2(ad_ch3[15]),
        .I3(gate_high[15]),
        .O(pause_ch3_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_7
       (.I0(ad_ch3[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch3[13]),
        .O(pause_ch3_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_8
       (.I0(ad_ch3[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch3[11]),
        .O(pause_ch3_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch3_i_9
       (.I0(ad_ch3[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch3[9]),
        .O(pause_ch3_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE pause_ch3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(pause_ch3_i_1_n_0),
        .Q(pause_ch3));
  CARRY4 pause_ch3_reg_i_14
       (.CI(1'b0),
        .CO({pause_ch3_reg_i_14_n_0,pause_ch3_reg_i_14_n_1,pause_ch3_reg_i_14_n_2,pause_ch3_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch3_i_35_n_0,pause_ch3_i_36_n_0,pause_ch3_i_37_n_0,pause_ch3_i_38_n_0}),
        .O(NLW_pause_ch3_reg_i_14_O_UNCONNECTED[3:0]),
        .S({pause_ch3_i_39_n_0,pause_ch3_i_40_n_0,pause_ch3_i_41_n_0,pause_ch3_i_42_n_0}));
  CARRY4 pause_ch3_reg_i_2
       (.CI(pause_ch3_reg_i_5_n_0),
        .CO({pause_ch32,pause_ch3_reg_i_2_n_1,pause_ch3_reg_i_2_n_2,pause_ch3_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch3_i_6_n_0,pause_ch3_i_7_n_0,pause_ch3_i_8_n_0,pause_ch3_i_9_n_0}),
        .O(NLW_pause_ch3_reg_i_2_O_UNCONNECTED[3:0]),
        .S({pause_ch3_i_10_n_0,pause_ch3_i_11_n_0,pause_ch3_i_12_n_0,pause_ch3_i_13_n_0}));
  CARRY4 pause_ch3_reg_i_3
       (.CI(pause_ch3_reg_i_14_n_0),
        .CO({pause_ch328_in,pause_ch3_reg_i_3_n_1,pause_ch3_reg_i_3_n_2,pause_ch3_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch3_i_15_n_0,pause_ch3_i_16_n_0,pause_ch3_i_17_n_0,pause_ch3_i_18_n_0}),
        .O(NLW_pause_ch3_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch3_i_19_n_0,pause_ch3_i_20_n_0,pause_ch3_i_21_n_0,pause_ch3_i_22_n_0}));
  CARRY4 pause_ch3_reg_i_5
       (.CI(1'b0),
        .CO({pause_ch3_reg_i_5_n_0,pause_ch3_reg_i_5_n_1,pause_ch3_reg_i_5_n_2,pause_ch3_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch3_i_27_n_0,pause_ch3_i_28_n_0,pause_ch3_i_29_n_0,pause_ch3_i_30_n_0}),
        .O(NLW_pause_ch3_reg_i_5_O_UNCONNECTED[3:0]),
        .S({pause_ch3_i_31_n_0,pause_ch3_i_32_n_0,pause_ch3_i_33_n_0,pause_ch3_i_34_n_0}));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch4_i_1
       (.I0(pause_ch41),
        .I1(pause_ch417_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch4),
        .O(pause_ch4_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_10
       (.I0(ad_ch4[12]),
        .I1(gate_high[12]),
        .I2(ad_ch4[13]),
        .I3(gate_high[13]),
        .O(pause_ch4_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_11
       (.I0(ad_ch4[10]),
        .I1(gate_high[10]),
        .I2(ad_ch4[11]),
        .I3(gate_high[11]),
        .O(pause_ch4_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_12
       (.I0(ad_ch4[8]),
        .I1(gate_high[8]),
        .I2(ad_ch4[9]),
        .I3(gate_high[9]),
        .O(pause_ch4_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_14
       (.I0(gate_high[14]),
        .I1(ad_ch4_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch4_pre[15]),
        .O(pause_ch4_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_15
       (.I0(gate_high[12]),
        .I1(ad_ch4_pre[12]),
        .I2(ad_ch4_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch4_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_16
       (.I0(gate_high[10]),
        .I1(ad_ch4_pre[10]),
        .I2(ad_ch4_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch4_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_17
       (.I0(gate_high[8]),
        .I1(ad_ch4_pre[8]),
        .I2(ad_ch4_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch4_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_18
       (.I0(gate_high[14]),
        .I1(ad_ch4_pre[14]),
        .I2(ad_ch4_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch4_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_19
       (.I0(gate_high[12]),
        .I1(ad_ch4_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch4_pre[13]),
        .O(pause_ch4_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_20
       (.I0(gate_high[10]),
        .I1(ad_ch4_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch4_pre[11]),
        .O(pause_ch4_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_21
       (.I0(gate_high[8]),
        .I1(ad_ch4_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch4_pre[9]),
        .O(pause_ch4_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_22
       (.I0(ad_ch4[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch4[7]),
        .O(pause_ch4_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_23
       (.I0(ad_ch4[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch4[5]),
        .O(pause_ch4_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_24
       (.I0(ad_ch4[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch4[3]),
        .O(pause_ch4_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_25
       (.I0(ad_ch4[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch4[1]),
        .O(pause_ch4_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_26
       (.I0(ad_ch4[6]),
        .I1(gate_high[6]),
        .I2(ad_ch4[7]),
        .I3(gate_high[7]),
        .O(pause_ch4_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_27
       (.I0(ad_ch4[4]),
        .I1(gate_high[4]),
        .I2(ad_ch4[5]),
        .I3(gate_high[5]),
        .O(pause_ch4_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_28
       (.I0(ad_ch4[2]),
        .I1(gate_high[2]),
        .I2(ad_ch4[3]),
        .I3(gate_high[3]),
        .O(pause_ch4_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_29
       (.I0(ad_ch4[0]),
        .I1(gate_high[0]),
        .I2(ad_ch4[1]),
        .I3(gate_high[1]),
        .O(pause_ch4_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_30
       (.I0(gate_high[6]),
        .I1(ad_ch4_pre[6]),
        .I2(ad_ch4_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch4_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_31
       (.I0(gate_high[4]),
        .I1(ad_ch4_pre[4]),
        .I2(ad_ch4_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch4_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_32
       (.I0(gate_high[2]),
        .I1(ad_ch4_pre[2]),
        .I2(ad_ch4_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch4_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_33
       (.I0(gate_high[0]),
        .I1(ad_ch4_pre[0]),
        .I2(ad_ch4_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch4_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_34
       (.I0(gate_high[6]),
        .I1(ad_ch4_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch4_pre[7]),
        .O(pause_ch4_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_35
       (.I0(gate_high[4]),
        .I1(ad_ch4_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch4_pre[5]),
        .O(pause_ch4_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_36
       (.I0(gate_high[2]),
        .I1(ad_ch4_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch4_pre[3]),
        .O(pause_ch4_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_37
       (.I0(gate_high[0]),
        .I1(ad_ch4_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch4_pre[1]),
        .O(pause_ch4_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_5
       (.I0(ad_ch4[14]),
        .I1(gate_high[14]),
        .I2(ad_ch4[15]),
        .I3(gate_high[15]),
        .O(pause_ch4_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_6
       (.I0(ad_ch4[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch4[13]),
        .O(pause_ch4_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_7
       (.I0(ad_ch4[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch4[11]),
        .O(pause_ch4_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch4_i_8
       (.I0(ad_ch4[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch4[9]),
        .O(pause_ch4_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch4_i_9
       (.I0(ad_ch4[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch4[15]),
        .O(pause_ch4_i_9_n_0));
  FDCE pause_ch4_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch3[33]_i_1_n_0 ),
        .D(pause_ch4_i_1_n_0),
        .Q(pause_ch4));
  CARRY4 pause_ch4_reg_i_13
       (.CI(1'b0),
        .CO({pause_ch4_reg_i_13_n_0,pause_ch4_reg_i_13_n_1,pause_ch4_reg_i_13_n_2,pause_ch4_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch4_i_30_n_0,pause_ch4_i_31_n_0,pause_ch4_i_32_n_0,pause_ch4_i_33_n_0}),
        .O(NLW_pause_ch4_reg_i_13_O_UNCONNECTED[3:0]),
        .S({pause_ch4_i_34_n_0,pause_ch4_i_35_n_0,pause_ch4_i_36_n_0,pause_ch4_i_37_n_0}));
  CARRY4 pause_ch4_reg_i_2
       (.CI(pause_ch4_reg_i_4_n_0),
        .CO({pause_ch41,pause_ch4_reg_i_2_n_1,pause_ch4_reg_i_2_n_2,pause_ch4_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch4_i_5_n_0,pause_ch4_i_6_n_0,pause_ch4_i_7_n_0,pause_ch4_i_8_n_0}),
        .O(NLW_pause_ch4_reg_i_2_O_UNCONNECTED[3:0]),
        .S({pause_ch4_i_9_n_0,pause_ch4_i_10_n_0,pause_ch4_i_11_n_0,pause_ch4_i_12_n_0}));
  CARRY4 pause_ch4_reg_i_3
       (.CI(pause_ch4_reg_i_13_n_0),
        .CO({pause_ch417_in,pause_ch4_reg_i_3_n_1,pause_ch4_reg_i_3_n_2,pause_ch4_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch4_i_14_n_0,pause_ch4_i_15_n_0,pause_ch4_i_16_n_0,pause_ch4_i_17_n_0}),
        .O(NLW_pause_ch4_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch4_i_18_n_0,pause_ch4_i_19_n_0,pause_ch4_i_20_n_0,pause_ch4_i_21_n_0}));
  CARRY4 pause_ch4_reg_i_4
       (.CI(1'b0),
        .CO({pause_ch4_reg_i_4_n_0,pause_ch4_reg_i_4_n_1,pause_ch4_reg_i_4_n_2,pause_ch4_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch4_i_22_n_0,pause_ch4_i_23_n_0,pause_ch4_i_24_n_0,pause_ch4_i_25_n_0}),
        .O(NLW_pause_ch4_reg_i_4_O_UNCONNECTED[3:0]),
        .S({pause_ch4_i_26_n_0,pause_ch4_i_27_n_0,pause_ch4_i_28_n_0,pause_ch4_i_29_n_0}));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch5_i_1
       (.I0(pause_ch51),
        .I1(pause_ch516_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch5),
        .O(pause_ch5_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_10
       (.I0(ad_ch5[12]),
        .I1(gate_high[12]),
        .I2(ad_ch5[13]),
        .I3(gate_high[13]),
        .O(pause_ch5_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_11
       (.I0(ad_ch5[10]),
        .I1(gate_high[10]),
        .I2(ad_ch5[11]),
        .I3(gate_high[11]),
        .O(pause_ch5_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_12
       (.I0(ad_ch5[8]),
        .I1(gate_high[8]),
        .I2(ad_ch5[9]),
        .I3(gate_high[9]),
        .O(pause_ch5_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_14
       (.I0(gate_high[14]),
        .I1(ad_ch5_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch5_pre[15]),
        .O(pause_ch5_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_15
       (.I0(gate_high[12]),
        .I1(ad_ch5_pre[12]),
        .I2(ad_ch5_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch5_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_16
       (.I0(gate_high[10]),
        .I1(ad_ch5_pre[10]),
        .I2(ad_ch5_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch5_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_17
       (.I0(gate_high[8]),
        .I1(ad_ch5_pre[8]),
        .I2(ad_ch5_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch5_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_18
       (.I0(gate_high[14]),
        .I1(ad_ch5_pre[14]),
        .I2(ad_ch5_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch5_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_19
       (.I0(gate_high[12]),
        .I1(ad_ch5_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch5_pre[13]),
        .O(pause_ch5_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_20
       (.I0(gate_high[10]),
        .I1(ad_ch5_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch5_pre[11]),
        .O(pause_ch5_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_21
       (.I0(gate_high[8]),
        .I1(ad_ch5_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch5_pre[9]),
        .O(pause_ch5_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_22
       (.I0(ad_ch5[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch5[7]),
        .O(pause_ch5_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_23
       (.I0(ad_ch5[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch5[5]),
        .O(pause_ch5_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_24
       (.I0(ad_ch5[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch5[3]),
        .O(pause_ch5_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_25
       (.I0(ad_ch5[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch5[1]),
        .O(pause_ch5_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_26
       (.I0(ad_ch5[6]),
        .I1(gate_high[6]),
        .I2(ad_ch5[7]),
        .I3(gate_high[7]),
        .O(pause_ch5_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_27
       (.I0(ad_ch5[4]),
        .I1(gate_high[4]),
        .I2(ad_ch5[5]),
        .I3(gate_high[5]),
        .O(pause_ch5_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_28
       (.I0(ad_ch5[2]),
        .I1(gate_high[2]),
        .I2(ad_ch5[3]),
        .I3(gate_high[3]),
        .O(pause_ch5_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_29
       (.I0(ad_ch5[0]),
        .I1(gate_high[0]),
        .I2(ad_ch5[1]),
        .I3(gate_high[1]),
        .O(pause_ch5_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_30
       (.I0(gate_high[6]),
        .I1(ad_ch5_pre[6]),
        .I2(ad_ch5_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch5_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_31
       (.I0(gate_high[4]),
        .I1(ad_ch5_pre[4]),
        .I2(ad_ch5_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch5_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_32
       (.I0(gate_high[2]),
        .I1(ad_ch5_pre[2]),
        .I2(ad_ch5_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch5_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_33
       (.I0(gate_high[0]),
        .I1(ad_ch5_pre[0]),
        .I2(ad_ch5_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch5_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_34
       (.I0(gate_high[6]),
        .I1(ad_ch5_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch5_pre[7]),
        .O(pause_ch5_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_35
       (.I0(gate_high[4]),
        .I1(ad_ch5_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch5_pre[5]),
        .O(pause_ch5_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_36
       (.I0(gate_high[2]),
        .I1(ad_ch5_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch5_pre[3]),
        .O(pause_ch5_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_37
       (.I0(gate_high[0]),
        .I1(ad_ch5_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch5_pre[1]),
        .O(pause_ch5_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_5
       (.I0(ad_ch5[14]),
        .I1(gate_high[14]),
        .I2(ad_ch5[15]),
        .I3(gate_high[15]),
        .O(pause_ch5_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_6
       (.I0(ad_ch5[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch5[13]),
        .O(pause_ch5_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_7
       (.I0(ad_ch5[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch5[11]),
        .O(pause_ch5_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch5_i_8
       (.I0(ad_ch5[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch5[9]),
        .O(pause_ch5_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch5_i_9
       (.I0(ad_ch5[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch5[15]),
        .O(pause_ch5_i_9_n_0));
  FDCE pause_ch5_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch4[33]_i_1_n_0 ),
        .D(pause_ch5_i_1_n_0),
        .Q(pause_ch5));
  CARRY4 pause_ch5_reg_i_13
       (.CI(1'b0),
        .CO({pause_ch5_reg_i_13_n_0,pause_ch5_reg_i_13_n_1,pause_ch5_reg_i_13_n_2,pause_ch5_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch5_i_30_n_0,pause_ch5_i_31_n_0,pause_ch5_i_32_n_0,pause_ch5_i_33_n_0}),
        .O(NLW_pause_ch5_reg_i_13_O_UNCONNECTED[3:0]),
        .S({pause_ch5_i_34_n_0,pause_ch5_i_35_n_0,pause_ch5_i_36_n_0,pause_ch5_i_37_n_0}));
  CARRY4 pause_ch5_reg_i_2
       (.CI(pause_ch5_reg_i_4_n_0),
        .CO({pause_ch51,pause_ch5_reg_i_2_n_1,pause_ch5_reg_i_2_n_2,pause_ch5_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch5_i_5_n_0,pause_ch5_i_6_n_0,pause_ch5_i_7_n_0,pause_ch5_i_8_n_0}),
        .O(NLW_pause_ch5_reg_i_2_O_UNCONNECTED[3:0]),
        .S({pause_ch5_i_9_n_0,pause_ch5_i_10_n_0,pause_ch5_i_11_n_0,pause_ch5_i_12_n_0}));
  CARRY4 pause_ch5_reg_i_3
       (.CI(pause_ch5_reg_i_13_n_0),
        .CO({pause_ch516_in,pause_ch5_reg_i_3_n_1,pause_ch5_reg_i_3_n_2,pause_ch5_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch5_i_14_n_0,pause_ch5_i_15_n_0,pause_ch5_i_16_n_0,pause_ch5_i_17_n_0}),
        .O(NLW_pause_ch5_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch5_i_18_n_0,pause_ch5_i_19_n_0,pause_ch5_i_20_n_0,pause_ch5_i_21_n_0}));
  CARRY4 pause_ch5_reg_i_4
       (.CI(1'b0),
        .CO({pause_ch5_reg_i_4_n_0,pause_ch5_reg_i_4_n_1,pause_ch5_reg_i_4_n_2,pause_ch5_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch5_i_22_n_0,pause_ch5_i_23_n_0,pause_ch5_i_24_n_0,pause_ch5_i_25_n_0}),
        .O(NLW_pause_ch5_reg_i_4_O_UNCONNECTED[3:0]),
        .S({pause_ch5_i_26_n_0,pause_ch5_i_27_n_0,pause_ch5_i_28_n_0,pause_ch5_i_29_n_0}));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch6_i_1
       (.I0(pause_ch61),
        .I1(pause_ch615_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch6),
        .O(pause_ch6_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_10
       (.I0(ad_ch6[12]),
        .I1(gate_high[12]),
        .I2(ad_ch6[13]),
        .I3(gate_high[13]),
        .O(pause_ch6_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_11
       (.I0(ad_ch6[10]),
        .I1(gate_high[10]),
        .I2(ad_ch6[11]),
        .I3(gate_high[11]),
        .O(pause_ch6_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_12
       (.I0(ad_ch6[8]),
        .I1(gate_high[8]),
        .I2(ad_ch6[9]),
        .I3(gate_high[9]),
        .O(pause_ch6_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_14
       (.I0(gate_high[14]),
        .I1(ad_ch6_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch6_pre[15]),
        .O(pause_ch6_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_15
       (.I0(gate_high[12]),
        .I1(ad_ch6_pre[12]),
        .I2(ad_ch6_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch6_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_16
       (.I0(gate_high[10]),
        .I1(ad_ch6_pre[10]),
        .I2(ad_ch6_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch6_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_17
       (.I0(gate_high[8]),
        .I1(ad_ch6_pre[8]),
        .I2(ad_ch6_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch6_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_18
       (.I0(gate_high[14]),
        .I1(ad_ch6_pre[14]),
        .I2(ad_ch6_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch6_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_19
       (.I0(gate_high[12]),
        .I1(ad_ch6_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch6_pre[13]),
        .O(pause_ch6_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_20
       (.I0(gate_high[10]),
        .I1(ad_ch6_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch6_pre[11]),
        .O(pause_ch6_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_21
       (.I0(gate_high[8]),
        .I1(ad_ch6_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch6_pre[9]),
        .O(pause_ch6_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_22
       (.I0(ad_ch6[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch6[7]),
        .O(pause_ch6_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_23
       (.I0(ad_ch6[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch6[5]),
        .O(pause_ch6_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_24
       (.I0(ad_ch6[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch6[3]),
        .O(pause_ch6_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_25
       (.I0(ad_ch6[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch6[1]),
        .O(pause_ch6_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_26
       (.I0(ad_ch6[6]),
        .I1(gate_high[6]),
        .I2(ad_ch6[7]),
        .I3(gate_high[7]),
        .O(pause_ch6_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_27
       (.I0(ad_ch6[4]),
        .I1(gate_high[4]),
        .I2(ad_ch6[5]),
        .I3(gate_high[5]),
        .O(pause_ch6_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_28
       (.I0(ad_ch6[2]),
        .I1(gate_high[2]),
        .I2(ad_ch6[3]),
        .I3(gate_high[3]),
        .O(pause_ch6_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_29
       (.I0(ad_ch6[0]),
        .I1(gate_high[0]),
        .I2(ad_ch6[1]),
        .I3(gate_high[1]),
        .O(pause_ch6_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_30
       (.I0(gate_high[6]),
        .I1(ad_ch6_pre[6]),
        .I2(ad_ch6_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch6_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_31
       (.I0(gate_high[4]),
        .I1(ad_ch6_pre[4]),
        .I2(ad_ch6_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch6_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_32
       (.I0(gate_high[2]),
        .I1(ad_ch6_pre[2]),
        .I2(ad_ch6_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch6_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_33
       (.I0(gate_high[0]),
        .I1(ad_ch6_pre[0]),
        .I2(ad_ch6_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch6_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_34
       (.I0(gate_high[6]),
        .I1(ad_ch6_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch6_pre[7]),
        .O(pause_ch6_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_35
       (.I0(gate_high[4]),
        .I1(ad_ch6_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch6_pre[5]),
        .O(pause_ch6_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_36
       (.I0(gate_high[2]),
        .I1(ad_ch6_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch6_pre[3]),
        .O(pause_ch6_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_37
       (.I0(gate_high[0]),
        .I1(ad_ch6_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch6_pre[1]),
        .O(pause_ch6_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_5
       (.I0(ad_ch6[14]),
        .I1(gate_high[14]),
        .I2(ad_ch6[15]),
        .I3(gate_high[15]),
        .O(pause_ch6_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_6
       (.I0(ad_ch6[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch6[13]),
        .O(pause_ch6_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_7
       (.I0(ad_ch6[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch6[11]),
        .O(pause_ch6_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch6_i_8
       (.I0(ad_ch6[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch6[9]),
        .O(pause_ch6_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch6_i_9
       (.I0(ad_ch6[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch6[15]),
        .O(pause_ch6_i_9_n_0));
  FDCE pause_ch6_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(pause_ch6_i_1_n_0),
        .Q(pause_ch6));
  CARRY4 pause_ch6_reg_i_13
       (.CI(1'b0),
        .CO({pause_ch6_reg_i_13_n_0,pause_ch6_reg_i_13_n_1,pause_ch6_reg_i_13_n_2,pause_ch6_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch6_i_30_n_0,pause_ch6_i_31_n_0,pause_ch6_i_32_n_0,pause_ch6_i_33_n_0}),
        .O(NLW_pause_ch6_reg_i_13_O_UNCONNECTED[3:0]),
        .S({pause_ch6_i_34_n_0,pause_ch6_i_35_n_0,pause_ch6_i_36_n_0,pause_ch6_i_37_n_0}));
  CARRY4 pause_ch6_reg_i_2
       (.CI(pause_ch6_reg_i_4_n_0),
        .CO({pause_ch61,pause_ch6_reg_i_2_n_1,pause_ch6_reg_i_2_n_2,pause_ch6_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch6_i_5_n_0,pause_ch6_i_6_n_0,pause_ch6_i_7_n_0,pause_ch6_i_8_n_0}),
        .O(NLW_pause_ch6_reg_i_2_O_UNCONNECTED[3:0]),
        .S({pause_ch6_i_9_n_0,pause_ch6_i_10_n_0,pause_ch6_i_11_n_0,pause_ch6_i_12_n_0}));
  CARRY4 pause_ch6_reg_i_3
       (.CI(pause_ch6_reg_i_13_n_0),
        .CO({pause_ch615_in,pause_ch6_reg_i_3_n_1,pause_ch6_reg_i_3_n_2,pause_ch6_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch6_i_14_n_0,pause_ch6_i_15_n_0,pause_ch6_i_16_n_0,pause_ch6_i_17_n_0}),
        .O(NLW_pause_ch6_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch6_i_18_n_0,pause_ch6_i_19_n_0,pause_ch6_i_20_n_0,pause_ch6_i_21_n_0}));
  CARRY4 pause_ch6_reg_i_4
       (.CI(1'b0),
        .CO({pause_ch6_reg_i_4_n_0,pause_ch6_reg_i_4_n_1,pause_ch6_reg_i_4_n_2,pause_ch6_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch6_i_22_n_0,pause_ch6_i_23_n_0,pause_ch6_i_24_n_0,pause_ch6_i_25_n_0}),
        .O(NLW_pause_ch6_reg_i_4_O_UNCONNECTED[3:0]),
        .S({pause_ch6_i_26_n_0,pause_ch6_i_27_n_0,pause_ch6_i_28_n_0,pause_ch6_i_29_n_0}));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch7_i_1
       (.I0(pause_ch71),
        .I1(pause_ch714_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch7),
        .O(pause_ch7_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_10
       (.I0(ad_ch7[12]),
        .I1(gate_high[12]),
        .I2(ad_ch7[13]),
        .I3(gate_high[13]),
        .O(pause_ch7_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_11
       (.I0(ad_ch7[10]),
        .I1(gate_high[10]),
        .I2(ad_ch7[11]),
        .I3(gate_high[11]),
        .O(pause_ch7_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_12
       (.I0(ad_ch7[8]),
        .I1(gate_high[8]),
        .I2(ad_ch7[9]),
        .I3(gate_high[9]),
        .O(pause_ch7_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_14
       (.I0(gate_high[14]),
        .I1(ad_ch7_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch7_pre[15]),
        .O(pause_ch7_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_15
       (.I0(gate_high[12]),
        .I1(ad_ch7_pre[12]),
        .I2(ad_ch7_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch7_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_16
       (.I0(gate_high[10]),
        .I1(ad_ch7_pre[10]),
        .I2(ad_ch7_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch7_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_17
       (.I0(gate_high[8]),
        .I1(ad_ch7_pre[8]),
        .I2(ad_ch7_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch7_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_18
       (.I0(gate_high[14]),
        .I1(ad_ch7_pre[14]),
        .I2(ad_ch7_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch7_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_19
       (.I0(gate_high[12]),
        .I1(ad_ch7_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch7_pre[13]),
        .O(pause_ch7_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_20
       (.I0(gate_high[10]),
        .I1(ad_ch7_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch7_pre[11]),
        .O(pause_ch7_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_21
       (.I0(gate_high[8]),
        .I1(ad_ch7_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch7_pre[9]),
        .O(pause_ch7_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_22
       (.I0(ad_ch7[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch7[7]),
        .O(pause_ch7_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_23
       (.I0(ad_ch7[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch7[5]),
        .O(pause_ch7_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_24
       (.I0(ad_ch7[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch7[3]),
        .O(pause_ch7_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_25
       (.I0(ad_ch7[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch7[1]),
        .O(pause_ch7_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_26
       (.I0(ad_ch7[6]),
        .I1(gate_high[6]),
        .I2(ad_ch7[7]),
        .I3(gate_high[7]),
        .O(pause_ch7_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_27
       (.I0(ad_ch7[4]),
        .I1(gate_high[4]),
        .I2(ad_ch7[5]),
        .I3(gate_high[5]),
        .O(pause_ch7_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_28
       (.I0(ad_ch7[2]),
        .I1(gate_high[2]),
        .I2(ad_ch7[3]),
        .I3(gate_high[3]),
        .O(pause_ch7_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_29
       (.I0(ad_ch7[0]),
        .I1(gate_high[0]),
        .I2(ad_ch7[1]),
        .I3(gate_high[1]),
        .O(pause_ch7_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_30
       (.I0(gate_high[6]),
        .I1(ad_ch7_pre[6]),
        .I2(ad_ch7_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch7_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_31
       (.I0(gate_high[4]),
        .I1(ad_ch7_pre[4]),
        .I2(ad_ch7_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch7_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_32
       (.I0(gate_high[2]),
        .I1(ad_ch7_pre[2]),
        .I2(ad_ch7_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch7_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_33
       (.I0(gate_high[0]),
        .I1(ad_ch7_pre[0]),
        .I2(ad_ch7_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch7_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_34
       (.I0(gate_high[6]),
        .I1(ad_ch7_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch7_pre[7]),
        .O(pause_ch7_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_35
       (.I0(gate_high[4]),
        .I1(ad_ch7_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch7_pre[5]),
        .O(pause_ch7_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_36
       (.I0(gate_high[2]),
        .I1(ad_ch7_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch7_pre[3]),
        .O(pause_ch7_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_37
       (.I0(gate_high[0]),
        .I1(ad_ch7_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch7_pre[1]),
        .O(pause_ch7_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_5
       (.I0(ad_ch7[14]),
        .I1(gate_high[14]),
        .I2(ad_ch7[15]),
        .I3(gate_high[15]),
        .O(pause_ch7_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_6
       (.I0(ad_ch7[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch7[13]),
        .O(pause_ch7_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_7
       (.I0(ad_ch7[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch7[11]),
        .O(pause_ch7_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch7_i_8
       (.I0(ad_ch7[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch7[9]),
        .O(pause_ch7_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch7_i_9
       (.I0(ad_ch7[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch7[15]),
        .O(pause_ch7_i_9_n_0));
  FDCE pause_ch7_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch5[34]_i_1_n_0 ),
        .D(pause_ch7_i_1_n_0),
        .Q(pause_ch7));
  CARRY4 pause_ch7_reg_i_13
       (.CI(1'b0),
        .CO({pause_ch7_reg_i_13_n_0,pause_ch7_reg_i_13_n_1,pause_ch7_reg_i_13_n_2,pause_ch7_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch7_i_30_n_0,pause_ch7_i_31_n_0,pause_ch7_i_32_n_0,pause_ch7_i_33_n_0}),
        .O(NLW_pause_ch7_reg_i_13_O_UNCONNECTED[3:0]),
        .S({pause_ch7_i_34_n_0,pause_ch7_i_35_n_0,pause_ch7_i_36_n_0,pause_ch7_i_37_n_0}));
  CARRY4 pause_ch7_reg_i_2
       (.CI(pause_ch7_reg_i_4_n_0),
        .CO({pause_ch71,pause_ch7_reg_i_2_n_1,pause_ch7_reg_i_2_n_2,pause_ch7_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch7_i_5_n_0,pause_ch7_i_6_n_0,pause_ch7_i_7_n_0,pause_ch7_i_8_n_0}),
        .O(NLW_pause_ch7_reg_i_2_O_UNCONNECTED[3:0]),
        .S({pause_ch7_i_9_n_0,pause_ch7_i_10_n_0,pause_ch7_i_11_n_0,pause_ch7_i_12_n_0}));
  CARRY4 pause_ch7_reg_i_3
       (.CI(pause_ch7_reg_i_13_n_0),
        .CO({pause_ch714_in,pause_ch7_reg_i_3_n_1,pause_ch7_reg_i_3_n_2,pause_ch7_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch7_i_14_n_0,pause_ch7_i_15_n_0,pause_ch7_i_16_n_0,pause_ch7_i_17_n_0}),
        .O(NLW_pause_ch7_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch7_i_18_n_0,pause_ch7_i_19_n_0,pause_ch7_i_20_n_0,pause_ch7_i_21_n_0}));
  CARRY4 pause_ch7_reg_i_4
       (.CI(1'b0),
        .CO({pause_ch7_reg_i_4_n_0,pause_ch7_reg_i_4_n_1,pause_ch7_reg_i_4_n_2,pause_ch7_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch7_i_22_n_0,pause_ch7_i_23_n_0,pause_ch7_i_24_n_0,pause_ch7_i_25_n_0}),
        .O(NLW_pause_ch7_reg_i_4_O_UNCONNECTED[3:0]),
        .S({pause_ch7_i_26_n_0,pause_ch7_i_27_n_0,pause_ch7_i_28_n_0,pause_ch7_i_29_n_0}));
  LUT4 #(
    .INIT(16'h8F88)) 
    pause_ch8_i_1
       (.I0(pause_ch81),
        .I1(pause_ch813_in),
        .I2(pause_ch3_i_4_n_0),
        .I3(pause_ch8),
        .O(pause_ch8_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_10
       (.I0(ad_ch8[12]),
        .I1(gate_high[12]),
        .I2(ad_ch8[13]),
        .I3(gate_high[13]),
        .O(pause_ch8_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_11
       (.I0(ad_ch8[10]),
        .I1(gate_high[10]),
        .I2(ad_ch8[11]),
        .I3(gate_high[11]),
        .O(pause_ch8_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_12
       (.I0(ad_ch8[8]),
        .I1(gate_high[8]),
        .I2(ad_ch8[9]),
        .I3(gate_high[9]),
        .O(pause_ch8_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_14
       (.I0(gate_high[14]),
        .I1(ad_ch8_pre[14]),
        .I2(gate_high[15]),
        .I3(ad_ch8_pre[15]),
        .O(pause_ch8_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_15
       (.I0(gate_high[12]),
        .I1(ad_ch8_pre[12]),
        .I2(ad_ch8_pre[13]),
        .I3(gate_high[13]),
        .O(pause_ch8_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_16
       (.I0(gate_high[10]),
        .I1(ad_ch8_pre[10]),
        .I2(ad_ch8_pre[11]),
        .I3(gate_high[11]),
        .O(pause_ch8_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_17
       (.I0(gate_high[8]),
        .I1(ad_ch8_pre[8]),
        .I2(ad_ch8_pre[9]),
        .I3(gate_high[9]),
        .O(pause_ch8_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_18
       (.I0(gate_high[14]),
        .I1(ad_ch8_pre[14]),
        .I2(ad_ch8_pre[15]),
        .I3(gate_high[15]),
        .O(pause_ch8_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_19
       (.I0(gate_high[12]),
        .I1(ad_ch8_pre[12]),
        .I2(gate_high[13]),
        .I3(ad_ch8_pre[13]),
        .O(pause_ch8_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_20
       (.I0(gate_high[10]),
        .I1(ad_ch8_pre[10]),
        .I2(gate_high[11]),
        .I3(ad_ch8_pre[11]),
        .O(pause_ch8_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_21
       (.I0(gate_high[8]),
        .I1(ad_ch8_pre[8]),
        .I2(gate_high[9]),
        .I3(ad_ch8_pre[9]),
        .O(pause_ch8_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_22
       (.I0(ad_ch8[6]),
        .I1(gate_high[6]),
        .I2(gate_high[7]),
        .I3(ad_ch8[7]),
        .O(pause_ch8_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_23
       (.I0(ad_ch8[4]),
        .I1(gate_high[4]),
        .I2(gate_high[5]),
        .I3(ad_ch8[5]),
        .O(pause_ch8_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_24
       (.I0(ad_ch8[2]),
        .I1(gate_high[2]),
        .I2(gate_high[3]),
        .I3(ad_ch8[3]),
        .O(pause_ch8_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_25
       (.I0(ad_ch8[0]),
        .I1(gate_high[0]),
        .I2(gate_high[1]),
        .I3(ad_ch8[1]),
        .O(pause_ch8_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_26
       (.I0(ad_ch8[6]),
        .I1(gate_high[6]),
        .I2(ad_ch8[7]),
        .I3(gate_high[7]),
        .O(pause_ch8_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_27
       (.I0(ad_ch8[4]),
        .I1(gate_high[4]),
        .I2(ad_ch8[5]),
        .I3(gate_high[5]),
        .O(pause_ch8_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_28
       (.I0(ad_ch8[2]),
        .I1(gate_high[2]),
        .I2(ad_ch8[3]),
        .I3(gate_high[3]),
        .O(pause_ch8_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_29
       (.I0(ad_ch8[0]),
        .I1(gate_high[0]),
        .I2(ad_ch8[1]),
        .I3(gate_high[1]),
        .O(pause_ch8_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_30
       (.I0(gate_high[6]),
        .I1(ad_ch8_pre[6]),
        .I2(ad_ch8_pre[7]),
        .I3(gate_high[7]),
        .O(pause_ch8_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_31
       (.I0(gate_high[4]),
        .I1(ad_ch8_pre[4]),
        .I2(ad_ch8_pre[5]),
        .I3(gate_high[5]),
        .O(pause_ch8_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_32
       (.I0(gate_high[2]),
        .I1(ad_ch8_pre[2]),
        .I2(ad_ch8_pre[3]),
        .I3(gate_high[3]),
        .O(pause_ch8_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_33
       (.I0(gate_high[0]),
        .I1(ad_ch8_pre[0]),
        .I2(ad_ch8_pre[1]),
        .I3(gate_high[1]),
        .O(pause_ch8_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_34
       (.I0(gate_high[6]),
        .I1(ad_ch8_pre[6]),
        .I2(gate_high[7]),
        .I3(ad_ch8_pre[7]),
        .O(pause_ch8_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_35
       (.I0(gate_high[4]),
        .I1(ad_ch8_pre[4]),
        .I2(gate_high[5]),
        .I3(ad_ch8_pre[5]),
        .O(pause_ch8_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_36
       (.I0(gate_high[2]),
        .I1(ad_ch8_pre[2]),
        .I2(gate_high[3]),
        .I3(ad_ch8_pre[3]),
        .O(pause_ch8_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_37
       (.I0(gate_high[0]),
        .I1(ad_ch8_pre[0]),
        .I2(gate_high[1]),
        .I3(ad_ch8_pre[1]),
        .O(pause_ch8_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_5
       (.I0(ad_ch8[14]),
        .I1(gate_high[14]),
        .I2(ad_ch8[15]),
        .I3(gate_high[15]),
        .O(pause_ch8_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_6
       (.I0(ad_ch8[12]),
        .I1(gate_high[12]),
        .I2(gate_high[13]),
        .I3(ad_ch8[13]),
        .O(pause_ch8_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_7
       (.I0(ad_ch8[10]),
        .I1(gate_high[10]),
        .I2(gate_high[11]),
        .I3(ad_ch8[11]),
        .O(pause_ch8_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pause_ch8_i_8
       (.I0(ad_ch8[8]),
        .I1(gate_high[8]),
        .I2(gate_high[9]),
        .I3(ad_ch8[9]),
        .O(pause_ch8_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pause_ch8_i_9
       (.I0(ad_ch8[14]),
        .I1(gate_high[14]),
        .I2(gate_high[15]),
        .I3(ad_ch8[15]),
        .O(pause_ch8_i_9_n_0));
  FDCE pause_ch8_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch7[34]_i_1_n_0 ),
        .D(pause_ch8_i_1_n_0),
        .Q(pause_ch8));
  CARRY4 pause_ch8_reg_i_13
       (.CI(1'b0),
        .CO({pause_ch8_reg_i_13_n_0,pause_ch8_reg_i_13_n_1,pause_ch8_reg_i_13_n_2,pause_ch8_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch8_i_30_n_0,pause_ch8_i_31_n_0,pause_ch8_i_32_n_0,pause_ch8_i_33_n_0}),
        .O(NLW_pause_ch8_reg_i_13_O_UNCONNECTED[3:0]),
        .S({pause_ch8_i_34_n_0,pause_ch8_i_35_n_0,pause_ch8_i_36_n_0,pause_ch8_i_37_n_0}));
  CARRY4 pause_ch8_reg_i_2
       (.CI(pause_ch8_reg_i_4_n_0),
        .CO({pause_ch81,pause_ch8_reg_i_2_n_1,pause_ch8_reg_i_2_n_2,pause_ch8_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch8_i_5_n_0,pause_ch8_i_6_n_0,pause_ch8_i_7_n_0,pause_ch8_i_8_n_0}),
        .O(NLW_pause_ch8_reg_i_2_O_UNCONNECTED[3:0]),
        .S({pause_ch8_i_9_n_0,pause_ch8_i_10_n_0,pause_ch8_i_11_n_0,pause_ch8_i_12_n_0}));
  CARRY4 pause_ch8_reg_i_3
       (.CI(pause_ch8_reg_i_13_n_0),
        .CO({pause_ch813_in,pause_ch8_reg_i_3_n_1,pause_ch8_reg_i_3_n_2,pause_ch8_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({pause_ch8_i_14_n_0,pause_ch8_i_15_n_0,pause_ch8_i_16_n_0,pause_ch8_i_17_n_0}),
        .O(NLW_pause_ch8_reg_i_3_O_UNCONNECTED[3:0]),
        .S({pause_ch8_i_18_n_0,pause_ch8_i_19_n_0,pause_ch8_i_20_n_0,pause_ch8_i_21_n_0}));
  CARRY4 pause_ch8_reg_i_4
       (.CI(1'b0),
        .CO({pause_ch8_reg_i_4_n_0,pause_ch8_reg_i_4_n_1,pause_ch8_reg_i_4_n_2,pause_ch8_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({pause_ch8_i_22_n_0,pause_ch8_i_23_n_0,pause_ch8_i_24_n_0,pause_ch8_i_25_n_0}),
        .O(NLW_pause_ch8_reg_i_4_O_UNCONNECTED[3:0]),
        .S({pause_ch8_i_26_n_0,pause_ch8_i_27_n_0,pause_ch8_i_28_n_0,pause_ch8_i_29_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    rd_valid_i_1
       (.I0(first_data),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(rd_valid),
        .O(rd_valid_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE rd_valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_buf_ch8[34]_i_1_n_0 ),
        .D(rd_valid_i_1_n_0),
        .Q(rd_valid));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_2 
       (.I0(rst_cnt_reg[0]),
        .O(\rst_cnt[0]_i_2_n_0 ));
  FDCE \rst_cnt_reg[0] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_7 ),
        .Q(rst_cnt_reg[0]));
  CARRY4 \rst_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\rst_cnt_reg[0]_i_1_n_0 ,\rst_cnt_reg[0]_i_1_n_1 ,\rst_cnt_reg[0]_i_1_n_2 ,\rst_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rst_cnt_reg[0]_i_1_n_4 ,\rst_cnt_reg[0]_i_1_n_5 ,\rst_cnt_reg[0]_i_1_n_6 ,\rst_cnt_reg[0]_i_1_n_7 }),
        .S({rst_cnt_reg[3:1],\rst_cnt[0]_i_2_n_0 }));
  FDCE \rst_cnt_reg[10] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_5 ),
        .Q(rst_cnt_reg[10]));
  FDCE \rst_cnt_reg[11] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_4 ),
        .Q(rst_cnt_reg[11]));
  FDCE \rst_cnt_reg[12] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_7 ),
        .Q(rst_cnt_reg[12]));
  CARRY4 \rst_cnt_reg[12]_i_1 
       (.CI(\rst_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_rst_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\rst_cnt_reg[12]_i_1_n_1 ,\rst_cnt_reg[12]_i_1_n_2 ,\rst_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rst_cnt_reg[12]_i_1_n_4 ,\rst_cnt_reg[12]_i_1_n_5 ,\rst_cnt_reg[12]_i_1_n_6 ,\rst_cnt_reg[12]_i_1_n_7 }),
        .S(rst_cnt_reg[15:12]));
  FDCE \rst_cnt_reg[13] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_6 ),
        .Q(rst_cnt_reg[13]));
  FDCE \rst_cnt_reg[14] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_5 ),
        .Q(rst_cnt_reg[14]));
  FDCE \rst_cnt_reg[15] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_4 ),
        .Q(rst_cnt_reg[15]));
  FDCE \rst_cnt_reg[1] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_6 ),
        .Q(rst_cnt_reg[1]));
  FDCE \rst_cnt_reg[2] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_5 ),
        .Q(rst_cnt_reg[2]));
  FDCE \rst_cnt_reg[3] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_4 ),
        .Q(rst_cnt_reg[3]));
  FDCE \rst_cnt_reg[4] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_7 ),
        .Q(rst_cnt_reg[4]));
  CARRY4 \rst_cnt_reg[4]_i_1 
       (.CI(\rst_cnt_reg[0]_i_1_n_0 ),
        .CO({\rst_cnt_reg[4]_i_1_n_0 ,\rst_cnt_reg[4]_i_1_n_1 ,\rst_cnt_reg[4]_i_1_n_2 ,\rst_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rst_cnt_reg[4]_i_1_n_4 ,\rst_cnt_reg[4]_i_1_n_5 ,\rst_cnt_reg[4]_i_1_n_6 ,\rst_cnt_reg[4]_i_1_n_7 }),
        .S(rst_cnt_reg[7:4]));
  FDCE \rst_cnt_reg[5] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_6 ),
        .Q(rst_cnt_reg[5]));
  FDCE \rst_cnt_reg[6] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_5 ),
        .Q(rst_cnt_reg[6]));
  FDCE \rst_cnt_reg[7] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_4 ),
        .Q(rst_cnt_reg[7]));
  FDCE \rst_cnt_reg[8] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_7 ),
        .Q(rst_cnt_reg[8]));
  CARRY4 \rst_cnt_reg[8]_i_1 
       (.CI(\rst_cnt_reg[4]_i_1_n_0 ),
        .CO({\rst_cnt_reg[8]_i_1_n_0 ,\rst_cnt_reg[8]_i_1_n_1 ,\rst_cnt_reg[8]_i_1_n_2 ,\rst_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rst_cnt_reg[8]_i_1_n_4 ,\rst_cnt_reg[8]_i_1_n_5 ,\rst_cnt_reg[8]_i_1_n_6 ,\rst_cnt_reg[8]_i_1_n_7 }),
        .S(rst_cnt_reg[11:8]));
  FDCE \rst_cnt_reg[9] 
       (.C(clk),
        .CE(sel),
        .CLR(ad_reset_i_2_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_6 ),
        .Q(rst_cnt_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \sample_cnt[3]_i_2 
       (.I0(sample_cnt[0]),
        .I1(\ad_ch3[15]_i_3_n_0 ),
        .O(\sample_cnt[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[0] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[0]),
        .Q(sample_cnt[0]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[10] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[10]),
        .Q(sample_cnt[10]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[11] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[11]),
        .Q(sample_cnt[11]),
        .R(ad_reset));
  CARRY4 \sample_cnt_reg[11]_i_1 
       (.CI(\sample_cnt_reg[7]_i_1_n_0 ),
        .CO({\sample_cnt_reg[11]_i_1_n_0 ,\sample_cnt_reg[11]_i_1_n_1 ,\sample_cnt_reg[11]_i_1_n_2 ,\sample_cnt_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt__0[11:8]),
        .S(sample_cnt[11:8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[12] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[12]),
        .Q(sample_cnt[12]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[13] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[13]),
        .Q(sample_cnt[13]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[14] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[14]),
        .Q(sample_cnt[14]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[15] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[15]),
        .Q(sample_cnt[15]),
        .R(ad_reset));
  CARRY4 \sample_cnt_reg[15]_i_1 
       (.CI(\sample_cnt_reg[11]_i_1_n_0 ),
        .CO({\sample_cnt_reg[15]_i_1_n_0 ,\sample_cnt_reg[15]_i_1_n_1 ,\sample_cnt_reg[15]_i_1_n_2 ,\sample_cnt_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt__0[15:12]),
        .S(sample_cnt[15:12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[16] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[16]),
        .Q(sample_cnt[16]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[17] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[17]),
        .Q(sample_cnt[17]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[18] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[18]),
        .Q(sample_cnt[18]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[19] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[19]),
        .Q(sample_cnt[19]),
        .R(ad_reset));
  CARRY4 \sample_cnt_reg[19]_i_1 
       (.CI(\sample_cnt_reg[15]_i_1_n_0 ),
        .CO({\sample_cnt_reg[19]_i_1_n_0 ,\sample_cnt_reg[19]_i_1_n_1 ,\sample_cnt_reg[19]_i_1_n_2 ,\sample_cnt_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt__0[19:16]),
        .S(sample_cnt[19:16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[1] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[1]),
        .Q(sample_cnt[1]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[20] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[20]),
        .Q(sample_cnt[20]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[21] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[21]),
        .Q(sample_cnt[21]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[22] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[22]),
        .Q(sample_cnt[22]),
        .R(ad_reset));
  CARRY4 \sample_cnt_reg[22]_i_1 
       (.CI(\sample_cnt_reg[19]_i_1_n_0 ),
        .CO({\NLW_sample_cnt_reg[22]_i_1_CO_UNCONNECTED [3:2],\sample_cnt_reg[22]_i_1_n_2 ,\sample_cnt_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sample_cnt_reg[22]_i_1_O_UNCONNECTED [3],sample_cnt__0[22:20]}),
        .S({1'b0,sample_cnt[22:20]}));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[2] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[2]),
        .Q(sample_cnt[2]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[3] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[3]),
        .Q(sample_cnt[3]),
        .R(ad_reset));
  CARRY4 \sample_cnt_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sample_cnt_reg[3]_i_1_n_0 ,\sample_cnt_reg[3]_i_1_n_1 ,\sample_cnt_reg[3]_i_1_n_2 ,\sample_cnt_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sample_cnt[0]}),
        .O(sample_cnt__0[3:0]),
        .S({sample_cnt[3:1],\sample_cnt[3]_i_2_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[4] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[4]),
        .Q(sample_cnt[4]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[5] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[5]),
        .Q(sample_cnt[5]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[6] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[6]),
        .Q(sample_cnt[6]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[7] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[7]),
        .Q(sample_cnt[7]),
        .R(ad_reset));
  CARRY4 \sample_cnt_reg[7]_i_1 
       (.CI(\sample_cnt_reg[3]_i_1_n_0 ),
        .CO({\sample_cnt_reg[7]_i_1_n_0 ,\sample_cnt_reg[7]_i_1_n_1 ,\sample_cnt_reg[7]_i_1_n_2 ,\sample_cnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt__0[7:4]),
        .S(sample_cnt[7:4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[8] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[8]),
        .Q(sample_cnt[8]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \sample_cnt_reg[9] 
       (.C(clk),
        .CE(\ad_ch1[15]_i_1_n_0 ),
        .D(sample_cnt__0[9]),
        .Q(sample_cnt[9]),
        .R(ad_reset));
  LUT6 #(
    .INIT(64'h4540DFD545408A80)) 
    \state[0]_i_1 
       (.I0(state[3]),
        .I1(\i[5]_i_4_n_0 ),
        .I2(state[0]),
        .I3(\ad_ch3[15]_i_3_n_0 ),
        .I4(state[2]),
        .I5(\state[0]_i_2_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \state[0]_i_2 
       (.I0(ad_busy),
        .I1(\state[0]_i_3_n_0 ),
        .I2(state[1]),
        .I3(\state[0]_i_4_n_0 ),
        .I4(state[0]),
        .I5(\state[0]_i_5_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[0]_i_3 
       (.I0(\i_reg_n_0_[5] ),
        .I1(\i_reg_n_0_[4] ),
        .I2(\i_reg_n_0_[2] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i_reg_n_0_[3] ),
        .I5(\i_reg_n_0_[1] ),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \state[0]_i_4 
       (.I0(\i_reg_n_0_[1] ),
        .I1(\i_reg_n_0_[4] ),
        .I2(\i_reg_n_0_[5] ),
        .I3(\i_reg_n_0_[0] ),
        .I4(\i_reg_n_0_[3] ),
        .I5(\i_reg_n_0_[2] ),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[0]_i_5 
       (.I0(\i_reg_n_0_[5] ),
        .I1(\i_reg_n_0_[1] ),
        .I2(\i_reg_n_0_[4] ),
        .I3(\i_reg_n_0_[2] ),
        .I4(\i_reg_n_0_[3] ),
        .I5(\i_reg_n_0_[0] ),
        .O(\state[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4D48)) 
    \state[1]_i_1 
       (.I0(state[3]),
        .I1(\state[1]_i_2_n_0 ),
        .I2(state[2]),
        .I3(\state[1]_i_3_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA4A)) 
    \state[1]_i_2 
       (.I0(state[1]),
        .I1(\ad_ch3[15]_i_3_n_0 ),
        .I2(state[0]),
        .I3(\i[5]_i_4_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \state[1]_i_3 
       (.I0(ad_busy),
        .I1(state[1]),
        .I2(\state[1]_i_4_n_0 ),
        .I3(state[0]),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \state[1]_i_4 
       (.I0(\i_reg_n_0_[5] ),
        .I1(\i_reg_n_0_[4] ),
        .I2(\i_reg_n_0_[0] ),
        .I3(\i_reg_n_0_[1] ),
        .I4(\i_reg_n_0_[3] ),
        .I5(\i_reg_n_0_[2] ),
        .O(\state[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(state[3]),
        .I2(\state[2]_i_3_n_0 ),
        .I3(state[2]),
        .I4(\state[2]_i_4_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \state[2]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\ad_ch3[15]_i_3_n_0 ),
        .I3(state[2]),
        .O(\state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBF3FBF00)) 
    \state[2]_i_3 
       (.I0(\i[5]_i_4_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\ad_ch3[15]_i_3_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4C4FFFFF4C40000)) 
    \state[2]_i_4 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\i[5]_i_6_n_0 ),
        .I4(state[1]),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \state[2]_i_5 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\i[5]_i_8_n_0 ),
        .O(\state[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F4A)) 
    \state[3]_i_1 
       (.I0(state[3]),
        .I1(\state[3]_i_2_n_0 ),
        .I2(state[2]),
        .I3(\state[3]_i_3_n_0 ),
        .O(\state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF80C080)) 
    \state[3]_i_2 
       (.I0(\ad_ch3[15]_i_3_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(\i[5]_i_4_n_0 ),
        .O(\state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \state[3]_i_3 
       (.I0(ad_busy),
        .I1(state[0]),
        .I2(state[3]),
        .I3(\i[5]_i_6_n_0 ),
        .I4(state[1]),
        .I5(\state[3]_i_4_n_0 ),
        .O(\state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \state[3]_i_4 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(state[0]),
        .I2(state[3]),
        .I3(\i[5]_i_8_n_0 ),
        .O(\state[3]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  FDRE \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(ad_reset));
  (* KEEP = "yes" *) 
  FDRE \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[3]_i_1_n_0 ),
        .Q(state[3]),
        .R(ad_reset));
endmodule

(* S_IDLE = "0" *) (* S_SAMPLE = "1" *) (* S_SAMP_WAIT = "2" *) 
(* delay_500ms = "25000000" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample
   (adc_clk,
    adc_rst_n,
    ad7606_data,
    ad7606_busy,
    ad7606_first_data,
    ad7606_os,
    ad7606_cs,
    ad7606_rd,
    ad7606_reset,
    ad7606_convstab,
    sample_len,
    sample_start,
    st_clr,
    ch_sel,
    gate,
    gate_high,
    glitch_time,
    DMA_AXIS_tdata,
    DMA_AXIS_tkeep,
    DMA_AXIS_tlast,
    DMA_AXIS_tready,
    DMA_AXIS_tvalid,
    DMA_RST_N,
    DMA_CLK);
  input adc_clk;
  input adc_rst_n;
  (* mark_debug = "true" *) input [15:0]ad7606_data;
  (* mark_debug = "true" *) input ad7606_busy;
  (* mark_debug = "true" *) input ad7606_first_data;
  output [2:0]ad7606_os;
  output ad7606_cs;
  (* mark_debug = "true" *) output ad7606_rd;
  output ad7606_reset;
  output ad7606_convstab;
  (* mark_debug = "true" *) input [31:0]sample_len;
  (* mark_debug = "true" *) input sample_start;
  output st_clr;
  input [7:0]ch_sel;
  (* mark_debug = "true" *) input [15:0]gate;
  (* mark_debug = "true" *) input [15:0]gate_high;
  (* mark_debug = "true" *) input [31:0]glitch_time;
  (* mark_debug = "true" *) output [63:0]DMA_AXIS_tdata;
  (* mark_debug = "true" *) output [7:0]DMA_AXIS_tkeep;
  (* mark_debug = "true" *) output DMA_AXIS_tlast;
  (* mark_debug = "true" *) input DMA_AXIS_tready;
  (* mark_debug = "true" *) output DMA_AXIS_tvalid;
  (* mark_debug = "true" *) input [0:0]DMA_RST_N;
  (* mark_debug = "true" *) input DMA_CLK;

  (* MARK_DEBUG *) wire [63:0]DMA_AXIS_tdata;
  (* MARK_DEBUG *) wire [7:0]DMA_AXIS_tkeep;
  (* MARK_DEBUG *) wire DMA_AXIS_tlast;
  wire DMA_AXIS_tlast_inferred_i_10_n_0;
  wire DMA_AXIS_tlast_inferred_i_11_n_0;
  wire DMA_AXIS_tlast_inferred_i_12_n_3;
  wire DMA_AXIS_tlast_inferred_i_13_n_0;
  wire DMA_AXIS_tlast_inferred_i_13_n_1;
  wire DMA_AXIS_tlast_inferred_i_13_n_2;
  wire DMA_AXIS_tlast_inferred_i_13_n_3;
  wire DMA_AXIS_tlast_inferred_i_14_n_0;
  wire DMA_AXIS_tlast_inferred_i_14_n_1;
  wire DMA_AXIS_tlast_inferred_i_14_n_2;
  wire DMA_AXIS_tlast_inferred_i_14_n_3;
  wire DMA_AXIS_tlast_inferred_i_15_n_0;
  wire DMA_AXIS_tlast_inferred_i_16_n_0;
  wire DMA_AXIS_tlast_inferred_i_17_n_0;
  wire DMA_AXIS_tlast_inferred_i_18_n_0;
  wire DMA_AXIS_tlast_inferred_i_19_n_0;
  wire DMA_AXIS_tlast_inferred_i_19_n_1;
  wire DMA_AXIS_tlast_inferred_i_19_n_2;
  wire DMA_AXIS_tlast_inferred_i_19_n_3;
  wire DMA_AXIS_tlast_inferred_i_20_n_0;
  wire DMA_AXIS_tlast_inferred_i_20_n_1;
  wire DMA_AXIS_tlast_inferred_i_20_n_2;
  wire DMA_AXIS_tlast_inferred_i_20_n_3;
  wire DMA_AXIS_tlast_inferred_i_21_n_0;
  wire DMA_AXIS_tlast_inferred_i_21_n_1;
  wire DMA_AXIS_tlast_inferred_i_21_n_2;
  wire DMA_AXIS_tlast_inferred_i_21_n_3;
  wire DMA_AXIS_tlast_inferred_i_22_n_0;
  wire DMA_AXIS_tlast_inferred_i_23_n_0;
  wire DMA_AXIS_tlast_inferred_i_24_n_0;
  wire DMA_AXIS_tlast_inferred_i_25_n_0;
  wire DMA_AXIS_tlast_inferred_i_26_n_0;
  wire DMA_AXIS_tlast_inferred_i_27_n_0;
  wire DMA_AXIS_tlast_inferred_i_28_n_0;
  wire DMA_AXIS_tlast_inferred_i_29_n_0;
  wire DMA_AXIS_tlast_inferred_i_2_n_2;
  wire DMA_AXIS_tlast_inferred_i_2_n_3;
  wire DMA_AXIS_tlast_inferred_i_30_n_0;
  wire DMA_AXIS_tlast_inferred_i_31_n_0;
  wire DMA_AXIS_tlast_inferred_i_32_n_0;
  wire DMA_AXIS_tlast_inferred_i_32_n_1;
  wire DMA_AXIS_tlast_inferred_i_32_n_2;
  wire DMA_AXIS_tlast_inferred_i_32_n_3;
  wire DMA_AXIS_tlast_inferred_i_33_n_0;
  wire DMA_AXIS_tlast_inferred_i_33_n_1;
  wire DMA_AXIS_tlast_inferred_i_33_n_2;
  wire DMA_AXIS_tlast_inferred_i_33_n_3;
  wire DMA_AXIS_tlast_inferred_i_34_n_0;
  wire DMA_AXIS_tlast_inferred_i_35_n_0;
  wire DMA_AXIS_tlast_inferred_i_36_n_0;
  wire DMA_AXIS_tlast_inferred_i_37_n_0;
  wire DMA_AXIS_tlast_inferred_i_38_n_0;
  wire DMA_AXIS_tlast_inferred_i_39_n_0;
  wire DMA_AXIS_tlast_inferred_i_3_n_0;
  wire DMA_AXIS_tlast_inferred_i_3_n_1;
  wire DMA_AXIS_tlast_inferred_i_3_n_2;
  wire DMA_AXIS_tlast_inferred_i_3_n_3;
  wire DMA_AXIS_tlast_inferred_i_40_n_0;
  wire DMA_AXIS_tlast_inferred_i_41_n_0;
  wire DMA_AXIS_tlast_inferred_i_42_n_0;
  wire DMA_AXIS_tlast_inferred_i_43_n_0;
  wire DMA_AXIS_tlast_inferred_i_44_n_0;
  wire DMA_AXIS_tlast_inferred_i_45_n_0;
  wire DMA_AXIS_tlast_inferred_i_46_n_0;
  wire DMA_AXIS_tlast_inferred_i_47_n_0;
  wire DMA_AXIS_tlast_inferred_i_48_n_0;
  wire DMA_AXIS_tlast_inferred_i_49_n_0;
  wire DMA_AXIS_tlast_inferred_i_4_n_0;
  wire DMA_AXIS_tlast_inferred_i_50_n_0;
  wire DMA_AXIS_tlast_inferred_i_51_n_0;
  wire DMA_AXIS_tlast_inferred_i_52_n_0;
  wire DMA_AXIS_tlast_inferred_i_5_n_0;
  wire DMA_AXIS_tlast_inferred_i_6_n_0;
  wire DMA_AXIS_tlast_inferred_i_7_n_0;
  wire DMA_AXIS_tlast_inferred_i_7_n_1;
  wire DMA_AXIS_tlast_inferred_i_7_n_2;
  wire DMA_AXIS_tlast_inferred_i_7_n_3;
  wire DMA_AXIS_tlast_inferred_i_8_n_0;
  wire DMA_AXIS_tlast_inferred_i_9_n_0;
  (* MARK_DEBUG *) wire DMA_AXIS_tready;
  (* MARK_DEBUG *) wire DMA_AXIS_tvalid;
  (* MARK_DEBUG *) wire DMA_CLK;
  (* MARK_DEBUG *) wire [0:0]DMA_RST_N;
  (* MARK_DEBUG *) wire ad7606_busy;
  wire ad7606_convstab;
  wire ad7606_cs;
  (* MARK_DEBUG *) wire [15:0]ad7606_data;
  (* MARK_DEBUG *) wire ad7606_first_data;
  wire [2:0]ad7606_os;
  (* MARK_DEBUG *) wire ad7606_rd;
  wire ad7606_reset;
  (* MARK_DEBUG *) wire [63:0]adc_buf_data;
  wire \adc_buf_data[0]_i_2_n_0 ;
  wire \adc_buf_data[0]_i_3_n_0 ;
  wire \adc_buf_data[10]_i_2_n_0 ;
  wire \adc_buf_data[10]_i_3_n_0 ;
  wire \adc_buf_data[11]_i_2_n_0 ;
  wire \adc_buf_data[11]_i_3_n_0 ;
  wire \adc_buf_data[12]_i_2_n_0 ;
  wire \adc_buf_data[12]_i_3_n_0 ;
  wire \adc_buf_data[13]_i_2_n_0 ;
  wire \adc_buf_data[13]_i_3_n_0 ;
  wire \adc_buf_data[14]_i_2_n_0 ;
  wire \adc_buf_data[14]_i_3_n_0 ;
  wire \adc_buf_data[15]_i_2_n_0 ;
  wire \adc_buf_data[15]_i_3_n_0 ;
  wire \adc_buf_data[16]_i_2_n_0 ;
  wire \adc_buf_data[16]_i_3_n_0 ;
  wire \adc_buf_data[17]_i_2_n_0 ;
  wire \adc_buf_data[17]_i_3_n_0 ;
  wire \adc_buf_data[18]_i_2_n_0 ;
  wire \adc_buf_data[18]_i_3_n_0 ;
  wire \adc_buf_data[19]_i_2_n_0 ;
  wire \adc_buf_data[19]_i_3_n_0 ;
  wire \adc_buf_data[1]_i_2_n_0 ;
  wire \adc_buf_data[1]_i_3_n_0 ;
  wire \adc_buf_data[20]_i_2_n_0 ;
  wire \adc_buf_data[20]_i_3_n_0 ;
  wire \adc_buf_data[21]_i_2_n_0 ;
  wire \adc_buf_data[21]_i_3_n_0 ;
  wire \adc_buf_data[22]_i_2_n_0 ;
  wire \adc_buf_data[22]_i_3_n_0 ;
  wire \adc_buf_data[23]_i_2_n_0 ;
  wire \adc_buf_data[23]_i_3_n_0 ;
  wire \adc_buf_data[24]_i_2_n_0 ;
  wire \adc_buf_data[24]_i_3_n_0 ;
  wire \adc_buf_data[25]_i_2_n_0 ;
  wire \adc_buf_data[25]_i_3_n_0 ;
  wire \adc_buf_data[26]_i_2_n_0 ;
  wire \adc_buf_data[26]_i_3_n_0 ;
  wire \adc_buf_data[27]_i_2_n_0 ;
  wire \adc_buf_data[27]_i_3_n_0 ;
  wire \adc_buf_data[28]_i_2_n_0 ;
  wire \adc_buf_data[28]_i_3_n_0 ;
  wire \adc_buf_data[29]_i_2_n_0 ;
  wire \adc_buf_data[29]_i_3_n_0 ;
  wire \adc_buf_data[2]_i_2_n_0 ;
  wire \adc_buf_data[2]_i_3_n_0 ;
  wire \adc_buf_data[30]_i_2_n_0 ;
  wire \adc_buf_data[30]_i_3_n_0 ;
  wire \adc_buf_data[31]_i_2_n_0 ;
  wire \adc_buf_data[31]_i_3_n_0 ;
  wire \adc_buf_data[32]_i_2_n_0 ;
  wire \adc_buf_data[32]_i_3_n_0 ;
  wire \adc_buf_data[33]_i_2_n_0 ;
  wire \adc_buf_data[33]_i_3_n_0 ;
  wire \adc_buf_data[34]_i_2_n_0 ;
  wire \adc_buf_data[34]_i_3_n_0 ;
  wire \adc_buf_data[35]_i_2_n_0 ;
  wire \adc_buf_data[35]_i_3_n_0 ;
  wire \adc_buf_data[36]_i_2_n_0 ;
  wire \adc_buf_data[36]_i_3_n_0 ;
  wire \adc_buf_data[37]_i_2_n_0 ;
  wire \adc_buf_data[37]_i_3_n_0 ;
  wire \adc_buf_data[38]_i_2_n_0 ;
  wire \adc_buf_data[38]_i_3_n_0 ;
  wire \adc_buf_data[39]_i_2_n_0 ;
  wire \adc_buf_data[39]_i_3_n_0 ;
  wire \adc_buf_data[3]_i_2_n_0 ;
  wire \adc_buf_data[3]_i_3_n_0 ;
  wire \adc_buf_data[40]_i_2_n_0 ;
  wire \adc_buf_data[40]_i_3_n_0 ;
  wire \adc_buf_data[41]_i_2_n_0 ;
  wire \adc_buf_data[41]_i_3_n_0 ;
  wire \adc_buf_data[42]_i_2_n_0 ;
  wire \adc_buf_data[42]_i_3_n_0 ;
  wire \adc_buf_data[43]_i_2_n_0 ;
  wire \adc_buf_data[43]_i_3_n_0 ;
  wire \adc_buf_data[44]_i_2_n_0 ;
  wire \adc_buf_data[44]_i_3_n_0 ;
  wire \adc_buf_data[45]_i_2_n_0 ;
  wire \adc_buf_data[45]_i_3_n_0 ;
  wire \adc_buf_data[46]_i_2_n_0 ;
  wire \adc_buf_data[46]_i_3_n_0 ;
  wire \adc_buf_data[47]_i_2_n_0 ;
  wire \adc_buf_data[47]_i_3_n_0 ;
  wire \adc_buf_data[48]_i_2_n_0 ;
  wire \adc_buf_data[48]_i_3_n_0 ;
  wire \adc_buf_data[49]_i_2_n_0 ;
  wire \adc_buf_data[49]_i_3_n_0 ;
  wire \adc_buf_data[4]_i_2_n_0 ;
  wire \adc_buf_data[4]_i_3_n_0 ;
  wire \adc_buf_data[50]_i_2_n_0 ;
  wire \adc_buf_data[50]_i_3_n_0 ;
  wire \adc_buf_data[51]_i_2_n_0 ;
  wire \adc_buf_data[51]_i_3_n_0 ;
  wire \adc_buf_data[52]_i_2_n_0 ;
  wire \adc_buf_data[52]_i_3_n_0 ;
  wire \adc_buf_data[53]_i_2_n_0 ;
  wire \adc_buf_data[53]_i_3_n_0 ;
  wire \adc_buf_data[54]_i_2_n_0 ;
  wire \adc_buf_data[54]_i_3_n_0 ;
  wire \adc_buf_data[55]_i_2_n_0 ;
  wire \adc_buf_data[55]_i_3_n_0 ;
  wire \adc_buf_data[56]_i_2_n_0 ;
  wire \adc_buf_data[56]_i_3_n_0 ;
  wire \adc_buf_data[57]_i_2_n_0 ;
  wire \adc_buf_data[57]_i_3_n_0 ;
  wire \adc_buf_data[58]_i_2_n_0 ;
  wire \adc_buf_data[58]_i_3_n_0 ;
  wire \adc_buf_data[59]_i_2_n_0 ;
  wire \adc_buf_data[59]_i_3_n_0 ;
  wire \adc_buf_data[5]_i_2_n_0 ;
  wire \adc_buf_data[5]_i_3_n_0 ;
  wire \adc_buf_data[60]_i_2_n_0 ;
  wire \adc_buf_data[60]_i_3_n_0 ;
  wire \adc_buf_data[61]_i_2_n_0 ;
  wire \adc_buf_data[61]_i_3_n_0 ;
  wire \adc_buf_data[62]_i_2_n_0 ;
  wire \adc_buf_data[62]_i_3_n_0 ;
  wire \adc_buf_data[63]_i_10_n_0 ;
  wire \adc_buf_data[63]_i_11_n_0 ;
  wire \adc_buf_data[63]_i_12_n_0 ;
  wire \adc_buf_data[63]_i_13_n_0 ;
  wire \adc_buf_data[63]_i_14_n_0 ;
  wire \adc_buf_data[63]_i_15_n_0 ;
  wire \adc_buf_data[63]_i_16_n_0 ;
  wire \adc_buf_data[63]_i_2_n_0 ;
  wire \adc_buf_data[63]_i_3_n_0 ;
  wire \adc_buf_data[63]_i_4_n_0 ;
  wire \adc_buf_data[63]_i_5_n_0 ;
  wire \adc_buf_data[63]_i_6_n_0 ;
  wire \adc_buf_data[63]_i_7_n_0 ;
  wire \adc_buf_data[63]_i_8_n_0 ;
  wire \adc_buf_data[63]_i_9_n_0 ;
  wire \adc_buf_data[6]_i_2_n_0 ;
  wire \adc_buf_data[6]_i_3_n_0 ;
  wire \adc_buf_data[7]_i_2_n_0 ;
  wire \adc_buf_data[7]_i_3_n_0 ;
  wire \adc_buf_data[8]_i_2_n_0 ;
  wire \adc_buf_data[8]_i_3_n_0 ;
  wire \adc_buf_data[9]_i_2_n_0 ;
  wire \adc_buf_data[9]_i_3_n_0 ;
  wire [63:0]adc_buf_data__0;
  (* MARK_DEBUG *) wire adc_buf_en;
  wire adc_buf_en__0;
  wire adc_buf_en_i_2_n_0;
  wire adc_buf_en_i_3_n_0;
  (* MARK_DEBUG *) wire adc_buf_rd;
  wire adc_buf_rd_d0;
  (* MARK_DEBUG *) wire adc_buf_wr;
  wire adc_clk;
  wire adc_rst_n;
  wire afifo_inst_i_1_n_0;
  wire [7:0]ch_sel;
  wire [7:0]ch_sel_d0;
  wire [7:0]ch_sel_d1;
  (* MARK_DEBUG *) wire [7:0]ch_sel_d2;
  wire [63:0]data_buf_ch1;
  wire [63:0]data_buf_ch2;
  wire [63:0]data_buf_ch3;
  wire [63:0]data_buf_ch4;
  wire [63:0]data_buf_ch5;
  wire [63:0]data_buf_ch6;
  wire [63:0]data_buf_ch7;
  wire [63:0]data_buf_ch8;
  wire [7:0]data_valid_ch;
  wire [31:0]dma_cnt;
  wire [31:1]dma_cnt0;
  wire \dma_cnt_reg[12]_i_2_n_0 ;
  wire \dma_cnt_reg[12]_i_2_n_1 ;
  wire \dma_cnt_reg[12]_i_2_n_2 ;
  wire \dma_cnt_reg[12]_i_2_n_3 ;
  wire \dma_cnt_reg[16]_i_2_n_0 ;
  wire \dma_cnt_reg[16]_i_2_n_1 ;
  wire \dma_cnt_reg[16]_i_2_n_2 ;
  wire \dma_cnt_reg[16]_i_2_n_3 ;
  wire \dma_cnt_reg[20]_i_2_n_0 ;
  wire \dma_cnt_reg[20]_i_2_n_1 ;
  wire \dma_cnt_reg[20]_i_2_n_2 ;
  wire \dma_cnt_reg[20]_i_2_n_3 ;
  wire \dma_cnt_reg[24]_i_2_n_0 ;
  wire \dma_cnt_reg[24]_i_2_n_1 ;
  wire \dma_cnt_reg[24]_i_2_n_2 ;
  wire \dma_cnt_reg[24]_i_2_n_3 ;
  wire \dma_cnt_reg[28]_i_2_n_0 ;
  wire \dma_cnt_reg[28]_i_2_n_1 ;
  wire \dma_cnt_reg[28]_i_2_n_2 ;
  wire \dma_cnt_reg[28]_i_2_n_3 ;
  wire \dma_cnt_reg[31]_i_2_n_2 ;
  wire \dma_cnt_reg[31]_i_2_n_3 ;
  wire \dma_cnt_reg[4]_i_2_n_0 ;
  wire \dma_cnt_reg[4]_i_2_n_1 ;
  wire \dma_cnt_reg[4]_i_2_n_2 ;
  wire \dma_cnt_reg[4]_i_2_n_3 ;
  wire \dma_cnt_reg[8]_i_2_n_0 ;
  wire \dma_cnt_reg[8]_i_2_n_1 ;
  wire \dma_cnt_reg[8]_i_2_n_2 ;
  wire \dma_cnt_reg[8]_i_2_n_3 ;
  wire [28:0]dma_len;
  wire \dma_len[28]_i_2_n_0 ;
  wire [28:0]dma_len_d0;
  wire [28:0]dma_len_d1;
  wire [28:0]dma_len_d2;
  (* MARK_DEBUG *) wire empty;
  (* MARK_DEBUG *) wire [15:0]gate;
  (* MARK_DEBUG *) wire [15:0]gate_high;
  (* MARK_DEBUG *) wire [31:0]glitch_time;
  wire in02;
  wire [31:3]in03;
  wire p_0_in1_in;
  wire [31:0]p_1_in__0;
  wire [31:0]p_3_in;
  wire [9:0]rd_data_count;
  (* MARK_DEBUG *) wire [31:0]sample_cnt;
  wire [31:1]sample_cnt0;
  wire \sample_cnt[31]_i_10_n_0 ;
  wire \sample_cnt[31]_i_12_n_0 ;
  wire \sample_cnt[31]_i_13_n_0 ;
  wire \sample_cnt[31]_i_14_n_0 ;
  wire \sample_cnt[31]_i_15_n_0 ;
  wire \sample_cnt[31]_i_19_n_0 ;
  wire \sample_cnt[31]_i_1_n_0 ;
  wire \sample_cnt[31]_i_20_n_0 ;
  wire \sample_cnt[31]_i_21_n_0 ;
  wire \sample_cnt[31]_i_22_n_0 ;
  wire \sample_cnt[31]_i_26_n_0 ;
  wire \sample_cnt[31]_i_27_n_0 ;
  wire \sample_cnt[31]_i_28_n_0 ;
  wire \sample_cnt[31]_i_29_n_0 ;
  wire \sample_cnt[31]_i_30_n_0 ;
  wire \sample_cnt[31]_i_31_n_0 ;
  wire \sample_cnt[31]_i_32_n_0 ;
  wire \sample_cnt[31]_i_33_n_0 ;
  wire \sample_cnt[31]_i_34_n_0 ;
  wire \sample_cnt[31]_i_35_n_0 ;
  wire \sample_cnt[31]_i_36_n_0 ;
  wire \sample_cnt[31]_i_39_n_0 ;
  wire \sample_cnt[31]_i_40_n_0 ;
  wire \sample_cnt[31]_i_41_n_0 ;
  wire \sample_cnt[31]_i_42_n_0 ;
  wire \sample_cnt[31]_i_43_n_0 ;
  wire \sample_cnt[31]_i_44_n_0 ;
  wire \sample_cnt[31]_i_45_n_0 ;
  wire \sample_cnt[31]_i_46_n_0 ;
  wire \sample_cnt[31]_i_47_n_0 ;
  wire \sample_cnt[31]_i_48_n_0 ;
  wire \sample_cnt[31]_i_49_n_0 ;
  wire \sample_cnt[31]_i_50_n_0 ;
  wire \sample_cnt[31]_i_51_n_0 ;
  wire \sample_cnt[31]_i_52_n_0 ;
  wire \sample_cnt[31]_i_53_n_0 ;
  wire \sample_cnt[31]_i_54_n_0 ;
  wire \sample_cnt[31]_i_55_n_0 ;
  wire \sample_cnt[31]_i_56_n_0 ;
  wire \sample_cnt[31]_i_57_n_0 ;
  wire \sample_cnt[31]_i_58_n_0 ;
  wire \sample_cnt[31]_i_5_n_0 ;
  wire \sample_cnt[31]_i_7_n_0 ;
  wire \sample_cnt[31]_i_8_n_0 ;
  wire \sample_cnt[31]_i_9_n_0 ;
  wire \sample_cnt_reg[12]_i_2_n_0 ;
  wire \sample_cnt_reg[12]_i_2_n_1 ;
  wire \sample_cnt_reg[12]_i_2_n_2 ;
  wire \sample_cnt_reg[12]_i_2_n_3 ;
  wire \sample_cnt_reg[16]_i_2_n_0 ;
  wire \sample_cnt_reg[16]_i_2_n_1 ;
  wire \sample_cnt_reg[16]_i_2_n_2 ;
  wire \sample_cnt_reg[16]_i_2_n_3 ;
  wire \sample_cnt_reg[20]_i_2_n_0 ;
  wire \sample_cnt_reg[20]_i_2_n_1 ;
  wire \sample_cnt_reg[20]_i_2_n_2 ;
  wire \sample_cnt_reg[20]_i_2_n_3 ;
  wire \sample_cnt_reg[24]_i_2_n_0 ;
  wire \sample_cnt_reg[24]_i_2_n_1 ;
  wire \sample_cnt_reg[24]_i_2_n_2 ;
  wire \sample_cnt_reg[24]_i_2_n_3 ;
  wire \sample_cnt_reg[28]_i_2_n_0 ;
  wire \sample_cnt_reg[28]_i_2_n_1 ;
  wire \sample_cnt_reg[28]_i_2_n_2 ;
  wire \sample_cnt_reg[28]_i_2_n_3 ;
  wire \sample_cnt_reg[31]_i_11_n_0 ;
  wire \sample_cnt_reg[31]_i_11_n_1 ;
  wire \sample_cnt_reg[31]_i_11_n_2 ;
  wire \sample_cnt_reg[31]_i_11_n_3 ;
  wire \sample_cnt_reg[31]_i_16_n_2 ;
  wire \sample_cnt_reg[31]_i_16_n_3 ;
  wire \sample_cnt_reg[31]_i_17_n_0 ;
  wire \sample_cnt_reg[31]_i_17_n_1 ;
  wire \sample_cnt_reg[31]_i_17_n_2 ;
  wire \sample_cnt_reg[31]_i_17_n_3 ;
  wire \sample_cnt_reg[31]_i_18_n_0 ;
  wire \sample_cnt_reg[31]_i_18_n_1 ;
  wire \sample_cnt_reg[31]_i_18_n_2 ;
  wire \sample_cnt_reg[31]_i_18_n_3 ;
  wire \sample_cnt_reg[31]_i_23_n_0 ;
  wire \sample_cnt_reg[31]_i_23_n_1 ;
  wire \sample_cnt_reg[31]_i_23_n_2 ;
  wire \sample_cnt_reg[31]_i_23_n_3 ;
  wire \sample_cnt_reg[31]_i_24_n_0 ;
  wire \sample_cnt_reg[31]_i_24_n_1 ;
  wire \sample_cnt_reg[31]_i_24_n_2 ;
  wire \sample_cnt_reg[31]_i_24_n_3 ;
  wire \sample_cnt_reg[31]_i_25_n_0 ;
  wire \sample_cnt_reg[31]_i_25_n_1 ;
  wire \sample_cnt_reg[31]_i_25_n_2 ;
  wire \sample_cnt_reg[31]_i_25_n_3 ;
  wire \sample_cnt_reg[31]_i_37_n_0 ;
  wire \sample_cnt_reg[31]_i_37_n_1 ;
  wire \sample_cnt_reg[31]_i_37_n_2 ;
  wire \sample_cnt_reg[31]_i_37_n_3 ;
  wire \sample_cnt_reg[31]_i_38_n_0 ;
  wire \sample_cnt_reg[31]_i_38_n_1 ;
  wire \sample_cnt_reg[31]_i_38_n_2 ;
  wire \sample_cnt_reg[31]_i_38_n_3 ;
  wire \sample_cnt_reg[31]_i_3_n_2 ;
  wire \sample_cnt_reg[31]_i_3_n_3 ;
  wire \sample_cnt_reg[31]_i_4_n_2 ;
  wire \sample_cnt_reg[31]_i_4_n_3 ;
  wire \sample_cnt_reg[31]_i_6_n_0 ;
  wire \sample_cnt_reg[31]_i_6_n_1 ;
  wire \sample_cnt_reg[31]_i_6_n_2 ;
  wire \sample_cnt_reg[31]_i_6_n_3 ;
  wire \sample_cnt_reg[4]_i_2_n_0 ;
  wire \sample_cnt_reg[4]_i_2_n_1 ;
  wire \sample_cnt_reg[4]_i_2_n_2 ;
  wire \sample_cnt_reg[4]_i_2_n_3 ;
  wire \sample_cnt_reg[8]_i_2_n_0 ;
  wire \sample_cnt_reg[8]_i_2_n_1 ;
  wire \sample_cnt_reg[8]_i_2_n_2 ;
  wire \sample_cnt_reg[8]_i_2_n_3 ;
  (* MARK_DEBUG *) wire [31:0]sample_len;
  wire [31:0]sample_len_d0;
  wire \sample_len_d0[31]_i_1_n_0 ;
  wire [31:0]sample_len_d1;
  wire [31:0]sample_len_d2;
  (* MARK_DEBUG *) wire sample_start;
  wire sample_start_d0;
  wire sample_start_d1;
  wire sample_start_d2;
  wire st_clr;
  wire st_clr_i_1_n_0;
  (* MARK_DEBUG *) wire [2:0]state;
  wire state1;
  wire [31:1]state2;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  (* MARK_DEBUG *) wire timeout;
  wire timeout__0;
  wire timeout_i_2_n_0;
  wire timeout_i_3_n_0;
  wire timeout_i_4_n_0;
  wire timeout_i_5_n_0;
  wire timeout_i_6_n_0;
  wire timeout_i_7_n_0;
  wire timeout_i_8_n_0;
  wire \timmer[0]_i_10_n_0 ;
  wire \timmer[0]_i_12_n_0 ;
  wire \timmer[0]_i_13_n_0 ;
  wire \timmer[0]_i_14_n_0 ;
  wire \timmer[0]_i_15_n_0 ;
  wire \timmer[0]_i_16_n_0 ;
  wire \timmer[0]_i_17_n_0 ;
  wire \timmer[0]_i_18_n_0 ;
  wire \timmer[0]_i_19_n_0 ;
  wire \timmer[0]_i_1_n_0 ;
  wire \timmer[0]_i_21_n_0 ;
  wire \timmer[0]_i_22_n_0 ;
  wire \timmer[0]_i_23_n_0 ;
  wire \timmer[0]_i_24_n_0 ;
  wire \timmer[0]_i_25_n_0 ;
  wire \timmer[0]_i_26_n_0 ;
  wire \timmer[0]_i_27_n_0 ;
  wire \timmer[0]_i_28_n_0 ;
  wire \timmer[0]_i_30_n_0 ;
  wire \timmer[0]_i_31_n_0 ;
  wire \timmer[0]_i_32_n_0 ;
  wire \timmer[0]_i_33_n_0 ;
  wire \timmer[0]_i_34_n_0 ;
  wire \timmer[0]_i_35_n_0 ;
  wire \timmer[0]_i_36_n_0 ;
  wire \timmer[0]_i_37_n_0 ;
  wire \timmer[0]_i_38_n_0 ;
  wire \timmer[0]_i_39_n_0 ;
  wire \timmer[0]_i_3_n_0 ;
  wire \timmer[0]_i_40_n_0 ;
  wire \timmer[0]_i_41_n_0 ;
  wire \timmer[0]_i_42_n_0 ;
  wire \timmer[0]_i_43_n_0 ;
  wire \timmer[0]_i_44_n_0 ;
  wire \timmer[0]_i_45_n_0 ;
  wire \timmer[0]_i_5_n_0 ;
  wire \timmer[0]_i_6_n_0 ;
  wire \timmer[0]_i_7_n_0 ;
  wire \timmer[0]_i_8_n_0 ;
  wire \timmer[0]_i_9_n_0 ;
  wire \timmer[12]_i_2_n_0 ;
  wire \timmer[12]_i_3_n_0 ;
  wire \timmer[12]_i_4_n_0 ;
  wire \timmer[12]_i_5_n_0 ;
  wire \timmer[16]_i_2_n_0 ;
  wire \timmer[16]_i_3_n_0 ;
  wire \timmer[16]_i_4_n_0 ;
  wire \timmer[16]_i_5_n_0 ;
  wire \timmer[20]_i_2_n_0 ;
  wire \timmer[20]_i_3_n_0 ;
  wire \timmer[20]_i_4_n_0 ;
  wire \timmer[20]_i_5_n_0 ;
  wire \timmer[24]_i_2_n_0 ;
  wire \timmer[24]_i_3_n_0 ;
  wire \timmer[24]_i_4_n_0 ;
  wire \timmer[24]_i_5_n_0 ;
  wire \timmer[28]_i_2_n_0 ;
  wire \timmer[28]_i_3_n_0 ;
  wire \timmer[28]_i_4_n_0 ;
  wire \timmer[28]_i_5_n_0 ;
  wire \timmer[4]_i_2_n_0 ;
  wire \timmer[4]_i_3_n_0 ;
  wire \timmer[4]_i_4_n_0 ;
  wire \timmer[4]_i_5_n_0 ;
  wire \timmer[8]_i_2_n_0 ;
  wire \timmer[8]_i_3_n_0 ;
  wire \timmer[8]_i_4_n_0 ;
  wire \timmer[8]_i_5_n_0 ;
  wire [31:0]timmer_reg;
  wire \timmer_reg[0]_i_11_n_0 ;
  wire \timmer_reg[0]_i_11_n_1 ;
  wire \timmer_reg[0]_i_11_n_2 ;
  wire \timmer_reg[0]_i_11_n_3 ;
  wire \timmer_reg[0]_i_20_n_0 ;
  wire \timmer_reg[0]_i_20_n_1 ;
  wire \timmer_reg[0]_i_20_n_2 ;
  wire \timmer_reg[0]_i_20_n_3 ;
  wire \timmer_reg[0]_i_29_n_0 ;
  wire \timmer_reg[0]_i_29_n_1 ;
  wire \timmer_reg[0]_i_29_n_2 ;
  wire \timmer_reg[0]_i_29_n_3 ;
  wire \timmer_reg[0]_i_2_n_0 ;
  wire \timmer_reg[0]_i_2_n_1 ;
  wire \timmer_reg[0]_i_2_n_2 ;
  wire \timmer_reg[0]_i_2_n_3 ;
  wire \timmer_reg[0]_i_2_n_4 ;
  wire \timmer_reg[0]_i_2_n_5 ;
  wire \timmer_reg[0]_i_2_n_6 ;
  wire \timmer_reg[0]_i_2_n_7 ;
  wire \timmer_reg[0]_i_4_n_0 ;
  wire \timmer_reg[0]_i_4_n_1 ;
  wire \timmer_reg[0]_i_4_n_2 ;
  wire \timmer_reg[0]_i_4_n_3 ;
  wire \timmer_reg[12]_i_1_n_0 ;
  wire \timmer_reg[12]_i_1_n_1 ;
  wire \timmer_reg[12]_i_1_n_2 ;
  wire \timmer_reg[12]_i_1_n_3 ;
  wire \timmer_reg[12]_i_1_n_4 ;
  wire \timmer_reg[12]_i_1_n_5 ;
  wire \timmer_reg[12]_i_1_n_6 ;
  wire \timmer_reg[12]_i_1_n_7 ;
  wire \timmer_reg[16]_i_1_n_0 ;
  wire \timmer_reg[16]_i_1_n_1 ;
  wire \timmer_reg[16]_i_1_n_2 ;
  wire \timmer_reg[16]_i_1_n_3 ;
  wire \timmer_reg[16]_i_1_n_4 ;
  wire \timmer_reg[16]_i_1_n_5 ;
  wire \timmer_reg[16]_i_1_n_6 ;
  wire \timmer_reg[16]_i_1_n_7 ;
  wire \timmer_reg[20]_i_1_n_0 ;
  wire \timmer_reg[20]_i_1_n_1 ;
  wire \timmer_reg[20]_i_1_n_2 ;
  wire \timmer_reg[20]_i_1_n_3 ;
  wire \timmer_reg[20]_i_1_n_4 ;
  wire \timmer_reg[20]_i_1_n_5 ;
  wire \timmer_reg[20]_i_1_n_6 ;
  wire \timmer_reg[20]_i_1_n_7 ;
  wire \timmer_reg[24]_i_1_n_0 ;
  wire \timmer_reg[24]_i_1_n_1 ;
  wire \timmer_reg[24]_i_1_n_2 ;
  wire \timmer_reg[24]_i_1_n_3 ;
  wire \timmer_reg[24]_i_1_n_4 ;
  wire \timmer_reg[24]_i_1_n_5 ;
  wire \timmer_reg[24]_i_1_n_6 ;
  wire \timmer_reg[24]_i_1_n_7 ;
  wire \timmer_reg[28]_i_1_n_1 ;
  wire \timmer_reg[28]_i_1_n_2 ;
  wire \timmer_reg[28]_i_1_n_3 ;
  wire \timmer_reg[28]_i_1_n_4 ;
  wire \timmer_reg[28]_i_1_n_5 ;
  wire \timmer_reg[28]_i_1_n_6 ;
  wire \timmer_reg[28]_i_1_n_7 ;
  wire \timmer_reg[4]_i_1_n_0 ;
  wire \timmer_reg[4]_i_1_n_1 ;
  wire \timmer_reg[4]_i_1_n_2 ;
  wire \timmer_reg[4]_i_1_n_3 ;
  wire \timmer_reg[4]_i_1_n_4 ;
  wire \timmer_reg[4]_i_1_n_5 ;
  wire \timmer_reg[4]_i_1_n_6 ;
  wire \timmer_reg[4]_i_1_n_7 ;
  wire \timmer_reg[8]_i_1_n_0 ;
  wire \timmer_reg[8]_i_1_n_1 ;
  wire \timmer_reg[8]_i_1_n_2 ;
  wire \timmer_reg[8]_i_1_n_3 ;
  wire \timmer_reg[8]_i_1_n_4 ;
  wire \timmer_reg[8]_i_1_n_5 ;
  wire \timmer_reg[8]_i_1_n_6 ;
  wire \timmer_reg[8]_i_1_n_7 ;
  wire tvalid_en;
  wire tvalid_en_i_1_n_0;
  wire [7:0]wait_cnt;
  wire \wait_cnt[0]_i_2_n_0 ;
  wire \wait_cnt[4]_i_2_n_0 ;
  wire \wait_cnt[6]_i_2_n_0 ;
  wire \wait_cnt[7]_i_1_n_0 ;
  wire \wait_cnt[7]_i_3_n_0 ;
  wire \wait_cnt_reg_n_0_[0] ;
  wire \wait_cnt_reg_n_0_[1] ;
  wire \wait_cnt_reg_n_0_[2] ;
  wire \wait_cnt_reg_n_0_[3] ;
  wire \wait_cnt_reg_n_0_[4] ;
  wire \wait_cnt_reg_n_0_[5] ;
  wire \wait_cnt_reg_n_0_[6] ;
  wire \wait_cnt_reg_n_0_[7] ;
  wire [3:1]NLW_DMA_AXIS_tlast_inferred_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_DMA_AXIS_tlast_inferred_i_12_O_UNCONNECTED;
  wire [3:3]NLW_DMA_AXIS_tlast_inferred_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_DMA_AXIS_tlast_inferred_i_2_O_UNCONNECTED;
  wire [3:0]NLW_DMA_AXIS_tlast_inferred_i_3_O_UNCONNECTED;
  wire [0:0]NLW_DMA_AXIS_tlast_inferred_i_33_O_UNCONNECTED;
  wire [3:0]NLW_DMA_AXIS_tlast_inferred_i_7_O_UNCONNECTED;
  wire NLW_ad7606_if_m0_validflag_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch1_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch2_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch3_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch4_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch5_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch6_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch7_UNCONNECTED;
  wire [15:0]NLW_ad7606_if_m0_ad_ch8_UNCONNECTED;
  wire NLW_afifo_inst_full_UNCONNECTED;
  wire [9:0]NLW_afifo_inst_wr_data_count_UNCONNECTED;
  wire [3:2]\NLW_dma_cnt_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dma_cnt_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sample_cnt_reg[31]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_sample_cnt_reg[31]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_sample_cnt_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:2]\NLW_sample_cnt_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sample_cnt_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_sample_cnt_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_sample_cnt_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_sample_cnt_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_timmer_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_timmer_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_timmer_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_timmer_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_timmer_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hEA)) 
    DMA_AXIS_tlast_inferred_i_1
       (.I0(timeout),
        .I1(in02),
        .I2(DMA_AXIS_tvalid),
        .O(DMA_AXIS_tlast));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_10
       (.I0(dma_cnt[16]),
        .I1(in03[16]),
        .I2(dma_cnt[17]),
        .I3(in03[17]),
        .I4(in03[15]),
        .I5(dma_cnt[15]),
        .O(DMA_AXIS_tlast_inferred_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_11
       (.I0(dma_cnt[12]),
        .I1(in03[12]),
        .I2(dma_cnt[13]),
        .I3(in03[13]),
        .I4(in03[14]),
        .I5(dma_cnt[14]),
        .O(DMA_AXIS_tlast_inferred_i_11_n_0));
  CARRY4 DMA_AXIS_tlast_inferred_i_12
       (.CI(DMA_AXIS_tlast_inferred_i_13_n_0),
        .CO({NLW_DMA_AXIS_tlast_inferred_i_12_CO_UNCONNECTED[3:1],DMA_AXIS_tlast_inferred_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dma_len[27]}),
        .O({NLW_DMA_AXIS_tlast_inferred_i_12_O_UNCONNECTED[3:2],in03[31:30]}),
        .S({1'b0,1'b0,DMA_AXIS_tlast_inferred_i_22_n_0,DMA_AXIS_tlast_inferred_i_23_n_0}));
  CARRY4 DMA_AXIS_tlast_inferred_i_13
       (.CI(DMA_AXIS_tlast_inferred_i_14_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_13_n_0,DMA_AXIS_tlast_inferred_i_13_n_1,DMA_AXIS_tlast_inferred_i_13_n_2,DMA_AXIS_tlast_inferred_i_13_n_3}),
        .CYINIT(1'b0),
        .DI(dma_len[26:23]),
        .O(in03[29:26]),
        .S({DMA_AXIS_tlast_inferred_i_24_n_0,DMA_AXIS_tlast_inferred_i_25_n_0,DMA_AXIS_tlast_inferred_i_26_n_0,DMA_AXIS_tlast_inferred_i_27_n_0}));
  CARRY4 DMA_AXIS_tlast_inferred_i_14
       (.CI(DMA_AXIS_tlast_inferred_i_19_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_14_n_0,DMA_AXIS_tlast_inferred_i_14_n_1,DMA_AXIS_tlast_inferred_i_14_n_2,DMA_AXIS_tlast_inferred_i_14_n_3}),
        .CYINIT(1'b0),
        .DI(dma_len[22:19]),
        .O(in03[25:22]),
        .S({DMA_AXIS_tlast_inferred_i_28_n_0,DMA_AXIS_tlast_inferred_i_29_n_0,DMA_AXIS_tlast_inferred_i_30_n_0,DMA_AXIS_tlast_inferred_i_31_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_15
       (.I0(dma_cnt[10]),
        .I1(in03[10]),
        .I2(dma_cnt[11]),
        .I3(in03[11]),
        .I4(in03[9]),
        .I5(dma_cnt[9]),
        .O(DMA_AXIS_tlast_inferred_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_16
       (.I0(dma_cnt[6]),
        .I1(in03[6]),
        .I2(dma_cnt[7]),
        .I3(in03[7]),
        .I4(in03[8]),
        .I5(dma_cnt[8]),
        .O(DMA_AXIS_tlast_inferred_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_17
       (.I0(dma_cnt[4]),
        .I1(in03[4]),
        .I2(dma_cnt[5]),
        .I3(in03[5]),
        .I4(in03[3]),
        .I5(dma_cnt[3]),
        .O(DMA_AXIS_tlast_inferred_i_17_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    DMA_AXIS_tlast_inferred_i_18
       (.I0(dma_cnt[0]),
        .I1(dma_cnt[1]),
        .I2(dma_cnt[2]),
        .O(DMA_AXIS_tlast_inferred_i_18_n_0));
  CARRY4 DMA_AXIS_tlast_inferred_i_19
       (.CI(DMA_AXIS_tlast_inferred_i_20_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_19_n_0,DMA_AXIS_tlast_inferred_i_19_n_1,DMA_AXIS_tlast_inferred_i_19_n_2,DMA_AXIS_tlast_inferred_i_19_n_3}),
        .CYINIT(1'b0),
        .DI(dma_len[18:15]),
        .O(in03[21:18]),
        .S({DMA_AXIS_tlast_inferred_i_34_n_0,DMA_AXIS_tlast_inferred_i_35_n_0,DMA_AXIS_tlast_inferred_i_36_n_0,DMA_AXIS_tlast_inferred_i_37_n_0}));
  CARRY4 DMA_AXIS_tlast_inferred_i_2
       (.CI(DMA_AXIS_tlast_inferred_i_3_n_0),
        .CO({NLW_DMA_AXIS_tlast_inferred_i_2_CO_UNCONNECTED[3],in02,DMA_AXIS_tlast_inferred_i_2_n_2,DMA_AXIS_tlast_inferred_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_DMA_AXIS_tlast_inferred_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,DMA_AXIS_tlast_inferred_i_4_n_0,DMA_AXIS_tlast_inferred_i_5_n_0,DMA_AXIS_tlast_inferred_i_6_n_0}));
  CARRY4 DMA_AXIS_tlast_inferred_i_20
       (.CI(DMA_AXIS_tlast_inferred_i_21_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_20_n_0,DMA_AXIS_tlast_inferred_i_20_n_1,DMA_AXIS_tlast_inferred_i_20_n_2,DMA_AXIS_tlast_inferred_i_20_n_3}),
        .CYINIT(1'b0),
        .DI(dma_len[14:11]),
        .O(in03[17:14]),
        .S({DMA_AXIS_tlast_inferred_i_38_n_0,DMA_AXIS_tlast_inferred_i_39_n_0,DMA_AXIS_tlast_inferred_i_40_n_0,DMA_AXIS_tlast_inferred_i_41_n_0}));
  CARRY4 DMA_AXIS_tlast_inferred_i_21
       (.CI(DMA_AXIS_tlast_inferred_i_32_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_21_n_0,DMA_AXIS_tlast_inferred_i_21_n_1,DMA_AXIS_tlast_inferred_i_21_n_2,DMA_AXIS_tlast_inferred_i_21_n_3}),
        .CYINIT(1'b0),
        .DI(dma_len[10:7]),
        .O(in03[13:10]),
        .S({DMA_AXIS_tlast_inferred_i_42_n_0,DMA_AXIS_tlast_inferred_i_43_n_0,DMA_AXIS_tlast_inferred_i_44_n_0,DMA_AXIS_tlast_inferred_i_45_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_22
       (.I0(dma_len[28]),
        .O(DMA_AXIS_tlast_inferred_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_23
       (.I0(dma_len[27]),
        .O(DMA_AXIS_tlast_inferred_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_24
       (.I0(dma_len[26]),
        .O(DMA_AXIS_tlast_inferred_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_25
       (.I0(dma_len[25]),
        .O(DMA_AXIS_tlast_inferred_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_26
       (.I0(dma_len[24]),
        .O(DMA_AXIS_tlast_inferred_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_27
       (.I0(dma_len[23]),
        .O(DMA_AXIS_tlast_inferred_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_28
       (.I0(dma_len[22]),
        .O(DMA_AXIS_tlast_inferred_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_29
       (.I0(dma_len[21]),
        .O(DMA_AXIS_tlast_inferred_i_29_n_0));
  CARRY4 DMA_AXIS_tlast_inferred_i_3
       (.CI(DMA_AXIS_tlast_inferred_i_7_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_3_n_0,DMA_AXIS_tlast_inferred_i_3_n_1,DMA_AXIS_tlast_inferred_i_3_n_2,DMA_AXIS_tlast_inferred_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_DMA_AXIS_tlast_inferred_i_3_O_UNCONNECTED[3:0]),
        .S({DMA_AXIS_tlast_inferred_i_8_n_0,DMA_AXIS_tlast_inferred_i_9_n_0,DMA_AXIS_tlast_inferred_i_10_n_0,DMA_AXIS_tlast_inferred_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_30
       (.I0(dma_len[20]),
        .O(DMA_AXIS_tlast_inferred_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_31
       (.I0(dma_len[19]),
        .O(DMA_AXIS_tlast_inferred_i_31_n_0));
  CARRY4 DMA_AXIS_tlast_inferred_i_32
       (.CI(DMA_AXIS_tlast_inferred_i_33_n_0),
        .CO({DMA_AXIS_tlast_inferred_i_32_n_0,DMA_AXIS_tlast_inferred_i_32_n_1,DMA_AXIS_tlast_inferred_i_32_n_2,DMA_AXIS_tlast_inferred_i_32_n_3}),
        .CYINIT(1'b0),
        .DI(dma_len[6:3]),
        .O(in03[9:6]),
        .S({DMA_AXIS_tlast_inferred_i_46_n_0,DMA_AXIS_tlast_inferred_i_47_n_0,DMA_AXIS_tlast_inferred_i_48_n_0,DMA_AXIS_tlast_inferred_i_49_n_0}));
  CARRY4 DMA_AXIS_tlast_inferred_i_33
       (.CI(1'b0),
        .CO({DMA_AXIS_tlast_inferred_i_33_n_0,DMA_AXIS_tlast_inferred_i_33_n_1,DMA_AXIS_tlast_inferred_i_33_n_2,DMA_AXIS_tlast_inferred_i_33_n_3}),
        .CYINIT(1'b0),
        .DI({dma_len[2:0],1'b0}),
        .O({in03[5:3],NLW_DMA_AXIS_tlast_inferred_i_33_O_UNCONNECTED[0]}),
        .S({DMA_AXIS_tlast_inferred_i_50_n_0,DMA_AXIS_tlast_inferred_i_51_n_0,DMA_AXIS_tlast_inferred_i_52_n_0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_34
       (.I0(dma_len[18]),
        .O(DMA_AXIS_tlast_inferred_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_35
       (.I0(dma_len[17]),
        .O(DMA_AXIS_tlast_inferred_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_36
       (.I0(dma_len[16]),
        .O(DMA_AXIS_tlast_inferred_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_37
       (.I0(dma_len[15]),
        .O(DMA_AXIS_tlast_inferred_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_38
       (.I0(dma_len[14]),
        .O(DMA_AXIS_tlast_inferred_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_39
       (.I0(dma_len[13]),
        .O(DMA_AXIS_tlast_inferred_i_39_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DMA_AXIS_tlast_inferred_i_4
       (.I0(in03[31]),
        .I1(dma_cnt[31]),
        .I2(in03[30]),
        .I3(dma_cnt[30]),
        .O(DMA_AXIS_tlast_inferred_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_40
       (.I0(dma_len[12]),
        .O(DMA_AXIS_tlast_inferred_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_41
       (.I0(dma_len[11]),
        .O(DMA_AXIS_tlast_inferred_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_42
       (.I0(dma_len[10]),
        .O(DMA_AXIS_tlast_inferred_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_43
       (.I0(dma_len[9]),
        .O(DMA_AXIS_tlast_inferred_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_44
       (.I0(dma_len[8]),
        .O(DMA_AXIS_tlast_inferred_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_45
       (.I0(dma_len[7]),
        .O(DMA_AXIS_tlast_inferred_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_46
       (.I0(dma_len[6]),
        .O(DMA_AXIS_tlast_inferred_i_46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_47
       (.I0(dma_len[5]),
        .O(DMA_AXIS_tlast_inferred_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_48
       (.I0(dma_len[4]),
        .O(DMA_AXIS_tlast_inferred_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_49
       (.I0(dma_len[3]),
        .O(DMA_AXIS_tlast_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_5
       (.I0(dma_cnt[28]),
        .I1(in03[28]),
        .I2(dma_cnt[29]),
        .I3(in03[29]),
        .I4(in03[27]),
        .I5(dma_cnt[27]),
        .O(DMA_AXIS_tlast_inferred_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_50
       (.I0(dma_len[2]),
        .O(DMA_AXIS_tlast_inferred_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_51
       (.I0(dma_len[1]),
        .O(DMA_AXIS_tlast_inferred_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    DMA_AXIS_tlast_inferred_i_52
       (.I0(dma_len[0]),
        .O(DMA_AXIS_tlast_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_6
       (.I0(dma_cnt[24]),
        .I1(in03[24]),
        .I2(dma_cnt[25]),
        .I3(in03[25]),
        .I4(in03[26]),
        .I5(dma_cnt[26]),
        .O(DMA_AXIS_tlast_inferred_i_6_n_0));
  CARRY4 DMA_AXIS_tlast_inferred_i_7
       (.CI(1'b0),
        .CO({DMA_AXIS_tlast_inferred_i_7_n_0,DMA_AXIS_tlast_inferred_i_7_n_1,DMA_AXIS_tlast_inferred_i_7_n_2,DMA_AXIS_tlast_inferred_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_DMA_AXIS_tlast_inferred_i_7_O_UNCONNECTED[3:0]),
        .S({DMA_AXIS_tlast_inferred_i_15_n_0,DMA_AXIS_tlast_inferred_i_16_n_0,DMA_AXIS_tlast_inferred_i_17_n_0,DMA_AXIS_tlast_inferred_i_18_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_8
       (.I0(dma_cnt[22]),
        .I1(in03[22]),
        .I2(dma_cnt[23]),
        .I3(in03[23]),
        .I4(in03[21]),
        .I5(dma_cnt[21]),
        .O(DMA_AXIS_tlast_inferred_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    DMA_AXIS_tlast_inferred_i_9
       (.I0(dma_cnt[18]),
        .I1(in03[18]),
        .I2(dma_cnt[19]),
        .I3(in03[19]),
        .I4(in03[20]),
        .I5(dma_cnt[20]),
        .O(DMA_AXIS_tlast_inferred_i_9_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    DMA_AXIS_tvalid_inferred_i_1
       (.I0(DMA_AXIS_tready),
        .I1(adc_buf_rd_d0),
        .I2(tvalid_en),
        .O(DMA_AXIS_tvalid));
  (* AD_CONV = "4'b0001" *) 
  (* CLK_OFFSET_CH2 = "0" *) 
  (* CLK_OFFSET_CH3 = "2700" *) 
  (* CLK_OFFSET_CH5 = "3200" *) 
  (* CLK_OFFSET_CH6 = "2700" *) 
  (* DATA_BUF_CH_WIDTH = "64" *) 
  (* IDLE = "4'b0000" *) 
  (* MOMENT_WIDTH = "32" *) 
  (* READ_CH1 = "4'b0100" *) 
  (* READ_CH2 = "4'b0101" *) 
  (* READ_CH3 = "4'b0110" *) 
  (* READ_CH4 = "4'b0111" *) 
  (* READ_CH5 = "4'b1000" *) 
  (* READ_CH6 = "4'b1001" *) 
  (* READ_CH7 = "4'b1010" *) 
  (* READ_CH8 = "4'b1011" *) 
  (* READ_DONE = "4'b1100" *) 
  (* Wait_1 = "4'b0010" *) 
  (* Wait_busy = "4'b0011" *) 
  (* cycle = "443" *) 
  (* delay_1s = "50000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_if ad7606_if_m0
       (.ad_busy(ad7606_busy),
        .ad_ch1(NLW_ad7606_if_m0_ad_ch1_UNCONNECTED[15:0]),
        .ad_ch2(NLW_ad7606_if_m0_ad_ch2_UNCONNECTED[15:0]),
        .ad_ch3(NLW_ad7606_if_m0_ad_ch3_UNCONNECTED[15:0]),
        .ad_ch4(NLW_ad7606_if_m0_ad_ch4_UNCONNECTED[15:0]),
        .ad_ch5(NLW_ad7606_if_m0_ad_ch5_UNCONNECTED[15:0]),
        .ad_ch6(NLW_ad7606_if_m0_ad_ch6_UNCONNECTED[15:0]),
        .ad_ch7(NLW_ad7606_if_m0_ad_ch7_UNCONNECTED[15:0]),
        .ad_ch8(NLW_ad7606_if_m0_ad_ch8_UNCONNECTED[15:0]),
        .ad_convstab(ad7606_convstab),
        .ad_cs(ad7606_cs),
        .ad_data(ad7606_data),
        .ad_os(ad7606_os),
        .ad_rd(ad7606_rd),
        .ad_reset(ad7606_reset),
        .clk(adc_clk),
        .data_buf_ch1(data_buf_ch1),
        .data_buf_ch2(data_buf_ch2),
        .data_buf_ch3(data_buf_ch3),
        .data_buf_ch4(data_buf_ch4),
        .data_buf_ch5(data_buf_ch5),
        .data_buf_ch6(data_buf_ch6),
        .data_buf_ch7(data_buf_ch7),
        .data_buf_ch8(data_buf_ch8),
        .data_valid_ch(data_valid_ch),
        .first_data(ad7606_first_data),
        .gate(gate),
        .gate_high(gate_high),
        .glitch_time(glitch_time),
        .rst_n(adc_rst_n),
        .validflag(NLW_ad7606_if_m0_validflag_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[0]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[0]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[0]),
        .I4(\adc_buf_data[0]_i_2_n_0 ),
        .I5(\adc_buf_data[0]_i_3_n_0 ),
        .O(adc_buf_data__0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[0]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[0]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[0]),
        .I4(data_buf_ch7[0]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[0]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[0]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[0]),
        .I4(data_buf_ch4[0]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[10]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[10]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[10]),
        .I4(\adc_buf_data[10]_i_2_n_0 ),
        .I5(\adc_buf_data[10]_i_3_n_0 ),
        .O(adc_buf_data__0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[10]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[10]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[10]),
        .I4(data_buf_ch7[10]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[10]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[10]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[10]),
        .I4(data_buf_ch4[10]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[11]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[11]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[11]),
        .I4(\adc_buf_data[11]_i_2_n_0 ),
        .I5(\adc_buf_data[11]_i_3_n_0 ),
        .O(adc_buf_data__0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[11]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[11]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[11]),
        .I4(data_buf_ch7[11]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[11]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[11]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[11]),
        .I4(data_buf_ch4[11]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[12]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[12]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[12]),
        .I4(\adc_buf_data[12]_i_2_n_0 ),
        .I5(\adc_buf_data[12]_i_3_n_0 ),
        .O(adc_buf_data__0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[12]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[12]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[12]),
        .I4(data_buf_ch7[12]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[12]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[12]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[12]),
        .I4(data_buf_ch4[12]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[13]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[13]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[13]),
        .I4(\adc_buf_data[13]_i_2_n_0 ),
        .I5(\adc_buf_data[13]_i_3_n_0 ),
        .O(adc_buf_data__0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[13]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[13]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[13]),
        .I4(data_buf_ch7[13]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[13]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[13]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[13]),
        .I4(data_buf_ch4[13]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[14]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[14]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[14]),
        .I4(\adc_buf_data[14]_i_2_n_0 ),
        .I5(\adc_buf_data[14]_i_3_n_0 ),
        .O(adc_buf_data__0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[14]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[14]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[14]),
        .I4(data_buf_ch7[14]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[14]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[14]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[14]),
        .I4(data_buf_ch4[14]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[15]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[15]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[15]),
        .I4(\adc_buf_data[15]_i_2_n_0 ),
        .I5(\adc_buf_data[15]_i_3_n_0 ),
        .O(adc_buf_data__0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[15]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[15]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[15]),
        .I4(data_buf_ch7[15]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[15]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[15]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[15]),
        .I4(data_buf_ch4[15]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[16]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[16]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[16]),
        .I4(\adc_buf_data[16]_i_2_n_0 ),
        .I5(\adc_buf_data[16]_i_3_n_0 ),
        .O(adc_buf_data__0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[16]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[16]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[16]),
        .I4(data_buf_ch7[16]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[16]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[16]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[16]),
        .I4(data_buf_ch4[16]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[17]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[17]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[17]),
        .I4(\adc_buf_data[17]_i_2_n_0 ),
        .I5(\adc_buf_data[17]_i_3_n_0 ),
        .O(adc_buf_data__0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[17]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[17]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[17]),
        .I4(data_buf_ch7[17]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[17]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[17]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[17]),
        .I4(data_buf_ch4[17]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[18]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[18]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[18]),
        .I4(\adc_buf_data[18]_i_2_n_0 ),
        .I5(\adc_buf_data[18]_i_3_n_0 ),
        .O(adc_buf_data__0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[18]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[18]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[18]),
        .I4(data_buf_ch7[18]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[18]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[18]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[18]),
        .I4(data_buf_ch4[18]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[19]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[19]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[19]),
        .I4(\adc_buf_data[19]_i_2_n_0 ),
        .I5(\adc_buf_data[19]_i_3_n_0 ),
        .O(adc_buf_data__0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[19]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[19]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[19]),
        .I4(data_buf_ch7[19]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[19]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[19]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[19]),
        .I4(data_buf_ch4[19]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[1]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[1]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[1]),
        .I4(\adc_buf_data[1]_i_2_n_0 ),
        .I5(\adc_buf_data[1]_i_3_n_0 ),
        .O(adc_buf_data__0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[1]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[1]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[1]),
        .I4(data_buf_ch7[1]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[1]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[1]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[1]),
        .I4(data_buf_ch4[1]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[20]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[20]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[20]),
        .I4(\adc_buf_data[20]_i_2_n_0 ),
        .I5(\adc_buf_data[20]_i_3_n_0 ),
        .O(adc_buf_data__0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[20]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[20]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[20]),
        .I4(data_buf_ch7[20]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[20]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[20]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[20]),
        .I4(data_buf_ch4[20]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[21]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[21]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[21]),
        .I4(\adc_buf_data[21]_i_2_n_0 ),
        .I5(\adc_buf_data[21]_i_3_n_0 ),
        .O(adc_buf_data__0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[21]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[21]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[21]),
        .I4(data_buf_ch7[21]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[21]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[21]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[21]),
        .I4(data_buf_ch4[21]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[22]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[22]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[22]),
        .I4(\adc_buf_data[22]_i_2_n_0 ),
        .I5(\adc_buf_data[22]_i_3_n_0 ),
        .O(adc_buf_data__0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[22]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[22]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[22]),
        .I4(data_buf_ch7[22]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[22]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[22]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[22]),
        .I4(data_buf_ch4[22]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[23]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[23]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[23]),
        .I4(\adc_buf_data[23]_i_2_n_0 ),
        .I5(\adc_buf_data[23]_i_3_n_0 ),
        .O(adc_buf_data__0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[23]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[23]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[23]),
        .I4(data_buf_ch7[23]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[23]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[23]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[23]),
        .I4(data_buf_ch4[23]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[24]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[24]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[24]),
        .I4(\adc_buf_data[24]_i_2_n_0 ),
        .I5(\adc_buf_data[24]_i_3_n_0 ),
        .O(adc_buf_data__0[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[24]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[24]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[24]),
        .I4(data_buf_ch7[24]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[24]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[24]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[24]),
        .I4(data_buf_ch4[24]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[25]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[25]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[25]),
        .I4(\adc_buf_data[25]_i_2_n_0 ),
        .I5(\adc_buf_data[25]_i_3_n_0 ),
        .O(adc_buf_data__0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[25]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[25]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[25]),
        .I4(data_buf_ch7[25]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[25]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[25]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[25]),
        .I4(data_buf_ch4[25]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[26]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[26]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[26]),
        .I4(\adc_buf_data[26]_i_2_n_0 ),
        .I5(\adc_buf_data[26]_i_3_n_0 ),
        .O(adc_buf_data__0[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[26]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[26]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[26]),
        .I4(data_buf_ch7[26]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[26]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[26]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[26]),
        .I4(data_buf_ch4[26]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[27]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[27]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[27]),
        .I4(\adc_buf_data[27]_i_2_n_0 ),
        .I5(\adc_buf_data[27]_i_3_n_0 ),
        .O(adc_buf_data__0[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[27]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[27]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[27]),
        .I4(data_buf_ch7[27]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[27]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[27]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[27]),
        .I4(data_buf_ch4[27]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[28]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[28]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[28]),
        .I4(\adc_buf_data[28]_i_2_n_0 ),
        .I5(\adc_buf_data[28]_i_3_n_0 ),
        .O(adc_buf_data__0[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[28]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[28]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[28]),
        .I4(data_buf_ch7[28]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[28]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[28]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[28]),
        .I4(data_buf_ch4[28]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[29]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[29]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[29]),
        .I4(\adc_buf_data[29]_i_2_n_0 ),
        .I5(\adc_buf_data[29]_i_3_n_0 ),
        .O(adc_buf_data__0[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[29]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[29]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[29]),
        .I4(data_buf_ch7[29]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[29]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[29]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[29]),
        .I4(data_buf_ch4[29]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[2]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[2]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[2]),
        .I4(\adc_buf_data[2]_i_2_n_0 ),
        .I5(\adc_buf_data[2]_i_3_n_0 ),
        .O(adc_buf_data__0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[2]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[2]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[2]),
        .I4(data_buf_ch7[2]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[2]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[2]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[2]),
        .I4(data_buf_ch4[2]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[30]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[30]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[30]),
        .I4(\adc_buf_data[30]_i_2_n_0 ),
        .I5(\adc_buf_data[30]_i_3_n_0 ),
        .O(adc_buf_data__0[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[30]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[30]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[30]),
        .I4(data_buf_ch7[30]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[30]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[30]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[30]),
        .I4(data_buf_ch4[30]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[31]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[31]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[31]),
        .I4(\adc_buf_data[31]_i_2_n_0 ),
        .I5(\adc_buf_data[31]_i_3_n_0 ),
        .O(adc_buf_data__0[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[31]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[31]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[31]),
        .I4(data_buf_ch7[31]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[31]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[31]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[31]),
        .I4(data_buf_ch4[31]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[32]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[32]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[32]),
        .I4(\adc_buf_data[32]_i_2_n_0 ),
        .I5(\adc_buf_data[32]_i_3_n_0 ),
        .O(adc_buf_data__0[32]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[32]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[32]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[32]),
        .I4(data_buf_ch7[32]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[32]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[32]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[32]),
        .I4(data_buf_ch4[32]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[33]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[33]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[33]),
        .I4(\adc_buf_data[33]_i_2_n_0 ),
        .I5(\adc_buf_data[33]_i_3_n_0 ),
        .O(adc_buf_data__0[33]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[33]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[33]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[33]),
        .I4(data_buf_ch7[33]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[33]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[33]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[33]),
        .I4(data_buf_ch4[33]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[34]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[34]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[34]),
        .I4(\adc_buf_data[34]_i_2_n_0 ),
        .I5(\adc_buf_data[34]_i_3_n_0 ),
        .O(adc_buf_data__0[34]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[34]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[34]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[34]),
        .I4(data_buf_ch7[34]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[34]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[34]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[34]),
        .I4(data_buf_ch4[34]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[35]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[35]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[35]),
        .I4(\adc_buf_data[35]_i_2_n_0 ),
        .I5(\adc_buf_data[35]_i_3_n_0 ),
        .O(adc_buf_data__0[35]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[35]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[35]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[35]),
        .I4(data_buf_ch7[35]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[35]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[35]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[35]),
        .I4(data_buf_ch4[35]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[36]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[36]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[36]),
        .I4(\adc_buf_data[36]_i_2_n_0 ),
        .I5(\adc_buf_data[36]_i_3_n_0 ),
        .O(adc_buf_data__0[36]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[36]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[36]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[36]),
        .I4(data_buf_ch7[36]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[36]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[36]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[36]),
        .I4(data_buf_ch4[36]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[37]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[37]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[37]),
        .I4(\adc_buf_data[37]_i_2_n_0 ),
        .I5(\adc_buf_data[37]_i_3_n_0 ),
        .O(adc_buf_data__0[37]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[37]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[37]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[37]),
        .I4(data_buf_ch7[37]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[37]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[37]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[37]),
        .I4(data_buf_ch4[37]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[38]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[38]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[38]),
        .I4(\adc_buf_data[38]_i_2_n_0 ),
        .I5(\adc_buf_data[38]_i_3_n_0 ),
        .O(adc_buf_data__0[38]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[38]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[38]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[38]),
        .I4(data_buf_ch7[38]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[38]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[38]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[38]),
        .I4(data_buf_ch4[38]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[39]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[39]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[39]),
        .I4(\adc_buf_data[39]_i_2_n_0 ),
        .I5(\adc_buf_data[39]_i_3_n_0 ),
        .O(adc_buf_data__0[39]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[39]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[39]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[39]),
        .I4(data_buf_ch7[39]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[39]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[39]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[39]),
        .I4(data_buf_ch4[39]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[3]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[3]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[3]),
        .I4(\adc_buf_data[3]_i_2_n_0 ),
        .I5(\adc_buf_data[3]_i_3_n_0 ),
        .O(adc_buf_data__0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[3]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[3]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[3]),
        .I4(data_buf_ch7[3]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[3]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[3]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[3]),
        .I4(data_buf_ch4[3]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[40]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[40]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[40]),
        .I4(\adc_buf_data[40]_i_2_n_0 ),
        .I5(\adc_buf_data[40]_i_3_n_0 ),
        .O(adc_buf_data__0[40]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[40]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[40]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[40]),
        .I4(data_buf_ch7[40]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[40]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[40]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[40]),
        .I4(data_buf_ch4[40]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[41]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[41]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[41]),
        .I4(\adc_buf_data[41]_i_2_n_0 ),
        .I5(\adc_buf_data[41]_i_3_n_0 ),
        .O(adc_buf_data__0[41]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[41]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[41]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[41]),
        .I4(data_buf_ch7[41]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[41]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[41]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[41]),
        .I4(data_buf_ch4[41]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[42]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[42]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[42]),
        .I4(\adc_buf_data[42]_i_2_n_0 ),
        .I5(\adc_buf_data[42]_i_3_n_0 ),
        .O(adc_buf_data__0[42]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[42]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[42]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[42]),
        .I4(data_buf_ch7[42]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[42]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[42]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[42]),
        .I4(data_buf_ch4[42]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[43]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[43]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[43]),
        .I4(\adc_buf_data[43]_i_2_n_0 ),
        .I5(\adc_buf_data[43]_i_3_n_0 ),
        .O(adc_buf_data__0[43]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[43]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[43]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[43]),
        .I4(data_buf_ch7[43]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[43]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[43]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[43]),
        .I4(data_buf_ch4[43]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[44]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[44]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[44]),
        .I4(\adc_buf_data[44]_i_2_n_0 ),
        .I5(\adc_buf_data[44]_i_3_n_0 ),
        .O(adc_buf_data__0[44]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[44]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[44]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[44]),
        .I4(data_buf_ch7[44]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[44]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[44]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[44]),
        .I4(data_buf_ch4[44]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[45]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[45]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[45]),
        .I4(\adc_buf_data[45]_i_2_n_0 ),
        .I5(\adc_buf_data[45]_i_3_n_0 ),
        .O(adc_buf_data__0[45]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[45]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[45]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[45]),
        .I4(data_buf_ch7[45]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[45]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[45]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[45]),
        .I4(data_buf_ch4[45]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[46]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[46]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[46]),
        .I4(\adc_buf_data[46]_i_2_n_0 ),
        .I5(\adc_buf_data[46]_i_3_n_0 ),
        .O(adc_buf_data__0[46]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[46]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[46]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[46]),
        .I4(data_buf_ch7[46]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[46]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[46]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[46]),
        .I4(data_buf_ch4[46]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[47]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[47]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[47]),
        .I4(\adc_buf_data[47]_i_2_n_0 ),
        .I5(\adc_buf_data[47]_i_3_n_0 ),
        .O(adc_buf_data__0[47]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[47]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[47]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[47]),
        .I4(data_buf_ch7[47]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[47]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[47]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[47]),
        .I4(data_buf_ch4[47]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[48]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[48]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[48]),
        .I4(\adc_buf_data[48]_i_2_n_0 ),
        .I5(\adc_buf_data[48]_i_3_n_0 ),
        .O(adc_buf_data__0[48]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[48]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[48]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[48]),
        .I4(data_buf_ch7[48]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[48]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[48]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[48]),
        .I4(data_buf_ch4[48]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[49]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[49]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[49]),
        .I4(\adc_buf_data[49]_i_2_n_0 ),
        .I5(\adc_buf_data[49]_i_3_n_0 ),
        .O(adc_buf_data__0[49]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[49]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[49]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[49]),
        .I4(data_buf_ch7[49]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[49]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[49]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[49]),
        .I4(data_buf_ch4[49]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[4]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[4]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[4]),
        .I4(\adc_buf_data[4]_i_2_n_0 ),
        .I5(\adc_buf_data[4]_i_3_n_0 ),
        .O(adc_buf_data__0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[4]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[4]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[4]),
        .I4(data_buf_ch7[4]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[4]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[4]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[4]),
        .I4(data_buf_ch4[4]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[50]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[50]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[50]),
        .I4(\adc_buf_data[50]_i_2_n_0 ),
        .I5(\adc_buf_data[50]_i_3_n_0 ),
        .O(adc_buf_data__0[50]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[50]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[50]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[50]),
        .I4(data_buf_ch7[50]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[50]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[50]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[50]),
        .I4(data_buf_ch4[50]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[51]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[51]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[51]),
        .I4(\adc_buf_data[51]_i_2_n_0 ),
        .I5(\adc_buf_data[51]_i_3_n_0 ),
        .O(adc_buf_data__0[51]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[51]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[51]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[51]),
        .I4(data_buf_ch7[51]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[51]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[51]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[51]),
        .I4(data_buf_ch4[51]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[52]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[52]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[52]),
        .I4(\adc_buf_data[52]_i_2_n_0 ),
        .I5(\adc_buf_data[52]_i_3_n_0 ),
        .O(adc_buf_data__0[52]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[52]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[52]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[52]),
        .I4(data_buf_ch7[52]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[52]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[52]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[52]),
        .I4(data_buf_ch4[52]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[53]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[53]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[53]),
        .I4(\adc_buf_data[53]_i_2_n_0 ),
        .I5(\adc_buf_data[53]_i_3_n_0 ),
        .O(adc_buf_data__0[53]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[53]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[53]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[53]),
        .I4(data_buf_ch7[53]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[53]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[53]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[53]),
        .I4(data_buf_ch4[53]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[54]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[54]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[54]),
        .I4(\adc_buf_data[54]_i_2_n_0 ),
        .I5(\adc_buf_data[54]_i_3_n_0 ),
        .O(adc_buf_data__0[54]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[54]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[54]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[54]),
        .I4(data_buf_ch7[54]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[54]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[54]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[54]),
        .I4(data_buf_ch4[54]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[55]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[55]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[55]),
        .I4(\adc_buf_data[55]_i_2_n_0 ),
        .I5(\adc_buf_data[55]_i_3_n_0 ),
        .O(adc_buf_data__0[55]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[55]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[55]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[55]),
        .I4(data_buf_ch7[55]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[55]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[55]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[55]),
        .I4(data_buf_ch4[55]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[56]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[56]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[56]),
        .I4(\adc_buf_data[56]_i_2_n_0 ),
        .I5(\adc_buf_data[56]_i_3_n_0 ),
        .O(adc_buf_data__0[56]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[56]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[56]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[56]),
        .I4(data_buf_ch7[56]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[56]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[56]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[56]),
        .I4(data_buf_ch4[56]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[57]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[57]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[57]),
        .I4(\adc_buf_data[57]_i_2_n_0 ),
        .I5(\adc_buf_data[57]_i_3_n_0 ),
        .O(adc_buf_data__0[57]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[57]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[57]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[57]),
        .I4(data_buf_ch7[57]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[57]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[57]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[57]),
        .I4(data_buf_ch4[57]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[58]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[58]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[58]),
        .I4(\adc_buf_data[58]_i_2_n_0 ),
        .I5(\adc_buf_data[58]_i_3_n_0 ),
        .O(adc_buf_data__0[58]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[58]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[58]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[58]),
        .I4(data_buf_ch7[58]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[58]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[58]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[58]),
        .I4(data_buf_ch4[58]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[59]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[59]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[59]),
        .I4(\adc_buf_data[59]_i_2_n_0 ),
        .I5(\adc_buf_data[59]_i_3_n_0 ),
        .O(adc_buf_data__0[59]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[59]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[59]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[59]),
        .I4(data_buf_ch7[59]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[59]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[59]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[59]),
        .I4(data_buf_ch4[59]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[5]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[5]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[5]),
        .I4(\adc_buf_data[5]_i_2_n_0 ),
        .I5(\adc_buf_data[5]_i_3_n_0 ),
        .O(adc_buf_data__0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[5]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[5]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[5]),
        .I4(data_buf_ch7[5]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[5]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[5]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[5]),
        .I4(data_buf_ch4[5]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[60]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[60]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[60]),
        .I4(\adc_buf_data[60]_i_2_n_0 ),
        .I5(\adc_buf_data[60]_i_3_n_0 ),
        .O(adc_buf_data__0[60]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[60]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[60]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[60]),
        .I4(data_buf_ch7[60]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[60]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[60]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[60]),
        .I4(data_buf_ch4[60]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[61]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[61]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[61]),
        .I4(\adc_buf_data[61]_i_2_n_0 ),
        .I5(\adc_buf_data[61]_i_3_n_0 ),
        .O(adc_buf_data__0[61]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[61]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[61]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[61]),
        .I4(data_buf_ch7[61]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[61]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[61]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[61]),
        .I4(data_buf_ch4[61]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[62]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[62]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[62]),
        .I4(\adc_buf_data[62]_i_2_n_0 ),
        .I5(\adc_buf_data[62]_i_3_n_0 ),
        .O(adc_buf_data__0[62]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[62]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[62]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[62]),
        .I4(data_buf_ch7[62]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[62]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[62]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[62]),
        .I4(data_buf_ch4[62]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[63]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[63]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[63]),
        .I4(\adc_buf_data[63]_i_5_n_0 ),
        .I5(\adc_buf_data[63]_i_6_n_0 ),
        .O(adc_buf_data__0[63]));
  LUT4 #(
    .INIT(16'hFEE8)) 
    \adc_buf_data[63]_i_10 
       (.I0(data_valid_ch[4]),
        .I1(data_valid_ch[5]),
        .I2(data_valid_ch[6]),
        .I3(data_valid_ch[7]),
        .O(\adc_buf_data[63]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_11 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[0]),
        .O(\adc_buf_data[63]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_12 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[7]),
        .O(\adc_buf_data[63]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_13 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[6]),
        .O(\adc_buf_data[63]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_14 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[5]),
        .O(\adc_buf_data[63]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_15 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[4]),
        .O(\adc_buf_data[63]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_16 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[3]),
        .O(\adc_buf_data[63]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \adc_buf_data[63]_i_2 
       (.I0(adc_rst_n),
        .O(\adc_buf_data[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_3 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[2]),
        .O(\adc_buf_data[63]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00120000)) 
    \adc_buf_data[63]_i_4 
       (.I0(\adc_buf_data[63]_i_7_n_0 ),
        .I1(\adc_buf_data[63]_i_8_n_0 ),
        .I2(\adc_buf_data[63]_i_9_n_0 ),
        .I3(\adc_buf_data[63]_i_10_n_0 ),
        .I4(data_valid_ch[1]),
        .O(\adc_buf_data[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[63]_i_5 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[63]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[63]),
        .I4(data_buf_ch7[63]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[63]_i_6 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[63]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[63]),
        .I4(data_buf_ch4[63]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[63]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \adc_buf_data[63]_i_7 
       (.I0(data_valid_ch[0]),
        .I1(data_valid_ch[1]),
        .I2(data_valid_ch[2]),
        .I3(data_valid_ch[3]),
        .O(\adc_buf_data[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \adc_buf_data[63]_i_8 
       (.I0(data_valid_ch[0]),
        .I1(data_valid_ch[1]),
        .I2(data_valid_ch[2]),
        .I3(data_valid_ch[3]),
        .O(\adc_buf_data[63]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \adc_buf_data[63]_i_9 
       (.I0(data_valid_ch[4]),
        .I1(data_valid_ch[5]),
        .I2(data_valid_ch[6]),
        .I3(data_valid_ch[7]),
        .O(\adc_buf_data[63]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[6]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[6]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[6]),
        .I4(\adc_buf_data[6]_i_2_n_0 ),
        .I5(\adc_buf_data[6]_i_3_n_0 ),
        .O(adc_buf_data__0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[6]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[6]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[6]),
        .I4(data_buf_ch7[6]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[6]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[6]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[6]),
        .I4(data_buf_ch4[6]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[7]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[7]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[7]),
        .I4(\adc_buf_data[7]_i_2_n_0 ),
        .I5(\adc_buf_data[7]_i_3_n_0 ),
        .O(adc_buf_data__0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[7]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[7]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[7]),
        .I4(data_buf_ch7[7]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[7]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[7]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[7]),
        .I4(data_buf_ch4[7]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[8]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[8]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[8]),
        .I4(\adc_buf_data[8]_i_2_n_0 ),
        .I5(\adc_buf_data[8]_i_3_n_0 ),
        .O(adc_buf_data__0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[8]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[8]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[8]),
        .I4(data_buf_ch7[8]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[8]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[8]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[8]),
        .I4(data_buf_ch4[8]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \adc_buf_data[9]_i_1 
       (.I0(\adc_buf_data[63]_i_3_n_0 ),
        .I1(data_buf_ch3[9]),
        .I2(\adc_buf_data[63]_i_4_n_0 ),
        .I3(data_buf_ch2[9]),
        .I4(\adc_buf_data[9]_i_2_n_0 ),
        .I5(\adc_buf_data[9]_i_3_n_0 ),
        .O(adc_buf_data__0[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[9]_i_2 
       (.I0(\adc_buf_data[63]_i_11_n_0 ),
        .I1(data_buf_ch1[9]),
        .I2(\adc_buf_data[63]_i_12_n_0 ),
        .I3(data_buf_ch8[9]),
        .I4(data_buf_ch7[9]),
        .I5(\adc_buf_data[63]_i_13_n_0 ),
        .O(\adc_buf_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc_buf_data[9]_i_3 
       (.I0(\adc_buf_data[63]_i_14_n_0 ),
        .I1(data_buf_ch6[9]),
        .I2(\adc_buf_data[63]_i_15_n_0 ),
        .I3(data_buf_ch5[9]),
        .I4(data_buf_ch4[9]),
        .I5(\adc_buf_data[63]_i_16_n_0 ),
        .O(\adc_buf_data[9]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[0]),
        .Q(adc_buf_data[0]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[10] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[10]),
        .Q(adc_buf_data[10]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[11] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[11]),
        .Q(adc_buf_data[11]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[12] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[12]),
        .Q(adc_buf_data[12]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[13] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[13]),
        .Q(adc_buf_data[13]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[14] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[14]),
        .Q(adc_buf_data[14]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[15] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[15]),
        .Q(adc_buf_data[15]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[16] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[16]),
        .Q(adc_buf_data[16]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[17] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[17]),
        .Q(adc_buf_data[17]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[18] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[18]),
        .Q(adc_buf_data[18]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[19] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[19]),
        .Q(adc_buf_data[19]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[1]),
        .Q(adc_buf_data[1]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[20] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[20]),
        .Q(adc_buf_data[20]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[21] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[21]),
        .Q(adc_buf_data[21]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[22] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[22]),
        .Q(adc_buf_data[22]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[23] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[23]),
        .Q(adc_buf_data[23]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[24] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[24]),
        .Q(adc_buf_data[24]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[25] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[25]),
        .Q(adc_buf_data[25]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[26] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[26]),
        .Q(adc_buf_data[26]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[27] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[27]),
        .Q(adc_buf_data[27]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[28] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[28]),
        .Q(adc_buf_data[28]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[29] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[29]),
        .Q(adc_buf_data[29]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[2]),
        .Q(adc_buf_data[2]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[30] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[30]),
        .Q(adc_buf_data[30]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[31] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[31]),
        .Q(adc_buf_data[31]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[32] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[32]),
        .Q(adc_buf_data[32]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[33] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[33]),
        .Q(adc_buf_data[33]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[34] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[34]),
        .Q(adc_buf_data[34]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[35] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[35]),
        .Q(adc_buf_data[35]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[36] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[36]),
        .Q(adc_buf_data[36]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[37] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[37]),
        .Q(adc_buf_data[37]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[38] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[38]),
        .Q(adc_buf_data[38]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[39] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[39]),
        .Q(adc_buf_data[39]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[3]),
        .Q(adc_buf_data[3]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[40] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[40]),
        .Q(adc_buf_data[40]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[41] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[41]),
        .Q(adc_buf_data[41]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[42] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[42]),
        .Q(adc_buf_data[42]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[43] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[43]),
        .Q(adc_buf_data[43]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[44] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[44]),
        .Q(adc_buf_data[44]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[45] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[45]),
        .Q(adc_buf_data[45]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[46] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[46]),
        .Q(adc_buf_data[46]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[47] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[47]),
        .Q(adc_buf_data[47]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[48] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[48]),
        .Q(adc_buf_data[48]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[49] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[49]),
        .Q(adc_buf_data[49]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[4]),
        .Q(adc_buf_data[4]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[50] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[50]),
        .Q(adc_buf_data[50]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[51] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[51]),
        .Q(adc_buf_data[51]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[52] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[52]),
        .Q(adc_buf_data[52]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[53] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[53]),
        .Q(adc_buf_data[53]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[54] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[54]),
        .Q(adc_buf_data[54]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[55] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[55]),
        .Q(adc_buf_data[55]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[56] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[56]),
        .Q(adc_buf_data[56]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[57] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[57]),
        .Q(adc_buf_data[57]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[58] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[58]),
        .Q(adc_buf_data[58]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[59] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[59]),
        .Q(adc_buf_data[59]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[5]),
        .Q(adc_buf_data[5]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[60] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[60]),
        .Q(adc_buf_data[60]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[61] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[61]),
        .Q(adc_buf_data[61]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[62] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[62]),
        .Q(adc_buf_data[62]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[63] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[63]),
        .Q(adc_buf_data[63]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[6]),
        .Q(adc_buf_data[6]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[7]),
        .Q(adc_buf_data[7]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[8] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[8]),
        .Q(adc_buf_data[8]));
  (* KEEP = "yes" *) 
  FDCE \adc_buf_data_reg[9] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_data__0[9]),
        .Q(adc_buf_data[9]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAABABBA)) 
    adc_buf_en_i_1
       (.I0(adc_buf_en_i_2_n_0),
        .I1(adc_buf_en_i_3_n_0),
        .I2(data_valid_ch[7]),
        .I3(data_valid_ch[6]),
        .I4(data_valid_ch[5]),
        .I5(data_valid_ch[4]),
        .O(adc_buf_en__0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00010114)) 
    adc_buf_en_i_2
       (.I0(\sample_cnt[31]_i_10_n_0 ),
        .I1(data_valid_ch[1]),
        .I2(data_valid_ch[0]),
        .I3(data_valid_ch[3]),
        .I4(data_valid_ch[2]),
        .O(adc_buf_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    adc_buf_en_i_3
       (.I0(data_valid_ch[1]),
        .I1(data_valid_ch[0]),
        .I2(data_valid_ch[3]),
        .I3(data_valid_ch[2]),
        .O(adc_buf_en_i_3_n_0));
  (* KEEP = "yes" *) 
  FDCE adc_buf_en_reg
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(adc_buf_en__0),
        .Q(adc_buf_en));
  FDCE adc_buf_rd_d0_reg
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(adc_buf_rd),
        .Q(adc_buf_rd_d0));
  LUT2 #(
    .INIT(4'h2)) 
    adc_buf_rd_inferred_i_1
       (.I0(DMA_AXIS_tready),
        .I1(empty),
        .O(adc_buf_rd));
  (* CHECK_LICENSE_TYPE = "afifo,fifo_generator_v13_2_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_1,Vivado 2017.4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo afifo_inst
       (.din(adc_buf_data),
        .dout(DMA_AXIS_tdata),
        .empty(empty),
        .full(NLW_afifo_inst_full_UNCONNECTED),
        .rd_clk(DMA_CLK),
        .rd_data_count(rd_data_count),
        .rd_en(adc_buf_rd),
        .rst(afifo_inst_i_1_n_0),
        .wr_clk(adc_clk),
        .wr_data_count(NLW_afifo_inst_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(adc_buf_en));
  LUT1 #(
    .INIT(2'h1)) 
    afifo_inst_i_1
       (.I0(DMA_RST_N),
        .O(afifo_inst_i_1_n_0));
  FDCE \ch_sel_d0_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[0]),
        .Q(ch_sel_d0[0]));
  FDCE \ch_sel_d0_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[1]),
        .Q(ch_sel_d0[1]));
  FDCE \ch_sel_d0_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[2]),
        .Q(ch_sel_d0[2]));
  FDCE \ch_sel_d0_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[3]),
        .Q(ch_sel_d0[3]));
  FDCE \ch_sel_d0_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[4]),
        .Q(ch_sel_d0[4]));
  FDCE \ch_sel_d0_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[5]),
        .Q(ch_sel_d0[5]));
  FDCE \ch_sel_d0_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[6]),
        .Q(ch_sel_d0[6]));
  FDCE \ch_sel_d0_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel[7]),
        .Q(ch_sel_d0[7]));
  FDCE \ch_sel_d1_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[0]),
        .Q(ch_sel_d1[0]));
  FDCE \ch_sel_d1_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[1]),
        .Q(ch_sel_d1[1]));
  FDCE \ch_sel_d1_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[2]),
        .Q(ch_sel_d1[2]));
  FDCE \ch_sel_d1_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[3]),
        .Q(ch_sel_d1[3]));
  FDCE \ch_sel_d1_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[4]),
        .Q(ch_sel_d1[4]));
  FDCE \ch_sel_d1_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[5]),
        .Q(ch_sel_d1[5]));
  FDCE \ch_sel_d1_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[6]),
        .Q(ch_sel_d1[6]));
  FDCE \ch_sel_d1_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d0[7]),
        .Q(ch_sel_d1[7]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[0]),
        .Q(ch_sel_d2[0]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[1]),
        .Q(ch_sel_d2[1]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[2]),
        .Q(ch_sel_d2[2]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[3]),
        .Q(ch_sel_d2[3]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[4]),
        .Q(ch_sel_d2[4]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[5]),
        .Q(ch_sel_d2[5]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[6]),
        .Q(ch_sel_d2[6]));
  (* KEEP = "yes" *) 
  FDCE \ch_sel_d2_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\adc_buf_data[63]_i_2_n_0 ),
        .D(ch_sel_d1[7]),
        .Q(ch_sel_d2[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \dma_cnt[0]_i_1 
       (.I0(dma_cnt[0]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[10]_i_1 
       (.I0(dma_cnt0[10]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[11]_i_1 
       (.I0(dma_cnt0[11]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[12]_i_1 
       (.I0(dma_cnt0[12]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[13]_i_1 
       (.I0(dma_cnt0[13]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[14]_i_1 
       (.I0(dma_cnt0[14]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[15]_i_1 
       (.I0(dma_cnt0[15]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[16]_i_1 
       (.I0(dma_cnt0[16]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[17]_i_1 
       (.I0(dma_cnt0[17]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[18]_i_1 
       (.I0(dma_cnt0[18]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[19]_i_1 
       (.I0(dma_cnt0[19]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[1]_i_1 
       (.I0(dma_cnt0[1]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[20]_i_1 
       (.I0(dma_cnt0[20]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[21]_i_1 
       (.I0(dma_cnt0[21]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[22]_i_1 
       (.I0(dma_cnt0[22]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[23]_i_1 
       (.I0(dma_cnt0[23]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[24]_i_1 
       (.I0(dma_cnt0[24]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[25]_i_1 
       (.I0(dma_cnt0[25]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[26]_i_1 
       (.I0(dma_cnt0[26]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[27]_i_1 
       (.I0(dma_cnt0[27]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[28]_i_1 
       (.I0(dma_cnt0[28]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[29]_i_1 
       (.I0(dma_cnt0[29]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[2]_i_1 
       (.I0(dma_cnt0[2]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[30]_i_1 
       (.I0(dma_cnt0[30]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[31]_i_1 
       (.I0(dma_cnt0[31]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[3]_i_1 
       (.I0(dma_cnt0[3]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[4]_i_1 
       (.I0(dma_cnt0[4]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[5]_i_1 
       (.I0(dma_cnt0[5]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[6]_i_1 
       (.I0(dma_cnt0[6]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[7]_i_1 
       (.I0(dma_cnt0[7]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[8]_i_1 
       (.I0(dma_cnt0[8]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \dma_cnt[9]_i_1 
       (.I0(dma_cnt0[9]),
        .I1(DMA_AXIS_tlast),
        .O(p_3_in[9]));
  FDCE \dma_cnt_reg[0] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[0]),
        .Q(dma_cnt[0]));
  FDCE \dma_cnt_reg[10] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[10]),
        .Q(dma_cnt[10]));
  FDCE \dma_cnt_reg[11] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[11]),
        .Q(dma_cnt[11]));
  FDCE \dma_cnt_reg[12] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[12]),
        .Q(dma_cnt[12]));
  CARRY4 \dma_cnt_reg[12]_i_2 
       (.CI(\dma_cnt_reg[8]_i_2_n_0 ),
        .CO({\dma_cnt_reg[12]_i_2_n_0 ,\dma_cnt_reg[12]_i_2_n_1 ,\dma_cnt_reg[12]_i_2_n_2 ,\dma_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[12:9]),
        .S(dma_cnt[12:9]));
  FDCE \dma_cnt_reg[13] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[13]),
        .Q(dma_cnt[13]));
  FDCE \dma_cnt_reg[14] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[14]),
        .Q(dma_cnt[14]));
  FDCE \dma_cnt_reg[15] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[15]),
        .Q(dma_cnt[15]));
  FDCE \dma_cnt_reg[16] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[16]),
        .Q(dma_cnt[16]));
  CARRY4 \dma_cnt_reg[16]_i_2 
       (.CI(\dma_cnt_reg[12]_i_2_n_0 ),
        .CO({\dma_cnt_reg[16]_i_2_n_0 ,\dma_cnt_reg[16]_i_2_n_1 ,\dma_cnt_reg[16]_i_2_n_2 ,\dma_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[16:13]),
        .S(dma_cnt[16:13]));
  FDCE \dma_cnt_reg[17] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[17]),
        .Q(dma_cnt[17]));
  FDCE \dma_cnt_reg[18] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[18]),
        .Q(dma_cnt[18]));
  FDCE \dma_cnt_reg[19] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[19]),
        .Q(dma_cnt[19]));
  FDCE \dma_cnt_reg[1] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[1]),
        .Q(dma_cnt[1]));
  FDCE \dma_cnt_reg[20] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[20]),
        .Q(dma_cnt[20]));
  CARRY4 \dma_cnt_reg[20]_i_2 
       (.CI(\dma_cnt_reg[16]_i_2_n_0 ),
        .CO({\dma_cnt_reg[20]_i_2_n_0 ,\dma_cnt_reg[20]_i_2_n_1 ,\dma_cnt_reg[20]_i_2_n_2 ,\dma_cnt_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[20:17]),
        .S(dma_cnt[20:17]));
  FDCE \dma_cnt_reg[21] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[21]),
        .Q(dma_cnt[21]));
  FDCE \dma_cnt_reg[22] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[22]),
        .Q(dma_cnt[22]));
  FDCE \dma_cnt_reg[23] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[23]),
        .Q(dma_cnt[23]));
  FDCE \dma_cnt_reg[24] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[24]),
        .Q(dma_cnt[24]));
  CARRY4 \dma_cnt_reg[24]_i_2 
       (.CI(\dma_cnt_reg[20]_i_2_n_0 ),
        .CO({\dma_cnt_reg[24]_i_2_n_0 ,\dma_cnt_reg[24]_i_2_n_1 ,\dma_cnt_reg[24]_i_2_n_2 ,\dma_cnt_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[24:21]),
        .S(dma_cnt[24:21]));
  FDCE \dma_cnt_reg[25] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[25]),
        .Q(dma_cnt[25]));
  FDCE \dma_cnt_reg[26] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[26]),
        .Q(dma_cnt[26]));
  FDCE \dma_cnt_reg[27] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[27]),
        .Q(dma_cnt[27]));
  FDCE \dma_cnt_reg[28] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[28]),
        .Q(dma_cnt[28]));
  CARRY4 \dma_cnt_reg[28]_i_2 
       (.CI(\dma_cnt_reg[24]_i_2_n_0 ),
        .CO({\dma_cnt_reg[28]_i_2_n_0 ,\dma_cnt_reg[28]_i_2_n_1 ,\dma_cnt_reg[28]_i_2_n_2 ,\dma_cnt_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[28:25]),
        .S(dma_cnt[28:25]));
  FDCE \dma_cnt_reg[29] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[29]),
        .Q(dma_cnt[29]));
  FDCE \dma_cnt_reg[2] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[2]),
        .Q(dma_cnt[2]));
  FDCE \dma_cnt_reg[30] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[30]),
        .Q(dma_cnt[30]));
  FDCE \dma_cnt_reg[31] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[31]),
        .Q(dma_cnt[31]));
  CARRY4 \dma_cnt_reg[31]_i_2 
       (.CI(\dma_cnt_reg[28]_i_2_n_0 ),
        .CO({\NLW_dma_cnt_reg[31]_i_2_CO_UNCONNECTED [3:2],\dma_cnt_reg[31]_i_2_n_2 ,\dma_cnt_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_cnt_reg[31]_i_2_O_UNCONNECTED [3],dma_cnt0[31:29]}),
        .S({1'b0,dma_cnt[31:29]}));
  FDCE \dma_cnt_reg[3] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[3]),
        .Q(dma_cnt[3]));
  FDCE \dma_cnt_reg[4] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[4]),
        .Q(dma_cnt[4]));
  CARRY4 \dma_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[4]_i_2_n_0 ,\dma_cnt_reg[4]_i_2_n_1 ,\dma_cnt_reg[4]_i_2_n_2 ,\dma_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(dma_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[4:1]),
        .S(dma_cnt[4:1]));
  FDCE \dma_cnt_reg[5] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[5]),
        .Q(dma_cnt[5]));
  FDCE \dma_cnt_reg[6] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[6]),
        .Q(dma_cnt[6]));
  FDCE \dma_cnt_reg[7] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[7]),
        .Q(dma_cnt[7]));
  FDCE \dma_cnt_reg[8] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[8]),
        .Q(dma_cnt[8]));
  CARRY4 \dma_cnt_reg[8]_i_2 
       (.CI(\dma_cnt_reg[4]_i_2_n_0 ),
        .CO({\dma_cnt_reg[8]_i_2_n_0 ,\dma_cnt_reg[8]_i_2_n_1 ,\dma_cnt_reg[8]_i_2_n_2 ,\dma_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dma_cnt0[8:5]),
        .S(dma_cnt[8:5]));
  FDCE \dma_cnt_reg[9] 
       (.C(DMA_CLK),
        .CE(DMA_AXIS_tvalid),
        .CLR(afifo_inst_i_1_n_0),
        .D(p_3_in[9]),
        .Q(dma_cnt[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \dma_len[28]_i_1 
       (.I0(rd_data_count[2]),
        .I1(rd_data_count[1]),
        .I2(rd_data_count[0]),
        .I3(rd_data_count[3]),
        .I4(rd_data_count[4]),
        .I5(\dma_len[28]_i_2_n_0 ),
        .O(p_0_in1_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \dma_len[28]_i_2 
       (.I0(rd_data_count[8]),
        .I1(rd_data_count[9]),
        .I2(rd_data_count[5]),
        .I3(rd_data_count[6]),
        .I4(rd_data_count[7]),
        .O(\dma_len[28]_i_2_n_0 ));
  FDCE \dma_len_d0_reg[0] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[0]),
        .Q(dma_len_d0[0]));
  FDCE \dma_len_d0_reg[10] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[10]),
        .Q(dma_len_d0[10]));
  FDCE \dma_len_d0_reg[11] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[11]),
        .Q(dma_len_d0[11]));
  FDCE \dma_len_d0_reg[12] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[12]),
        .Q(dma_len_d0[12]));
  FDCE \dma_len_d0_reg[13] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[13]),
        .Q(dma_len_d0[13]));
  FDCE \dma_len_d0_reg[14] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[14]),
        .Q(dma_len_d0[14]));
  FDCE \dma_len_d0_reg[15] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[15]),
        .Q(dma_len_d0[15]));
  FDCE \dma_len_d0_reg[16] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[16]),
        .Q(dma_len_d0[16]));
  FDCE \dma_len_d0_reg[17] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[17]),
        .Q(dma_len_d0[17]));
  FDCE \dma_len_d0_reg[18] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[18]),
        .Q(dma_len_d0[18]));
  FDCE \dma_len_d0_reg[19] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[19]),
        .Q(dma_len_d0[19]));
  FDCE \dma_len_d0_reg[1] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[1]),
        .Q(dma_len_d0[1]));
  FDCE \dma_len_d0_reg[20] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[20]),
        .Q(dma_len_d0[20]));
  FDCE \dma_len_d0_reg[21] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[21]),
        .Q(dma_len_d0[21]));
  FDCE \dma_len_d0_reg[22] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[22]),
        .Q(dma_len_d0[22]));
  FDCE \dma_len_d0_reg[23] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[23]),
        .Q(dma_len_d0[23]));
  FDCE \dma_len_d0_reg[24] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[24]),
        .Q(dma_len_d0[24]));
  FDCE \dma_len_d0_reg[25] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[25]),
        .Q(dma_len_d0[25]));
  FDCE \dma_len_d0_reg[26] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[26]),
        .Q(dma_len_d0[26]));
  FDCE \dma_len_d0_reg[27] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[27]),
        .Q(dma_len_d0[27]));
  FDCE \dma_len_d0_reg[28] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[28]),
        .Q(dma_len_d0[28]));
  FDCE \dma_len_d0_reg[2] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[2]),
        .Q(dma_len_d0[2]));
  FDCE \dma_len_d0_reg[3] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[3]),
        .Q(dma_len_d0[3]));
  FDCE \dma_len_d0_reg[4] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[4]),
        .Q(dma_len_d0[4]));
  FDCE \dma_len_d0_reg[5] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[5]),
        .Q(dma_len_d0[5]));
  FDCE \dma_len_d0_reg[6] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[6]),
        .Q(dma_len_d0[6]));
  FDCE \dma_len_d0_reg[7] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[7]),
        .Q(dma_len_d0[7]));
  FDCE \dma_len_d0_reg[8] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[8]),
        .Q(dma_len_d0[8]));
  FDCE \dma_len_d0_reg[9] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(sample_len[9]),
        .Q(dma_len_d0[9]));
  FDCE \dma_len_d1_reg[0] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[0]),
        .Q(dma_len_d1[0]));
  FDCE \dma_len_d1_reg[10] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[10]),
        .Q(dma_len_d1[10]));
  FDCE \dma_len_d1_reg[11] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[11]),
        .Q(dma_len_d1[11]));
  FDCE \dma_len_d1_reg[12] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[12]),
        .Q(dma_len_d1[12]));
  FDCE \dma_len_d1_reg[13] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[13]),
        .Q(dma_len_d1[13]));
  FDCE \dma_len_d1_reg[14] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[14]),
        .Q(dma_len_d1[14]));
  FDCE \dma_len_d1_reg[15] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[15]),
        .Q(dma_len_d1[15]));
  FDCE \dma_len_d1_reg[16] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[16]),
        .Q(dma_len_d1[16]));
  FDCE \dma_len_d1_reg[17] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[17]),
        .Q(dma_len_d1[17]));
  FDCE \dma_len_d1_reg[18] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[18]),
        .Q(dma_len_d1[18]));
  FDCE \dma_len_d1_reg[19] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[19]),
        .Q(dma_len_d1[19]));
  FDCE \dma_len_d1_reg[1] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[1]),
        .Q(dma_len_d1[1]));
  FDCE \dma_len_d1_reg[20] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[20]),
        .Q(dma_len_d1[20]));
  FDCE \dma_len_d1_reg[21] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[21]),
        .Q(dma_len_d1[21]));
  FDCE \dma_len_d1_reg[22] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[22]),
        .Q(dma_len_d1[22]));
  FDCE \dma_len_d1_reg[23] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[23]),
        .Q(dma_len_d1[23]));
  FDCE \dma_len_d1_reg[24] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[24]),
        .Q(dma_len_d1[24]));
  FDCE \dma_len_d1_reg[25] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[25]),
        .Q(dma_len_d1[25]));
  FDCE \dma_len_d1_reg[26] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[26]),
        .Q(dma_len_d1[26]));
  FDCE \dma_len_d1_reg[27] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[27]),
        .Q(dma_len_d1[27]));
  FDCE \dma_len_d1_reg[28] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[28]),
        .Q(dma_len_d1[28]));
  FDCE \dma_len_d1_reg[2] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[2]),
        .Q(dma_len_d1[2]));
  FDCE \dma_len_d1_reg[3] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[3]),
        .Q(dma_len_d1[3]));
  FDCE \dma_len_d1_reg[4] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[4]),
        .Q(dma_len_d1[4]));
  FDCE \dma_len_d1_reg[5] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[5]),
        .Q(dma_len_d1[5]));
  FDCE \dma_len_d1_reg[6] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[6]),
        .Q(dma_len_d1[6]));
  FDCE \dma_len_d1_reg[7] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[7]),
        .Q(dma_len_d1[7]));
  FDCE \dma_len_d1_reg[8] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[8]),
        .Q(dma_len_d1[8]));
  FDCE \dma_len_d1_reg[9] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d0[9]),
        .Q(dma_len_d1[9]));
  FDCE \dma_len_d2_reg[0] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[0]),
        .Q(dma_len_d2[0]));
  FDCE \dma_len_d2_reg[10] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[10]),
        .Q(dma_len_d2[10]));
  FDCE \dma_len_d2_reg[11] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[11]),
        .Q(dma_len_d2[11]));
  FDCE \dma_len_d2_reg[12] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[12]),
        .Q(dma_len_d2[12]));
  FDCE \dma_len_d2_reg[13] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[13]),
        .Q(dma_len_d2[13]));
  FDCE \dma_len_d2_reg[14] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[14]),
        .Q(dma_len_d2[14]));
  FDCE \dma_len_d2_reg[15] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[15]),
        .Q(dma_len_d2[15]));
  FDCE \dma_len_d2_reg[16] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[16]),
        .Q(dma_len_d2[16]));
  FDCE \dma_len_d2_reg[17] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[17]),
        .Q(dma_len_d2[17]));
  FDCE \dma_len_d2_reg[18] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[18]),
        .Q(dma_len_d2[18]));
  FDCE \dma_len_d2_reg[19] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[19]),
        .Q(dma_len_d2[19]));
  FDCE \dma_len_d2_reg[1] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[1]),
        .Q(dma_len_d2[1]));
  FDCE \dma_len_d2_reg[20] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[20]),
        .Q(dma_len_d2[20]));
  FDCE \dma_len_d2_reg[21] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[21]),
        .Q(dma_len_d2[21]));
  FDCE \dma_len_d2_reg[22] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[22]),
        .Q(dma_len_d2[22]));
  FDCE \dma_len_d2_reg[23] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[23]),
        .Q(dma_len_d2[23]));
  FDCE \dma_len_d2_reg[24] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[24]),
        .Q(dma_len_d2[24]));
  FDCE \dma_len_d2_reg[25] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[25]),
        .Q(dma_len_d2[25]));
  FDCE \dma_len_d2_reg[26] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[26]),
        .Q(dma_len_d2[26]));
  FDCE \dma_len_d2_reg[27] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[27]),
        .Q(dma_len_d2[27]));
  FDCE \dma_len_d2_reg[28] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[28]),
        .Q(dma_len_d2[28]));
  FDCE \dma_len_d2_reg[2] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[2]),
        .Q(dma_len_d2[2]));
  FDCE \dma_len_d2_reg[3] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[3]),
        .Q(dma_len_d2[3]));
  FDCE \dma_len_d2_reg[4] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[4]),
        .Q(dma_len_d2[4]));
  FDCE \dma_len_d2_reg[5] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[5]),
        .Q(dma_len_d2[5]));
  FDCE \dma_len_d2_reg[6] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[6]),
        .Q(dma_len_d2[6]));
  FDCE \dma_len_d2_reg[7] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[7]),
        .Q(dma_len_d2[7]));
  FDCE \dma_len_d2_reg[8] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[8]),
        .Q(dma_len_d2[8]));
  FDCE \dma_len_d2_reg[9] 
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d1[9]),
        .Q(dma_len_d2[9]));
  FDCE \dma_len_reg[0] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[0]),
        .Q(dma_len[0]));
  FDCE \dma_len_reg[10] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[10]),
        .Q(dma_len[10]));
  FDCE \dma_len_reg[11] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[11]),
        .Q(dma_len[11]));
  FDCE \dma_len_reg[12] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[12]),
        .Q(dma_len[12]));
  FDCE \dma_len_reg[13] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[13]),
        .Q(dma_len[13]));
  FDCE \dma_len_reg[14] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[14]),
        .Q(dma_len[14]));
  FDCE \dma_len_reg[15] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[15]),
        .Q(dma_len[15]));
  FDCE \dma_len_reg[16] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[16]),
        .Q(dma_len[16]));
  FDCE \dma_len_reg[17] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[17]),
        .Q(dma_len[17]));
  FDCE \dma_len_reg[18] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[18]),
        .Q(dma_len[18]));
  FDCE \dma_len_reg[19] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[19]),
        .Q(dma_len[19]));
  FDCE \dma_len_reg[1] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[1]),
        .Q(dma_len[1]));
  FDCE \dma_len_reg[20] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[20]),
        .Q(dma_len[20]));
  FDCE \dma_len_reg[21] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[21]),
        .Q(dma_len[21]));
  FDCE \dma_len_reg[22] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[22]),
        .Q(dma_len[22]));
  FDCE \dma_len_reg[23] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[23]),
        .Q(dma_len[23]));
  FDCE \dma_len_reg[24] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[24]),
        .Q(dma_len[24]));
  FDCE \dma_len_reg[25] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[25]),
        .Q(dma_len[25]));
  FDCE \dma_len_reg[26] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[26]),
        .Q(dma_len[26]));
  FDCE \dma_len_reg[27] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[27]),
        .Q(dma_len[27]));
  FDCE \dma_len_reg[28] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[28]),
        .Q(dma_len[28]));
  FDCE \dma_len_reg[2] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[2]),
        .Q(dma_len[2]));
  FDCE \dma_len_reg[3] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[3]),
        .Q(dma_len[3]));
  FDCE \dma_len_reg[4] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[4]),
        .Q(dma_len[4]));
  FDCE \dma_len_reg[5] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[5]),
        .Q(dma_len[5]));
  FDCE \dma_len_reg[6] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[6]),
        .Q(dma_len[6]));
  FDCE \dma_len_reg[7] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[7]),
        .Q(dma_len[7]));
  FDCE \dma_len_reg[8] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[8]),
        .Q(dma_len[8]));
  FDCE \dma_len_reg[9] 
       (.C(DMA_CLK),
        .CE(p_0_in1_in),
        .CLR(afifo_inst_i_1_n_0),
        .D(dma_len_d2[9]),
        .Q(dma_len[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(DMA_AXIS_tkeep[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(adc_buf_wr));
  LUT3 #(
    .INIT(8'h26)) 
    \sample_cnt[0]_i_1 
       (.I0(sample_cnt[0]),
        .I1(\sample_cnt[31]_i_5_n_0 ),
        .I2(state1),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[10]_i_1 
       (.I0(sample_cnt0[10]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[10]),
        .O(p_1_in__0[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[11]_i_1 
       (.I0(sample_cnt0[11]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[11]),
        .O(p_1_in__0[11]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[12]_i_1 
       (.I0(sample_cnt0[12]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[12]),
        .O(p_1_in__0[12]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[13]_i_1 
       (.I0(sample_cnt0[13]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[13]),
        .O(p_1_in__0[13]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[14]_i_1 
       (.I0(sample_cnt0[14]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[14]),
        .O(p_1_in__0[14]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[15]_i_1 
       (.I0(sample_cnt0[15]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[15]),
        .O(p_1_in__0[15]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[16]_i_1 
       (.I0(sample_cnt0[16]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[16]),
        .O(p_1_in__0[16]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[17]_i_1 
       (.I0(sample_cnt0[17]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[17]),
        .O(p_1_in__0[17]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[18]_i_1 
       (.I0(sample_cnt0[18]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[18]),
        .O(p_1_in__0[18]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[19]_i_1 
       (.I0(sample_cnt0[19]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[19]),
        .O(p_1_in__0[19]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[1]_i_1 
       (.I0(sample_cnt0[1]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[1]),
        .O(p_1_in__0[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[20]_i_1 
       (.I0(sample_cnt0[20]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[20]),
        .O(p_1_in__0[20]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[21]_i_1 
       (.I0(sample_cnt0[21]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[21]),
        .O(p_1_in__0[21]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[22]_i_1 
       (.I0(sample_cnt0[22]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[22]),
        .O(p_1_in__0[22]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[23]_i_1 
       (.I0(sample_cnt0[23]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[23]),
        .O(p_1_in__0[23]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[24]_i_1 
       (.I0(sample_cnt0[24]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[24]),
        .O(p_1_in__0[24]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[25]_i_1 
       (.I0(sample_cnt0[25]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[25]),
        .O(p_1_in__0[25]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[26]_i_1 
       (.I0(sample_cnt0[26]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[26]),
        .O(p_1_in__0[26]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[27]_i_1 
       (.I0(sample_cnt0[27]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[27]),
        .O(p_1_in__0[27]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[28]_i_1 
       (.I0(sample_cnt0[28]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[28]),
        .O(p_1_in__0[28]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[29]_i_1 
       (.I0(sample_cnt0[29]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[29]),
        .O(p_1_in__0[29]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[2]_i_1 
       (.I0(sample_cnt0[2]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[2]),
        .O(p_1_in__0[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[30]_i_1 
       (.I0(sample_cnt0[30]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[30]),
        .O(p_1_in__0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \sample_cnt[31]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\sample_cnt[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sample_cnt[31]_i_10 
       (.I0(data_valid_ch[5]),
        .I1(data_valid_ch[4]),
        .I2(data_valid_ch[7]),
        .I3(data_valid_ch[6]),
        .O(\sample_cnt[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_12 
       (.I0(state2[23]),
        .I1(sample_cnt[23]),
        .I2(state2[22]),
        .I3(sample_cnt[22]),
        .I4(sample_cnt[21]),
        .I5(state2[21]),
        .O(\sample_cnt[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_13 
       (.I0(state2[20]),
        .I1(sample_cnt[20]),
        .I2(state2[19]),
        .I3(sample_cnt[19]),
        .I4(sample_cnt[18]),
        .I5(state2[18]),
        .O(\sample_cnt[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_14 
       (.I0(state2[17]),
        .I1(sample_cnt[17]),
        .I2(state2[16]),
        .I3(sample_cnt[16]),
        .I4(sample_cnt[15]),
        .I5(state2[15]),
        .O(\sample_cnt[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_15 
       (.I0(state2[14]),
        .I1(sample_cnt[14]),
        .I2(state2[13]),
        .I3(sample_cnt[13]),
        .I4(sample_cnt[12]),
        .I5(state2[12]),
        .O(\sample_cnt[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_19 
       (.I0(state2[11]),
        .I1(sample_cnt[11]),
        .I2(state2[10]),
        .I3(sample_cnt[10]),
        .I4(sample_cnt[9]),
        .I5(state2[9]),
        .O(\sample_cnt[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[31]_i_2 
       (.I0(sample_cnt0[31]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[31]),
        .O(p_1_in__0[31]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_20 
       (.I0(state2[8]),
        .I1(sample_cnt[8]),
        .I2(state2[7]),
        .I3(sample_cnt[7]),
        .I4(sample_cnt[6]),
        .I5(state2[6]),
        .O(\sample_cnt[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_21 
       (.I0(state2[5]),
        .I1(sample_cnt[5]),
        .I2(state2[4]),
        .I3(sample_cnt[4]),
        .I4(sample_cnt[3]),
        .I5(state2[3]),
        .O(\sample_cnt[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \sample_cnt[31]_i_22 
       (.I0(sample_cnt[0]),
        .I1(sample_len_d2[0]),
        .I2(state2[2]),
        .I3(sample_cnt[2]),
        .I4(sample_cnt[1]),
        .I5(state2[1]),
        .O(\sample_cnt[31]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_26 
       (.I0(sample_len_d2[31]),
        .O(\sample_cnt[31]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_27 
       (.I0(sample_len_d2[30]),
        .O(\sample_cnt[31]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_28 
       (.I0(sample_len_d2[29]),
        .O(\sample_cnt[31]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_29 
       (.I0(sample_len_d2[28]),
        .O(\sample_cnt[31]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_30 
       (.I0(sample_len_d2[27]),
        .O(\sample_cnt[31]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_31 
       (.I0(sample_len_d2[26]),
        .O(\sample_cnt[31]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_32 
       (.I0(sample_len_d2[25]),
        .O(\sample_cnt[31]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_33 
       (.I0(sample_len_d2[24]),
        .O(\sample_cnt[31]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_34 
       (.I0(sample_len_d2[23]),
        .O(\sample_cnt[31]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_35 
       (.I0(sample_len_d2[22]),
        .O(\sample_cnt[31]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_36 
       (.I0(sample_len_d2[21]),
        .O(\sample_cnt[31]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_39 
       (.I0(sample_len_d2[20]),
        .O(\sample_cnt[31]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_40 
       (.I0(sample_len_d2[19]),
        .O(\sample_cnt[31]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_41 
       (.I0(sample_len_d2[18]),
        .O(\sample_cnt[31]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_42 
       (.I0(sample_len_d2[17]),
        .O(\sample_cnt[31]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_43 
       (.I0(sample_len_d2[16]),
        .O(\sample_cnt[31]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_44 
       (.I0(sample_len_d2[15]),
        .O(\sample_cnt[31]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_45 
       (.I0(sample_len_d2[14]),
        .O(\sample_cnt[31]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_46 
       (.I0(sample_len_d2[13]),
        .O(\sample_cnt[31]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_47 
       (.I0(sample_len_d2[12]),
        .O(\sample_cnt[31]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_48 
       (.I0(sample_len_d2[11]),
        .O(\sample_cnt[31]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_49 
       (.I0(sample_len_d2[10]),
        .O(\sample_cnt[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sample_cnt[31]_i_5 
       (.I0(data_valid_ch[2]),
        .I1(data_valid_ch[3]),
        .I2(data_valid_ch[0]),
        .I3(data_valid_ch[1]),
        .I4(\sample_cnt[31]_i_10_n_0 ),
        .O(\sample_cnt[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_50 
       (.I0(sample_len_d2[9]),
        .O(\sample_cnt[31]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_51 
       (.I0(sample_len_d2[8]),
        .O(\sample_cnt[31]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_52 
       (.I0(sample_len_d2[7]),
        .O(\sample_cnt[31]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_53 
       (.I0(sample_len_d2[6]),
        .O(\sample_cnt[31]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_54 
       (.I0(sample_len_d2[5]),
        .O(\sample_cnt[31]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_55 
       (.I0(sample_len_d2[4]),
        .O(\sample_cnt[31]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_56 
       (.I0(sample_len_d2[3]),
        .O(\sample_cnt[31]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_57 
       (.I0(sample_len_d2[2]),
        .O(\sample_cnt[31]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_cnt[31]_i_58 
       (.I0(sample_len_d2[1]),
        .O(\sample_cnt[31]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sample_cnt[31]_i_7 
       (.I0(state2[31]),
        .I1(sample_cnt[31]),
        .I2(state2[30]),
        .I3(sample_cnt[30]),
        .O(\sample_cnt[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_8 
       (.I0(state2[29]),
        .I1(sample_cnt[29]),
        .I2(state2[28]),
        .I3(sample_cnt[28]),
        .I4(sample_cnt[27]),
        .I5(state2[27]),
        .O(\sample_cnt[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sample_cnt[31]_i_9 
       (.I0(state2[26]),
        .I1(sample_cnt[26]),
        .I2(state2[25]),
        .I3(sample_cnt[25]),
        .I4(sample_cnt[24]),
        .I5(state2[24]),
        .O(\sample_cnt[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[3]_i_1 
       (.I0(sample_cnt0[3]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[3]),
        .O(p_1_in__0[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[4]_i_1 
       (.I0(sample_cnt0[4]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[4]),
        .O(p_1_in__0[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[5]_i_1 
       (.I0(sample_cnt0[5]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[5]),
        .O(p_1_in__0[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[6]_i_1 
       (.I0(sample_cnt0[6]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[6]),
        .O(p_1_in__0[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[7]_i_1 
       (.I0(sample_cnt0[7]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[7]),
        .O(p_1_in__0[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[8]_i_1 
       (.I0(sample_cnt0[8]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[8]),
        .O(p_1_in__0[8]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \sample_cnt[9]_i_1 
       (.I0(sample_cnt0[9]),
        .I1(state1),
        .I2(\sample_cnt[31]_i_5_n_0 ),
        .I3(sample_cnt[9]),
        .O(p_1_in__0[9]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[0] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(sample_cnt[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[10] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(sample_cnt[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[11] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(sample_cnt[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[12] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(sample_cnt[12]));
  CARRY4 \sample_cnt_reg[12]_i_2 
       (.CI(\sample_cnt_reg[8]_i_2_n_0 ),
        .CO({\sample_cnt_reg[12]_i_2_n_0 ,\sample_cnt_reg[12]_i_2_n_1 ,\sample_cnt_reg[12]_i_2_n_2 ,\sample_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[12:9]),
        .S(sample_cnt[12:9]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[13] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(sample_cnt[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[14] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(sample_cnt[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[15] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(sample_cnt[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[16] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[16]),
        .Q(sample_cnt[16]));
  CARRY4 \sample_cnt_reg[16]_i_2 
       (.CI(\sample_cnt_reg[12]_i_2_n_0 ),
        .CO({\sample_cnt_reg[16]_i_2_n_0 ,\sample_cnt_reg[16]_i_2_n_1 ,\sample_cnt_reg[16]_i_2_n_2 ,\sample_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[16:13]),
        .S(sample_cnt[16:13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[17] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[17]),
        .Q(sample_cnt[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[18] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[18]),
        .Q(sample_cnt[18]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[19] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[19]),
        .Q(sample_cnt[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[1] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(sample_cnt[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[20] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[20]),
        .Q(sample_cnt[20]));
  CARRY4 \sample_cnt_reg[20]_i_2 
       (.CI(\sample_cnt_reg[16]_i_2_n_0 ),
        .CO({\sample_cnt_reg[20]_i_2_n_0 ,\sample_cnt_reg[20]_i_2_n_1 ,\sample_cnt_reg[20]_i_2_n_2 ,\sample_cnt_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[20:17]),
        .S(sample_cnt[20:17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[21] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[21]),
        .Q(sample_cnt[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[22] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[22]),
        .Q(sample_cnt[22]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[23] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[23]),
        .Q(sample_cnt[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[24] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[24]),
        .Q(sample_cnt[24]));
  CARRY4 \sample_cnt_reg[24]_i_2 
       (.CI(\sample_cnt_reg[20]_i_2_n_0 ),
        .CO({\sample_cnt_reg[24]_i_2_n_0 ,\sample_cnt_reg[24]_i_2_n_1 ,\sample_cnt_reg[24]_i_2_n_2 ,\sample_cnt_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[24:21]),
        .S(sample_cnt[24:21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[25] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[25]),
        .Q(sample_cnt[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[26] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[26]),
        .Q(sample_cnt[26]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[27] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[27]),
        .Q(sample_cnt[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[28] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[28]),
        .Q(sample_cnt[28]));
  CARRY4 \sample_cnt_reg[28]_i_2 
       (.CI(\sample_cnt_reg[24]_i_2_n_0 ),
        .CO({\sample_cnt_reg[28]_i_2_n_0 ,\sample_cnt_reg[28]_i_2_n_1 ,\sample_cnt_reg[28]_i_2_n_2 ,\sample_cnt_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[28:25]),
        .S(sample_cnt[28:25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[29] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[29]),
        .Q(sample_cnt[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[2] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(sample_cnt[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[30] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[30]),
        .Q(sample_cnt[30]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[31] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[31]),
        .Q(sample_cnt[31]));
  CARRY4 \sample_cnt_reg[31]_i_11 
       (.CI(1'b0),
        .CO({\sample_cnt_reg[31]_i_11_n_0 ,\sample_cnt_reg[31]_i_11_n_1 ,\sample_cnt_reg[31]_i_11_n_2 ,\sample_cnt_reg[31]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sample_cnt_reg[31]_i_11_O_UNCONNECTED [3:0]),
        .S({\sample_cnt[31]_i_19_n_0 ,\sample_cnt[31]_i_20_n_0 ,\sample_cnt[31]_i_21_n_0 ,\sample_cnt[31]_i_22_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_16 
       (.CI(\sample_cnt_reg[31]_i_17_n_0 ),
        .CO({\NLW_sample_cnt_reg[31]_i_16_CO_UNCONNECTED [3:2],\sample_cnt_reg[31]_i_16_n_2 ,\sample_cnt_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sample_len_d2[30:29]}),
        .O({\NLW_sample_cnt_reg[31]_i_16_O_UNCONNECTED [3],state2[31:29]}),
        .S({1'b0,\sample_cnt[31]_i_26_n_0 ,\sample_cnt[31]_i_27_n_0 ,\sample_cnt[31]_i_28_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_17 
       (.CI(\sample_cnt_reg[31]_i_18_n_0 ),
        .CO({\sample_cnt_reg[31]_i_17_n_0 ,\sample_cnt_reg[31]_i_17_n_1 ,\sample_cnt_reg[31]_i_17_n_2 ,\sample_cnt_reg[31]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_len_d2[28:25]),
        .O(state2[28:25]),
        .S({\sample_cnt[31]_i_29_n_0 ,\sample_cnt[31]_i_30_n_0 ,\sample_cnt[31]_i_31_n_0 ,\sample_cnt[31]_i_32_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_18 
       (.CI(\sample_cnt_reg[31]_i_23_n_0 ),
        .CO({\sample_cnt_reg[31]_i_18_n_0 ,\sample_cnt_reg[31]_i_18_n_1 ,\sample_cnt_reg[31]_i_18_n_2 ,\sample_cnt_reg[31]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_len_d2[24:21]),
        .O(state2[24:21]),
        .S({\sample_cnt[31]_i_33_n_0 ,\sample_cnt[31]_i_34_n_0 ,\sample_cnt[31]_i_35_n_0 ,\sample_cnt[31]_i_36_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_23 
       (.CI(\sample_cnt_reg[31]_i_24_n_0 ),
        .CO({\sample_cnt_reg[31]_i_23_n_0 ,\sample_cnt_reg[31]_i_23_n_1 ,\sample_cnt_reg[31]_i_23_n_2 ,\sample_cnt_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_len_d2[20:17]),
        .O(state2[20:17]),
        .S({\sample_cnt[31]_i_39_n_0 ,\sample_cnt[31]_i_40_n_0 ,\sample_cnt[31]_i_41_n_0 ,\sample_cnt[31]_i_42_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_24 
       (.CI(\sample_cnt_reg[31]_i_25_n_0 ),
        .CO({\sample_cnt_reg[31]_i_24_n_0 ,\sample_cnt_reg[31]_i_24_n_1 ,\sample_cnt_reg[31]_i_24_n_2 ,\sample_cnt_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_len_d2[16:13]),
        .O(state2[16:13]),
        .S({\sample_cnt[31]_i_43_n_0 ,\sample_cnt[31]_i_44_n_0 ,\sample_cnt[31]_i_45_n_0 ,\sample_cnt[31]_i_46_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_25 
       (.CI(\sample_cnt_reg[31]_i_37_n_0 ),
        .CO({\sample_cnt_reg[31]_i_25_n_0 ,\sample_cnt_reg[31]_i_25_n_1 ,\sample_cnt_reg[31]_i_25_n_2 ,\sample_cnt_reg[31]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_len_d2[12:9]),
        .O(state2[12:9]),
        .S({\sample_cnt[31]_i_47_n_0 ,\sample_cnt[31]_i_48_n_0 ,\sample_cnt[31]_i_49_n_0 ,\sample_cnt[31]_i_50_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_3 
       (.CI(\sample_cnt_reg[28]_i_2_n_0 ),
        .CO({\NLW_sample_cnt_reg[31]_i_3_CO_UNCONNECTED [3:2],\sample_cnt_reg[31]_i_3_n_2 ,\sample_cnt_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sample_cnt_reg[31]_i_3_O_UNCONNECTED [3],sample_cnt0[31:29]}),
        .S({1'b0,sample_cnt[31:29]}));
  CARRY4 \sample_cnt_reg[31]_i_37 
       (.CI(\sample_cnt_reg[31]_i_38_n_0 ),
        .CO({\sample_cnt_reg[31]_i_37_n_0 ,\sample_cnt_reg[31]_i_37_n_1 ,\sample_cnt_reg[31]_i_37_n_2 ,\sample_cnt_reg[31]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI(sample_len_d2[8:5]),
        .O(state2[8:5]),
        .S({\sample_cnt[31]_i_51_n_0 ,\sample_cnt[31]_i_52_n_0 ,\sample_cnt[31]_i_53_n_0 ,\sample_cnt[31]_i_54_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_38 
       (.CI(1'b0),
        .CO({\sample_cnt_reg[31]_i_38_n_0 ,\sample_cnt_reg[31]_i_38_n_1 ,\sample_cnt_reg[31]_i_38_n_2 ,\sample_cnt_reg[31]_i_38_n_3 }),
        .CYINIT(sample_len_d2[0]),
        .DI(sample_len_d2[4:1]),
        .O(state2[4:1]),
        .S({\sample_cnt[31]_i_55_n_0 ,\sample_cnt[31]_i_56_n_0 ,\sample_cnt[31]_i_57_n_0 ,\sample_cnt[31]_i_58_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_4 
       (.CI(\sample_cnt_reg[31]_i_6_n_0 ),
        .CO({\NLW_sample_cnt_reg[31]_i_4_CO_UNCONNECTED [3],state1,\sample_cnt_reg[31]_i_4_n_2 ,\sample_cnt_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sample_cnt_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\sample_cnt[31]_i_7_n_0 ,\sample_cnt[31]_i_8_n_0 ,\sample_cnt[31]_i_9_n_0 }));
  CARRY4 \sample_cnt_reg[31]_i_6 
       (.CI(\sample_cnt_reg[31]_i_11_n_0 ),
        .CO({\sample_cnt_reg[31]_i_6_n_0 ,\sample_cnt_reg[31]_i_6_n_1 ,\sample_cnt_reg[31]_i_6_n_2 ,\sample_cnt_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sample_cnt_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\sample_cnt[31]_i_12_n_0 ,\sample_cnt[31]_i_13_n_0 ,\sample_cnt[31]_i_14_n_0 ,\sample_cnt[31]_i_15_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[3] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(sample_cnt[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[4] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(sample_cnt[4]));
  CARRY4 \sample_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sample_cnt_reg[4]_i_2_n_0 ,\sample_cnt_reg[4]_i_2_n_1 ,\sample_cnt_reg[4]_i_2_n_2 ,\sample_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(sample_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[4:1]),
        .S(sample_cnt[4:1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[5] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(sample_cnt[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[6] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(sample_cnt[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[7] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(sample_cnt[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[8] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(sample_cnt[8]));
  CARRY4 \sample_cnt_reg[8]_i_2 
       (.CI(\sample_cnt_reg[4]_i_2_n_0 ),
        .CO({\sample_cnt_reg[8]_i_2_n_0 ,\sample_cnt_reg[8]_i_2_n_1 ,\sample_cnt_reg[8]_i_2_n_2 ,\sample_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sample_cnt0[8:5]),
        .S(sample_cnt[8:5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE \sample_cnt_reg[9] 
       (.C(adc_clk),
        .CE(\sample_cnt[31]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(sample_cnt[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_len_d0[31]_i_1 
       (.I0(adc_rst_n),
        .O(\sample_len_d0[31]_i_1_n_0 ));
  FDCE \sample_len_d0_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[0]),
        .Q(sample_len_d0[0]));
  FDCE \sample_len_d0_reg[10] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[10]),
        .Q(sample_len_d0[10]));
  FDCE \sample_len_d0_reg[11] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[11]),
        .Q(sample_len_d0[11]));
  FDCE \sample_len_d0_reg[12] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[12]),
        .Q(sample_len_d0[12]));
  FDCE \sample_len_d0_reg[13] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[13]),
        .Q(sample_len_d0[13]));
  FDCE \sample_len_d0_reg[14] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[14]),
        .Q(sample_len_d0[14]));
  FDCE \sample_len_d0_reg[15] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[15]),
        .Q(sample_len_d0[15]));
  FDCE \sample_len_d0_reg[16] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[16]),
        .Q(sample_len_d0[16]));
  FDCE \sample_len_d0_reg[17] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[17]),
        .Q(sample_len_d0[17]));
  FDCE \sample_len_d0_reg[18] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[18]),
        .Q(sample_len_d0[18]));
  FDCE \sample_len_d0_reg[19] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[19]),
        .Q(sample_len_d0[19]));
  FDCE \sample_len_d0_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[1]),
        .Q(sample_len_d0[1]));
  FDCE \sample_len_d0_reg[20] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[20]),
        .Q(sample_len_d0[20]));
  FDCE \sample_len_d0_reg[21] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[21]),
        .Q(sample_len_d0[21]));
  FDCE \sample_len_d0_reg[22] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[22]),
        .Q(sample_len_d0[22]));
  FDCE \sample_len_d0_reg[23] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[23]),
        .Q(sample_len_d0[23]));
  FDCE \sample_len_d0_reg[24] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[24]),
        .Q(sample_len_d0[24]));
  FDCE \sample_len_d0_reg[25] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[25]),
        .Q(sample_len_d0[25]));
  FDCE \sample_len_d0_reg[26] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[26]),
        .Q(sample_len_d0[26]));
  FDCE \sample_len_d0_reg[27] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[27]),
        .Q(sample_len_d0[27]));
  FDCE \sample_len_d0_reg[28] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[28]),
        .Q(sample_len_d0[28]));
  FDCE \sample_len_d0_reg[29] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[29]),
        .Q(sample_len_d0[29]));
  FDCE \sample_len_d0_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[2]),
        .Q(sample_len_d0[2]));
  FDCE \sample_len_d0_reg[30] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[30]),
        .Q(sample_len_d0[30]));
  FDCE \sample_len_d0_reg[31] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[31]),
        .Q(sample_len_d0[31]));
  FDCE \sample_len_d0_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[3]),
        .Q(sample_len_d0[3]));
  FDCE \sample_len_d0_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[4]),
        .Q(sample_len_d0[4]));
  FDCE \sample_len_d0_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[5]),
        .Q(sample_len_d0[5]));
  FDCE \sample_len_d0_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[6]),
        .Q(sample_len_d0[6]));
  FDCE \sample_len_d0_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[7]),
        .Q(sample_len_d0[7]));
  FDCE \sample_len_d0_reg[8] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[8]),
        .Q(sample_len_d0[8]));
  FDCE \sample_len_d0_reg[9] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len[9]),
        .Q(sample_len_d0[9]));
  FDCE \sample_len_d1_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[0]),
        .Q(sample_len_d1[0]));
  FDCE \sample_len_d1_reg[10] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[10]),
        .Q(sample_len_d1[10]));
  FDCE \sample_len_d1_reg[11] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[11]),
        .Q(sample_len_d1[11]));
  FDCE \sample_len_d1_reg[12] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[12]),
        .Q(sample_len_d1[12]));
  FDCE \sample_len_d1_reg[13] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[13]),
        .Q(sample_len_d1[13]));
  FDCE \sample_len_d1_reg[14] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[14]),
        .Q(sample_len_d1[14]));
  FDCE \sample_len_d1_reg[15] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[15]),
        .Q(sample_len_d1[15]));
  FDCE \sample_len_d1_reg[16] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[16]),
        .Q(sample_len_d1[16]));
  FDCE \sample_len_d1_reg[17] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[17]),
        .Q(sample_len_d1[17]));
  FDCE \sample_len_d1_reg[18] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[18]),
        .Q(sample_len_d1[18]));
  FDCE \sample_len_d1_reg[19] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[19]),
        .Q(sample_len_d1[19]));
  FDCE \sample_len_d1_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[1]),
        .Q(sample_len_d1[1]));
  FDCE \sample_len_d1_reg[20] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[20]),
        .Q(sample_len_d1[20]));
  FDCE \sample_len_d1_reg[21] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[21]),
        .Q(sample_len_d1[21]));
  FDCE \sample_len_d1_reg[22] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[22]),
        .Q(sample_len_d1[22]));
  FDCE \sample_len_d1_reg[23] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[23]),
        .Q(sample_len_d1[23]));
  FDCE \sample_len_d1_reg[24] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[24]),
        .Q(sample_len_d1[24]));
  FDCE \sample_len_d1_reg[25] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[25]),
        .Q(sample_len_d1[25]));
  FDCE \sample_len_d1_reg[26] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[26]),
        .Q(sample_len_d1[26]));
  FDCE \sample_len_d1_reg[27] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[27]),
        .Q(sample_len_d1[27]));
  FDCE \sample_len_d1_reg[28] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[28]),
        .Q(sample_len_d1[28]));
  FDCE \sample_len_d1_reg[29] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[29]),
        .Q(sample_len_d1[29]));
  FDCE \sample_len_d1_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[2]),
        .Q(sample_len_d1[2]));
  FDCE \sample_len_d1_reg[30] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[30]),
        .Q(sample_len_d1[30]));
  FDCE \sample_len_d1_reg[31] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[31]),
        .Q(sample_len_d1[31]));
  FDCE \sample_len_d1_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[3]),
        .Q(sample_len_d1[3]));
  FDCE \sample_len_d1_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[4]),
        .Q(sample_len_d1[4]));
  FDCE \sample_len_d1_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[5]),
        .Q(sample_len_d1[5]));
  FDCE \sample_len_d1_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[6]),
        .Q(sample_len_d1[6]));
  FDCE \sample_len_d1_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[7]),
        .Q(sample_len_d1[7]));
  FDCE \sample_len_d1_reg[8] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[8]),
        .Q(sample_len_d1[8]));
  FDCE \sample_len_d1_reg[9] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d0[9]),
        .Q(sample_len_d1[9]));
  FDCE \sample_len_d2_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[0]),
        .Q(sample_len_d2[0]));
  FDCE \sample_len_d2_reg[10] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[10]),
        .Q(sample_len_d2[10]));
  FDCE \sample_len_d2_reg[11] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[11]),
        .Q(sample_len_d2[11]));
  FDCE \sample_len_d2_reg[12] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[12]),
        .Q(sample_len_d2[12]));
  FDCE \sample_len_d2_reg[13] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[13]),
        .Q(sample_len_d2[13]));
  FDCE \sample_len_d2_reg[14] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[14]),
        .Q(sample_len_d2[14]));
  FDCE \sample_len_d2_reg[15] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[15]),
        .Q(sample_len_d2[15]));
  FDCE \sample_len_d2_reg[16] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[16]),
        .Q(sample_len_d2[16]));
  FDCE \sample_len_d2_reg[17] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[17]),
        .Q(sample_len_d2[17]));
  FDCE \sample_len_d2_reg[18] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[18]),
        .Q(sample_len_d2[18]));
  FDCE \sample_len_d2_reg[19] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[19]),
        .Q(sample_len_d2[19]));
  FDCE \sample_len_d2_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[1]),
        .Q(sample_len_d2[1]));
  FDCE \sample_len_d2_reg[20] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[20]),
        .Q(sample_len_d2[20]));
  FDCE \sample_len_d2_reg[21] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[21]),
        .Q(sample_len_d2[21]));
  FDCE \sample_len_d2_reg[22] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[22]),
        .Q(sample_len_d2[22]));
  FDCE \sample_len_d2_reg[23] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[23]),
        .Q(sample_len_d2[23]));
  FDCE \sample_len_d2_reg[24] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[24]),
        .Q(sample_len_d2[24]));
  FDCE \sample_len_d2_reg[25] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[25]),
        .Q(sample_len_d2[25]));
  FDCE \sample_len_d2_reg[26] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[26]),
        .Q(sample_len_d2[26]));
  FDCE \sample_len_d2_reg[27] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[27]),
        .Q(sample_len_d2[27]));
  FDCE \sample_len_d2_reg[28] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[28]),
        .Q(sample_len_d2[28]));
  FDCE \sample_len_d2_reg[29] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[29]),
        .Q(sample_len_d2[29]));
  FDCE \sample_len_d2_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[2]),
        .Q(sample_len_d2[2]));
  FDCE \sample_len_d2_reg[30] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[30]),
        .Q(sample_len_d2[30]));
  FDCE \sample_len_d2_reg[31] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[31]),
        .Q(sample_len_d2[31]));
  FDCE \sample_len_d2_reg[3] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[3]),
        .Q(sample_len_d2[3]));
  FDCE \sample_len_d2_reg[4] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[4]),
        .Q(sample_len_d2[4]));
  FDCE \sample_len_d2_reg[5] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[5]),
        .Q(sample_len_d2[5]));
  FDCE \sample_len_d2_reg[6] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[6]),
        .Q(sample_len_d2[6]));
  FDCE \sample_len_d2_reg[7] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[7]),
        .Q(sample_len_d2[7]));
  FDCE \sample_len_d2_reg[8] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[8]),
        .Q(sample_len_d2[8]));
  FDCE \sample_len_d2_reg[9] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_len_d1[9]),
        .Q(sample_len_d2[9]));
  FDCE sample_start_d0_reg
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_start),
        .Q(sample_start_d0));
  FDCE sample_start_d1_reg
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_start_d0),
        .Q(sample_start_d1));
  FDCE sample_start_d2_reg
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(sample_start_d1),
        .Q(sample_start_d2));
  LUT6 #(
    .INIT(64'hFFF3FFFF00000008)) 
    st_clr_i_1
       (.I0(sample_start_d2),
        .I1(adc_rst_n),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(st_clr),
        .O(st_clr_i_1_n_0));
  FDRE st_clr_reg
       (.C(adc_clk),
        .CE(1'b1),
        .D(st_clr_i_1_n_0),
        .Q(st_clr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000003F00550000)) 
    \state[0]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\sample_cnt[31]_i_5_n_0 ),
        .I2(state1),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02020300)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(sample_start_d2),
        .I4(state[1]),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \state[1]_i_2 
       (.I0(\wait_cnt_reg_n_0_[2] ),
        .I1(\wait_cnt_reg_n_0_[4] ),
        .I2(\wait_cnt[0]_i_2_n_0 ),
        .I3(\wait_cnt_reg_n_0_[0] ),
        .O(\state[1]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \state_reg[0] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* KEEP = "yes" *) 
  FDCE \state_reg[1] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* KEEP = "yes" *) 
  FDCE \state_reg[2] 
       (.C(adc_clk),
        .CE(1'b1),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(1'b0),
        .Q(state[2]));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    timeout_i_1
       (.I0(DMA_AXIS_tlast),
        .I1(timeout),
        .I2(timeout_i_2_n_0),
        .I3(timeout_i_3_n_0),
        .I4(timeout_i_4_n_0),
        .I5(timeout_i_5_n_0),
        .O(timeout__0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    timeout_i_2
       (.I0(timmer_reg[19]),
        .I1(timmer_reg[20]),
        .I2(timmer_reg[21]),
        .I3(timmer_reg[18]),
        .I4(timmer_reg[22]),
        .O(timeout_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    timeout_i_3
       (.I0(timmer_reg[30]),
        .I1(timmer_reg[29]),
        .I2(timmer_reg[28]),
        .I3(timmer_reg[31]),
        .I4(timmer_reg[25]),
        .O(timeout_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    timeout_i_4
       (.I0(timmer_reg[10]),
        .I1(timmer_reg[9]),
        .I2(timmer_reg[8]),
        .I3(timmer_reg[7]),
        .I4(timmer_reg[15]),
        .I5(timmer_reg[17]),
        .O(timeout_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    timeout_i_5
       (.I0(timeout_i_6_n_0),
        .I1(timmer_reg[16]),
        .I2(timmer_reg[4]),
        .I3(timmer_reg[24]),
        .I4(timmer_reg[0]),
        .I5(timeout_i_7_n_0),
        .O(timeout_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    timeout_i_6
       (.I0(timmer_reg[27]),
        .I1(timmer_reg[26]),
        .I2(timmer_reg[5]),
        .I3(timmer_reg[6]),
        .O(timeout_i_6_n_0));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    timeout_i_7
       (.I0(timeout_i_8_n_0),
        .I1(timmer_reg[23]),
        .I2(timmer_reg[1]),
        .I3(timmer_reg[2]),
        .I4(timmer_reg[3]),
        .O(timeout_i_7_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    timeout_i_8
       (.I0(timmer_reg[12]),
        .I1(timmer_reg[14]),
        .I2(timmer_reg[11]),
        .I3(timmer_reg[13]),
        .O(timeout_i_8_n_0));
  (* KEEP = "yes" *) 
  FDCE timeout_reg
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(timeout__0),
        .Q(timeout));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \timmer[0]_i_1 
       (.I0(\timmer[0]_i_3_n_0 ),
        .I1(timmer_reg[27]),
        .I2(timmer_reg[26]),
        .I3(\timmer_reg[0]_i_4_n_0 ),
        .I4(DMA_AXIS_tlast),
        .I5(timeout_i_3_n_0),
        .O(\timmer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timmer[0]_i_10 
       (.I0(timmer_reg[5]),
        .I1(timmer_reg[4]),
        .I2(timmer_reg[0]),
        .I3(timmer_reg[3]),
        .I4(timmer_reg[1]),
        .I5(timmer_reg[2]),
        .O(\timmer[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_12 
       (.I0(dma_cnt[31]),
        .I1(in03[31]),
        .I2(in03[30]),
        .I3(dma_cnt[30]),
        .O(\timmer[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_13 
       (.I0(dma_cnt[29]),
        .I1(in03[29]),
        .I2(in03[28]),
        .I3(dma_cnt[28]),
        .O(\timmer[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_14 
       (.I0(dma_cnt[27]),
        .I1(in03[27]),
        .I2(in03[26]),
        .I3(dma_cnt[26]),
        .O(\timmer[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_15 
       (.I0(dma_cnt[25]),
        .I1(in03[25]),
        .I2(in03[24]),
        .I3(dma_cnt[24]),
        .O(\timmer[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_16 
       (.I0(in03[31]),
        .I1(dma_cnt[31]),
        .I2(in03[30]),
        .I3(dma_cnt[30]),
        .O(\timmer[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_17 
       (.I0(in03[29]),
        .I1(dma_cnt[29]),
        .I2(in03[28]),
        .I3(dma_cnt[28]),
        .O(\timmer[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_18 
       (.I0(in03[26]),
        .I1(dma_cnt[26]),
        .I2(in03[27]),
        .I3(dma_cnt[27]),
        .O(\timmer[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_19 
       (.I0(in03[25]),
        .I1(dma_cnt[25]),
        .I2(in03[24]),
        .I3(dma_cnt[24]),
        .O(\timmer[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_21 
       (.I0(dma_cnt[23]),
        .I1(in03[23]),
        .I2(in03[22]),
        .I3(dma_cnt[22]),
        .O(\timmer[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_22 
       (.I0(dma_cnt[21]),
        .I1(in03[21]),
        .I2(in03[20]),
        .I3(dma_cnt[20]),
        .O(\timmer[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_23 
       (.I0(dma_cnt[19]),
        .I1(in03[19]),
        .I2(in03[18]),
        .I3(dma_cnt[18]),
        .O(\timmer[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_24 
       (.I0(dma_cnt[17]),
        .I1(in03[17]),
        .I2(in03[16]),
        .I3(dma_cnt[16]),
        .O(\timmer[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_25 
       (.I0(in03[23]),
        .I1(dma_cnt[23]),
        .I2(in03[22]),
        .I3(dma_cnt[22]),
        .O(\timmer[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_26 
       (.I0(in03[20]),
        .I1(dma_cnt[20]),
        .I2(in03[21]),
        .I3(dma_cnt[21]),
        .O(\timmer[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_27 
       (.I0(in03[19]),
        .I1(dma_cnt[19]),
        .I2(in03[18]),
        .I3(dma_cnt[18]),
        .O(\timmer[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_28 
       (.I0(in03[17]),
        .I1(dma_cnt[17]),
        .I2(in03[16]),
        .I3(dma_cnt[16]),
        .O(\timmer[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A88888A88)) 
    \timmer[0]_i_3 
       (.I0(timmer_reg[24]),
        .I1(timmer_reg[23]),
        .I2(\timmer[0]_i_9_n_0 ),
        .I3(timmer_reg[6]),
        .I4(\timmer[0]_i_10_n_0 ),
        .I5(timeout_i_4_n_0),
        .O(\timmer[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_30 
       (.I0(dma_cnt[15]),
        .I1(in03[15]),
        .I2(in03[14]),
        .I3(dma_cnt[14]),
        .O(\timmer[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_31 
       (.I0(dma_cnt[13]),
        .I1(in03[13]),
        .I2(in03[12]),
        .I3(dma_cnt[12]),
        .O(\timmer[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_32 
       (.I0(dma_cnt[11]),
        .I1(in03[11]),
        .I2(in03[10]),
        .I3(dma_cnt[10]),
        .O(\timmer[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_33 
       (.I0(dma_cnt[9]),
        .I1(in03[9]),
        .I2(in03[8]),
        .I3(dma_cnt[8]),
        .O(\timmer[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_34 
       (.I0(in03[14]),
        .I1(dma_cnt[14]),
        .I2(in03[15]),
        .I3(dma_cnt[15]),
        .O(\timmer[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_35 
       (.I0(in03[13]),
        .I1(dma_cnt[13]),
        .I2(in03[12]),
        .I3(dma_cnt[12]),
        .O(\timmer[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_36 
       (.I0(in03[11]),
        .I1(dma_cnt[11]),
        .I2(in03[10]),
        .I3(dma_cnt[10]),
        .O(\timmer[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_37 
       (.I0(in03[8]),
        .I1(dma_cnt[8]),
        .I2(in03[9]),
        .I3(dma_cnt[9]),
        .O(\timmer[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_38 
       (.I0(dma_cnt[7]),
        .I1(in03[7]),
        .I2(in03[6]),
        .I3(dma_cnt[6]),
        .O(\timmer[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \timmer[0]_i_39 
       (.I0(dma_cnt[5]),
        .I1(in03[5]),
        .I2(in03[4]),
        .I3(dma_cnt[4]),
        .O(\timmer[0]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \timmer[0]_i_40 
       (.I0(dma_cnt[3]),
        .I1(in03[3]),
        .I2(dma_cnt[2]),
        .O(\timmer[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \timmer[0]_i_41 
       (.I0(dma_cnt[0]),
        .I1(dma_cnt[1]),
        .O(\timmer[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_42 
       (.I0(in03[7]),
        .I1(dma_cnt[7]),
        .I2(in03[6]),
        .I3(dma_cnt[6]),
        .O(\timmer[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \timmer[0]_i_43 
       (.I0(in03[5]),
        .I1(dma_cnt[5]),
        .I2(in03[4]),
        .I3(dma_cnt[4]),
        .O(\timmer[0]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \timmer[0]_i_44 
       (.I0(dma_cnt[2]),
        .I1(in03[3]),
        .I2(dma_cnt[3]),
        .O(\timmer[0]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[0]_i_45 
       (.I0(dma_cnt[1]),
        .I1(dma_cnt[0]),
        .O(\timmer[0]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[0]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[3]),
        .O(\timmer[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[0]_i_6 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[2]),
        .O(\timmer[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[0]_i_7 
       (.I0(timmer_reg[1]),
        .I1(\timmer_reg[0]_i_4_n_0 ),
        .O(\timmer[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \timmer[0]_i_8 
       (.I0(timmer_reg[0]),
        .I1(\timmer_reg[0]_i_4_n_0 ),
        .O(\timmer[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAFAF)) 
    \timmer[0]_i_9 
       (.I0(timeout_i_2_n_0),
        .I1(timmer_reg[15]),
        .I2(timmer_reg[17]),
        .I3(timeout_i_8_n_0),
        .I4(timmer_reg[16]),
        .O(\timmer[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[12]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[15]),
        .O(\timmer[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[12]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[14]),
        .O(\timmer[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[12]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[13]),
        .O(\timmer[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[12]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[12]),
        .O(\timmer[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[16]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[19]),
        .O(\timmer[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[16]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[18]),
        .O(\timmer[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[16]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[17]),
        .O(\timmer[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[16]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[16]),
        .O(\timmer[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[20]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[23]),
        .O(\timmer[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[20]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[22]),
        .O(\timmer[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[20]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[21]),
        .O(\timmer[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[20]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[20]),
        .O(\timmer[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[24]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[27]),
        .O(\timmer[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[24]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[26]),
        .O(\timmer[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[24]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[25]),
        .O(\timmer[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[24]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[24]),
        .O(\timmer[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[28]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[31]),
        .O(\timmer[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[28]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[30]),
        .O(\timmer[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[28]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[29]),
        .O(\timmer[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[28]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[28]),
        .O(\timmer[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[4]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[7]),
        .O(\timmer[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[4]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[6]),
        .O(\timmer[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[4]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[5]),
        .O(\timmer[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[4]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[4]),
        .O(\timmer[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[8]_i_2 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[11]),
        .O(\timmer[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[8]_i_3 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[10]),
        .O(\timmer[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[8]_i_4 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[9]),
        .O(\timmer[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timmer[8]_i_5 
       (.I0(\timmer_reg[0]_i_4_n_0 ),
        .I1(timmer_reg[8]),
        .O(\timmer[8]_i_5_n_0 ));
  FDCE \timmer_reg[0] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[0]_i_2_n_7 ),
        .Q(timmer_reg[0]));
  CARRY4 \timmer_reg[0]_i_11 
       (.CI(\timmer_reg[0]_i_20_n_0 ),
        .CO({\timmer_reg[0]_i_11_n_0 ,\timmer_reg[0]_i_11_n_1 ,\timmer_reg[0]_i_11_n_2 ,\timmer_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\timmer[0]_i_21_n_0 ,\timmer[0]_i_22_n_0 ,\timmer[0]_i_23_n_0 ,\timmer[0]_i_24_n_0 }),
        .O(\NLW_timmer_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\timmer[0]_i_25_n_0 ,\timmer[0]_i_26_n_0 ,\timmer[0]_i_27_n_0 ,\timmer[0]_i_28_n_0 }));
  CARRY4 \timmer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\timmer_reg[0]_i_2_n_0 ,\timmer_reg[0]_i_2_n_1 ,\timmer_reg[0]_i_2_n_2 ,\timmer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\timmer_reg[0]_i_4_n_0 }),
        .O({\timmer_reg[0]_i_2_n_4 ,\timmer_reg[0]_i_2_n_5 ,\timmer_reg[0]_i_2_n_6 ,\timmer_reg[0]_i_2_n_7 }),
        .S({\timmer[0]_i_5_n_0 ,\timmer[0]_i_6_n_0 ,\timmer[0]_i_7_n_0 ,\timmer[0]_i_8_n_0 }));
  CARRY4 \timmer_reg[0]_i_20 
       (.CI(\timmer_reg[0]_i_29_n_0 ),
        .CO({\timmer_reg[0]_i_20_n_0 ,\timmer_reg[0]_i_20_n_1 ,\timmer_reg[0]_i_20_n_2 ,\timmer_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\timmer[0]_i_30_n_0 ,\timmer[0]_i_31_n_0 ,\timmer[0]_i_32_n_0 ,\timmer[0]_i_33_n_0 }),
        .O(\NLW_timmer_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\timmer[0]_i_34_n_0 ,\timmer[0]_i_35_n_0 ,\timmer[0]_i_36_n_0 ,\timmer[0]_i_37_n_0 }));
  CARRY4 \timmer_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\timmer_reg[0]_i_29_n_0 ,\timmer_reg[0]_i_29_n_1 ,\timmer_reg[0]_i_29_n_2 ,\timmer_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\timmer[0]_i_38_n_0 ,\timmer[0]_i_39_n_0 ,\timmer[0]_i_40_n_0 ,\timmer[0]_i_41_n_0 }),
        .O(\NLW_timmer_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\timmer[0]_i_42_n_0 ,\timmer[0]_i_43_n_0 ,\timmer[0]_i_44_n_0 ,\timmer[0]_i_45_n_0 }));
  CARRY4 \timmer_reg[0]_i_4 
       (.CI(\timmer_reg[0]_i_11_n_0 ),
        .CO({\timmer_reg[0]_i_4_n_0 ,\timmer_reg[0]_i_4_n_1 ,\timmer_reg[0]_i_4_n_2 ,\timmer_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\timmer[0]_i_12_n_0 ,\timmer[0]_i_13_n_0 ,\timmer[0]_i_14_n_0 ,\timmer[0]_i_15_n_0 }),
        .O(\NLW_timmer_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\timmer[0]_i_16_n_0 ,\timmer[0]_i_17_n_0 ,\timmer[0]_i_18_n_0 ,\timmer[0]_i_19_n_0 }));
  FDCE \timmer_reg[10] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[8]_i_1_n_5 ),
        .Q(timmer_reg[10]));
  FDCE \timmer_reg[11] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[8]_i_1_n_4 ),
        .Q(timmer_reg[11]));
  FDCE \timmer_reg[12] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[12]_i_1_n_7 ),
        .Q(timmer_reg[12]));
  CARRY4 \timmer_reg[12]_i_1 
       (.CI(\timmer_reg[8]_i_1_n_0 ),
        .CO({\timmer_reg[12]_i_1_n_0 ,\timmer_reg[12]_i_1_n_1 ,\timmer_reg[12]_i_1_n_2 ,\timmer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[12]_i_1_n_4 ,\timmer_reg[12]_i_1_n_5 ,\timmer_reg[12]_i_1_n_6 ,\timmer_reg[12]_i_1_n_7 }),
        .S({\timmer[12]_i_2_n_0 ,\timmer[12]_i_3_n_0 ,\timmer[12]_i_4_n_0 ,\timmer[12]_i_5_n_0 }));
  FDCE \timmer_reg[13] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[12]_i_1_n_6 ),
        .Q(timmer_reg[13]));
  FDCE \timmer_reg[14] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[12]_i_1_n_5 ),
        .Q(timmer_reg[14]));
  FDCE \timmer_reg[15] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[12]_i_1_n_4 ),
        .Q(timmer_reg[15]));
  FDCE \timmer_reg[16] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[16]_i_1_n_7 ),
        .Q(timmer_reg[16]));
  CARRY4 \timmer_reg[16]_i_1 
       (.CI(\timmer_reg[12]_i_1_n_0 ),
        .CO({\timmer_reg[16]_i_1_n_0 ,\timmer_reg[16]_i_1_n_1 ,\timmer_reg[16]_i_1_n_2 ,\timmer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[16]_i_1_n_4 ,\timmer_reg[16]_i_1_n_5 ,\timmer_reg[16]_i_1_n_6 ,\timmer_reg[16]_i_1_n_7 }),
        .S({\timmer[16]_i_2_n_0 ,\timmer[16]_i_3_n_0 ,\timmer[16]_i_4_n_0 ,\timmer[16]_i_5_n_0 }));
  FDCE \timmer_reg[17] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[16]_i_1_n_6 ),
        .Q(timmer_reg[17]));
  FDCE \timmer_reg[18] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[16]_i_1_n_5 ),
        .Q(timmer_reg[18]));
  FDCE \timmer_reg[19] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[16]_i_1_n_4 ),
        .Q(timmer_reg[19]));
  FDCE \timmer_reg[1] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[0]_i_2_n_6 ),
        .Q(timmer_reg[1]));
  FDCE \timmer_reg[20] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[20]_i_1_n_7 ),
        .Q(timmer_reg[20]));
  CARRY4 \timmer_reg[20]_i_1 
       (.CI(\timmer_reg[16]_i_1_n_0 ),
        .CO({\timmer_reg[20]_i_1_n_0 ,\timmer_reg[20]_i_1_n_1 ,\timmer_reg[20]_i_1_n_2 ,\timmer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[20]_i_1_n_4 ,\timmer_reg[20]_i_1_n_5 ,\timmer_reg[20]_i_1_n_6 ,\timmer_reg[20]_i_1_n_7 }),
        .S({\timmer[20]_i_2_n_0 ,\timmer[20]_i_3_n_0 ,\timmer[20]_i_4_n_0 ,\timmer[20]_i_5_n_0 }));
  FDCE \timmer_reg[21] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[20]_i_1_n_6 ),
        .Q(timmer_reg[21]));
  FDCE \timmer_reg[22] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[20]_i_1_n_5 ),
        .Q(timmer_reg[22]));
  FDCE \timmer_reg[23] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[20]_i_1_n_4 ),
        .Q(timmer_reg[23]));
  FDCE \timmer_reg[24] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[24]_i_1_n_7 ),
        .Q(timmer_reg[24]));
  CARRY4 \timmer_reg[24]_i_1 
       (.CI(\timmer_reg[20]_i_1_n_0 ),
        .CO({\timmer_reg[24]_i_1_n_0 ,\timmer_reg[24]_i_1_n_1 ,\timmer_reg[24]_i_1_n_2 ,\timmer_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[24]_i_1_n_4 ,\timmer_reg[24]_i_1_n_5 ,\timmer_reg[24]_i_1_n_6 ,\timmer_reg[24]_i_1_n_7 }),
        .S({\timmer[24]_i_2_n_0 ,\timmer[24]_i_3_n_0 ,\timmer[24]_i_4_n_0 ,\timmer[24]_i_5_n_0 }));
  FDCE \timmer_reg[25] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[24]_i_1_n_6 ),
        .Q(timmer_reg[25]));
  FDCE \timmer_reg[26] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[24]_i_1_n_5 ),
        .Q(timmer_reg[26]));
  FDCE \timmer_reg[27] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[24]_i_1_n_4 ),
        .Q(timmer_reg[27]));
  FDCE \timmer_reg[28] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[28]_i_1_n_7 ),
        .Q(timmer_reg[28]));
  CARRY4 \timmer_reg[28]_i_1 
       (.CI(\timmer_reg[24]_i_1_n_0 ),
        .CO({\NLW_timmer_reg[28]_i_1_CO_UNCONNECTED [3],\timmer_reg[28]_i_1_n_1 ,\timmer_reg[28]_i_1_n_2 ,\timmer_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[28]_i_1_n_4 ,\timmer_reg[28]_i_1_n_5 ,\timmer_reg[28]_i_1_n_6 ,\timmer_reg[28]_i_1_n_7 }),
        .S({\timmer[28]_i_2_n_0 ,\timmer[28]_i_3_n_0 ,\timmer[28]_i_4_n_0 ,\timmer[28]_i_5_n_0 }));
  FDCE \timmer_reg[29] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[28]_i_1_n_6 ),
        .Q(timmer_reg[29]));
  FDCE \timmer_reg[2] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[0]_i_2_n_5 ),
        .Q(timmer_reg[2]));
  FDCE \timmer_reg[30] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[28]_i_1_n_5 ),
        .Q(timmer_reg[30]));
  FDCE \timmer_reg[31] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[28]_i_1_n_4 ),
        .Q(timmer_reg[31]));
  FDCE \timmer_reg[3] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[0]_i_2_n_4 ),
        .Q(timmer_reg[3]));
  FDCE \timmer_reg[4] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[4]_i_1_n_7 ),
        .Q(timmer_reg[4]));
  CARRY4 \timmer_reg[4]_i_1 
       (.CI(\timmer_reg[0]_i_2_n_0 ),
        .CO({\timmer_reg[4]_i_1_n_0 ,\timmer_reg[4]_i_1_n_1 ,\timmer_reg[4]_i_1_n_2 ,\timmer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[4]_i_1_n_4 ,\timmer_reg[4]_i_1_n_5 ,\timmer_reg[4]_i_1_n_6 ,\timmer_reg[4]_i_1_n_7 }),
        .S({\timmer[4]_i_2_n_0 ,\timmer[4]_i_3_n_0 ,\timmer[4]_i_4_n_0 ,\timmer[4]_i_5_n_0 }));
  FDCE \timmer_reg[5] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[4]_i_1_n_6 ),
        .Q(timmer_reg[5]));
  FDCE \timmer_reg[6] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[4]_i_1_n_5 ),
        .Q(timmer_reg[6]));
  FDCE \timmer_reg[7] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[4]_i_1_n_4 ),
        .Q(timmer_reg[7]));
  FDCE \timmer_reg[8] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[8]_i_1_n_7 ),
        .Q(timmer_reg[8]));
  CARRY4 \timmer_reg[8]_i_1 
       (.CI(\timmer_reg[4]_i_1_n_0 ),
        .CO({\timmer_reg[8]_i_1_n_0 ,\timmer_reg[8]_i_1_n_1 ,\timmer_reg[8]_i_1_n_2 ,\timmer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timmer_reg[8]_i_1_n_4 ,\timmer_reg[8]_i_1_n_5 ,\timmer_reg[8]_i_1_n_6 ,\timmer_reg[8]_i_1_n_7 }),
        .S({\timmer[8]_i_2_n_0 ,\timmer[8]_i_3_n_0 ,\timmer[8]_i_4_n_0 ,\timmer[8]_i_5_n_0 }));
  FDCE \timmer_reg[9] 
       (.C(DMA_CLK),
        .CE(\timmer[0]_i_1_n_0 ),
        .CLR(afifo_inst_i_1_n_0),
        .D(\timmer_reg[8]_i_1_n_6 ),
        .Q(timmer_reg[9]));
  LUT3 #(
    .INIT(8'h32)) 
    tvalid_en_i_1
       (.I0(adc_buf_rd_d0),
        .I1(DMA_AXIS_tready),
        .I2(tvalid_en),
        .O(tvalid_en_i_1_n_0));
  FDCE tvalid_en_reg
       (.C(DMA_CLK),
        .CE(1'b1),
        .CLR(afifo_inst_i_1_n_0),
        .D(tvalid_en_i_1_n_0),
        .Q(tvalid_en));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00F7)) 
    \wait_cnt[0]_i_1 
       (.I0(\wait_cnt_reg_n_0_[2] ),
        .I1(\wait_cnt_reg_n_0_[4] ),
        .I2(\wait_cnt[0]_i_2_n_0 ),
        .I3(\wait_cnt_reg_n_0_[0] ),
        .O(wait_cnt[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_cnt[0]_i_2 
       (.I0(\wait_cnt_reg_n_0_[1] ),
        .I1(\wait_cnt_reg_n_0_[6] ),
        .I2(\wait_cnt_reg_n_0_[7] ),
        .I3(\wait_cnt_reg_n_0_[5] ),
        .I4(\wait_cnt_reg_n_0_[3] ),
        .O(\wait_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1 
       (.I0(\wait_cnt_reg_n_0_[0] ),
        .I1(\wait_cnt_reg_n_0_[1] ),
        .O(wait_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \wait_cnt[2]_i_1 
       (.I0(\wait_cnt_reg_n_0_[4] ),
        .I1(\wait_cnt_reg_n_0_[0] ),
        .I2(\wait_cnt_reg_n_0_[1] ),
        .I3(\wait_cnt_reg_n_0_[2] ),
        .I4(\wait_cnt[4]_i_2_n_0 ),
        .O(wait_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wait_cnt[3]_i_1 
       (.I0(\wait_cnt_reg_n_0_[2] ),
        .I1(\wait_cnt_reg_n_0_[0] ),
        .I2(\wait_cnt_reg_n_0_[1] ),
        .I3(\wait_cnt_reg_n_0_[3] ),
        .O(wait_cnt[3]));
  LUT6 #(
    .INIT(64'hFFFF800055F58000)) 
    \wait_cnt[4]_i_1 
       (.I0(\wait_cnt_reg_n_0_[2] ),
        .I1(\wait_cnt_reg_n_0_[1] ),
        .I2(\wait_cnt_reg_n_0_[0] ),
        .I3(\wait_cnt_reg_n_0_[3] ),
        .I4(\wait_cnt_reg_n_0_[4] ),
        .I5(\wait_cnt[4]_i_2_n_0 ),
        .O(wait_cnt[4]));
  LUT6 #(
    .INIT(64'h7777777777777776)) 
    \wait_cnt[4]_i_2 
       (.I0(\wait_cnt_reg_n_0_[0] ),
        .I1(\wait_cnt_reg_n_0_[1] ),
        .I2(\wait_cnt_reg_n_0_[6] ),
        .I3(\wait_cnt_reg_n_0_[7] ),
        .I4(\wait_cnt_reg_n_0_[5] ),
        .I5(\wait_cnt_reg_n_0_[3] ),
        .O(\wait_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wait_cnt[5]_i_1 
       (.I0(\wait_cnt_reg_n_0_[2] ),
        .I1(\wait_cnt_reg_n_0_[4] ),
        .I2(\wait_cnt_reg_n_0_[1] ),
        .I3(\wait_cnt_reg_n_0_[0] ),
        .I4(\wait_cnt_reg_n_0_[3] ),
        .I5(\wait_cnt_reg_n_0_[5] ),
        .O(wait_cnt[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wait_cnt[6]_i_1 
       (.I0(\wait_cnt_reg_n_0_[5] ),
        .I1(\wait_cnt_reg_n_0_[3] ),
        .I2(\wait_cnt[6]_i_2_n_0 ),
        .I3(\wait_cnt_reg_n_0_[4] ),
        .I4(\wait_cnt_reg_n_0_[2] ),
        .I5(\wait_cnt_reg_n_0_[6] ),
        .O(wait_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wait_cnt[6]_i_2 
       (.I0(\wait_cnt_reg_n_0_[0] ),
        .I1(\wait_cnt_reg_n_0_[1] ),
        .O(\wait_cnt[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \wait_cnt[7]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\wait_cnt[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \wait_cnt[7]_i_2 
       (.I0(\wait_cnt_reg_n_0_[6] ),
        .I1(\wait_cnt[7]_i_3_n_0 ),
        .I2(\wait_cnt_reg_n_0_[7] ),
        .O(wait_cnt[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wait_cnt[7]_i_3 
       (.I0(\wait_cnt_reg_n_0_[2] ),
        .I1(\wait_cnt_reg_n_0_[4] ),
        .I2(\wait_cnt_reg_n_0_[1] ),
        .I3(\wait_cnt_reg_n_0_[0] ),
        .I4(\wait_cnt_reg_n_0_[3] ),
        .I5(\wait_cnt_reg_n_0_[5] ),
        .O(\wait_cnt[7]_i_3_n_0 ));
  FDCE \wait_cnt_reg[0] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[0]),
        .Q(\wait_cnt_reg_n_0_[0] ));
  FDCE \wait_cnt_reg[1] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[1]),
        .Q(\wait_cnt_reg_n_0_[1] ));
  FDCE \wait_cnt_reg[2] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[2]),
        .Q(\wait_cnt_reg_n_0_[2] ));
  FDCE \wait_cnt_reg[3] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[3]),
        .Q(\wait_cnt_reg_n_0_[3] ));
  FDCE \wait_cnt_reg[4] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[4]),
        .Q(\wait_cnt_reg_n_0_[4] ));
  FDCE \wait_cnt_reg[5] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[5]),
        .Q(\wait_cnt_reg_n_0_[5] ));
  FDCE \wait_cnt_reg[6] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[6]),
        .Q(\wait_cnt_reg_n_0_[6] ));
  FDCE \wait_cnt_reg[7] 
       (.C(adc_clk),
        .CE(\wait_cnt[7]_i_1_n_0 ),
        .CLR(\sample_len_d0[31]_i_1_n_0 ),
        .D(wait_cnt[7]),
        .Q(\wait_cnt_reg_n_0_[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0
   (S_AXI_ARREADY,
    ad7606_os,
    ad7606_cs,
    ad7606_rd,
    ad7606_reset,
    ad7606_convstab,
    m00_axis_tdata,
    m00_axis_tkeep,
    m00_axis_tlast,
    m00_axis_tvalid,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    adc_clk,
    adc_rst_n,
    ad7606_data,
    ad7606_busy,
    ad7606_first_data,
    m00_axis_tready,
    m00_axis_aresetn,
    m00_axis_aclk,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_ARREADY;
  output [2:0]ad7606_os;
  output ad7606_cs;
  output ad7606_rd;
  output ad7606_reset;
  output ad7606_convstab;
  output [63:0]m00_axis_tdata;
  output [7:0]m00_axis_tkeep;
  output m00_axis_tlast;
  output m00_axis_tvalid;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input adc_clk;
  input adc_rst_n;
  input [15:0]ad7606_data;
  input ad7606_busy;
  input ad7606_first_data;
  input m00_axis_tready;
  input m00_axis_aresetn;
  input m00_axis_aclk;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire ad7606_busy;
  wire ad7606_convstab;
  wire ad7606_cs;
  wire [15:0]ad7606_data;
  wire ad7606_first_data;
  wire [2:0]ad7606_os;
  wire ad7606_rd;
  wire ad7606_reset;
  wire adc_clk;
  wire adc_rst_n;
  wire m00_axis_aclk;
  wire m00_axis_aresetn;
  wire [63:0]m00_axis_tdata;
  wire [7:0]m00_axis_tkeep;
  wire m00_axis_tlast;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0_S00_AXI ad7606_sample_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .ad7606_busy(ad7606_busy),
        .ad7606_convstab(ad7606_convstab),
        .ad7606_cs(ad7606_cs),
        .ad7606_data(ad7606_data),
        .ad7606_first_data(ad7606_first_data),
        .ad7606_os(ad7606_os),
        .ad7606_rd(ad7606_rd),
        .ad7606_reset(ad7606_reset),
        .adc_clk(adc_clk),
        .adc_rst_n(adc_rst_n),
        .m00_axis_aclk(m00_axis_aclk),
        .m00_axis_aresetn(m00_axis_aresetn),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tkeep(m00_axis_tkeep),
        .m00_axis_tlast(m00_axis_tlast),
        .m00_axis_tready(m00_axis_tready),
        .m00_axis_tvalid(m00_axis_tvalid),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0_S00_AXI
   (S_AXI_ARREADY,
    ad7606_os,
    ad7606_cs,
    ad7606_rd,
    ad7606_reset,
    ad7606_convstab,
    m00_axis_tdata,
    m00_axis_tkeep,
    m00_axis_tlast,
    m00_axis_tvalid,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    adc_clk,
    adc_rst_n,
    ad7606_data,
    ad7606_busy,
    ad7606_first_data,
    m00_axis_tready,
    m00_axis_aresetn,
    m00_axis_aclk,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_ARREADY;
  output [2:0]ad7606_os;
  output ad7606_cs;
  output ad7606_rd;
  output ad7606_reset;
  output ad7606_convstab;
  output [63:0]m00_axis_tdata;
  output [7:0]m00_axis_tkeep;
  output m00_axis_tlast;
  output m00_axis_tvalid;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input adc_clk;
  input adc_rst_n;
  input [15:0]ad7606_data;
  input ad7606_busy;
  input ad7606_first_data;
  input m00_axis_tready;
  input m00_axis_aresetn;
  input m00_axis_aclk;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire ad7606_busy;
  wire ad7606_convstab;
  wire ad7606_cs;
  wire [15:0]ad7606_data;
  wire ad7606_first_data;
  wire [2:0]ad7606_os;
  wire ad7606_rd;
  wire ad7606_reset;
  wire adc_clk;
  wire adc_rst_n;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready_i_1_n_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire m00_axis_aclk;
  wire m00_axis_aresetn;
  wire [63:0]m00_axis_tdata;
  wire [7:0]m00_axis_tkeep;
  wire m00_axis_tlast;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire [1:0]p_0_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [15:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [15:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[31]_i_2_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire \slv_reg3_reg_n_0_[16] ;
  wire \slv_reg3_reg_n_0_[17] ;
  wire \slv_reg3_reg_n_0_[18] ;
  wire \slv_reg3_reg_n_0_[19] ;
  wire \slv_reg3_reg_n_0_[20] ;
  wire \slv_reg3_reg_n_0_[21] ;
  wire \slv_reg3_reg_n_0_[22] ;
  wire \slv_reg3_reg_n_0_[23] ;
  wire \slv_reg3_reg_n_0_[24] ;
  wire \slv_reg3_reg_n_0_[25] ;
  wire \slv_reg3_reg_n_0_[26] ;
  wire \slv_reg3_reg_n_0_[27] ;
  wire \slv_reg3_reg_n_0_[28] ;
  wire \slv_reg3_reg_n_0_[29] ;
  wire \slv_reg3_reg_n_0_[30] ;
  wire \slv_reg3_reg_n_0_[31] ;
  wire slv_reg_rden__0;
  wire NLW_sample_inst_st_clr_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_wvalid),
        .I1(aw_en_reg_n_0),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_wvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_wvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_wvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(slv_reg0[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(\slv_reg1_reg_n_0_[16] ),
        .I1(slv_reg0[16]),
        .I2(\slv_reg3_reg_n_0_[16] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(\slv_reg1_reg_n_0_[17] ),
        .I1(slv_reg0[17]),
        .I2(\slv_reg3_reg_n_0_[17] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(\slv_reg1_reg_n_0_[18] ),
        .I1(slv_reg0[18]),
        .I2(\slv_reg3_reg_n_0_[18] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(\slv_reg1_reg_n_0_[19] ),
        .I1(slv_reg0[19]),
        .I2(\slv_reg3_reg_n_0_[19] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(slv_reg0[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(\slv_reg1_reg_n_0_[20] ),
        .I1(slv_reg0[20]),
        .I2(\slv_reg3_reg_n_0_[20] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(\slv_reg1_reg_n_0_[21] ),
        .I1(slv_reg0[21]),
        .I2(\slv_reg3_reg_n_0_[21] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(\slv_reg1_reg_n_0_[22] ),
        .I1(slv_reg0[22]),
        .I2(\slv_reg3_reg_n_0_[22] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(\slv_reg1_reg_n_0_[23] ),
        .I1(slv_reg0[23]),
        .I2(\slv_reg3_reg_n_0_[23] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(\slv_reg1_reg_n_0_[24] ),
        .I1(slv_reg0[24]),
        .I2(\slv_reg3_reg_n_0_[24] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(\slv_reg1_reg_n_0_[25] ),
        .I1(slv_reg0[25]),
        .I2(\slv_reg3_reg_n_0_[25] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(\slv_reg1_reg_n_0_[26] ),
        .I1(slv_reg0[26]),
        .I2(\slv_reg3_reg_n_0_[26] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(\slv_reg1_reg_n_0_[27] ),
        .I1(slv_reg0[27]),
        .I2(\slv_reg3_reg_n_0_[27] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(\slv_reg1_reg_n_0_[28] ),
        .I1(slv_reg0[28]),
        .I2(\slv_reg3_reg_n_0_[28] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(\slv_reg1_reg_n_0_[29] ),
        .I1(slv_reg0[29]),
        .I2(\slv_reg3_reg_n_0_[29] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(slv_reg0[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(\slv_reg1_reg_n_0_[30] ),
        .I1(slv_reg0[30]),
        .I2(\slv_reg3_reg_n_0_[30] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_1 
       (.I0(\slv_reg1_reg_n_0_[31] ),
        .I1(slv_reg0[31]),
        .I2(\slv_reg3_reg_n_0_[31] ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(slv_reg0[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(slv_reg0[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(slv_reg0[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(slv_reg0[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(slv_reg0[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(slv_reg0[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(slv_reg0[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    axi_wready_i_1
       (.I0(S_AXI_WREADY),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  (* S_IDLE = "0" *) 
  (* S_SAMPLE = "1" *) 
  (* S_SAMP_WAIT = "2" *) 
  (* delay_500ms = "25000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample sample_inst
       (.DMA_AXIS_tdata(m00_axis_tdata),
        .DMA_AXIS_tkeep(m00_axis_tkeep),
        .DMA_AXIS_tlast(m00_axis_tlast),
        .DMA_AXIS_tready(m00_axis_tready),
        .DMA_AXIS_tvalid(m00_axis_tvalid),
        .DMA_CLK(m00_axis_aclk),
        .DMA_RST_N(m00_axis_aresetn),
        .ad7606_busy(ad7606_busy),
        .ad7606_convstab(ad7606_convstab),
        .ad7606_cs(ad7606_cs),
        .ad7606_data(ad7606_data),
        .ad7606_first_data(ad7606_first_data),
        .ad7606_os(ad7606_os),
        .ad7606_rd(ad7606_rd),
        .ad7606_reset(ad7606_reset),
        .adc_clk(adc_clk),
        .adc_rst_n(adc_rst_n),
        .ch_sel(slv_reg2[7:0]),
        .gate(slv_reg1),
        .gate_high(slv_reg3),
        .glitch_time(slv_reg2),
        .sample_len(slv_reg0),
        .sample_start(1'b1),
        .st_clr(NLW_sample_inst_st_clr_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0010)) 
    \slv_reg0[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \slv_reg0[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[2]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \slv_reg0[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[3]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \slv_reg0[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(s00_axi_wstrb[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg1[15]_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \slv_reg1[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \slv_reg1[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg1[7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg2[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg2[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg2[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg2[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg3[15]_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg3[23]_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg3[31]_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg3[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg3[31]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .O(\slv_reg3[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg3[7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\slv_reg3[31]_i_2_n_0 ),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg3_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg3_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg3_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg3_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg3_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg3_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg3_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg3_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg3_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg3_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg3_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg3_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg3_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg3_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg3_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg3_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
endmodule

(* CHECK_LICENSE_TYPE = "afifo,fifo_generator_v13_2_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_1,Vivado 2017.4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_afifo
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    rd_data_count,
    wr_data_count);
  input rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000" *) input wr_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000" *) input rd_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [63:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [63:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "64" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "64" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1021" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1020" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "system_ad7606_sample_0_0,ad7606_sample_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ad7606_sample_v1_0,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (adc_clk,
    adc_rst_n,
    ad7606_data,
    ad7606_busy,
    ad7606_first_data,
    ad7606_os,
    ad7606_cs,
    ad7606_rd,
    ad7606_reset,
    ad7606_convstab,
    m00_axis_tdata,
    m00_axis_tkeep,
    m00_axis_tlast,
    m00_axis_tready,
    m00_axis_tvalid,
    m00_axis_aresetn,
    m00_axis_aclk,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 adc_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME adc_clk, ASSOCIATED_RESET adc_rst_n, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0" *) input adc_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 adc_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME adc_rst_n, POLARITY ACTIVE_LOW" *) input adc_rst_n;
  input [15:0]ad7606_data;
  input ad7606_busy;
  input ad7606_first_data;
  output [2:0]ad7606_os;
  output ad7606_cs;
  output ad7606_rd;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ad7606_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ad7606_reset, POLARITY ACTIVE_LOW" *) output ad7606_reset;
  output ad7606_convstab;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TDATA" *) output [63:0]m00_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TKEEP" *) output [7:0]m00_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TLAST" *) output m00_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TREADY" *) input m00_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) output m00_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m00_axis_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00_axis_aresetn, POLARITY ACTIVE_LOW" *) input m00_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m00_axis_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00_axis_aclk, ASSOCIATED_RESET m00_axis_aresetn, ASSOCIATED_BUSIF M00_AXIS, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0" *) input m00_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire ad7606_busy;
  wire ad7606_convstab;
  wire ad7606_cs;
  wire [15:0]ad7606_data;
  wire ad7606_first_data;
  wire [2:0]ad7606_os;
  wire ad7606_rd;
  wire ad7606_reset;
  wire adc_clk;
  wire adc_rst_n;
  wire m00_axis_aclk;
  wire m00_axis_aresetn;
  wire [63:0]m00_axis_tdata;
  wire [7:0]m00_axis_tkeep;
  wire m00_axis_tlast;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad7606_sample_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .ad7606_busy(ad7606_busy),
        .ad7606_convstab(ad7606_convstab),
        .ad7606_cs(ad7606_cs),
        .ad7606_data(ad7606_data),
        .ad7606_first_data(ad7606_first_data),
        .ad7606_os(ad7606_os),
        .ad7606_rd(ad7606_rd),
        .ad7606_reset(ad7606_reset),
        .adc_clk(adc_clk),
        .adc_rst_n(adc_rst_n),
        .m00_axis_aclk(m00_axis_aclk),
        .m00_axis_aresetn(m00_axis_aresetn),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tkeep(m00_axis_tkeep),
        .m00_axis_tlast(m00_axis_tlast),
        .m00_axis_tready(m00_axis_tready),
        .m00_axis_tvalid(m00_axis_tvalid),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* REG_OUTPUT = "1" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [9:0]src_in_bin;
  input dest_clk;
  output [9:0]dest_out_bin;

  wire [9:0]async_path;
  wire [8:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[1] ;
  wire [9:0]dest_out_bin;
  wire \dest_out_bin_ff[1]_i_2_n_0 ;
  wire \dest_out_bin_ff[2]_i_2_n_0 ;
  wire [8:0]gray_enc;
  wire src_clk;
  wire [9:0]src_in_bin;

  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [0]),
        .I2(\dest_graysync_ff[1] [2]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(binval[8]),
        .I5(\dest_out_bin_ff[1]_i_2_n_0 ),
        .O(binval[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [9]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_out_bin_ff[1]_i_2_n_0 ),
        .I5(\dest_graysync_ff[1] [1]),
        .O(binval[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[1]_i_2 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(\dest_out_bin_ff[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_out_bin_ff[2]_i_2_n_0 ),
        .I3(binval[8]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [2]),
        .O(binval[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_2 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [6]),
        .O(\dest_out_bin_ff[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(binval[8]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [7]),
        .I5(\dest_graysync_ff[1] [6]),
        .O(binval[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [7]),
        .O(binval[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [8]),
        .O(binval[8]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[5]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[6]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[7]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[8]),
        .O(gray_enc[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[9]),
        .O(gray_enc[8]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [9:0]src_in_bin;
  input dest_clk;
  output [9:0]dest_out_bin;

  wire [9:0]async_path;
  wire [8:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[1] ;
  wire [9:0]dest_out_bin;
  wire \dest_out_bin_ff[1]_i_2_n_0 ;
  wire \dest_out_bin_ff[2]_i_2_n_0 ;
  wire [8:0]gray_enc;
  wire src_clk;
  wire [9:0]src_in_bin;

  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [0]),
        .I2(\dest_graysync_ff[1] [2]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(binval[8]),
        .I5(\dest_out_bin_ff[1]_i_2_n_0 ),
        .O(binval[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [9]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_out_bin_ff[1]_i_2_n_0 ),
        .I5(\dest_graysync_ff[1] [1]),
        .O(binval[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[1]_i_2 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(\dest_out_bin_ff[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_out_bin_ff[2]_i_2_n_0 ),
        .I3(binval[8]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [2]),
        .O(binval[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_2 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [6]),
        .O(\dest_out_bin_ff[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(binval[8]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [7]),
        .I5(\dest_graysync_ff[1] [6]),
        .O(binval[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [7]),
        .O(binval[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [8]),
        .O(binval[8]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[0]),
        .I1(src_in_bin[1]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[2]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[3]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[4]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[5]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[6]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[7]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[8]),
        .O(gray_enc[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[9]),
        .O(gray_enc[8]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
   (S,
    WR_PNTR_RD,
    \rd_dc_i_reg[7] ,
    \rd_dc_i_reg[3] ,
    v1_reg,
    v1_reg_0,
    RD_PNTR_WR,
    Q,
    RD_PNTR,
    \gc0.count_reg[9] ,
    wr_clk,
    \gic0.gc0.count_d2_reg[9] ,
    rd_clk);
  output [1:0]S;
  output [8:0]WR_PNTR_RD;
  output [3:0]\rd_dc_i_reg[7] ;
  output [3:0]\rd_dc_i_reg[3] ;
  output [4:0]v1_reg;
  output [4:0]v1_reg_0;
  output [9:0]RD_PNTR_WR;
  input [3:0]Q;
  input [5:0]RD_PNTR;
  input [9:0]\gc0.count_reg[9] ;
  input wr_clk;
  input [9:0]\gic0.gc0.count_d2_reg[9] ;
  input rd_clk;

  wire [3:0]Q;
  wire [5:0]RD_PNTR;
  wire [9:0]RD_PNTR_WR;
  wire [1:0]S;
  wire [8:0]WR_PNTR_RD;
  wire [9:0]\gc0.count_reg[9] ;
  wire [9:0]\gic0.gc0.count_d2_reg[9] ;
  wire [9:9]p_24_out;
  wire rd_clk;
  wire [3:0]\rd_dc_i_reg[3] ;
  wire [3:0]\rd_dc_i_reg[7] ;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(WR_PNTR_RD[0]),
        .I1(RD_PNTR[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(RD_PNTR[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(WR_PNTR_RD[0]),
        .I1(\gc0.count_reg[9] [0]),
        .I2(WR_PNTR_RD[1]),
        .I3(\gc0.count_reg[9] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(WR_PNTR_RD[2]),
        .I1(RD_PNTR[2]),
        .I2(WR_PNTR_RD[3]),
        .I3(RD_PNTR[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(WR_PNTR_RD[2]),
        .I1(\gc0.count_reg[9] [2]),
        .I2(WR_PNTR_RD[3]),
        .I3(\gc0.count_reg[9] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(WR_PNTR_RD[4]),
        .I1(RD_PNTR[4]),
        .I2(WR_PNTR_RD[5]),
        .I3(RD_PNTR[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(WR_PNTR_RD[4]),
        .I1(\gc0.count_reg[9] [4]),
        .I2(WR_PNTR_RD[5]),
        .I3(\gc0.count_reg[9] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[7]),
        .I3(Q[1]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(WR_PNTR_RD[6]),
        .I1(\gc0.count_reg[9] [6]),
        .I2(WR_PNTR_RD[7]),
        .I3(\gc0.count_reg[9] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[2]),
        .I2(p_24_out),
        .I3(Q[3]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(WR_PNTR_RD[8]),
        .I1(\gc0.count_reg[9] [8]),
        .I2(p_24_out),
        .I3(\gc0.count_reg[9] [9]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1
       (.I0(WR_PNTR_RD[7]),
        .I1(Q[1]),
        .O(\rd_dc_i_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2__0
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[0]),
        .O(\rd_dc_i_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3__0
       (.I0(WR_PNTR_RD[5]),
        .I1(RD_PNTR[5]),
        .O(\rd_dc_i_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4__0
       (.I0(WR_PNTR_RD[4]),
        .I1(RD_PNTR[4]),
        .O(\rd_dc_i_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1__0
       (.I0(p_24_out),
        .I1(Q[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[2]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1__0
       (.I0(WR_PNTR_RD[3]),
        .I1(RD_PNTR[3]),
        .O(\rd_dc_i_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2__0
       (.I0(WR_PNTR_RD[2]),
        .I1(RD_PNTR[2]),
        .O(\rd_dc_i_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3__0
       (.I0(WR_PNTR_RD[1]),
        .I1(RD_PNTR[1]),
        .O(\rd_dc_i_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4__0
       (.I0(WR_PNTR_RD[0]),
        .I1(RD_PNTR[0]),
        .O(\rd_dc_i_reg[3] [0]));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(rd_clk),
        .src_in_bin({Q,RD_PNTR}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin({p_24_out,WR_PNTR_RD}),
        .src_clk(wr_clk),
        .src_in_bin(\gic0.gc0.count_d2_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
   (comp1,
    v1_reg);
  output comp1;
  input [4:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0
   (ram_full_fb_i_reg,
    v1_reg_0,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    out,
    wr_en,
    comp1);
  output ram_full_fb_i_reg;
  input [4:0]v1_reg_0;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input out;
  input wr_en;
  input comp1;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire ram_full_fb_i_reg;
  wire [4:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0[4]}));
  LUT5 #(
    .INIT(32'h55550400)) 
    ram_full_i_i_1
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(comp2),
        .I2(out),
        .I3(wr_en),
        .I4(comp1),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1
   (ram_empty_fb_i_reg,
    v1_reg,
    rd_en,
    out,
    comp1);
  output ram_empty_fb_i_reg;
  input [4:0]v1_reg;
  input rd_en;
  input out;
  input comp1;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_i_i_1
       (.I0(comp0),
        .I1(rd_en),
        .I2(out),
        .I3(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2
   (comp1,
    v1_reg_0);
  output comp1;
  input [4:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [4:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0[4]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
   (dout,
    wr_clk,
    din,
    \gic0.gc0.count_d2_reg[6] ,
    \gc0.count_d1_reg[9] ,
    Q,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[9] ,
    \gic0.gc0.count_d2_reg[8] ,
    \gic0.gc0.count_d2_reg[6]_0 ,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \gic0.gc0.count_d2_reg[9]_0 ,
    \gic0.gc0.count_d2_reg[7]_1 ,
    \gic0.gc0.count_d2_reg[8]_0 ,
    \gic0.gc0.count_d2_reg[7]_2 ,
    \gic0.gc0.count_d2_reg[8]_1 ,
    \gic0.gc0.count_d2_reg[7]_3 ,
    \gic0.gc0.count_d2_reg[8]_2 ,
    \gic0.gc0.count_d2_reg[7]_4 ,
    \gic0.gc0.count_d2_reg[8]_3 ,
    \gic0.gc0.count_d2_reg[7]_5 ,
    ADDRC,
    \gc0.count_d1_reg[5]_rep__0 ,
    \gc0.count_d1_reg[5]_rep__1 ,
    \gc0.count_d1_reg[5]_rep__2 ,
    \gc0.count_d1_reg[5]_rep__3 ,
    \gc0.count_d1_reg[5]_rep__4 ,
    RD_PNTR,
    \gc0.count_d1_reg[7]_rep ,
    \gc0.count_d1_reg[6]_rep ,
    E,
    rd_clk,
    AR);
  output [63:0]dout;
  input wr_clk;
  input [63:0]din;
  input \gic0.gc0.count_d2_reg[6] ;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [5:0]Q;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[9] ;
  input \gic0.gc0.count_d2_reg[8] ;
  input \gic0.gc0.count_d2_reg[6]_0 ;
  input \gic0.gc0.count_d2_reg[7]_0 ;
  input \gic0.gc0.count_d2_reg[9]_0 ;
  input \gic0.gc0.count_d2_reg[7]_1 ;
  input \gic0.gc0.count_d2_reg[8]_0 ;
  input \gic0.gc0.count_d2_reg[7]_2 ;
  input \gic0.gc0.count_d2_reg[8]_1 ;
  input \gic0.gc0.count_d2_reg[7]_3 ;
  input \gic0.gc0.count_d2_reg[8]_2 ;
  input \gic0.gc0.count_d2_reg[7]_4 ;
  input \gic0.gc0.count_d2_reg[8]_3 ;
  input \gic0.gc0.count_d2_reg[7]_5 ;
  input [5:0]ADDRC;
  input [5:0]\gc0.count_d1_reg[5]_rep__0 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__1 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__2 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__3 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__4 ;
  input [5:0]RD_PNTR;
  input \gc0.count_d1_reg[7]_rep ;
  input \gc0.count_d1_reg[6]_rep ;
  input [0:0]E;
  input rd_clk;
  input [0:0]AR;

  wire [5:0]ADDRC;
  wire [0:0]AR;
  wire [0:0]E;
  wire [5:0]Q;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_36_38_n_0;
  wire RAM_reg_0_63_36_38_n_1;
  wire RAM_reg_0_63_36_38_n_2;
  wire RAM_reg_0_63_39_41_n_0;
  wire RAM_reg_0_63_39_41_n_1;
  wire RAM_reg_0_63_39_41_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_42_44_n_0;
  wire RAM_reg_0_63_42_44_n_1;
  wire RAM_reg_0_63_42_44_n_2;
  wire RAM_reg_0_63_45_47_n_0;
  wire RAM_reg_0_63_45_47_n_1;
  wire RAM_reg_0_63_45_47_n_2;
  wire RAM_reg_0_63_48_50_n_0;
  wire RAM_reg_0_63_48_50_n_1;
  wire RAM_reg_0_63_48_50_n_2;
  wire RAM_reg_0_63_51_53_n_0;
  wire RAM_reg_0_63_51_53_n_1;
  wire RAM_reg_0_63_51_53_n_2;
  wire RAM_reg_0_63_54_56_n_0;
  wire RAM_reg_0_63_54_56_n_1;
  wire RAM_reg_0_63_54_56_n_2;
  wire RAM_reg_0_63_57_59_n_0;
  wire RAM_reg_0_63_57_59_n_1;
  wire RAM_reg_0_63_57_59_n_2;
  wire RAM_reg_0_63_60_62_n_0;
  wire RAM_reg_0_63_60_62_n_1;
  wire RAM_reg_0_63_60_62_n_2;
  wire RAM_reg_0_63_63_63_n_0;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_36_38_n_0;
  wire RAM_reg_128_191_36_38_n_1;
  wire RAM_reg_128_191_36_38_n_2;
  wire RAM_reg_128_191_39_41_n_0;
  wire RAM_reg_128_191_39_41_n_1;
  wire RAM_reg_128_191_39_41_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_42_44_n_0;
  wire RAM_reg_128_191_42_44_n_1;
  wire RAM_reg_128_191_42_44_n_2;
  wire RAM_reg_128_191_45_47_n_0;
  wire RAM_reg_128_191_45_47_n_1;
  wire RAM_reg_128_191_45_47_n_2;
  wire RAM_reg_128_191_48_50_n_0;
  wire RAM_reg_128_191_48_50_n_1;
  wire RAM_reg_128_191_48_50_n_2;
  wire RAM_reg_128_191_51_53_n_0;
  wire RAM_reg_128_191_51_53_n_1;
  wire RAM_reg_128_191_51_53_n_2;
  wire RAM_reg_128_191_54_56_n_0;
  wire RAM_reg_128_191_54_56_n_1;
  wire RAM_reg_128_191_54_56_n_2;
  wire RAM_reg_128_191_57_59_n_0;
  wire RAM_reg_128_191_57_59_n_1;
  wire RAM_reg_128_191_57_59_n_2;
  wire RAM_reg_128_191_60_62_n_0;
  wire RAM_reg_128_191_60_62_n_1;
  wire RAM_reg_128_191_60_62_n_2;
  wire RAM_reg_128_191_63_63_n_0;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_36_38_n_0;
  wire RAM_reg_192_255_36_38_n_1;
  wire RAM_reg_192_255_36_38_n_2;
  wire RAM_reg_192_255_39_41_n_0;
  wire RAM_reg_192_255_39_41_n_1;
  wire RAM_reg_192_255_39_41_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_42_44_n_0;
  wire RAM_reg_192_255_42_44_n_1;
  wire RAM_reg_192_255_42_44_n_2;
  wire RAM_reg_192_255_45_47_n_0;
  wire RAM_reg_192_255_45_47_n_1;
  wire RAM_reg_192_255_45_47_n_2;
  wire RAM_reg_192_255_48_50_n_0;
  wire RAM_reg_192_255_48_50_n_1;
  wire RAM_reg_192_255_48_50_n_2;
  wire RAM_reg_192_255_51_53_n_0;
  wire RAM_reg_192_255_51_53_n_1;
  wire RAM_reg_192_255_51_53_n_2;
  wire RAM_reg_192_255_54_56_n_0;
  wire RAM_reg_192_255_54_56_n_1;
  wire RAM_reg_192_255_54_56_n_2;
  wire RAM_reg_192_255_57_59_n_0;
  wire RAM_reg_192_255_57_59_n_1;
  wire RAM_reg_192_255_57_59_n_2;
  wire RAM_reg_192_255_60_62_n_0;
  wire RAM_reg_192_255_60_62_n_1;
  wire RAM_reg_192_255_60_62_n_2;
  wire RAM_reg_192_255_63_63_n_0;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_256_319_0_2_n_0;
  wire RAM_reg_256_319_0_2_n_1;
  wire RAM_reg_256_319_0_2_n_2;
  wire RAM_reg_256_319_12_14_n_0;
  wire RAM_reg_256_319_12_14_n_1;
  wire RAM_reg_256_319_12_14_n_2;
  wire RAM_reg_256_319_15_17_n_0;
  wire RAM_reg_256_319_15_17_n_1;
  wire RAM_reg_256_319_15_17_n_2;
  wire RAM_reg_256_319_18_20_n_0;
  wire RAM_reg_256_319_18_20_n_1;
  wire RAM_reg_256_319_18_20_n_2;
  wire RAM_reg_256_319_21_23_n_0;
  wire RAM_reg_256_319_21_23_n_1;
  wire RAM_reg_256_319_21_23_n_2;
  wire RAM_reg_256_319_24_26_n_0;
  wire RAM_reg_256_319_24_26_n_1;
  wire RAM_reg_256_319_24_26_n_2;
  wire RAM_reg_256_319_27_29_n_0;
  wire RAM_reg_256_319_27_29_n_1;
  wire RAM_reg_256_319_27_29_n_2;
  wire RAM_reg_256_319_30_32_n_0;
  wire RAM_reg_256_319_30_32_n_1;
  wire RAM_reg_256_319_30_32_n_2;
  wire RAM_reg_256_319_33_35_n_0;
  wire RAM_reg_256_319_33_35_n_1;
  wire RAM_reg_256_319_33_35_n_2;
  wire RAM_reg_256_319_36_38_n_0;
  wire RAM_reg_256_319_36_38_n_1;
  wire RAM_reg_256_319_36_38_n_2;
  wire RAM_reg_256_319_39_41_n_0;
  wire RAM_reg_256_319_39_41_n_1;
  wire RAM_reg_256_319_39_41_n_2;
  wire RAM_reg_256_319_3_5_n_0;
  wire RAM_reg_256_319_3_5_n_1;
  wire RAM_reg_256_319_3_5_n_2;
  wire RAM_reg_256_319_42_44_n_0;
  wire RAM_reg_256_319_42_44_n_1;
  wire RAM_reg_256_319_42_44_n_2;
  wire RAM_reg_256_319_45_47_n_0;
  wire RAM_reg_256_319_45_47_n_1;
  wire RAM_reg_256_319_45_47_n_2;
  wire RAM_reg_256_319_48_50_n_0;
  wire RAM_reg_256_319_48_50_n_1;
  wire RAM_reg_256_319_48_50_n_2;
  wire RAM_reg_256_319_51_53_n_0;
  wire RAM_reg_256_319_51_53_n_1;
  wire RAM_reg_256_319_51_53_n_2;
  wire RAM_reg_256_319_54_56_n_0;
  wire RAM_reg_256_319_54_56_n_1;
  wire RAM_reg_256_319_54_56_n_2;
  wire RAM_reg_256_319_57_59_n_0;
  wire RAM_reg_256_319_57_59_n_1;
  wire RAM_reg_256_319_57_59_n_2;
  wire RAM_reg_256_319_60_62_n_0;
  wire RAM_reg_256_319_60_62_n_1;
  wire RAM_reg_256_319_60_62_n_2;
  wire RAM_reg_256_319_63_63_n_0;
  wire RAM_reg_256_319_6_8_n_0;
  wire RAM_reg_256_319_6_8_n_1;
  wire RAM_reg_256_319_6_8_n_2;
  wire RAM_reg_256_319_9_11_n_0;
  wire RAM_reg_256_319_9_11_n_1;
  wire RAM_reg_256_319_9_11_n_2;
  wire RAM_reg_320_383_0_2_n_0;
  wire RAM_reg_320_383_0_2_n_1;
  wire RAM_reg_320_383_0_2_n_2;
  wire RAM_reg_320_383_12_14_n_0;
  wire RAM_reg_320_383_12_14_n_1;
  wire RAM_reg_320_383_12_14_n_2;
  wire RAM_reg_320_383_15_17_n_0;
  wire RAM_reg_320_383_15_17_n_1;
  wire RAM_reg_320_383_15_17_n_2;
  wire RAM_reg_320_383_18_20_n_0;
  wire RAM_reg_320_383_18_20_n_1;
  wire RAM_reg_320_383_18_20_n_2;
  wire RAM_reg_320_383_21_23_n_0;
  wire RAM_reg_320_383_21_23_n_1;
  wire RAM_reg_320_383_21_23_n_2;
  wire RAM_reg_320_383_24_26_n_0;
  wire RAM_reg_320_383_24_26_n_1;
  wire RAM_reg_320_383_24_26_n_2;
  wire RAM_reg_320_383_27_29_n_0;
  wire RAM_reg_320_383_27_29_n_1;
  wire RAM_reg_320_383_27_29_n_2;
  wire RAM_reg_320_383_30_32_n_0;
  wire RAM_reg_320_383_30_32_n_1;
  wire RAM_reg_320_383_30_32_n_2;
  wire RAM_reg_320_383_33_35_n_0;
  wire RAM_reg_320_383_33_35_n_1;
  wire RAM_reg_320_383_33_35_n_2;
  wire RAM_reg_320_383_36_38_n_0;
  wire RAM_reg_320_383_36_38_n_1;
  wire RAM_reg_320_383_36_38_n_2;
  wire RAM_reg_320_383_39_41_n_0;
  wire RAM_reg_320_383_39_41_n_1;
  wire RAM_reg_320_383_39_41_n_2;
  wire RAM_reg_320_383_3_5_n_0;
  wire RAM_reg_320_383_3_5_n_1;
  wire RAM_reg_320_383_3_5_n_2;
  wire RAM_reg_320_383_42_44_n_0;
  wire RAM_reg_320_383_42_44_n_1;
  wire RAM_reg_320_383_42_44_n_2;
  wire RAM_reg_320_383_45_47_n_0;
  wire RAM_reg_320_383_45_47_n_1;
  wire RAM_reg_320_383_45_47_n_2;
  wire RAM_reg_320_383_48_50_n_0;
  wire RAM_reg_320_383_48_50_n_1;
  wire RAM_reg_320_383_48_50_n_2;
  wire RAM_reg_320_383_51_53_n_0;
  wire RAM_reg_320_383_51_53_n_1;
  wire RAM_reg_320_383_51_53_n_2;
  wire RAM_reg_320_383_54_56_n_0;
  wire RAM_reg_320_383_54_56_n_1;
  wire RAM_reg_320_383_54_56_n_2;
  wire RAM_reg_320_383_57_59_n_0;
  wire RAM_reg_320_383_57_59_n_1;
  wire RAM_reg_320_383_57_59_n_2;
  wire RAM_reg_320_383_60_62_n_0;
  wire RAM_reg_320_383_60_62_n_1;
  wire RAM_reg_320_383_60_62_n_2;
  wire RAM_reg_320_383_63_63_n_0;
  wire RAM_reg_320_383_6_8_n_0;
  wire RAM_reg_320_383_6_8_n_1;
  wire RAM_reg_320_383_6_8_n_2;
  wire RAM_reg_320_383_9_11_n_0;
  wire RAM_reg_320_383_9_11_n_1;
  wire RAM_reg_320_383_9_11_n_2;
  wire RAM_reg_384_447_0_2_n_0;
  wire RAM_reg_384_447_0_2_n_1;
  wire RAM_reg_384_447_0_2_n_2;
  wire RAM_reg_384_447_12_14_n_0;
  wire RAM_reg_384_447_12_14_n_1;
  wire RAM_reg_384_447_12_14_n_2;
  wire RAM_reg_384_447_15_17_n_0;
  wire RAM_reg_384_447_15_17_n_1;
  wire RAM_reg_384_447_15_17_n_2;
  wire RAM_reg_384_447_18_20_n_0;
  wire RAM_reg_384_447_18_20_n_1;
  wire RAM_reg_384_447_18_20_n_2;
  wire RAM_reg_384_447_21_23_n_0;
  wire RAM_reg_384_447_21_23_n_1;
  wire RAM_reg_384_447_21_23_n_2;
  wire RAM_reg_384_447_24_26_n_0;
  wire RAM_reg_384_447_24_26_n_1;
  wire RAM_reg_384_447_24_26_n_2;
  wire RAM_reg_384_447_27_29_n_0;
  wire RAM_reg_384_447_27_29_n_1;
  wire RAM_reg_384_447_27_29_n_2;
  wire RAM_reg_384_447_30_32_n_0;
  wire RAM_reg_384_447_30_32_n_1;
  wire RAM_reg_384_447_30_32_n_2;
  wire RAM_reg_384_447_33_35_n_0;
  wire RAM_reg_384_447_33_35_n_1;
  wire RAM_reg_384_447_33_35_n_2;
  wire RAM_reg_384_447_36_38_n_0;
  wire RAM_reg_384_447_36_38_n_1;
  wire RAM_reg_384_447_36_38_n_2;
  wire RAM_reg_384_447_39_41_n_0;
  wire RAM_reg_384_447_39_41_n_1;
  wire RAM_reg_384_447_39_41_n_2;
  wire RAM_reg_384_447_3_5_n_0;
  wire RAM_reg_384_447_3_5_n_1;
  wire RAM_reg_384_447_3_5_n_2;
  wire RAM_reg_384_447_42_44_n_0;
  wire RAM_reg_384_447_42_44_n_1;
  wire RAM_reg_384_447_42_44_n_2;
  wire RAM_reg_384_447_45_47_n_0;
  wire RAM_reg_384_447_45_47_n_1;
  wire RAM_reg_384_447_45_47_n_2;
  wire RAM_reg_384_447_48_50_n_0;
  wire RAM_reg_384_447_48_50_n_1;
  wire RAM_reg_384_447_48_50_n_2;
  wire RAM_reg_384_447_51_53_n_0;
  wire RAM_reg_384_447_51_53_n_1;
  wire RAM_reg_384_447_51_53_n_2;
  wire RAM_reg_384_447_54_56_n_0;
  wire RAM_reg_384_447_54_56_n_1;
  wire RAM_reg_384_447_54_56_n_2;
  wire RAM_reg_384_447_57_59_n_0;
  wire RAM_reg_384_447_57_59_n_1;
  wire RAM_reg_384_447_57_59_n_2;
  wire RAM_reg_384_447_60_62_n_0;
  wire RAM_reg_384_447_60_62_n_1;
  wire RAM_reg_384_447_60_62_n_2;
  wire RAM_reg_384_447_63_63_n_0;
  wire RAM_reg_384_447_6_8_n_0;
  wire RAM_reg_384_447_6_8_n_1;
  wire RAM_reg_384_447_6_8_n_2;
  wire RAM_reg_384_447_9_11_n_0;
  wire RAM_reg_384_447_9_11_n_1;
  wire RAM_reg_384_447_9_11_n_2;
  wire RAM_reg_448_511_0_2_n_0;
  wire RAM_reg_448_511_0_2_n_1;
  wire RAM_reg_448_511_0_2_n_2;
  wire RAM_reg_448_511_12_14_n_0;
  wire RAM_reg_448_511_12_14_n_1;
  wire RAM_reg_448_511_12_14_n_2;
  wire RAM_reg_448_511_15_17_n_0;
  wire RAM_reg_448_511_15_17_n_1;
  wire RAM_reg_448_511_15_17_n_2;
  wire RAM_reg_448_511_18_20_n_0;
  wire RAM_reg_448_511_18_20_n_1;
  wire RAM_reg_448_511_18_20_n_2;
  wire RAM_reg_448_511_21_23_n_0;
  wire RAM_reg_448_511_21_23_n_1;
  wire RAM_reg_448_511_21_23_n_2;
  wire RAM_reg_448_511_24_26_n_0;
  wire RAM_reg_448_511_24_26_n_1;
  wire RAM_reg_448_511_24_26_n_2;
  wire RAM_reg_448_511_27_29_n_0;
  wire RAM_reg_448_511_27_29_n_1;
  wire RAM_reg_448_511_27_29_n_2;
  wire RAM_reg_448_511_30_32_n_0;
  wire RAM_reg_448_511_30_32_n_1;
  wire RAM_reg_448_511_30_32_n_2;
  wire RAM_reg_448_511_33_35_n_0;
  wire RAM_reg_448_511_33_35_n_1;
  wire RAM_reg_448_511_33_35_n_2;
  wire RAM_reg_448_511_36_38_n_0;
  wire RAM_reg_448_511_36_38_n_1;
  wire RAM_reg_448_511_36_38_n_2;
  wire RAM_reg_448_511_39_41_n_0;
  wire RAM_reg_448_511_39_41_n_1;
  wire RAM_reg_448_511_39_41_n_2;
  wire RAM_reg_448_511_3_5_n_0;
  wire RAM_reg_448_511_3_5_n_1;
  wire RAM_reg_448_511_3_5_n_2;
  wire RAM_reg_448_511_42_44_n_0;
  wire RAM_reg_448_511_42_44_n_1;
  wire RAM_reg_448_511_42_44_n_2;
  wire RAM_reg_448_511_45_47_n_0;
  wire RAM_reg_448_511_45_47_n_1;
  wire RAM_reg_448_511_45_47_n_2;
  wire RAM_reg_448_511_48_50_n_0;
  wire RAM_reg_448_511_48_50_n_1;
  wire RAM_reg_448_511_48_50_n_2;
  wire RAM_reg_448_511_51_53_n_0;
  wire RAM_reg_448_511_51_53_n_1;
  wire RAM_reg_448_511_51_53_n_2;
  wire RAM_reg_448_511_54_56_n_0;
  wire RAM_reg_448_511_54_56_n_1;
  wire RAM_reg_448_511_54_56_n_2;
  wire RAM_reg_448_511_57_59_n_0;
  wire RAM_reg_448_511_57_59_n_1;
  wire RAM_reg_448_511_57_59_n_2;
  wire RAM_reg_448_511_60_62_n_0;
  wire RAM_reg_448_511_60_62_n_1;
  wire RAM_reg_448_511_60_62_n_2;
  wire RAM_reg_448_511_63_63_n_0;
  wire RAM_reg_448_511_6_8_n_0;
  wire RAM_reg_448_511_6_8_n_1;
  wire RAM_reg_448_511_6_8_n_2;
  wire RAM_reg_448_511_9_11_n_0;
  wire RAM_reg_448_511_9_11_n_1;
  wire RAM_reg_448_511_9_11_n_2;
  wire RAM_reg_512_575_0_2_n_0;
  wire RAM_reg_512_575_0_2_n_1;
  wire RAM_reg_512_575_0_2_n_2;
  wire RAM_reg_512_575_12_14_n_0;
  wire RAM_reg_512_575_12_14_n_1;
  wire RAM_reg_512_575_12_14_n_2;
  wire RAM_reg_512_575_15_17_n_0;
  wire RAM_reg_512_575_15_17_n_1;
  wire RAM_reg_512_575_15_17_n_2;
  wire RAM_reg_512_575_18_20_n_0;
  wire RAM_reg_512_575_18_20_n_1;
  wire RAM_reg_512_575_18_20_n_2;
  wire RAM_reg_512_575_21_23_n_0;
  wire RAM_reg_512_575_21_23_n_1;
  wire RAM_reg_512_575_21_23_n_2;
  wire RAM_reg_512_575_24_26_n_0;
  wire RAM_reg_512_575_24_26_n_1;
  wire RAM_reg_512_575_24_26_n_2;
  wire RAM_reg_512_575_27_29_n_0;
  wire RAM_reg_512_575_27_29_n_1;
  wire RAM_reg_512_575_27_29_n_2;
  wire RAM_reg_512_575_30_32_n_0;
  wire RAM_reg_512_575_30_32_n_1;
  wire RAM_reg_512_575_30_32_n_2;
  wire RAM_reg_512_575_33_35_n_0;
  wire RAM_reg_512_575_33_35_n_1;
  wire RAM_reg_512_575_33_35_n_2;
  wire RAM_reg_512_575_36_38_n_0;
  wire RAM_reg_512_575_36_38_n_1;
  wire RAM_reg_512_575_36_38_n_2;
  wire RAM_reg_512_575_39_41_n_0;
  wire RAM_reg_512_575_39_41_n_1;
  wire RAM_reg_512_575_39_41_n_2;
  wire RAM_reg_512_575_3_5_n_0;
  wire RAM_reg_512_575_3_5_n_1;
  wire RAM_reg_512_575_3_5_n_2;
  wire RAM_reg_512_575_42_44_n_0;
  wire RAM_reg_512_575_42_44_n_1;
  wire RAM_reg_512_575_42_44_n_2;
  wire RAM_reg_512_575_45_47_n_0;
  wire RAM_reg_512_575_45_47_n_1;
  wire RAM_reg_512_575_45_47_n_2;
  wire RAM_reg_512_575_48_50_n_0;
  wire RAM_reg_512_575_48_50_n_1;
  wire RAM_reg_512_575_48_50_n_2;
  wire RAM_reg_512_575_51_53_n_0;
  wire RAM_reg_512_575_51_53_n_1;
  wire RAM_reg_512_575_51_53_n_2;
  wire RAM_reg_512_575_54_56_n_0;
  wire RAM_reg_512_575_54_56_n_1;
  wire RAM_reg_512_575_54_56_n_2;
  wire RAM_reg_512_575_57_59_n_0;
  wire RAM_reg_512_575_57_59_n_1;
  wire RAM_reg_512_575_57_59_n_2;
  wire RAM_reg_512_575_60_62_n_0;
  wire RAM_reg_512_575_60_62_n_1;
  wire RAM_reg_512_575_60_62_n_2;
  wire RAM_reg_512_575_63_63_n_0;
  wire RAM_reg_512_575_6_8_n_0;
  wire RAM_reg_512_575_6_8_n_1;
  wire RAM_reg_512_575_6_8_n_2;
  wire RAM_reg_512_575_9_11_n_0;
  wire RAM_reg_512_575_9_11_n_1;
  wire RAM_reg_512_575_9_11_n_2;
  wire RAM_reg_576_639_0_2_n_0;
  wire RAM_reg_576_639_0_2_n_1;
  wire RAM_reg_576_639_0_2_n_2;
  wire RAM_reg_576_639_12_14_n_0;
  wire RAM_reg_576_639_12_14_n_1;
  wire RAM_reg_576_639_12_14_n_2;
  wire RAM_reg_576_639_15_17_n_0;
  wire RAM_reg_576_639_15_17_n_1;
  wire RAM_reg_576_639_15_17_n_2;
  wire RAM_reg_576_639_18_20_n_0;
  wire RAM_reg_576_639_18_20_n_1;
  wire RAM_reg_576_639_18_20_n_2;
  wire RAM_reg_576_639_21_23_n_0;
  wire RAM_reg_576_639_21_23_n_1;
  wire RAM_reg_576_639_21_23_n_2;
  wire RAM_reg_576_639_24_26_n_0;
  wire RAM_reg_576_639_24_26_n_1;
  wire RAM_reg_576_639_24_26_n_2;
  wire RAM_reg_576_639_27_29_n_0;
  wire RAM_reg_576_639_27_29_n_1;
  wire RAM_reg_576_639_27_29_n_2;
  wire RAM_reg_576_639_30_32_n_0;
  wire RAM_reg_576_639_30_32_n_1;
  wire RAM_reg_576_639_30_32_n_2;
  wire RAM_reg_576_639_33_35_n_0;
  wire RAM_reg_576_639_33_35_n_1;
  wire RAM_reg_576_639_33_35_n_2;
  wire RAM_reg_576_639_36_38_n_0;
  wire RAM_reg_576_639_36_38_n_1;
  wire RAM_reg_576_639_36_38_n_2;
  wire RAM_reg_576_639_39_41_n_0;
  wire RAM_reg_576_639_39_41_n_1;
  wire RAM_reg_576_639_39_41_n_2;
  wire RAM_reg_576_639_3_5_n_0;
  wire RAM_reg_576_639_3_5_n_1;
  wire RAM_reg_576_639_3_5_n_2;
  wire RAM_reg_576_639_42_44_n_0;
  wire RAM_reg_576_639_42_44_n_1;
  wire RAM_reg_576_639_42_44_n_2;
  wire RAM_reg_576_639_45_47_n_0;
  wire RAM_reg_576_639_45_47_n_1;
  wire RAM_reg_576_639_45_47_n_2;
  wire RAM_reg_576_639_48_50_n_0;
  wire RAM_reg_576_639_48_50_n_1;
  wire RAM_reg_576_639_48_50_n_2;
  wire RAM_reg_576_639_51_53_n_0;
  wire RAM_reg_576_639_51_53_n_1;
  wire RAM_reg_576_639_51_53_n_2;
  wire RAM_reg_576_639_54_56_n_0;
  wire RAM_reg_576_639_54_56_n_1;
  wire RAM_reg_576_639_54_56_n_2;
  wire RAM_reg_576_639_57_59_n_0;
  wire RAM_reg_576_639_57_59_n_1;
  wire RAM_reg_576_639_57_59_n_2;
  wire RAM_reg_576_639_60_62_n_0;
  wire RAM_reg_576_639_60_62_n_1;
  wire RAM_reg_576_639_60_62_n_2;
  wire RAM_reg_576_639_63_63_n_0;
  wire RAM_reg_576_639_6_8_n_0;
  wire RAM_reg_576_639_6_8_n_1;
  wire RAM_reg_576_639_6_8_n_2;
  wire RAM_reg_576_639_9_11_n_0;
  wire RAM_reg_576_639_9_11_n_1;
  wire RAM_reg_576_639_9_11_n_2;
  wire RAM_reg_640_703_0_2_n_0;
  wire RAM_reg_640_703_0_2_n_1;
  wire RAM_reg_640_703_0_2_n_2;
  wire RAM_reg_640_703_12_14_n_0;
  wire RAM_reg_640_703_12_14_n_1;
  wire RAM_reg_640_703_12_14_n_2;
  wire RAM_reg_640_703_15_17_n_0;
  wire RAM_reg_640_703_15_17_n_1;
  wire RAM_reg_640_703_15_17_n_2;
  wire RAM_reg_640_703_18_20_n_0;
  wire RAM_reg_640_703_18_20_n_1;
  wire RAM_reg_640_703_18_20_n_2;
  wire RAM_reg_640_703_21_23_n_0;
  wire RAM_reg_640_703_21_23_n_1;
  wire RAM_reg_640_703_21_23_n_2;
  wire RAM_reg_640_703_24_26_n_0;
  wire RAM_reg_640_703_24_26_n_1;
  wire RAM_reg_640_703_24_26_n_2;
  wire RAM_reg_640_703_27_29_n_0;
  wire RAM_reg_640_703_27_29_n_1;
  wire RAM_reg_640_703_27_29_n_2;
  wire RAM_reg_640_703_30_32_n_0;
  wire RAM_reg_640_703_30_32_n_1;
  wire RAM_reg_640_703_30_32_n_2;
  wire RAM_reg_640_703_33_35_n_0;
  wire RAM_reg_640_703_33_35_n_1;
  wire RAM_reg_640_703_33_35_n_2;
  wire RAM_reg_640_703_36_38_n_0;
  wire RAM_reg_640_703_36_38_n_1;
  wire RAM_reg_640_703_36_38_n_2;
  wire RAM_reg_640_703_39_41_n_0;
  wire RAM_reg_640_703_39_41_n_1;
  wire RAM_reg_640_703_39_41_n_2;
  wire RAM_reg_640_703_3_5_n_0;
  wire RAM_reg_640_703_3_5_n_1;
  wire RAM_reg_640_703_3_5_n_2;
  wire RAM_reg_640_703_42_44_n_0;
  wire RAM_reg_640_703_42_44_n_1;
  wire RAM_reg_640_703_42_44_n_2;
  wire RAM_reg_640_703_45_47_n_0;
  wire RAM_reg_640_703_45_47_n_1;
  wire RAM_reg_640_703_45_47_n_2;
  wire RAM_reg_640_703_48_50_n_0;
  wire RAM_reg_640_703_48_50_n_1;
  wire RAM_reg_640_703_48_50_n_2;
  wire RAM_reg_640_703_51_53_n_0;
  wire RAM_reg_640_703_51_53_n_1;
  wire RAM_reg_640_703_51_53_n_2;
  wire RAM_reg_640_703_54_56_n_0;
  wire RAM_reg_640_703_54_56_n_1;
  wire RAM_reg_640_703_54_56_n_2;
  wire RAM_reg_640_703_57_59_n_0;
  wire RAM_reg_640_703_57_59_n_1;
  wire RAM_reg_640_703_57_59_n_2;
  wire RAM_reg_640_703_60_62_n_0;
  wire RAM_reg_640_703_60_62_n_1;
  wire RAM_reg_640_703_60_62_n_2;
  wire RAM_reg_640_703_63_63_n_0;
  wire RAM_reg_640_703_6_8_n_0;
  wire RAM_reg_640_703_6_8_n_1;
  wire RAM_reg_640_703_6_8_n_2;
  wire RAM_reg_640_703_9_11_n_0;
  wire RAM_reg_640_703_9_11_n_1;
  wire RAM_reg_640_703_9_11_n_2;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_36_38_n_0;
  wire RAM_reg_64_127_36_38_n_1;
  wire RAM_reg_64_127_36_38_n_2;
  wire RAM_reg_64_127_39_41_n_0;
  wire RAM_reg_64_127_39_41_n_1;
  wire RAM_reg_64_127_39_41_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_42_44_n_0;
  wire RAM_reg_64_127_42_44_n_1;
  wire RAM_reg_64_127_42_44_n_2;
  wire RAM_reg_64_127_45_47_n_0;
  wire RAM_reg_64_127_45_47_n_1;
  wire RAM_reg_64_127_45_47_n_2;
  wire RAM_reg_64_127_48_50_n_0;
  wire RAM_reg_64_127_48_50_n_1;
  wire RAM_reg_64_127_48_50_n_2;
  wire RAM_reg_64_127_51_53_n_0;
  wire RAM_reg_64_127_51_53_n_1;
  wire RAM_reg_64_127_51_53_n_2;
  wire RAM_reg_64_127_54_56_n_0;
  wire RAM_reg_64_127_54_56_n_1;
  wire RAM_reg_64_127_54_56_n_2;
  wire RAM_reg_64_127_57_59_n_0;
  wire RAM_reg_64_127_57_59_n_1;
  wire RAM_reg_64_127_57_59_n_2;
  wire RAM_reg_64_127_60_62_n_0;
  wire RAM_reg_64_127_60_62_n_1;
  wire RAM_reg_64_127_60_62_n_2;
  wire RAM_reg_64_127_63_63_n_0;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire RAM_reg_704_767_0_2_n_0;
  wire RAM_reg_704_767_0_2_n_1;
  wire RAM_reg_704_767_0_2_n_2;
  wire RAM_reg_704_767_12_14_n_0;
  wire RAM_reg_704_767_12_14_n_1;
  wire RAM_reg_704_767_12_14_n_2;
  wire RAM_reg_704_767_15_17_n_0;
  wire RAM_reg_704_767_15_17_n_1;
  wire RAM_reg_704_767_15_17_n_2;
  wire RAM_reg_704_767_18_20_n_0;
  wire RAM_reg_704_767_18_20_n_1;
  wire RAM_reg_704_767_18_20_n_2;
  wire RAM_reg_704_767_21_23_n_0;
  wire RAM_reg_704_767_21_23_n_1;
  wire RAM_reg_704_767_21_23_n_2;
  wire RAM_reg_704_767_24_26_n_0;
  wire RAM_reg_704_767_24_26_n_1;
  wire RAM_reg_704_767_24_26_n_2;
  wire RAM_reg_704_767_27_29_n_0;
  wire RAM_reg_704_767_27_29_n_1;
  wire RAM_reg_704_767_27_29_n_2;
  wire RAM_reg_704_767_30_32_n_0;
  wire RAM_reg_704_767_30_32_n_1;
  wire RAM_reg_704_767_30_32_n_2;
  wire RAM_reg_704_767_33_35_n_0;
  wire RAM_reg_704_767_33_35_n_1;
  wire RAM_reg_704_767_33_35_n_2;
  wire RAM_reg_704_767_36_38_n_0;
  wire RAM_reg_704_767_36_38_n_1;
  wire RAM_reg_704_767_36_38_n_2;
  wire RAM_reg_704_767_39_41_n_0;
  wire RAM_reg_704_767_39_41_n_1;
  wire RAM_reg_704_767_39_41_n_2;
  wire RAM_reg_704_767_3_5_n_0;
  wire RAM_reg_704_767_3_5_n_1;
  wire RAM_reg_704_767_3_5_n_2;
  wire RAM_reg_704_767_42_44_n_0;
  wire RAM_reg_704_767_42_44_n_1;
  wire RAM_reg_704_767_42_44_n_2;
  wire RAM_reg_704_767_45_47_n_0;
  wire RAM_reg_704_767_45_47_n_1;
  wire RAM_reg_704_767_45_47_n_2;
  wire RAM_reg_704_767_48_50_n_0;
  wire RAM_reg_704_767_48_50_n_1;
  wire RAM_reg_704_767_48_50_n_2;
  wire RAM_reg_704_767_51_53_n_0;
  wire RAM_reg_704_767_51_53_n_1;
  wire RAM_reg_704_767_51_53_n_2;
  wire RAM_reg_704_767_54_56_n_0;
  wire RAM_reg_704_767_54_56_n_1;
  wire RAM_reg_704_767_54_56_n_2;
  wire RAM_reg_704_767_57_59_n_0;
  wire RAM_reg_704_767_57_59_n_1;
  wire RAM_reg_704_767_57_59_n_2;
  wire RAM_reg_704_767_60_62_n_0;
  wire RAM_reg_704_767_60_62_n_1;
  wire RAM_reg_704_767_60_62_n_2;
  wire RAM_reg_704_767_63_63_n_0;
  wire RAM_reg_704_767_6_8_n_0;
  wire RAM_reg_704_767_6_8_n_1;
  wire RAM_reg_704_767_6_8_n_2;
  wire RAM_reg_704_767_9_11_n_0;
  wire RAM_reg_704_767_9_11_n_1;
  wire RAM_reg_704_767_9_11_n_2;
  wire RAM_reg_768_831_0_2_n_0;
  wire RAM_reg_768_831_0_2_n_1;
  wire RAM_reg_768_831_0_2_n_2;
  wire RAM_reg_768_831_12_14_n_0;
  wire RAM_reg_768_831_12_14_n_1;
  wire RAM_reg_768_831_12_14_n_2;
  wire RAM_reg_768_831_15_17_n_0;
  wire RAM_reg_768_831_15_17_n_1;
  wire RAM_reg_768_831_15_17_n_2;
  wire RAM_reg_768_831_18_20_n_0;
  wire RAM_reg_768_831_18_20_n_1;
  wire RAM_reg_768_831_18_20_n_2;
  wire RAM_reg_768_831_21_23_n_0;
  wire RAM_reg_768_831_21_23_n_1;
  wire RAM_reg_768_831_21_23_n_2;
  wire RAM_reg_768_831_24_26_n_0;
  wire RAM_reg_768_831_24_26_n_1;
  wire RAM_reg_768_831_24_26_n_2;
  wire RAM_reg_768_831_27_29_n_0;
  wire RAM_reg_768_831_27_29_n_1;
  wire RAM_reg_768_831_27_29_n_2;
  wire RAM_reg_768_831_30_32_n_0;
  wire RAM_reg_768_831_30_32_n_1;
  wire RAM_reg_768_831_30_32_n_2;
  wire RAM_reg_768_831_33_35_n_0;
  wire RAM_reg_768_831_33_35_n_1;
  wire RAM_reg_768_831_33_35_n_2;
  wire RAM_reg_768_831_36_38_n_0;
  wire RAM_reg_768_831_36_38_n_1;
  wire RAM_reg_768_831_36_38_n_2;
  wire RAM_reg_768_831_39_41_n_0;
  wire RAM_reg_768_831_39_41_n_1;
  wire RAM_reg_768_831_39_41_n_2;
  wire RAM_reg_768_831_3_5_n_0;
  wire RAM_reg_768_831_3_5_n_1;
  wire RAM_reg_768_831_3_5_n_2;
  wire RAM_reg_768_831_42_44_n_0;
  wire RAM_reg_768_831_42_44_n_1;
  wire RAM_reg_768_831_42_44_n_2;
  wire RAM_reg_768_831_45_47_n_0;
  wire RAM_reg_768_831_45_47_n_1;
  wire RAM_reg_768_831_45_47_n_2;
  wire RAM_reg_768_831_48_50_n_0;
  wire RAM_reg_768_831_48_50_n_1;
  wire RAM_reg_768_831_48_50_n_2;
  wire RAM_reg_768_831_51_53_n_0;
  wire RAM_reg_768_831_51_53_n_1;
  wire RAM_reg_768_831_51_53_n_2;
  wire RAM_reg_768_831_54_56_n_0;
  wire RAM_reg_768_831_54_56_n_1;
  wire RAM_reg_768_831_54_56_n_2;
  wire RAM_reg_768_831_57_59_n_0;
  wire RAM_reg_768_831_57_59_n_1;
  wire RAM_reg_768_831_57_59_n_2;
  wire RAM_reg_768_831_60_62_n_0;
  wire RAM_reg_768_831_60_62_n_1;
  wire RAM_reg_768_831_60_62_n_2;
  wire RAM_reg_768_831_63_63_n_0;
  wire RAM_reg_768_831_6_8_n_0;
  wire RAM_reg_768_831_6_8_n_1;
  wire RAM_reg_768_831_6_8_n_2;
  wire RAM_reg_768_831_9_11_n_0;
  wire RAM_reg_768_831_9_11_n_1;
  wire RAM_reg_768_831_9_11_n_2;
  wire RAM_reg_832_895_0_2_n_0;
  wire RAM_reg_832_895_0_2_n_1;
  wire RAM_reg_832_895_0_2_n_2;
  wire RAM_reg_832_895_12_14_n_0;
  wire RAM_reg_832_895_12_14_n_1;
  wire RAM_reg_832_895_12_14_n_2;
  wire RAM_reg_832_895_15_17_n_0;
  wire RAM_reg_832_895_15_17_n_1;
  wire RAM_reg_832_895_15_17_n_2;
  wire RAM_reg_832_895_18_20_n_0;
  wire RAM_reg_832_895_18_20_n_1;
  wire RAM_reg_832_895_18_20_n_2;
  wire RAM_reg_832_895_21_23_n_0;
  wire RAM_reg_832_895_21_23_n_1;
  wire RAM_reg_832_895_21_23_n_2;
  wire RAM_reg_832_895_24_26_n_0;
  wire RAM_reg_832_895_24_26_n_1;
  wire RAM_reg_832_895_24_26_n_2;
  wire RAM_reg_832_895_27_29_n_0;
  wire RAM_reg_832_895_27_29_n_1;
  wire RAM_reg_832_895_27_29_n_2;
  wire RAM_reg_832_895_30_32_n_0;
  wire RAM_reg_832_895_30_32_n_1;
  wire RAM_reg_832_895_30_32_n_2;
  wire RAM_reg_832_895_33_35_n_0;
  wire RAM_reg_832_895_33_35_n_1;
  wire RAM_reg_832_895_33_35_n_2;
  wire RAM_reg_832_895_36_38_n_0;
  wire RAM_reg_832_895_36_38_n_1;
  wire RAM_reg_832_895_36_38_n_2;
  wire RAM_reg_832_895_39_41_n_0;
  wire RAM_reg_832_895_39_41_n_1;
  wire RAM_reg_832_895_39_41_n_2;
  wire RAM_reg_832_895_3_5_n_0;
  wire RAM_reg_832_895_3_5_n_1;
  wire RAM_reg_832_895_3_5_n_2;
  wire RAM_reg_832_895_42_44_n_0;
  wire RAM_reg_832_895_42_44_n_1;
  wire RAM_reg_832_895_42_44_n_2;
  wire RAM_reg_832_895_45_47_n_0;
  wire RAM_reg_832_895_45_47_n_1;
  wire RAM_reg_832_895_45_47_n_2;
  wire RAM_reg_832_895_48_50_n_0;
  wire RAM_reg_832_895_48_50_n_1;
  wire RAM_reg_832_895_48_50_n_2;
  wire RAM_reg_832_895_51_53_n_0;
  wire RAM_reg_832_895_51_53_n_1;
  wire RAM_reg_832_895_51_53_n_2;
  wire RAM_reg_832_895_54_56_n_0;
  wire RAM_reg_832_895_54_56_n_1;
  wire RAM_reg_832_895_54_56_n_2;
  wire RAM_reg_832_895_57_59_n_0;
  wire RAM_reg_832_895_57_59_n_1;
  wire RAM_reg_832_895_57_59_n_2;
  wire RAM_reg_832_895_60_62_n_0;
  wire RAM_reg_832_895_60_62_n_1;
  wire RAM_reg_832_895_60_62_n_2;
  wire RAM_reg_832_895_63_63_n_0;
  wire RAM_reg_832_895_6_8_n_0;
  wire RAM_reg_832_895_6_8_n_1;
  wire RAM_reg_832_895_6_8_n_2;
  wire RAM_reg_832_895_9_11_n_0;
  wire RAM_reg_832_895_9_11_n_1;
  wire RAM_reg_832_895_9_11_n_2;
  wire RAM_reg_896_959_0_2_n_0;
  wire RAM_reg_896_959_0_2_n_1;
  wire RAM_reg_896_959_0_2_n_2;
  wire RAM_reg_896_959_12_14_n_0;
  wire RAM_reg_896_959_12_14_n_1;
  wire RAM_reg_896_959_12_14_n_2;
  wire RAM_reg_896_959_15_17_n_0;
  wire RAM_reg_896_959_15_17_n_1;
  wire RAM_reg_896_959_15_17_n_2;
  wire RAM_reg_896_959_18_20_n_0;
  wire RAM_reg_896_959_18_20_n_1;
  wire RAM_reg_896_959_18_20_n_2;
  wire RAM_reg_896_959_21_23_n_0;
  wire RAM_reg_896_959_21_23_n_1;
  wire RAM_reg_896_959_21_23_n_2;
  wire RAM_reg_896_959_24_26_n_0;
  wire RAM_reg_896_959_24_26_n_1;
  wire RAM_reg_896_959_24_26_n_2;
  wire RAM_reg_896_959_27_29_n_0;
  wire RAM_reg_896_959_27_29_n_1;
  wire RAM_reg_896_959_27_29_n_2;
  wire RAM_reg_896_959_30_32_n_0;
  wire RAM_reg_896_959_30_32_n_1;
  wire RAM_reg_896_959_30_32_n_2;
  wire RAM_reg_896_959_33_35_n_0;
  wire RAM_reg_896_959_33_35_n_1;
  wire RAM_reg_896_959_33_35_n_2;
  wire RAM_reg_896_959_36_38_n_0;
  wire RAM_reg_896_959_36_38_n_1;
  wire RAM_reg_896_959_36_38_n_2;
  wire RAM_reg_896_959_39_41_n_0;
  wire RAM_reg_896_959_39_41_n_1;
  wire RAM_reg_896_959_39_41_n_2;
  wire RAM_reg_896_959_3_5_n_0;
  wire RAM_reg_896_959_3_5_n_1;
  wire RAM_reg_896_959_3_5_n_2;
  wire RAM_reg_896_959_42_44_n_0;
  wire RAM_reg_896_959_42_44_n_1;
  wire RAM_reg_896_959_42_44_n_2;
  wire RAM_reg_896_959_45_47_n_0;
  wire RAM_reg_896_959_45_47_n_1;
  wire RAM_reg_896_959_45_47_n_2;
  wire RAM_reg_896_959_48_50_n_0;
  wire RAM_reg_896_959_48_50_n_1;
  wire RAM_reg_896_959_48_50_n_2;
  wire RAM_reg_896_959_51_53_n_0;
  wire RAM_reg_896_959_51_53_n_1;
  wire RAM_reg_896_959_51_53_n_2;
  wire RAM_reg_896_959_54_56_n_0;
  wire RAM_reg_896_959_54_56_n_1;
  wire RAM_reg_896_959_54_56_n_2;
  wire RAM_reg_896_959_57_59_n_0;
  wire RAM_reg_896_959_57_59_n_1;
  wire RAM_reg_896_959_57_59_n_2;
  wire RAM_reg_896_959_60_62_n_0;
  wire RAM_reg_896_959_60_62_n_1;
  wire RAM_reg_896_959_60_62_n_2;
  wire RAM_reg_896_959_63_63_n_0;
  wire RAM_reg_896_959_6_8_n_0;
  wire RAM_reg_896_959_6_8_n_1;
  wire RAM_reg_896_959_6_8_n_2;
  wire RAM_reg_896_959_9_11_n_0;
  wire RAM_reg_896_959_9_11_n_1;
  wire RAM_reg_896_959_9_11_n_2;
  wire RAM_reg_960_1023_0_2_n_0;
  wire RAM_reg_960_1023_0_2_n_1;
  wire RAM_reg_960_1023_0_2_n_2;
  wire RAM_reg_960_1023_12_14_n_0;
  wire RAM_reg_960_1023_12_14_n_1;
  wire RAM_reg_960_1023_12_14_n_2;
  wire RAM_reg_960_1023_15_17_n_0;
  wire RAM_reg_960_1023_15_17_n_1;
  wire RAM_reg_960_1023_15_17_n_2;
  wire RAM_reg_960_1023_18_20_n_0;
  wire RAM_reg_960_1023_18_20_n_1;
  wire RAM_reg_960_1023_18_20_n_2;
  wire RAM_reg_960_1023_21_23_n_0;
  wire RAM_reg_960_1023_21_23_n_1;
  wire RAM_reg_960_1023_21_23_n_2;
  wire RAM_reg_960_1023_24_26_n_0;
  wire RAM_reg_960_1023_24_26_n_1;
  wire RAM_reg_960_1023_24_26_n_2;
  wire RAM_reg_960_1023_27_29_n_0;
  wire RAM_reg_960_1023_27_29_n_1;
  wire RAM_reg_960_1023_27_29_n_2;
  wire RAM_reg_960_1023_30_32_n_0;
  wire RAM_reg_960_1023_30_32_n_1;
  wire RAM_reg_960_1023_30_32_n_2;
  wire RAM_reg_960_1023_33_35_n_0;
  wire RAM_reg_960_1023_33_35_n_1;
  wire RAM_reg_960_1023_33_35_n_2;
  wire RAM_reg_960_1023_36_38_n_0;
  wire RAM_reg_960_1023_36_38_n_1;
  wire RAM_reg_960_1023_36_38_n_2;
  wire RAM_reg_960_1023_39_41_n_0;
  wire RAM_reg_960_1023_39_41_n_1;
  wire RAM_reg_960_1023_39_41_n_2;
  wire RAM_reg_960_1023_3_5_n_0;
  wire RAM_reg_960_1023_3_5_n_1;
  wire RAM_reg_960_1023_3_5_n_2;
  wire RAM_reg_960_1023_42_44_n_0;
  wire RAM_reg_960_1023_42_44_n_1;
  wire RAM_reg_960_1023_42_44_n_2;
  wire RAM_reg_960_1023_45_47_n_0;
  wire RAM_reg_960_1023_45_47_n_1;
  wire RAM_reg_960_1023_45_47_n_2;
  wire RAM_reg_960_1023_48_50_n_0;
  wire RAM_reg_960_1023_48_50_n_1;
  wire RAM_reg_960_1023_48_50_n_2;
  wire RAM_reg_960_1023_51_53_n_0;
  wire RAM_reg_960_1023_51_53_n_1;
  wire RAM_reg_960_1023_51_53_n_2;
  wire RAM_reg_960_1023_54_56_n_0;
  wire RAM_reg_960_1023_54_56_n_1;
  wire RAM_reg_960_1023_54_56_n_2;
  wire RAM_reg_960_1023_57_59_n_0;
  wire RAM_reg_960_1023_57_59_n_1;
  wire RAM_reg_960_1023_57_59_n_2;
  wire RAM_reg_960_1023_60_62_n_0;
  wire RAM_reg_960_1023_60_62_n_1;
  wire RAM_reg_960_1023_60_62_n_2;
  wire RAM_reg_960_1023_63_63_n_0;
  wire RAM_reg_960_1023_6_8_n_0;
  wire RAM_reg_960_1023_6_8_n_1;
  wire RAM_reg_960_1023_6_8_n_2;
  wire RAM_reg_960_1023_9_11_n_0;
  wire RAM_reg_960_1023_9_11_n_1;
  wire RAM_reg_960_1023_9_11_n_2;
  wire [5:0]RD_PNTR;
  wire [63:0]din;
  wire [63:0]dout;
  wire [5:0]\gc0.count_d1_reg[5]_rep__0 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__1 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__2 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__3 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__4 ;
  wire \gc0.count_d1_reg[6]_rep ;
  wire \gc0.count_d1_reg[7]_rep ;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[6]_0 ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire \gic0.gc0.count_d2_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[7]_1 ;
  wire \gic0.gc0.count_d2_reg[7]_2 ;
  wire \gic0.gc0.count_d2_reg[7]_3 ;
  wire \gic0.gc0.count_d2_reg[7]_4 ;
  wire \gic0.gc0.count_d2_reg[7]_5 ;
  wire \gic0.gc0.count_d2_reg[8] ;
  wire \gic0.gc0.count_d2_reg[8]_0 ;
  wire \gic0.gc0.count_d2_reg[8]_1 ;
  wire \gic0.gc0.count_d2_reg[8]_2 ;
  wire \gic0.gc0.count_d2_reg[8]_3 ;
  wire \gic0.gc0.count_d2_reg[9] ;
  wire \gic0.gc0.count_d2_reg[9]_0 ;
  wire \gpr1.dout_i[0]_i_4_n_0 ;
  wire \gpr1.dout_i[0]_i_5_n_0 ;
  wire \gpr1.dout_i[0]_i_6_n_0 ;
  wire \gpr1.dout_i[0]_i_7_n_0 ;
  wire \gpr1.dout_i[10]_i_4_n_0 ;
  wire \gpr1.dout_i[10]_i_5_n_0 ;
  wire \gpr1.dout_i[10]_i_6_n_0 ;
  wire \gpr1.dout_i[10]_i_7_n_0 ;
  wire \gpr1.dout_i[11]_i_4_n_0 ;
  wire \gpr1.dout_i[11]_i_5_n_0 ;
  wire \gpr1.dout_i[11]_i_6_n_0 ;
  wire \gpr1.dout_i[11]_i_7_n_0 ;
  wire \gpr1.dout_i[12]_i_4_n_0 ;
  wire \gpr1.dout_i[12]_i_5_n_0 ;
  wire \gpr1.dout_i[12]_i_6_n_0 ;
  wire \gpr1.dout_i[12]_i_7_n_0 ;
  wire \gpr1.dout_i[13]_i_4_n_0 ;
  wire \gpr1.dout_i[13]_i_5_n_0 ;
  wire \gpr1.dout_i[13]_i_6_n_0 ;
  wire \gpr1.dout_i[13]_i_7_n_0 ;
  wire \gpr1.dout_i[14]_i_4_n_0 ;
  wire \gpr1.dout_i[14]_i_5_n_0 ;
  wire \gpr1.dout_i[14]_i_6_n_0 ;
  wire \gpr1.dout_i[14]_i_7_n_0 ;
  wire \gpr1.dout_i[15]_i_4_n_0 ;
  wire \gpr1.dout_i[15]_i_5_n_0 ;
  wire \gpr1.dout_i[15]_i_6_n_0 ;
  wire \gpr1.dout_i[15]_i_7_n_0 ;
  wire \gpr1.dout_i[16]_i_4_n_0 ;
  wire \gpr1.dout_i[16]_i_5_n_0 ;
  wire \gpr1.dout_i[16]_i_6_n_0 ;
  wire \gpr1.dout_i[16]_i_7_n_0 ;
  wire \gpr1.dout_i[17]_i_4_n_0 ;
  wire \gpr1.dout_i[17]_i_5_n_0 ;
  wire \gpr1.dout_i[17]_i_6_n_0 ;
  wire \gpr1.dout_i[17]_i_7_n_0 ;
  wire \gpr1.dout_i[18]_i_4_n_0 ;
  wire \gpr1.dout_i[18]_i_5_n_0 ;
  wire \gpr1.dout_i[18]_i_6_n_0 ;
  wire \gpr1.dout_i[18]_i_7_n_0 ;
  wire \gpr1.dout_i[19]_i_4_n_0 ;
  wire \gpr1.dout_i[19]_i_5_n_0 ;
  wire \gpr1.dout_i[19]_i_6_n_0 ;
  wire \gpr1.dout_i[19]_i_7_n_0 ;
  wire \gpr1.dout_i[1]_i_4_n_0 ;
  wire \gpr1.dout_i[1]_i_5_n_0 ;
  wire \gpr1.dout_i[1]_i_6_n_0 ;
  wire \gpr1.dout_i[1]_i_7_n_0 ;
  wire \gpr1.dout_i[20]_i_4_n_0 ;
  wire \gpr1.dout_i[20]_i_5_n_0 ;
  wire \gpr1.dout_i[20]_i_6_n_0 ;
  wire \gpr1.dout_i[20]_i_7_n_0 ;
  wire \gpr1.dout_i[21]_i_4_n_0 ;
  wire \gpr1.dout_i[21]_i_5_n_0 ;
  wire \gpr1.dout_i[21]_i_6_n_0 ;
  wire \gpr1.dout_i[21]_i_7_n_0 ;
  wire \gpr1.dout_i[22]_i_4_n_0 ;
  wire \gpr1.dout_i[22]_i_5_n_0 ;
  wire \gpr1.dout_i[22]_i_6_n_0 ;
  wire \gpr1.dout_i[22]_i_7_n_0 ;
  wire \gpr1.dout_i[23]_i_4_n_0 ;
  wire \gpr1.dout_i[23]_i_5_n_0 ;
  wire \gpr1.dout_i[23]_i_6_n_0 ;
  wire \gpr1.dout_i[23]_i_7_n_0 ;
  wire \gpr1.dout_i[24]_i_4_n_0 ;
  wire \gpr1.dout_i[24]_i_5_n_0 ;
  wire \gpr1.dout_i[24]_i_6_n_0 ;
  wire \gpr1.dout_i[24]_i_7_n_0 ;
  wire \gpr1.dout_i[25]_i_4_n_0 ;
  wire \gpr1.dout_i[25]_i_5_n_0 ;
  wire \gpr1.dout_i[25]_i_6_n_0 ;
  wire \gpr1.dout_i[25]_i_7_n_0 ;
  wire \gpr1.dout_i[26]_i_4_n_0 ;
  wire \gpr1.dout_i[26]_i_5_n_0 ;
  wire \gpr1.dout_i[26]_i_6_n_0 ;
  wire \gpr1.dout_i[26]_i_7_n_0 ;
  wire \gpr1.dout_i[27]_i_4_n_0 ;
  wire \gpr1.dout_i[27]_i_5_n_0 ;
  wire \gpr1.dout_i[27]_i_6_n_0 ;
  wire \gpr1.dout_i[27]_i_7_n_0 ;
  wire \gpr1.dout_i[28]_i_4_n_0 ;
  wire \gpr1.dout_i[28]_i_5_n_0 ;
  wire \gpr1.dout_i[28]_i_6_n_0 ;
  wire \gpr1.dout_i[28]_i_7_n_0 ;
  wire \gpr1.dout_i[29]_i_4_n_0 ;
  wire \gpr1.dout_i[29]_i_5_n_0 ;
  wire \gpr1.dout_i[29]_i_6_n_0 ;
  wire \gpr1.dout_i[29]_i_7_n_0 ;
  wire \gpr1.dout_i[2]_i_4_n_0 ;
  wire \gpr1.dout_i[2]_i_5_n_0 ;
  wire \gpr1.dout_i[2]_i_6_n_0 ;
  wire \gpr1.dout_i[2]_i_7_n_0 ;
  wire \gpr1.dout_i[30]_i_4_n_0 ;
  wire \gpr1.dout_i[30]_i_5_n_0 ;
  wire \gpr1.dout_i[30]_i_6_n_0 ;
  wire \gpr1.dout_i[30]_i_7_n_0 ;
  wire \gpr1.dout_i[31]_i_4_n_0 ;
  wire \gpr1.dout_i[31]_i_5_n_0 ;
  wire \gpr1.dout_i[31]_i_6_n_0 ;
  wire \gpr1.dout_i[31]_i_7_n_0 ;
  wire \gpr1.dout_i[32]_i_4_n_0 ;
  wire \gpr1.dout_i[32]_i_5_n_0 ;
  wire \gpr1.dout_i[32]_i_6_n_0 ;
  wire \gpr1.dout_i[32]_i_7_n_0 ;
  wire \gpr1.dout_i[33]_i_4_n_0 ;
  wire \gpr1.dout_i[33]_i_5_n_0 ;
  wire \gpr1.dout_i[33]_i_6_n_0 ;
  wire \gpr1.dout_i[33]_i_7_n_0 ;
  wire \gpr1.dout_i[34]_i_4_n_0 ;
  wire \gpr1.dout_i[34]_i_5_n_0 ;
  wire \gpr1.dout_i[34]_i_6_n_0 ;
  wire \gpr1.dout_i[34]_i_7_n_0 ;
  wire \gpr1.dout_i[35]_i_4_n_0 ;
  wire \gpr1.dout_i[35]_i_5_n_0 ;
  wire \gpr1.dout_i[35]_i_6_n_0 ;
  wire \gpr1.dout_i[35]_i_7_n_0 ;
  wire \gpr1.dout_i[36]_i_4_n_0 ;
  wire \gpr1.dout_i[36]_i_5_n_0 ;
  wire \gpr1.dout_i[36]_i_6_n_0 ;
  wire \gpr1.dout_i[36]_i_7_n_0 ;
  wire \gpr1.dout_i[37]_i_4_n_0 ;
  wire \gpr1.dout_i[37]_i_5_n_0 ;
  wire \gpr1.dout_i[37]_i_6_n_0 ;
  wire \gpr1.dout_i[37]_i_7_n_0 ;
  wire \gpr1.dout_i[38]_i_4_n_0 ;
  wire \gpr1.dout_i[38]_i_5_n_0 ;
  wire \gpr1.dout_i[38]_i_6_n_0 ;
  wire \gpr1.dout_i[38]_i_7_n_0 ;
  wire \gpr1.dout_i[39]_i_4_n_0 ;
  wire \gpr1.dout_i[39]_i_5_n_0 ;
  wire \gpr1.dout_i[39]_i_6_n_0 ;
  wire \gpr1.dout_i[39]_i_7_n_0 ;
  wire \gpr1.dout_i[3]_i_4_n_0 ;
  wire \gpr1.dout_i[3]_i_5_n_0 ;
  wire \gpr1.dout_i[3]_i_6_n_0 ;
  wire \gpr1.dout_i[3]_i_7_n_0 ;
  wire \gpr1.dout_i[40]_i_4_n_0 ;
  wire \gpr1.dout_i[40]_i_5_n_0 ;
  wire \gpr1.dout_i[40]_i_6_n_0 ;
  wire \gpr1.dout_i[40]_i_7_n_0 ;
  wire \gpr1.dout_i[41]_i_4_n_0 ;
  wire \gpr1.dout_i[41]_i_5_n_0 ;
  wire \gpr1.dout_i[41]_i_6_n_0 ;
  wire \gpr1.dout_i[41]_i_7_n_0 ;
  wire \gpr1.dout_i[42]_i_4_n_0 ;
  wire \gpr1.dout_i[42]_i_5_n_0 ;
  wire \gpr1.dout_i[42]_i_6_n_0 ;
  wire \gpr1.dout_i[42]_i_7_n_0 ;
  wire \gpr1.dout_i[43]_i_4_n_0 ;
  wire \gpr1.dout_i[43]_i_5_n_0 ;
  wire \gpr1.dout_i[43]_i_6_n_0 ;
  wire \gpr1.dout_i[43]_i_7_n_0 ;
  wire \gpr1.dout_i[44]_i_4_n_0 ;
  wire \gpr1.dout_i[44]_i_5_n_0 ;
  wire \gpr1.dout_i[44]_i_6_n_0 ;
  wire \gpr1.dout_i[44]_i_7_n_0 ;
  wire \gpr1.dout_i[45]_i_4_n_0 ;
  wire \gpr1.dout_i[45]_i_5_n_0 ;
  wire \gpr1.dout_i[45]_i_6_n_0 ;
  wire \gpr1.dout_i[45]_i_7_n_0 ;
  wire \gpr1.dout_i[46]_i_4_n_0 ;
  wire \gpr1.dout_i[46]_i_5_n_0 ;
  wire \gpr1.dout_i[46]_i_6_n_0 ;
  wire \gpr1.dout_i[46]_i_7_n_0 ;
  wire \gpr1.dout_i[47]_i_4_n_0 ;
  wire \gpr1.dout_i[47]_i_5_n_0 ;
  wire \gpr1.dout_i[47]_i_6_n_0 ;
  wire \gpr1.dout_i[47]_i_7_n_0 ;
  wire \gpr1.dout_i[48]_i_4_n_0 ;
  wire \gpr1.dout_i[48]_i_5_n_0 ;
  wire \gpr1.dout_i[48]_i_6_n_0 ;
  wire \gpr1.dout_i[48]_i_7_n_0 ;
  wire \gpr1.dout_i[49]_i_4_n_0 ;
  wire \gpr1.dout_i[49]_i_5_n_0 ;
  wire \gpr1.dout_i[49]_i_6_n_0 ;
  wire \gpr1.dout_i[49]_i_7_n_0 ;
  wire \gpr1.dout_i[4]_i_4_n_0 ;
  wire \gpr1.dout_i[4]_i_5_n_0 ;
  wire \gpr1.dout_i[4]_i_6_n_0 ;
  wire \gpr1.dout_i[4]_i_7_n_0 ;
  wire \gpr1.dout_i[50]_i_4_n_0 ;
  wire \gpr1.dout_i[50]_i_5_n_0 ;
  wire \gpr1.dout_i[50]_i_6_n_0 ;
  wire \gpr1.dout_i[50]_i_7_n_0 ;
  wire \gpr1.dout_i[51]_i_4_n_0 ;
  wire \gpr1.dout_i[51]_i_5_n_0 ;
  wire \gpr1.dout_i[51]_i_6_n_0 ;
  wire \gpr1.dout_i[51]_i_7_n_0 ;
  wire \gpr1.dout_i[52]_i_4_n_0 ;
  wire \gpr1.dout_i[52]_i_5_n_0 ;
  wire \gpr1.dout_i[52]_i_6_n_0 ;
  wire \gpr1.dout_i[52]_i_7_n_0 ;
  wire \gpr1.dout_i[53]_i_4_n_0 ;
  wire \gpr1.dout_i[53]_i_5_n_0 ;
  wire \gpr1.dout_i[53]_i_6_n_0 ;
  wire \gpr1.dout_i[53]_i_7_n_0 ;
  wire \gpr1.dout_i[54]_i_4_n_0 ;
  wire \gpr1.dout_i[54]_i_5_n_0 ;
  wire \gpr1.dout_i[54]_i_6_n_0 ;
  wire \gpr1.dout_i[54]_i_7_n_0 ;
  wire \gpr1.dout_i[55]_i_4_n_0 ;
  wire \gpr1.dout_i[55]_i_5_n_0 ;
  wire \gpr1.dout_i[55]_i_6_n_0 ;
  wire \gpr1.dout_i[55]_i_7_n_0 ;
  wire \gpr1.dout_i[56]_i_4_n_0 ;
  wire \gpr1.dout_i[56]_i_5_n_0 ;
  wire \gpr1.dout_i[56]_i_6_n_0 ;
  wire \gpr1.dout_i[56]_i_7_n_0 ;
  wire \gpr1.dout_i[57]_i_4_n_0 ;
  wire \gpr1.dout_i[57]_i_5_n_0 ;
  wire \gpr1.dout_i[57]_i_6_n_0 ;
  wire \gpr1.dout_i[57]_i_7_n_0 ;
  wire \gpr1.dout_i[58]_i_4_n_0 ;
  wire \gpr1.dout_i[58]_i_5_n_0 ;
  wire \gpr1.dout_i[58]_i_6_n_0 ;
  wire \gpr1.dout_i[58]_i_7_n_0 ;
  wire \gpr1.dout_i[59]_i_4_n_0 ;
  wire \gpr1.dout_i[59]_i_5_n_0 ;
  wire \gpr1.dout_i[59]_i_6_n_0 ;
  wire \gpr1.dout_i[59]_i_7_n_0 ;
  wire \gpr1.dout_i[5]_i_4_n_0 ;
  wire \gpr1.dout_i[5]_i_5_n_0 ;
  wire \gpr1.dout_i[5]_i_6_n_0 ;
  wire \gpr1.dout_i[5]_i_7_n_0 ;
  wire \gpr1.dout_i[60]_i_4_n_0 ;
  wire \gpr1.dout_i[60]_i_5_n_0 ;
  wire \gpr1.dout_i[60]_i_6_n_0 ;
  wire \gpr1.dout_i[60]_i_7_n_0 ;
  wire \gpr1.dout_i[61]_i_4_n_0 ;
  wire \gpr1.dout_i[61]_i_5_n_0 ;
  wire \gpr1.dout_i[61]_i_6_n_0 ;
  wire \gpr1.dout_i[61]_i_7_n_0 ;
  wire \gpr1.dout_i[62]_i_4_n_0 ;
  wire \gpr1.dout_i[62]_i_5_n_0 ;
  wire \gpr1.dout_i[62]_i_6_n_0 ;
  wire \gpr1.dout_i[62]_i_7_n_0 ;
  wire \gpr1.dout_i[63]_i_5_n_0 ;
  wire \gpr1.dout_i[63]_i_6_n_0 ;
  wire \gpr1.dout_i[63]_i_7_n_0 ;
  wire \gpr1.dout_i[63]_i_8_n_0 ;
  wire \gpr1.dout_i[6]_i_4_n_0 ;
  wire \gpr1.dout_i[6]_i_5_n_0 ;
  wire \gpr1.dout_i[6]_i_6_n_0 ;
  wire \gpr1.dout_i[6]_i_7_n_0 ;
  wire \gpr1.dout_i[7]_i_4_n_0 ;
  wire \gpr1.dout_i[7]_i_5_n_0 ;
  wire \gpr1.dout_i[7]_i_6_n_0 ;
  wire \gpr1.dout_i[7]_i_7_n_0 ;
  wire \gpr1.dout_i[8]_i_4_n_0 ;
  wire \gpr1.dout_i[8]_i_5_n_0 ;
  wire \gpr1.dout_i[8]_i_6_n_0 ;
  wire \gpr1.dout_i[8]_i_7_n_0 ;
  wire \gpr1.dout_i[9]_i_4_n_0 ;
  wire \gpr1.dout_i[9]_i_5_n_0 ;
  wire \gpr1.dout_i[9]_i_6_n_0 ;
  wire \gpr1.dout_i[9]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[22]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[22]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[23]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[23]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[24]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[24]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[25]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[25]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[26]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[26]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[27]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[27]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[28]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[28]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[29]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[29]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[30]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[30]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[31]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[31]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[32]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[32]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[33]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[33]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[34]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[34]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[35]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[35]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[36]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[36]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[37]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[37]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[38]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[38]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[39]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[39]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[40]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[40]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[41]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[41]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[42]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[42]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[43]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[43]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[44]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[44]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[45]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[45]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[46]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[46]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[47]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[47]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[48]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[48]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[49]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[49]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[50]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[50]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[51]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[51]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[52]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[52]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[53]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[53]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[54]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[54]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[55]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[55]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[56]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[56]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[57]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[57]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[58]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[58]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[59]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[59]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[60]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[60]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[61]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[61]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[62]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[62]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[63]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[63]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_3_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_3_n_0 ;
  wire [63:0]p_0_out;
  wire rd_clk;
  wire wr_clk;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_36_38_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_39_41_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_42_44_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_45_47_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_48_50_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_51_53_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_54_56_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_57_59_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_60_62_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_63_63_SPO_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_36_38_n_0),
        .DOB(RAM_reg_0_63_36_38_n_1),
        .DOC(RAM_reg_0_63_36_38_n_2),
        .DOD(NLW_RAM_reg_0_63_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_39_41_n_0),
        .DOB(RAM_reg_0_63_39_41_n_1),
        .DOC(RAM_reg_0_63_39_41_n_2),
        .DOD(NLW_RAM_reg_0_63_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_42_44_n_0),
        .DOB(RAM_reg_0_63_42_44_n_1),
        .DOC(RAM_reg_0_63_42_44_n_2),
        .DOD(NLW_RAM_reg_0_63_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_45_47_n_0),
        .DOB(RAM_reg_0_63_45_47_n_1),
        .DOC(RAM_reg_0_63_45_47_n_2),
        .DOD(NLW_RAM_reg_0_63_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_48_50_n_0),
        .DOB(RAM_reg_0_63_48_50_n_1),
        .DOC(RAM_reg_0_63_48_50_n_2),
        .DOD(NLW_RAM_reg_0_63_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_51_53_n_0),
        .DOB(RAM_reg_0_63_51_53_n_1),
        .DOC(RAM_reg_0_63_51_53_n_2),
        .DOD(NLW_RAM_reg_0_63_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_54_56_n_0),
        .DOB(RAM_reg_0_63_54_56_n_1),
        .DOC(RAM_reg_0_63_54_56_n_2),
        .DOD(NLW_RAM_reg_0_63_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_57_59_n_0),
        .DOB(RAM_reg_0_63_57_59_n_1),
        .DOC(RAM_reg_0_63_57_59_n_2),
        .DOD(NLW_RAM_reg_0_63_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_60_62_n_0),
        .DOB(RAM_reg_0_63_60_62_n_1),
        .DOC(RAM_reg_0_63_60_62_n_2),
        .DOD(NLW_RAM_reg_0_63_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  RAM64X1D RAM_reg_0_63_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_0_63_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_0_63_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_36_38_n_0),
        .DOB(RAM_reg_128_191_36_38_n_1),
        .DOC(RAM_reg_128_191_36_38_n_2),
        .DOD(NLW_RAM_reg_128_191_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_39_41_n_0),
        .DOB(RAM_reg_128_191_39_41_n_1),
        .DOC(RAM_reg_128_191_39_41_n_2),
        .DOD(NLW_RAM_reg_128_191_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_42_44_n_0),
        .DOB(RAM_reg_128_191_42_44_n_1),
        .DOC(RAM_reg_128_191_42_44_n_2),
        .DOD(NLW_RAM_reg_128_191_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_45_47_n_0),
        .DOB(RAM_reg_128_191_45_47_n_1),
        .DOC(RAM_reg_128_191_45_47_n_2),
        .DOD(NLW_RAM_reg_128_191_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_48_50_n_0),
        .DOB(RAM_reg_128_191_48_50_n_1),
        .DOC(RAM_reg_128_191_48_50_n_2),
        .DOD(NLW_RAM_reg_128_191_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_51_53_n_0),
        .DOB(RAM_reg_128_191_51_53_n_1),
        .DOC(RAM_reg_128_191_51_53_n_2),
        .DOD(NLW_RAM_reg_128_191_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_54_56_n_0),
        .DOB(RAM_reg_128_191_54_56_n_1),
        .DOC(RAM_reg_128_191_54_56_n_2),
        .DOD(NLW_RAM_reg_128_191_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_57_59_n_0),
        .DOB(RAM_reg_128_191_57_59_n_1),
        .DOC(RAM_reg_128_191_57_59_n_2),
        .DOD(NLW_RAM_reg_128_191_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_60_62_n_0),
        .DOB(RAM_reg_128_191_60_62_n_1),
        .DOC(RAM_reg_128_191_60_62_n_2),
        .DOD(NLW_RAM_reg_128_191_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  RAM64X1D RAM_reg_128_191_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_128_191_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_128_191_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_36_38_n_0),
        .DOB(RAM_reg_192_255_36_38_n_1),
        .DOC(RAM_reg_192_255_36_38_n_2),
        .DOD(NLW_RAM_reg_192_255_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_39_41_n_0),
        .DOB(RAM_reg_192_255_39_41_n_1),
        .DOC(RAM_reg_192_255_39_41_n_2),
        .DOD(NLW_RAM_reg_192_255_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_42_44_n_0),
        .DOB(RAM_reg_192_255_42_44_n_1),
        .DOC(RAM_reg_192_255_42_44_n_2),
        .DOD(NLW_RAM_reg_192_255_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_45_47_n_0),
        .DOB(RAM_reg_192_255_45_47_n_1),
        .DOC(RAM_reg_192_255_45_47_n_2),
        .DOD(NLW_RAM_reg_192_255_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_48_50_n_0),
        .DOB(RAM_reg_192_255_48_50_n_1),
        .DOC(RAM_reg_192_255_48_50_n_2),
        .DOD(NLW_RAM_reg_192_255_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_51_53_n_0),
        .DOB(RAM_reg_192_255_51_53_n_1),
        .DOC(RAM_reg_192_255_51_53_n_2),
        .DOD(NLW_RAM_reg_192_255_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_54_56_n_0),
        .DOB(RAM_reg_192_255_54_56_n_1),
        .DOC(RAM_reg_192_255_54_56_n_2),
        .DOD(NLW_RAM_reg_192_255_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_57_59_n_0),
        .DOB(RAM_reg_192_255_57_59_n_1),
        .DOC(RAM_reg_192_255_57_59_n_2),
        .DOD(NLW_RAM_reg_192_255_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_60_62_n_0),
        .DOB(RAM_reg_192_255_60_62_n_1),
        .DOC(RAM_reg_192_255_60_62_n_2),
        .DOD(NLW_RAM_reg_192_255_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  RAM64X1D RAM_reg_192_255_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_192_255_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_192_255_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_0_2_n_0),
        .DOB(RAM_reg_256_319_0_2_n_1),
        .DOC(RAM_reg_256_319_0_2_n_2),
        .DOD(NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_12_14_n_0),
        .DOB(RAM_reg_256_319_12_14_n_1),
        .DOC(RAM_reg_256_319_12_14_n_2),
        .DOD(NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_15_17_n_0),
        .DOB(RAM_reg_256_319_15_17_n_1),
        .DOC(RAM_reg_256_319_15_17_n_2),
        .DOD(NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_18_20_n_0),
        .DOB(RAM_reg_256_319_18_20_n_1),
        .DOC(RAM_reg_256_319_18_20_n_2),
        .DOD(NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_21_23_n_0),
        .DOB(RAM_reg_256_319_21_23_n_1),
        .DOC(RAM_reg_256_319_21_23_n_2),
        .DOD(NLW_RAM_reg_256_319_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_24_26_n_0),
        .DOB(RAM_reg_256_319_24_26_n_1),
        .DOC(RAM_reg_256_319_24_26_n_2),
        .DOD(NLW_RAM_reg_256_319_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_27_29_n_0),
        .DOB(RAM_reg_256_319_27_29_n_1),
        .DOC(RAM_reg_256_319_27_29_n_2),
        .DOD(NLW_RAM_reg_256_319_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_30_32_n_0),
        .DOB(RAM_reg_256_319_30_32_n_1),
        .DOC(RAM_reg_256_319_30_32_n_2),
        .DOD(NLW_RAM_reg_256_319_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_33_35_n_0),
        .DOB(RAM_reg_256_319_33_35_n_1),
        .DOC(RAM_reg_256_319_33_35_n_2),
        .DOD(NLW_RAM_reg_256_319_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_36_38_n_0),
        .DOB(RAM_reg_256_319_36_38_n_1),
        .DOC(RAM_reg_256_319_36_38_n_2),
        .DOD(NLW_RAM_reg_256_319_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_39_41_n_0),
        .DOB(RAM_reg_256_319_39_41_n_1),
        .DOC(RAM_reg_256_319_39_41_n_2),
        .DOD(NLW_RAM_reg_256_319_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_3_5_n_0),
        .DOB(RAM_reg_256_319_3_5_n_1),
        .DOC(RAM_reg_256_319_3_5_n_2),
        .DOD(NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_42_44_n_0),
        .DOB(RAM_reg_256_319_42_44_n_1),
        .DOC(RAM_reg_256_319_42_44_n_2),
        .DOD(NLW_RAM_reg_256_319_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_45_47_n_0),
        .DOB(RAM_reg_256_319_45_47_n_1),
        .DOC(RAM_reg_256_319_45_47_n_2),
        .DOD(NLW_RAM_reg_256_319_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_48_50_n_0),
        .DOB(RAM_reg_256_319_48_50_n_1),
        .DOC(RAM_reg_256_319_48_50_n_2),
        .DOD(NLW_RAM_reg_256_319_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_51_53_n_0),
        .DOB(RAM_reg_256_319_51_53_n_1),
        .DOC(RAM_reg_256_319_51_53_n_2),
        .DOD(NLW_RAM_reg_256_319_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_54_56_n_0),
        .DOB(RAM_reg_256_319_54_56_n_1),
        .DOC(RAM_reg_256_319_54_56_n_2),
        .DOD(NLW_RAM_reg_256_319_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_57_59_n_0),
        .DOB(RAM_reg_256_319_57_59_n_1),
        .DOC(RAM_reg_256_319_57_59_n_2),
        .DOD(NLW_RAM_reg_256_319_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_60_62_n_0),
        .DOB(RAM_reg_256_319_60_62_n_1),
        .DOC(RAM_reg_256_319_60_62_n_2),
        .DOD(NLW_RAM_reg_256_319_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  RAM64X1D RAM_reg_256_319_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_256_319_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_256_319_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_6_8_n_0),
        .DOB(RAM_reg_256_319_6_8_n_1),
        .DOC(RAM_reg_256_319_6_8_n_2),
        .DOD(NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_9_11_n_0),
        .DOB(RAM_reg_256_319_9_11_n_1),
        .DOC(RAM_reg_256_319_9_11_n_2),
        .DOD(NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[6]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_0_2_n_0),
        .DOB(RAM_reg_320_383_0_2_n_1),
        .DOC(RAM_reg_320_383_0_2_n_2),
        .DOD(NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_12_14_n_0),
        .DOB(RAM_reg_320_383_12_14_n_1),
        .DOC(RAM_reg_320_383_12_14_n_2),
        .DOD(NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_15_17_n_0),
        .DOB(RAM_reg_320_383_15_17_n_1),
        .DOC(RAM_reg_320_383_15_17_n_2),
        .DOD(NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_18_20_n_0),
        .DOB(RAM_reg_320_383_18_20_n_1),
        .DOC(RAM_reg_320_383_18_20_n_2),
        .DOD(NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_21_23_n_0),
        .DOB(RAM_reg_320_383_21_23_n_1),
        .DOC(RAM_reg_320_383_21_23_n_2),
        .DOD(NLW_RAM_reg_320_383_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_24_26_n_0),
        .DOB(RAM_reg_320_383_24_26_n_1),
        .DOC(RAM_reg_320_383_24_26_n_2),
        .DOD(NLW_RAM_reg_320_383_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_27_29_n_0),
        .DOB(RAM_reg_320_383_27_29_n_1),
        .DOC(RAM_reg_320_383_27_29_n_2),
        .DOD(NLW_RAM_reg_320_383_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_30_32_n_0),
        .DOB(RAM_reg_320_383_30_32_n_1),
        .DOC(RAM_reg_320_383_30_32_n_2),
        .DOD(NLW_RAM_reg_320_383_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_33_35_n_0),
        .DOB(RAM_reg_320_383_33_35_n_1),
        .DOC(RAM_reg_320_383_33_35_n_2),
        .DOD(NLW_RAM_reg_320_383_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_36_38_n_0),
        .DOB(RAM_reg_320_383_36_38_n_1),
        .DOC(RAM_reg_320_383_36_38_n_2),
        .DOD(NLW_RAM_reg_320_383_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_39_41_n_0),
        .DOB(RAM_reg_320_383_39_41_n_1),
        .DOC(RAM_reg_320_383_39_41_n_2),
        .DOD(NLW_RAM_reg_320_383_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_3_5_n_0),
        .DOB(RAM_reg_320_383_3_5_n_1),
        .DOC(RAM_reg_320_383_3_5_n_2),
        .DOD(NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_42_44_n_0),
        .DOB(RAM_reg_320_383_42_44_n_1),
        .DOC(RAM_reg_320_383_42_44_n_2),
        .DOD(NLW_RAM_reg_320_383_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_45_47_n_0),
        .DOB(RAM_reg_320_383_45_47_n_1),
        .DOC(RAM_reg_320_383_45_47_n_2),
        .DOD(NLW_RAM_reg_320_383_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_48_50_n_0),
        .DOB(RAM_reg_320_383_48_50_n_1),
        .DOC(RAM_reg_320_383_48_50_n_2),
        .DOD(NLW_RAM_reg_320_383_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_51_53_n_0),
        .DOB(RAM_reg_320_383_51_53_n_1),
        .DOC(RAM_reg_320_383_51_53_n_2),
        .DOD(NLW_RAM_reg_320_383_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_54_56_n_0),
        .DOB(RAM_reg_320_383_54_56_n_1),
        .DOC(RAM_reg_320_383_54_56_n_2),
        .DOD(NLW_RAM_reg_320_383_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_57_59_n_0),
        .DOB(RAM_reg_320_383_57_59_n_1),
        .DOC(RAM_reg_320_383_57_59_n_2),
        .DOD(NLW_RAM_reg_320_383_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_60_62_n_0),
        .DOB(RAM_reg_320_383_60_62_n_1),
        .DOC(RAM_reg_320_383_60_62_n_2),
        .DOD(NLW_RAM_reg_320_383_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  RAM64X1D RAM_reg_320_383_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_320_383_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_320_383_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_6_8_n_0),
        .DOB(RAM_reg_320_383_6_8_n_1),
        .DOC(RAM_reg_320_383_6_8_n_2),
        .DOD(NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_9_11_n_0),
        .DOB(RAM_reg_320_383_9_11_n_1),
        .DOC(RAM_reg_320_383_9_11_n_2),
        .DOD(NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_0_2_n_0),
        .DOB(RAM_reg_384_447_0_2_n_1),
        .DOC(RAM_reg_384_447_0_2_n_2),
        .DOD(NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_12_14_n_0),
        .DOB(RAM_reg_384_447_12_14_n_1),
        .DOC(RAM_reg_384_447_12_14_n_2),
        .DOD(NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_15_17_n_0),
        .DOB(RAM_reg_384_447_15_17_n_1),
        .DOC(RAM_reg_384_447_15_17_n_2),
        .DOD(NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_18_20_n_0),
        .DOB(RAM_reg_384_447_18_20_n_1),
        .DOC(RAM_reg_384_447_18_20_n_2),
        .DOD(NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_21_23_n_0),
        .DOB(RAM_reg_384_447_21_23_n_1),
        .DOC(RAM_reg_384_447_21_23_n_2),
        .DOD(NLW_RAM_reg_384_447_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_24_26_n_0),
        .DOB(RAM_reg_384_447_24_26_n_1),
        .DOC(RAM_reg_384_447_24_26_n_2),
        .DOD(NLW_RAM_reg_384_447_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_27_29_n_0),
        .DOB(RAM_reg_384_447_27_29_n_1),
        .DOC(RAM_reg_384_447_27_29_n_2),
        .DOD(NLW_RAM_reg_384_447_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_30_32_n_0),
        .DOB(RAM_reg_384_447_30_32_n_1),
        .DOC(RAM_reg_384_447_30_32_n_2),
        .DOD(NLW_RAM_reg_384_447_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_33_35_n_0),
        .DOB(RAM_reg_384_447_33_35_n_1),
        .DOC(RAM_reg_384_447_33_35_n_2),
        .DOD(NLW_RAM_reg_384_447_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_36_38_n_0),
        .DOB(RAM_reg_384_447_36_38_n_1),
        .DOC(RAM_reg_384_447_36_38_n_2),
        .DOD(NLW_RAM_reg_384_447_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_39_41_n_0),
        .DOB(RAM_reg_384_447_39_41_n_1),
        .DOC(RAM_reg_384_447_39_41_n_2),
        .DOD(NLW_RAM_reg_384_447_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_3_5_n_0),
        .DOB(RAM_reg_384_447_3_5_n_1),
        .DOC(RAM_reg_384_447_3_5_n_2),
        .DOD(NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_42_44_n_0),
        .DOB(RAM_reg_384_447_42_44_n_1),
        .DOC(RAM_reg_384_447_42_44_n_2),
        .DOD(NLW_RAM_reg_384_447_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_45_47_n_0),
        .DOB(RAM_reg_384_447_45_47_n_1),
        .DOC(RAM_reg_384_447_45_47_n_2),
        .DOD(NLW_RAM_reg_384_447_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_48_50_n_0),
        .DOB(RAM_reg_384_447_48_50_n_1),
        .DOC(RAM_reg_384_447_48_50_n_2),
        .DOD(NLW_RAM_reg_384_447_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_51_53_n_0),
        .DOB(RAM_reg_384_447_51_53_n_1),
        .DOC(RAM_reg_384_447_51_53_n_2),
        .DOD(NLW_RAM_reg_384_447_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_54_56_n_0),
        .DOB(RAM_reg_384_447_54_56_n_1),
        .DOC(RAM_reg_384_447_54_56_n_2),
        .DOD(NLW_RAM_reg_384_447_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_57_59_n_0),
        .DOB(RAM_reg_384_447_57_59_n_1),
        .DOC(RAM_reg_384_447_57_59_n_2),
        .DOD(NLW_RAM_reg_384_447_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_60_62_n_0),
        .DOB(RAM_reg_384_447_60_62_n_1),
        .DOC(RAM_reg_384_447_60_62_n_2),
        .DOD(NLW_RAM_reg_384_447_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  RAM64X1D RAM_reg_384_447_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_384_447_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_384_447_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_6_8_n_0),
        .DOB(RAM_reg_384_447_6_8_n_1),
        .DOC(RAM_reg_384_447_6_8_n_2),
        .DOD(NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_9_11_n_0),
        .DOB(RAM_reg_384_447_9_11_n_1),
        .DOC(RAM_reg_384_447_9_11_n_2),
        .DOD(NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_0_2_n_0),
        .DOB(RAM_reg_448_511_0_2_n_1),
        .DOC(RAM_reg_448_511_0_2_n_2),
        .DOD(NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_12_14_n_0),
        .DOB(RAM_reg_448_511_12_14_n_1),
        .DOC(RAM_reg_448_511_12_14_n_2),
        .DOD(NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_15_17_n_0),
        .DOB(RAM_reg_448_511_15_17_n_1),
        .DOC(RAM_reg_448_511_15_17_n_2),
        .DOD(NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_18_20_n_0),
        .DOB(RAM_reg_448_511_18_20_n_1),
        .DOC(RAM_reg_448_511_18_20_n_2),
        .DOD(NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_21_23_n_0),
        .DOB(RAM_reg_448_511_21_23_n_1),
        .DOC(RAM_reg_448_511_21_23_n_2),
        .DOD(NLW_RAM_reg_448_511_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_24_26_n_0),
        .DOB(RAM_reg_448_511_24_26_n_1),
        .DOC(RAM_reg_448_511_24_26_n_2),
        .DOD(NLW_RAM_reg_448_511_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_27_29_n_0),
        .DOB(RAM_reg_448_511_27_29_n_1),
        .DOC(RAM_reg_448_511_27_29_n_2),
        .DOD(NLW_RAM_reg_448_511_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_30_32_n_0),
        .DOB(RAM_reg_448_511_30_32_n_1),
        .DOC(RAM_reg_448_511_30_32_n_2),
        .DOD(NLW_RAM_reg_448_511_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_33_35_n_0),
        .DOB(RAM_reg_448_511_33_35_n_1),
        .DOC(RAM_reg_448_511_33_35_n_2),
        .DOD(NLW_RAM_reg_448_511_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_36_38_n_0),
        .DOB(RAM_reg_448_511_36_38_n_1),
        .DOC(RAM_reg_448_511_36_38_n_2),
        .DOD(NLW_RAM_reg_448_511_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_39_41_n_0),
        .DOB(RAM_reg_448_511_39_41_n_1),
        .DOC(RAM_reg_448_511_39_41_n_2),
        .DOD(NLW_RAM_reg_448_511_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_3_5_n_0),
        .DOB(RAM_reg_448_511_3_5_n_1),
        .DOC(RAM_reg_448_511_3_5_n_2),
        .DOD(NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_42_44_n_0),
        .DOB(RAM_reg_448_511_42_44_n_1),
        .DOC(RAM_reg_448_511_42_44_n_2),
        .DOD(NLW_RAM_reg_448_511_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_45_47_n_0),
        .DOB(RAM_reg_448_511_45_47_n_1),
        .DOC(RAM_reg_448_511_45_47_n_2),
        .DOD(NLW_RAM_reg_448_511_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_48_50_n_0),
        .DOB(RAM_reg_448_511_48_50_n_1),
        .DOC(RAM_reg_448_511_48_50_n_2),
        .DOD(NLW_RAM_reg_448_511_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_51_53_n_0),
        .DOB(RAM_reg_448_511_51_53_n_1),
        .DOC(RAM_reg_448_511_51_53_n_2),
        .DOD(NLW_RAM_reg_448_511_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_54_56_n_0),
        .DOB(RAM_reg_448_511_54_56_n_1),
        .DOC(RAM_reg_448_511_54_56_n_2),
        .DOD(NLW_RAM_reg_448_511_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_57_59_n_0),
        .DOB(RAM_reg_448_511_57_59_n_1),
        .DOC(RAM_reg_448_511_57_59_n_2),
        .DOD(NLW_RAM_reg_448_511_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_60_62_n_0),
        .DOB(RAM_reg_448_511_60_62_n_1),
        .DOC(RAM_reg_448_511_60_62_n_2),
        .DOD(NLW_RAM_reg_448_511_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  RAM64X1D RAM_reg_448_511_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_448_511_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_448_511_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_6_8_n_0),
        .DOB(RAM_reg_448_511_6_8_n_1),
        .DOC(RAM_reg_448_511_6_8_n_2),
        .DOD(NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_9_11_n_0),
        .DOB(RAM_reg_448_511_9_11_n_1),
        .DOC(RAM_reg_448_511_9_11_n_2),
        .DOD(NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_0_2_n_0),
        .DOB(RAM_reg_512_575_0_2_n_1),
        .DOC(RAM_reg_512_575_0_2_n_2),
        .DOD(NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_12_14_n_0),
        .DOB(RAM_reg_512_575_12_14_n_1),
        .DOC(RAM_reg_512_575_12_14_n_2),
        .DOD(NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_15_17_n_0),
        .DOB(RAM_reg_512_575_15_17_n_1),
        .DOC(RAM_reg_512_575_15_17_n_2),
        .DOD(NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_18_20_n_0),
        .DOB(RAM_reg_512_575_18_20_n_1),
        .DOC(RAM_reg_512_575_18_20_n_2),
        .DOD(NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_21_23_n_0),
        .DOB(RAM_reg_512_575_21_23_n_1),
        .DOC(RAM_reg_512_575_21_23_n_2),
        .DOD(NLW_RAM_reg_512_575_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_24_26_n_0),
        .DOB(RAM_reg_512_575_24_26_n_1),
        .DOC(RAM_reg_512_575_24_26_n_2),
        .DOD(NLW_RAM_reg_512_575_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_27_29_n_0),
        .DOB(RAM_reg_512_575_27_29_n_1),
        .DOC(RAM_reg_512_575_27_29_n_2),
        .DOD(NLW_RAM_reg_512_575_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_30_32_n_0),
        .DOB(RAM_reg_512_575_30_32_n_1),
        .DOC(RAM_reg_512_575_30_32_n_2),
        .DOD(NLW_RAM_reg_512_575_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_33_35_n_0),
        .DOB(RAM_reg_512_575_33_35_n_1),
        .DOC(RAM_reg_512_575_33_35_n_2),
        .DOD(NLW_RAM_reg_512_575_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_36_38_n_0),
        .DOB(RAM_reg_512_575_36_38_n_1),
        .DOC(RAM_reg_512_575_36_38_n_2),
        .DOD(NLW_RAM_reg_512_575_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_39_41_n_0),
        .DOB(RAM_reg_512_575_39_41_n_1),
        .DOC(RAM_reg_512_575_39_41_n_2),
        .DOD(NLW_RAM_reg_512_575_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_3_5_n_0),
        .DOB(RAM_reg_512_575_3_5_n_1),
        .DOC(RAM_reg_512_575_3_5_n_2),
        .DOD(NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_42_44_n_0),
        .DOB(RAM_reg_512_575_42_44_n_1),
        .DOC(RAM_reg_512_575_42_44_n_2),
        .DOD(NLW_RAM_reg_512_575_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_45_47_n_0),
        .DOB(RAM_reg_512_575_45_47_n_1),
        .DOC(RAM_reg_512_575_45_47_n_2),
        .DOD(NLW_RAM_reg_512_575_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_48_50_n_0),
        .DOB(RAM_reg_512_575_48_50_n_1),
        .DOC(RAM_reg_512_575_48_50_n_2),
        .DOD(NLW_RAM_reg_512_575_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_51_53_n_0),
        .DOB(RAM_reg_512_575_51_53_n_1),
        .DOC(RAM_reg_512_575_51_53_n_2),
        .DOD(NLW_RAM_reg_512_575_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_54_56_n_0),
        .DOB(RAM_reg_512_575_54_56_n_1),
        .DOC(RAM_reg_512_575_54_56_n_2),
        .DOD(NLW_RAM_reg_512_575_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_57_59_n_0),
        .DOB(RAM_reg_512_575_57_59_n_1),
        .DOC(RAM_reg_512_575_57_59_n_2),
        .DOD(NLW_RAM_reg_512_575_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_60_62_n_0),
        .DOB(RAM_reg_512_575_60_62_n_1),
        .DOC(RAM_reg_512_575_60_62_n_2),
        .DOD(NLW_RAM_reg_512_575_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  RAM64X1D RAM_reg_512_575_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_512_575_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_512_575_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_6_8_n_0),
        .DOB(RAM_reg_512_575_6_8_n_1),
        .DOC(RAM_reg_512_575_6_8_n_2),
        .DOD(NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_9_11_n_0),
        .DOB(RAM_reg_512_575_9_11_n_1),
        .DOC(RAM_reg_512_575_9_11_n_2),
        .DOD(NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_0_2_n_0),
        .DOB(RAM_reg_576_639_0_2_n_1),
        .DOC(RAM_reg_576_639_0_2_n_2),
        .DOD(NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_12_14_n_0),
        .DOB(RAM_reg_576_639_12_14_n_1),
        .DOC(RAM_reg_576_639_12_14_n_2),
        .DOD(NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_15_17_n_0),
        .DOB(RAM_reg_576_639_15_17_n_1),
        .DOC(RAM_reg_576_639_15_17_n_2),
        .DOD(NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_18_20_n_0),
        .DOB(RAM_reg_576_639_18_20_n_1),
        .DOC(RAM_reg_576_639_18_20_n_2),
        .DOD(NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_21_23_n_0),
        .DOB(RAM_reg_576_639_21_23_n_1),
        .DOC(RAM_reg_576_639_21_23_n_2),
        .DOD(NLW_RAM_reg_576_639_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_24_26_n_0),
        .DOB(RAM_reg_576_639_24_26_n_1),
        .DOC(RAM_reg_576_639_24_26_n_2),
        .DOD(NLW_RAM_reg_576_639_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_27_29_n_0),
        .DOB(RAM_reg_576_639_27_29_n_1),
        .DOC(RAM_reg_576_639_27_29_n_2),
        .DOD(NLW_RAM_reg_576_639_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_30_32_n_0),
        .DOB(RAM_reg_576_639_30_32_n_1),
        .DOC(RAM_reg_576_639_30_32_n_2),
        .DOD(NLW_RAM_reg_576_639_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_33_35_n_0),
        .DOB(RAM_reg_576_639_33_35_n_1),
        .DOC(RAM_reg_576_639_33_35_n_2),
        .DOD(NLW_RAM_reg_576_639_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_36_38_n_0),
        .DOB(RAM_reg_576_639_36_38_n_1),
        .DOC(RAM_reg_576_639_36_38_n_2),
        .DOD(NLW_RAM_reg_576_639_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_39_41_n_0),
        .DOB(RAM_reg_576_639_39_41_n_1),
        .DOC(RAM_reg_576_639_39_41_n_2),
        .DOD(NLW_RAM_reg_576_639_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_3_5_n_0),
        .DOB(RAM_reg_576_639_3_5_n_1),
        .DOC(RAM_reg_576_639_3_5_n_2),
        .DOD(NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_42_44_n_0),
        .DOB(RAM_reg_576_639_42_44_n_1),
        .DOC(RAM_reg_576_639_42_44_n_2),
        .DOD(NLW_RAM_reg_576_639_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_45_47_n_0),
        .DOB(RAM_reg_576_639_45_47_n_1),
        .DOC(RAM_reg_576_639_45_47_n_2),
        .DOD(NLW_RAM_reg_576_639_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_48_50_n_0),
        .DOB(RAM_reg_576_639_48_50_n_1),
        .DOC(RAM_reg_576_639_48_50_n_2),
        .DOD(NLW_RAM_reg_576_639_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_51_53_n_0),
        .DOB(RAM_reg_576_639_51_53_n_1),
        .DOC(RAM_reg_576_639_51_53_n_2),
        .DOD(NLW_RAM_reg_576_639_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_54_56_n_0),
        .DOB(RAM_reg_576_639_54_56_n_1),
        .DOC(RAM_reg_576_639_54_56_n_2),
        .DOD(NLW_RAM_reg_576_639_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_57_59_n_0),
        .DOB(RAM_reg_576_639_57_59_n_1),
        .DOC(RAM_reg_576_639_57_59_n_2),
        .DOD(NLW_RAM_reg_576_639_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_60_62_n_0),
        .DOB(RAM_reg_576_639_60_62_n_1),
        .DOC(RAM_reg_576_639_60_62_n_2),
        .DOD(NLW_RAM_reg_576_639_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  RAM64X1D RAM_reg_576_639_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_576_639_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_576_639_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_6_8_n_0),
        .DOB(RAM_reg_576_639_6_8_n_1),
        .DOC(RAM_reg_576_639_6_8_n_2),
        .DOD(NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_9_11_n_0),
        .DOB(RAM_reg_576_639_9_11_n_1),
        .DOC(RAM_reg_576_639_9_11_n_2),
        .DOD(NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_0_2_n_0),
        .DOB(RAM_reg_640_703_0_2_n_1),
        .DOC(RAM_reg_640_703_0_2_n_2),
        .DOD(NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_12_14_n_0),
        .DOB(RAM_reg_640_703_12_14_n_1),
        .DOC(RAM_reg_640_703_12_14_n_2),
        .DOD(NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_15_17_n_0),
        .DOB(RAM_reg_640_703_15_17_n_1),
        .DOC(RAM_reg_640_703_15_17_n_2),
        .DOD(NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_18_20_n_0),
        .DOB(RAM_reg_640_703_18_20_n_1),
        .DOC(RAM_reg_640_703_18_20_n_2),
        .DOD(NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_21_23_n_0),
        .DOB(RAM_reg_640_703_21_23_n_1),
        .DOC(RAM_reg_640_703_21_23_n_2),
        .DOD(NLW_RAM_reg_640_703_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_24_26_n_0),
        .DOB(RAM_reg_640_703_24_26_n_1),
        .DOC(RAM_reg_640_703_24_26_n_2),
        .DOD(NLW_RAM_reg_640_703_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_27_29_n_0),
        .DOB(RAM_reg_640_703_27_29_n_1),
        .DOC(RAM_reg_640_703_27_29_n_2),
        .DOD(NLW_RAM_reg_640_703_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_30_32_n_0),
        .DOB(RAM_reg_640_703_30_32_n_1),
        .DOC(RAM_reg_640_703_30_32_n_2),
        .DOD(NLW_RAM_reg_640_703_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_33_35_n_0),
        .DOB(RAM_reg_640_703_33_35_n_1),
        .DOC(RAM_reg_640_703_33_35_n_2),
        .DOD(NLW_RAM_reg_640_703_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_36_38_n_0),
        .DOB(RAM_reg_640_703_36_38_n_1),
        .DOC(RAM_reg_640_703_36_38_n_2),
        .DOD(NLW_RAM_reg_640_703_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_39_41_n_0),
        .DOB(RAM_reg_640_703_39_41_n_1),
        .DOC(RAM_reg_640_703_39_41_n_2),
        .DOD(NLW_RAM_reg_640_703_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_3_5_n_0),
        .DOB(RAM_reg_640_703_3_5_n_1),
        .DOC(RAM_reg_640_703_3_5_n_2),
        .DOD(NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_42_44_n_0),
        .DOB(RAM_reg_640_703_42_44_n_1),
        .DOC(RAM_reg_640_703_42_44_n_2),
        .DOD(NLW_RAM_reg_640_703_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_45_47_n_0),
        .DOB(RAM_reg_640_703_45_47_n_1),
        .DOC(RAM_reg_640_703_45_47_n_2),
        .DOD(NLW_RAM_reg_640_703_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_48_50_n_0),
        .DOB(RAM_reg_640_703_48_50_n_1),
        .DOC(RAM_reg_640_703_48_50_n_2),
        .DOD(NLW_RAM_reg_640_703_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_51_53_n_0),
        .DOB(RAM_reg_640_703_51_53_n_1),
        .DOC(RAM_reg_640_703_51_53_n_2),
        .DOD(NLW_RAM_reg_640_703_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_54_56_n_0),
        .DOB(RAM_reg_640_703_54_56_n_1),
        .DOC(RAM_reg_640_703_54_56_n_2),
        .DOD(NLW_RAM_reg_640_703_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_57_59_n_0),
        .DOB(RAM_reg_640_703_57_59_n_1),
        .DOC(RAM_reg_640_703_57_59_n_2),
        .DOD(NLW_RAM_reg_640_703_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_60_62_n_0),
        .DOB(RAM_reg_640_703_60_62_n_1),
        .DOC(RAM_reg_640_703_60_62_n_2),
        .DOD(NLW_RAM_reg_640_703_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  RAM64X1D RAM_reg_640_703_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_640_703_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_640_703_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_6_8_n_0),
        .DOB(RAM_reg_640_703_6_8_n_1),
        .DOC(RAM_reg_640_703_6_8_n_2),
        .DOD(NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_9_11_n_0),
        .DOB(RAM_reg_640_703_9_11_n_1),
        .DOC(RAM_reg_640_703_9_11_n_2),
        .DOD(NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_36_38_n_0),
        .DOB(RAM_reg_64_127_36_38_n_1),
        .DOC(RAM_reg_64_127_36_38_n_2),
        .DOD(NLW_RAM_reg_64_127_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_39_41_n_0),
        .DOB(RAM_reg_64_127_39_41_n_1),
        .DOC(RAM_reg_64_127_39_41_n_2),
        .DOD(NLW_RAM_reg_64_127_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_42_44_n_0),
        .DOB(RAM_reg_64_127_42_44_n_1),
        .DOC(RAM_reg_64_127_42_44_n_2),
        .DOD(NLW_RAM_reg_64_127_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_45_47_n_0),
        .DOB(RAM_reg_64_127_45_47_n_1),
        .DOC(RAM_reg_64_127_45_47_n_2),
        .DOD(NLW_RAM_reg_64_127_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_48_50_n_0),
        .DOB(RAM_reg_64_127_48_50_n_1),
        .DOC(RAM_reg_64_127_48_50_n_2),
        .DOD(NLW_RAM_reg_64_127_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_51_53_n_0),
        .DOB(RAM_reg_64_127_51_53_n_1),
        .DOC(RAM_reg_64_127_51_53_n_2),
        .DOD(NLW_RAM_reg_64_127_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_54_56_n_0),
        .DOB(RAM_reg_64_127_54_56_n_1),
        .DOC(RAM_reg_64_127_54_56_n_2),
        .DOD(NLW_RAM_reg_64_127_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_57_59_n_0),
        .DOB(RAM_reg_64_127_57_59_n_1),
        .DOC(RAM_reg_64_127_57_59_n_2),
        .DOD(NLW_RAM_reg_64_127_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_60_62_n_0),
        .DOB(RAM_reg_64_127_60_62_n_1),
        .DOC(RAM_reg_64_127_60_62_n_2),
        .DOD(NLW_RAM_reg_64_127_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  RAM64X1D RAM_reg_64_127_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_64_127_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_64_127_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_0_2_n_0),
        .DOB(RAM_reg_704_767_0_2_n_1),
        .DOC(RAM_reg_704_767_0_2_n_2),
        .DOD(NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_12_14_n_0),
        .DOB(RAM_reg_704_767_12_14_n_1),
        .DOC(RAM_reg_704_767_12_14_n_2),
        .DOD(NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_15_17_n_0),
        .DOB(RAM_reg_704_767_15_17_n_1),
        .DOC(RAM_reg_704_767_15_17_n_2),
        .DOD(NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_18_20_n_0),
        .DOB(RAM_reg_704_767_18_20_n_1),
        .DOC(RAM_reg_704_767_18_20_n_2),
        .DOD(NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_21_23_n_0),
        .DOB(RAM_reg_704_767_21_23_n_1),
        .DOC(RAM_reg_704_767_21_23_n_2),
        .DOD(NLW_RAM_reg_704_767_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_24_26_n_0),
        .DOB(RAM_reg_704_767_24_26_n_1),
        .DOC(RAM_reg_704_767_24_26_n_2),
        .DOD(NLW_RAM_reg_704_767_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_27_29_n_0),
        .DOB(RAM_reg_704_767_27_29_n_1),
        .DOC(RAM_reg_704_767_27_29_n_2),
        .DOD(NLW_RAM_reg_704_767_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_30_32_n_0),
        .DOB(RAM_reg_704_767_30_32_n_1),
        .DOC(RAM_reg_704_767_30_32_n_2),
        .DOD(NLW_RAM_reg_704_767_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_33_35_n_0),
        .DOB(RAM_reg_704_767_33_35_n_1),
        .DOC(RAM_reg_704_767_33_35_n_2),
        .DOD(NLW_RAM_reg_704_767_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_36_38_n_0),
        .DOB(RAM_reg_704_767_36_38_n_1),
        .DOC(RAM_reg_704_767_36_38_n_2),
        .DOD(NLW_RAM_reg_704_767_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_39_41_n_0),
        .DOB(RAM_reg_704_767_39_41_n_1),
        .DOC(RAM_reg_704_767_39_41_n_2),
        .DOD(NLW_RAM_reg_704_767_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_3_5_n_0),
        .DOB(RAM_reg_704_767_3_5_n_1),
        .DOC(RAM_reg_704_767_3_5_n_2),
        .DOD(NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_42_44_n_0),
        .DOB(RAM_reg_704_767_42_44_n_1),
        .DOC(RAM_reg_704_767_42_44_n_2),
        .DOD(NLW_RAM_reg_704_767_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_45_47_n_0),
        .DOB(RAM_reg_704_767_45_47_n_1),
        .DOC(RAM_reg_704_767_45_47_n_2),
        .DOD(NLW_RAM_reg_704_767_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_48_50_n_0),
        .DOB(RAM_reg_704_767_48_50_n_1),
        .DOC(RAM_reg_704_767_48_50_n_2),
        .DOD(NLW_RAM_reg_704_767_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_51_53_n_0),
        .DOB(RAM_reg_704_767_51_53_n_1),
        .DOC(RAM_reg_704_767_51_53_n_2),
        .DOD(NLW_RAM_reg_704_767_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_54_56_n_0),
        .DOB(RAM_reg_704_767_54_56_n_1),
        .DOC(RAM_reg_704_767_54_56_n_2),
        .DOD(NLW_RAM_reg_704_767_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_57_59_n_0),
        .DOB(RAM_reg_704_767_57_59_n_1),
        .DOC(RAM_reg_704_767_57_59_n_2),
        .DOD(NLW_RAM_reg_704_767_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_60_62_n_0),
        .DOB(RAM_reg_704_767_60_62_n_1),
        .DOC(RAM_reg_704_767_60_62_n_2),
        .DOD(NLW_RAM_reg_704_767_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  RAM64X1D RAM_reg_704_767_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_704_767_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_704_767_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_6_8_n_0),
        .DOB(RAM_reg_704_767_6_8_n_1),
        .DOC(RAM_reg_704_767_6_8_n_2),
        .DOD(NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_9_11_n_0),
        .DOB(RAM_reg_704_767_9_11_n_1),
        .DOC(RAM_reg_704_767_9_11_n_2),
        .DOD(NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_0_2_n_0),
        .DOB(RAM_reg_768_831_0_2_n_1),
        .DOC(RAM_reg_768_831_0_2_n_2),
        .DOD(NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_12_14_n_0),
        .DOB(RAM_reg_768_831_12_14_n_1),
        .DOC(RAM_reg_768_831_12_14_n_2),
        .DOD(NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_15_17_n_0),
        .DOB(RAM_reg_768_831_15_17_n_1),
        .DOC(RAM_reg_768_831_15_17_n_2),
        .DOD(NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_18_20_n_0),
        .DOB(RAM_reg_768_831_18_20_n_1),
        .DOC(RAM_reg_768_831_18_20_n_2),
        .DOD(NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_21_23_n_0),
        .DOB(RAM_reg_768_831_21_23_n_1),
        .DOC(RAM_reg_768_831_21_23_n_2),
        .DOD(NLW_RAM_reg_768_831_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_24_26_n_0),
        .DOB(RAM_reg_768_831_24_26_n_1),
        .DOC(RAM_reg_768_831_24_26_n_2),
        .DOD(NLW_RAM_reg_768_831_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_27_29_n_0),
        .DOB(RAM_reg_768_831_27_29_n_1),
        .DOC(RAM_reg_768_831_27_29_n_2),
        .DOD(NLW_RAM_reg_768_831_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_30_32_n_0),
        .DOB(RAM_reg_768_831_30_32_n_1),
        .DOC(RAM_reg_768_831_30_32_n_2),
        .DOD(NLW_RAM_reg_768_831_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_33_35_n_0),
        .DOB(RAM_reg_768_831_33_35_n_1),
        .DOC(RAM_reg_768_831_33_35_n_2),
        .DOD(NLW_RAM_reg_768_831_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_36_38_n_0),
        .DOB(RAM_reg_768_831_36_38_n_1),
        .DOC(RAM_reg_768_831_36_38_n_2),
        .DOD(NLW_RAM_reg_768_831_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_39_41_n_0),
        .DOB(RAM_reg_768_831_39_41_n_1),
        .DOC(RAM_reg_768_831_39_41_n_2),
        .DOD(NLW_RAM_reg_768_831_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_3_5_n_0),
        .DOB(RAM_reg_768_831_3_5_n_1),
        .DOC(RAM_reg_768_831_3_5_n_2),
        .DOD(NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_42_44_n_0),
        .DOB(RAM_reg_768_831_42_44_n_1),
        .DOC(RAM_reg_768_831_42_44_n_2),
        .DOD(NLW_RAM_reg_768_831_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_45_47_n_0),
        .DOB(RAM_reg_768_831_45_47_n_1),
        .DOC(RAM_reg_768_831_45_47_n_2),
        .DOD(NLW_RAM_reg_768_831_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_48_50_n_0),
        .DOB(RAM_reg_768_831_48_50_n_1),
        .DOC(RAM_reg_768_831_48_50_n_2),
        .DOD(NLW_RAM_reg_768_831_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_51_53_n_0),
        .DOB(RAM_reg_768_831_51_53_n_1),
        .DOC(RAM_reg_768_831_51_53_n_2),
        .DOD(NLW_RAM_reg_768_831_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_54_56_n_0),
        .DOB(RAM_reg_768_831_54_56_n_1),
        .DOC(RAM_reg_768_831_54_56_n_2),
        .DOD(NLW_RAM_reg_768_831_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_57_59_n_0),
        .DOB(RAM_reg_768_831_57_59_n_1),
        .DOC(RAM_reg_768_831_57_59_n_2),
        .DOD(NLW_RAM_reg_768_831_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_60_62_n_0),
        .DOB(RAM_reg_768_831_60_62_n_1),
        .DOC(RAM_reg_768_831_60_62_n_2),
        .DOD(NLW_RAM_reg_768_831_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  RAM64X1D RAM_reg_768_831_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_768_831_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_768_831_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_6_8_n_0),
        .DOB(RAM_reg_768_831_6_8_n_1),
        .DOC(RAM_reg_768_831_6_8_n_2),
        .DOD(NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_9_11_n_0),
        .DOB(RAM_reg_768_831_9_11_n_1),
        .DOC(RAM_reg_768_831_9_11_n_2),
        .DOD(NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_0_2_n_0),
        .DOB(RAM_reg_832_895_0_2_n_1),
        .DOC(RAM_reg_832_895_0_2_n_2),
        .DOD(NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_12_14_n_0),
        .DOB(RAM_reg_832_895_12_14_n_1),
        .DOC(RAM_reg_832_895_12_14_n_2),
        .DOD(NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_15_17_n_0),
        .DOB(RAM_reg_832_895_15_17_n_1),
        .DOC(RAM_reg_832_895_15_17_n_2),
        .DOD(NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_18_20_n_0),
        .DOB(RAM_reg_832_895_18_20_n_1),
        .DOC(RAM_reg_832_895_18_20_n_2),
        .DOD(NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_21_23_n_0),
        .DOB(RAM_reg_832_895_21_23_n_1),
        .DOC(RAM_reg_832_895_21_23_n_2),
        .DOD(NLW_RAM_reg_832_895_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_24_26_n_0),
        .DOB(RAM_reg_832_895_24_26_n_1),
        .DOC(RAM_reg_832_895_24_26_n_2),
        .DOD(NLW_RAM_reg_832_895_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_27_29_n_0),
        .DOB(RAM_reg_832_895_27_29_n_1),
        .DOC(RAM_reg_832_895_27_29_n_2),
        .DOD(NLW_RAM_reg_832_895_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_30_32_n_0),
        .DOB(RAM_reg_832_895_30_32_n_1),
        .DOC(RAM_reg_832_895_30_32_n_2),
        .DOD(NLW_RAM_reg_832_895_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_33_35_n_0),
        .DOB(RAM_reg_832_895_33_35_n_1),
        .DOC(RAM_reg_832_895_33_35_n_2),
        .DOD(NLW_RAM_reg_832_895_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_36_38_n_0),
        .DOB(RAM_reg_832_895_36_38_n_1),
        .DOC(RAM_reg_832_895_36_38_n_2),
        .DOD(NLW_RAM_reg_832_895_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_39_41_n_0),
        .DOB(RAM_reg_832_895_39_41_n_1),
        .DOC(RAM_reg_832_895_39_41_n_2),
        .DOD(NLW_RAM_reg_832_895_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_3_5_n_0),
        .DOB(RAM_reg_832_895_3_5_n_1),
        .DOC(RAM_reg_832_895_3_5_n_2),
        .DOD(NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_42_44_n_0),
        .DOB(RAM_reg_832_895_42_44_n_1),
        .DOC(RAM_reg_832_895_42_44_n_2),
        .DOD(NLW_RAM_reg_832_895_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_45_47_n_0),
        .DOB(RAM_reg_832_895_45_47_n_1),
        .DOC(RAM_reg_832_895_45_47_n_2),
        .DOD(NLW_RAM_reg_832_895_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_48_50_n_0),
        .DOB(RAM_reg_832_895_48_50_n_1),
        .DOC(RAM_reg_832_895_48_50_n_2),
        .DOD(NLW_RAM_reg_832_895_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_51_53_n_0),
        .DOB(RAM_reg_832_895_51_53_n_1),
        .DOC(RAM_reg_832_895_51_53_n_2),
        .DOD(NLW_RAM_reg_832_895_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_54_56_n_0),
        .DOB(RAM_reg_832_895_54_56_n_1),
        .DOC(RAM_reg_832_895_54_56_n_2),
        .DOD(NLW_RAM_reg_832_895_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_57_59_n_0),
        .DOB(RAM_reg_832_895_57_59_n_1),
        .DOC(RAM_reg_832_895_57_59_n_2),
        .DOD(NLW_RAM_reg_832_895_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_60_62_n_0),
        .DOB(RAM_reg_832_895_60_62_n_1),
        .DOC(RAM_reg_832_895_60_62_n_2),
        .DOD(NLW_RAM_reg_832_895_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  RAM64X1D RAM_reg_832_895_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_832_895_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_832_895_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_6_8_n_0),
        .DOB(RAM_reg_832_895_6_8_n_1),
        .DOC(RAM_reg_832_895_6_8_n_2),
        .DOD(NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_9_11_n_0),
        .DOB(RAM_reg_832_895_9_11_n_1),
        .DOC(RAM_reg_832_895_9_11_n_2),
        .DOD(NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_0_2_n_0),
        .DOB(RAM_reg_896_959_0_2_n_1),
        .DOC(RAM_reg_896_959_0_2_n_2),
        .DOD(NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_12_14_n_0),
        .DOB(RAM_reg_896_959_12_14_n_1),
        .DOC(RAM_reg_896_959_12_14_n_2),
        .DOD(NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_15_17_n_0),
        .DOB(RAM_reg_896_959_15_17_n_1),
        .DOC(RAM_reg_896_959_15_17_n_2),
        .DOD(NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_18_20_n_0),
        .DOB(RAM_reg_896_959_18_20_n_1),
        .DOC(RAM_reg_896_959_18_20_n_2),
        .DOD(NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_21_23_n_0),
        .DOB(RAM_reg_896_959_21_23_n_1),
        .DOC(RAM_reg_896_959_21_23_n_2),
        .DOD(NLW_RAM_reg_896_959_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_24_26_n_0),
        .DOB(RAM_reg_896_959_24_26_n_1),
        .DOC(RAM_reg_896_959_24_26_n_2),
        .DOD(NLW_RAM_reg_896_959_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_27_29_n_0),
        .DOB(RAM_reg_896_959_27_29_n_1),
        .DOC(RAM_reg_896_959_27_29_n_2),
        .DOD(NLW_RAM_reg_896_959_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_30_32_n_0),
        .DOB(RAM_reg_896_959_30_32_n_1),
        .DOC(RAM_reg_896_959_30_32_n_2),
        .DOD(NLW_RAM_reg_896_959_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_33_35_n_0),
        .DOB(RAM_reg_896_959_33_35_n_1),
        .DOC(RAM_reg_896_959_33_35_n_2),
        .DOD(NLW_RAM_reg_896_959_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_36_38_n_0),
        .DOB(RAM_reg_896_959_36_38_n_1),
        .DOC(RAM_reg_896_959_36_38_n_2),
        .DOD(NLW_RAM_reg_896_959_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_39_41_n_0),
        .DOB(RAM_reg_896_959_39_41_n_1),
        .DOC(RAM_reg_896_959_39_41_n_2),
        .DOD(NLW_RAM_reg_896_959_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_3_5_n_0),
        .DOB(RAM_reg_896_959_3_5_n_1),
        .DOC(RAM_reg_896_959_3_5_n_2),
        .DOD(NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_42_44_n_0),
        .DOB(RAM_reg_896_959_42_44_n_1),
        .DOC(RAM_reg_896_959_42_44_n_2),
        .DOD(NLW_RAM_reg_896_959_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_45_47_n_0),
        .DOB(RAM_reg_896_959_45_47_n_1),
        .DOC(RAM_reg_896_959_45_47_n_2),
        .DOD(NLW_RAM_reg_896_959_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_48_50_n_0),
        .DOB(RAM_reg_896_959_48_50_n_1),
        .DOC(RAM_reg_896_959_48_50_n_2),
        .DOD(NLW_RAM_reg_896_959_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_51_53_n_0),
        .DOB(RAM_reg_896_959_51_53_n_1),
        .DOC(RAM_reg_896_959_51_53_n_2),
        .DOD(NLW_RAM_reg_896_959_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_54_56_n_0),
        .DOB(RAM_reg_896_959_54_56_n_1),
        .DOC(RAM_reg_896_959_54_56_n_2),
        .DOD(NLW_RAM_reg_896_959_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_57_59_n_0),
        .DOB(RAM_reg_896_959_57_59_n_1),
        .DOC(RAM_reg_896_959_57_59_n_2),
        .DOD(NLW_RAM_reg_896_959_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_60_62_n_0),
        .DOB(RAM_reg_896_959_60_62_n_1),
        .DOC(RAM_reg_896_959_60_62_n_2),
        .DOD(NLW_RAM_reg_896_959_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  RAM64X1D RAM_reg_896_959_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_896_959_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_896_959_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_6_8_n_0),
        .DOB(RAM_reg_896_959_6_8_n_1),
        .DOC(RAM_reg_896_959_6_8_n_2),
        .DOD(NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_9_11_n_0),
        .DOB(RAM_reg_896_959_9_11_n_1),
        .DOC(RAM_reg_896_959_9_11_n_2),
        .DOD(NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_0_2
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_0_2_n_0),
        .DOB(RAM_reg_960_1023_0_2_n_1),
        .DOC(RAM_reg_960_1023_0_2_n_2),
        .DOD(NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_12_14
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_12_14_n_0),
        .DOB(RAM_reg_960_1023_12_14_n_1),
        .DOC(RAM_reg_960_1023_12_14_n_2),
        .DOD(NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_15_17
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_15_17_n_0),
        .DOB(RAM_reg_960_1023_15_17_n_1),
        .DOC(RAM_reg_960_1023_15_17_n_2),
        .DOD(NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_18_20
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_18_20_n_0),
        .DOB(RAM_reg_960_1023_18_20_n_1),
        .DOC(RAM_reg_960_1023_18_20_n_2),
        .DOD(NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_21_23
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_21_23_n_0),
        .DOB(RAM_reg_960_1023_21_23_n_1),
        .DOC(RAM_reg_960_1023_21_23_n_2),
        .DOD(NLW_RAM_reg_960_1023_21_23_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_24_26
       (.ADDRA(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__0 ),
        .ADDRD(Q),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_24_26_n_0),
        .DOB(RAM_reg_960_1023_24_26_n_1),
        .DOC(RAM_reg_960_1023_24_26_n_2),
        .DOD(NLW_RAM_reg_960_1023_24_26_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_27_29
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_27_29_n_0),
        .DOB(RAM_reg_960_1023_27_29_n_1),
        .DOC(RAM_reg_960_1023_27_29_n_2),
        .DOD(NLW_RAM_reg_960_1023_27_29_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_30_32
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_30_32_n_0),
        .DOB(RAM_reg_960_1023_30_32_n_1),
        .DOC(RAM_reg_960_1023_30_32_n_2),
        .DOD(NLW_RAM_reg_960_1023_30_32_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_33_35
       (.ADDRA(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_33_35_n_0),
        .DOB(RAM_reg_960_1023_33_35_n_1),
        .DOC(RAM_reg_960_1023_33_35_n_2),
        .DOD(NLW_RAM_reg_960_1023_33_35_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_36_38
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[36]),
        .DIB(din[37]),
        .DIC(din[38]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_36_38_n_0),
        .DOB(RAM_reg_960_1023_36_38_n_1),
        .DOC(RAM_reg_960_1023_36_38_n_2),
        .DOD(NLW_RAM_reg_960_1023_36_38_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_39_41
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[39]),
        .DIB(din[40]),
        .DIC(din[41]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_39_41_n_0),
        .DOB(RAM_reg_960_1023_39_41_n_1),
        .DOC(RAM_reg_960_1023_39_41_n_2),
        .DOD(NLW_RAM_reg_960_1023_39_41_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_3_5
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_3_5_n_0),
        .DOB(RAM_reg_960_1023_3_5_n_1),
        .DOC(RAM_reg_960_1023_3_5_n_2),
        .DOD(NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_42_44
       (.ADDRA(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__2 ),
        .ADDRD(Q),
        .DIA(din[42]),
        .DIB(din[43]),
        .DIC(din[44]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_42_44_n_0),
        .DOB(RAM_reg_960_1023_42_44_n_1),
        .DOC(RAM_reg_960_1023_42_44_n_2),
        .DOD(NLW_RAM_reg_960_1023_42_44_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_45_47
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[45]),
        .DIB(din[46]),
        .DIC(din[47]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_45_47_n_0),
        .DOB(RAM_reg_960_1023_45_47_n_1),
        .DOC(RAM_reg_960_1023_45_47_n_2),
        .DOD(NLW_RAM_reg_960_1023_45_47_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_48_50
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[48]),
        .DIB(din[49]),
        .DIC(din[50]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_48_50_n_0),
        .DOB(RAM_reg_960_1023_48_50_n_1),
        .DOC(RAM_reg_960_1023_48_50_n_2),
        .DOD(NLW_RAM_reg_960_1023_48_50_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_51_53
       (.ADDRA(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__3 ),
        .ADDRD(Q),
        .DIA(din[51]),
        .DIB(din[52]),
        .DIC(din[53]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_51_53_n_0),
        .DOB(RAM_reg_960_1023_51_53_n_1),
        .DOC(RAM_reg_960_1023_51_53_n_2),
        .DOD(NLW_RAM_reg_960_1023_51_53_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_54_56
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[54]),
        .DIB(din[55]),
        .DIC(din[56]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_54_56_n_0),
        .DOB(RAM_reg_960_1023_54_56_n_1),
        .DOC(RAM_reg_960_1023_54_56_n_2),
        .DOD(NLW_RAM_reg_960_1023_54_56_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_57_59
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[57]),
        .DIB(din[58]),
        .DIC(din[59]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_57_59_n_0),
        .DOB(RAM_reg_960_1023_57_59_n_1),
        .DOC(RAM_reg_960_1023_57_59_n_2),
        .DOD(NLW_RAM_reg_960_1023_57_59_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_60_62
       (.ADDRA(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRB(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRC(\gc0.count_d1_reg[5]_rep__4 ),
        .ADDRD(Q),
        .DIA(din[60]),
        .DIB(din[61]),
        .DIC(din[62]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_60_62_n_0),
        .DOB(RAM_reg_960_1023_60_62_n_1),
        .DOC(RAM_reg_960_1023_60_62_n_2),
        .DOD(NLW_RAM_reg_960_1023_60_62_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  RAM64X1D RAM_reg_960_1023_63_63
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .D(din[63]),
        .DPO(RAM_reg_960_1023_63_63_n_0),
        .DPRA0(RD_PNTR[0]),
        .DPRA1(RD_PNTR[1]),
        .DPRA2(RD_PNTR[2]),
        .DPRA3(RD_PNTR[3]),
        .DPRA4(RD_PNTR[4]),
        .DPRA5(RD_PNTR[5]),
        .SPO(NLW_RAM_reg_960_1023_63_63_SPO_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_6_8
       (.ADDRA(\gc0.count_d1_reg[9] [5:0]),
        .ADDRB(\gc0.count_d1_reg[9] [5:0]),
        .ADDRC(\gc0.count_d1_reg[9] [5:0]),
        .ADDRD(Q),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_6_8_n_0),
        .DOB(RAM_reg_960_1023_6_8_n_1),
        .DOC(RAM_reg_960_1023_6_8_n_2),
        .DOD(NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_9_11
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_9_11_n_0),
        .DOB(RAM_reg_960_1023_9_11_n_1),
        .DOC(RAM_reg_960_1023_9_11_n_2),
        .DOD(NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(wr_clk),
        .WE(\gic0.gc0.count_d2_reg[7]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_4 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_5 
       (.I0(RAM_reg_448_511_0_2_n_0),
        .I1(RAM_reg_384_447_0_2_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_0_2_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_6 
       (.I0(RAM_reg_704_767_0_2_n_0),
        .I1(RAM_reg_640_703_0_2_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_0_2_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_7 
       (.I0(RAM_reg_960_1023_0_2_n_0),
        .I1(RAM_reg_896_959_0_2_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_0_2_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_4 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_5 
       (.I0(RAM_reg_448_511_9_11_n_1),
        .I1(RAM_reg_384_447_9_11_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_9_11_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_6 
       (.I0(RAM_reg_704_767_9_11_n_1),
        .I1(RAM_reg_640_703_9_11_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_9_11_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_7 
       (.I0(RAM_reg_960_1023_9_11_n_1),
        .I1(RAM_reg_896_959_9_11_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_9_11_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_4 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_5 
       (.I0(RAM_reg_448_511_9_11_n_2),
        .I1(RAM_reg_384_447_9_11_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_9_11_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_6 
       (.I0(RAM_reg_704_767_9_11_n_2),
        .I1(RAM_reg_640_703_9_11_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_9_11_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_7 
       (.I0(RAM_reg_960_1023_9_11_n_2),
        .I1(RAM_reg_896_959_9_11_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_9_11_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_4 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_5 
       (.I0(RAM_reg_448_511_12_14_n_0),
        .I1(RAM_reg_384_447_12_14_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_12_14_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_6 
       (.I0(RAM_reg_704_767_12_14_n_0),
        .I1(RAM_reg_640_703_12_14_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_12_14_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_7 
       (.I0(RAM_reg_960_1023_12_14_n_0),
        .I1(RAM_reg_896_959_12_14_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_12_14_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_4 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_5 
       (.I0(RAM_reg_448_511_12_14_n_1),
        .I1(RAM_reg_384_447_12_14_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_12_14_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_6 
       (.I0(RAM_reg_704_767_12_14_n_1),
        .I1(RAM_reg_640_703_12_14_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_12_14_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_7 
       (.I0(RAM_reg_960_1023_12_14_n_1),
        .I1(RAM_reg_896_959_12_14_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_12_14_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_4 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_5 
       (.I0(RAM_reg_448_511_12_14_n_2),
        .I1(RAM_reg_384_447_12_14_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_12_14_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_6 
       (.I0(RAM_reg_704_767_12_14_n_2),
        .I1(RAM_reg_640_703_12_14_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_12_14_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_7 
       (.I0(RAM_reg_960_1023_12_14_n_2),
        .I1(RAM_reg_896_959_12_14_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_12_14_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_4 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_5 
       (.I0(RAM_reg_448_511_15_17_n_0),
        .I1(RAM_reg_384_447_15_17_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_15_17_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_6 
       (.I0(RAM_reg_704_767_15_17_n_0),
        .I1(RAM_reg_640_703_15_17_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_15_17_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_7 
       (.I0(RAM_reg_960_1023_15_17_n_0),
        .I1(RAM_reg_896_959_15_17_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_15_17_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_4 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_5 
       (.I0(RAM_reg_448_511_15_17_n_1),
        .I1(RAM_reg_384_447_15_17_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_15_17_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_6 
       (.I0(RAM_reg_704_767_15_17_n_1),
        .I1(RAM_reg_640_703_15_17_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_15_17_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_7 
       (.I0(RAM_reg_960_1023_15_17_n_1),
        .I1(RAM_reg_896_959_15_17_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_15_17_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_4 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_5 
       (.I0(RAM_reg_448_511_15_17_n_2),
        .I1(RAM_reg_384_447_15_17_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_15_17_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_6 
       (.I0(RAM_reg_704_767_15_17_n_2),
        .I1(RAM_reg_640_703_15_17_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_15_17_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_7 
       (.I0(RAM_reg_960_1023_15_17_n_2),
        .I1(RAM_reg_896_959_15_17_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_15_17_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_4 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_5 
       (.I0(RAM_reg_448_511_18_20_n_0),
        .I1(RAM_reg_384_447_18_20_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_18_20_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_6 
       (.I0(RAM_reg_704_767_18_20_n_0),
        .I1(RAM_reg_640_703_18_20_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_18_20_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_7 
       (.I0(RAM_reg_960_1023_18_20_n_0),
        .I1(RAM_reg_896_959_18_20_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_18_20_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_4 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_5 
       (.I0(RAM_reg_448_511_18_20_n_1),
        .I1(RAM_reg_384_447_18_20_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_18_20_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_6 
       (.I0(RAM_reg_704_767_18_20_n_1),
        .I1(RAM_reg_640_703_18_20_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_18_20_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_7 
       (.I0(RAM_reg_960_1023_18_20_n_1),
        .I1(RAM_reg_896_959_18_20_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_18_20_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_4 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_5 
       (.I0(RAM_reg_448_511_0_2_n_1),
        .I1(RAM_reg_384_447_0_2_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_0_2_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_6 
       (.I0(RAM_reg_704_767_0_2_n_1),
        .I1(RAM_reg_640_703_0_2_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_0_2_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_7 
       (.I0(RAM_reg_960_1023_0_2_n_1),
        .I1(RAM_reg_896_959_0_2_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_0_2_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_4 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_5 
       (.I0(RAM_reg_448_511_18_20_n_2),
        .I1(RAM_reg_384_447_18_20_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_18_20_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_6 
       (.I0(RAM_reg_704_767_18_20_n_2),
        .I1(RAM_reg_640_703_18_20_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_18_20_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_7 
       (.I0(RAM_reg_960_1023_18_20_n_2),
        .I1(RAM_reg_896_959_18_20_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_18_20_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_4 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(\gpr1.dout_i[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_5 
       (.I0(RAM_reg_448_511_21_23_n_0),
        .I1(RAM_reg_384_447_21_23_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_21_23_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_21_23_n_0),
        .O(\gpr1.dout_i[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_6 
       (.I0(RAM_reg_704_767_21_23_n_0),
        .I1(RAM_reg_640_703_21_23_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_21_23_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_21_23_n_0),
        .O(\gpr1.dout_i[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_7 
       (.I0(RAM_reg_960_1023_21_23_n_0),
        .I1(RAM_reg_896_959_21_23_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_21_23_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_21_23_n_0),
        .O(\gpr1.dout_i[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[22]_i_4 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(\gpr1.dout_i[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[22]_i_5 
       (.I0(RAM_reg_448_511_21_23_n_1),
        .I1(RAM_reg_384_447_21_23_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_21_23_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_21_23_n_1),
        .O(\gpr1.dout_i[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[22]_i_6 
       (.I0(RAM_reg_704_767_21_23_n_1),
        .I1(RAM_reg_640_703_21_23_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_21_23_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_21_23_n_1),
        .O(\gpr1.dout_i[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[22]_i_7 
       (.I0(RAM_reg_960_1023_21_23_n_1),
        .I1(RAM_reg_896_959_21_23_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_21_23_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_21_23_n_1),
        .O(\gpr1.dout_i[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[23]_i_4 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(\gpr1.dout_i[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[23]_i_5 
       (.I0(RAM_reg_448_511_21_23_n_2),
        .I1(RAM_reg_384_447_21_23_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_21_23_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_21_23_n_2),
        .O(\gpr1.dout_i[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[23]_i_6 
       (.I0(RAM_reg_704_767_21_23_n_2),
        .I1(RAM_reg_640_703_21_23_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_21_23_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_21_23_n_2),
        .O(\gpr1.dout_i[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[23]_i_7 
       (.I0(RAM_reg_960_1023_21_23_n_2),
        .I1(RAM_reg_896_959_21_23_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_21_23_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_21_23_n_2),
        .O(\gpr1.dout_i[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[24]_i_4 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(\gpr1.dout_i[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[24]_i_5 
       (.I0(RAM_reg_448_511_24_26_n_0),
        .I1(RAM_reg_384_447_24_26_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_24_26_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_24_26_n_0),
        .O(\gpr1.dout_i[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[24]_i_6 
       (.I0(RAM_reg_704_767_24_26_n_0),
        .I1(RAM_reg_640_703_24_26_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_24_26_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_24_26_n_0),
        .O(\gpr1.dout_i[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[24]_i_7 
       (.I0(RAM_reg_960_1023_24_26_n_0),
        .I1(RAM_reg_896_959_24_26_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_24_26_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_24_26_n_0),
        .O(\gpr1.dout_i[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[25]_i_4 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(\gpr1.dout_i[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[25]_i_5 
       (.I0(RAM_reg_448_511_24_26_n_1),
        .I1(RAM_reg_384_447_24_26_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_24_26_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_24_26_n_1),
        .O(\gpr1.dout_i[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[25]_i_6 
       (.I0(RAM_reg_704_767_24_26_n_1),
        .I1(RAM_reg_640_703_24_26_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_24_26_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_24_26_n_1),
        .O(\gpr1.dout_i[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[25]_i_7 
       (.I0(RAM_reg_960_1023_24_26_n_1),
        .I1(RAM_reg_896_959_24_26_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_24_26_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_24_26_n_1),
        .O(\gpr1.dout_i[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[26]_i_4 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(\gpr1.dout_i[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[26]_i_5 
       (.I0(RAM_reg_448_511_24_26_n_2),
        .I1(RAM_reg_384_447_24_26_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_24_26_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_24_26_n_2),
        .O(\gpr1.dout_i[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[26]_i_6 
       (.I0(RAM_reg_704_767_24_26_n_2),
        .I1(RAM_reg_640_703_24_26_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_24_26_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_24_26_n_2),
        .O(\gpr1.dout_i[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[26]_i_7 
       (.I0(RAM_reg_960_1023_24_26_n_2),
        .I1(RAM_reg_896_959_24_26_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_24_26_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_24_26_n_2),
        .O(\gpr1.dout_i[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[27]_i_4 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(\gpr1.dout_i[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[27]_i_5 
       (.I0(RAM_reg_448_511_27_29_n_0),
        .I1(RAM_reg_384_447_27_29_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_27_29_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_27_29_n_0),
        .O(\gpr1.dout_i[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[27]_i_6 
       (.I0(RAM_reg_704_767_27_29_n_0),
        .I1(RAM_reg_640_703_27_29_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_27_29_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_27_29_n_0),
        .O(\gpr1.dout_i[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[27]_i_7 
       (.I0(RAM_reg_960_1023_27_29_n_0),
        .I1(RAM_reg_896_959_27_29_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_27_29_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_27_29_n_0),
        .O(\gpr1.dout_i[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[28]_i_4 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(\gpr1.dout_i[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[28]_i_5 
       (.I0(RAM_reg_448_511_27_29_n_1),
        .I1(RAM_reg_384_447_27_29_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_27_29_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_27_29_n_1),
        .O(\gpr1.dout_i[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[28]_i_6 
       (.I0(RAM_reg_704_767_27_29_n_1),
        .I1(RAM_reg_640_703_27_29_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_27_29_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_27_29_n_1),
        .O(\gpr1.dout_i[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[28]_i_7 
       (.I0(RAM_reg_960_1023_27_29_n_1),
        .I1(RAM_reg_896_959_27_29_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_27_29_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_27_29_n_1),
        .O(\gpr1.dout_i[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[29]_i_4 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(\gpr1.dout_i[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[29]_i_5 
       (.I0(RAM_reg_448_511_27_29_n_2),
        .I1(RAM_reg_384_447_27_29_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_27_29_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_27_29_n_2),
        .O(\gpr1.dout_i[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[29]_i_6 
       (.I0(RAM_reg_704_767_27_29_n_2),
        .I1(RAM_reg_640_703_27_29_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_27_29_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_27_29_n_2),
        .O(\gpr1.dout_i[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[29]_i_7 
       (.I0(RAM_reg_960_1023_27_29_n_2),
        .I1(RAM_reg_896_959_27_29_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_27_29_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_27_29_n_2),
        .O(\gpr1.dout_i[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_4 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_5 
       (.I0(RAM_reg_448_511_0_2_n_2),
        .I1(RAM_reg_384_447_0_2_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_0_2_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_6 
       (.I0(RAM_reg_704_767_0_2_n_2),
        .I1(RAM_reg_640_703_0_2_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_0_2_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_7 
       (.I0(RAM_reg_960_1023_0_2_n_2),
        .I1(RAM_reg_896_959_0_2_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_0_2_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[30]_i_4 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(\gpr1.dout_i[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[30]_i_5 
       (.I0(RAM_reg_448_511_30_32_n_0),
        .I1(RAM_reg_384_447_30_32_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_30_32_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_30_32_n_0),
        .O(\gpr1.dout_i[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[30]_i_6 
       (.I0(RAM_reg_704_767_30_32_n_0),
        .I1(RAM_reg_640_703_30_32_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_30_32_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_30_32_n_0),
        .O(\gpr1.dout_i[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[30]_i_7 
       (.I0(RAM_reg_960_1023_30_32_n_0),
        .I1(RAM_reg_896_959_30_32_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_30_32_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_30_32_n_0),
        .O(\gpr1.dout_i[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[31]_i_4 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(\gpr1.dout_i[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[31]_i_5 
       (.I0(RAM_reg_448_511_30_32_n_1),
        .I1(RAM_reg_384_447_30_32_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_30_32_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_30_32_n_1),
        .O(\gpr1.dout_i[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[31]_i_6 
       (.I0(RAM_reg_704_767_30_32_n_1),
        .I1(RAM_reg_640_703_30_32_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_30_32_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_30_32_n_1),
        .O(\gpr1.dout_i[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[31]_i_7 
       (.I0(RAM_reg_960_1023_30_32_n_1),
        .I1(RAM_reg_896_959_30_32_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_30_32_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_30_32_n_1),
        .O(\gpr1.dout_i[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[32]_i_4 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(\gpr1.dout_i[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[32]_i_5 
       (.I0(RAM_reg_448_511_30_32_n_2),
        .I1(RAM_reg_384_447_30_32_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_30_32_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_30_32_n_2),
        .O(\gpr1.dout_i[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[32]_i_6 
       (.I0(RAM_reg_704_767_30_32_n_2),
        .I1(RAM_reg_640_703_30_32_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_30_32_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_30_32_n_2),
        .O(\gpr1.dout_i[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[32]_i_7 
       (.I0(RAM_reg_960_1023_30_32_n_2),
        .I1(RAM_reg_896_959_30_32_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_30_32_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_30_32_n_2),
        .O(\gpr1.dout_i[32]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[33]_i_4 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(\gpr1.dout_i[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[33]_i_5 
       (.I0(RAM_reg_448_511_33_35_n_0),
        .I1(RAM_reg_384_447_33_35_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_33_35_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_33_35_n_0),
        .O(\gpr1.dout_i[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[33]_i_6 
       (.I0(RAM_reg_704_767_33_35_n_0),
        .I1(RAM_reg_640_703_33_35_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_33_35_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_33_35_n_0),
        .O(\gpr1.dout_i[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[33]_i_7 
       (.I0(RAM_reg_960_1023_33_35_n_0),
        .I1(RAM_reg_896_959_33_35_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_33_35_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_33_35_n_0),
        .O(\gpr1.dout_i[33]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[34]_i_4 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(\gpr1.dout_i[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[34]_i_5 
       (.I0(RAM_reg_448_511_33_35_n_1),
        .I1(RAM_reg_384_447_33_35_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_33_35_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_33_35_n_1),
        .O(\gpr1.dout_i[34]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[34]_i_6 
       (.I0(RAM_reg_704_767_33_35_n_1),
        .I1(RAM_reg_640_703_33_35_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_33_35_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_33_35_n_1),
        .O(\gpr1.dout_i[34]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[34]_i_7 
       (.I0(RAM_reg_960_1023_33_35_n_1),
        .I1(RAM_reg_896_959_33_35_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_33_35_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_33_35_n_1),
        .O(\gpr1.dout_i[34]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[35]_i_4 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(\gpr1.dout_i[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[35]_i_5 
       (.I0(RAM_reg_448_511_33_35_n_2),
        .I1(RAM_reg_384_447_33_35_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_33_35_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_33_35_n_2),
        .O(\gpr1.dout_i[35]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[35]_i_6 
       (.I0(RAM_reg_704_767_33_35_n_2),
        .I1(RAM_reg_640_703_33_35_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_33_35_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_33_35_n_2),
        .O(\gpr1.dout_i[35]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[35]_i_7 
       (.I0(RAM_reg_960_1023_33_35_n_2),
        .I1(RAM_reg_896_959_33_35_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_33_35_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_33_35_n_2),
        .O(\gpr1.dout_i[35]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[36]_i_4 
       (.I0(RAM_reg_192_255_36_38_n_0),
        .I1(RAM_reg_128_191_36_38_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_36_38_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_36_38_n_0),
        .O(\gpr1.dout_i[36]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[36]_i_5 
       (.I0(RAM_reg_448_511_36_38_n_0),
        .I1(RAM_reg_384_447_36_38_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_36_38_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_36_38_n_0),
        .O(\gpr1.dout_i[36]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[36]_i_6 
       (.I0(RAM_reg_704_767_36_38_n_0),
        .I1(RAM_reg_640_703_36_38_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_36_38_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_36_38_n_0),
        .O(\gpr1.dout_i[36]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[36]_i_7 
       (.I0(RAM_reg_960_1023_36_38_n_0),
        .I1(RAM_reg_896_959_36_38_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_36_38_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_36_38_n_0),
        .O(\gpr1.dout_i[36]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[37]_i_4 
       (.I0(RAM_reg_192_255_36_38_n_1),
        .I1(RAM_reg_128_191_36_38_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_36_38_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_36_38_n_1),
        .O(\gpr1.dout_i[37]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[37]_i_5 
       (.I0(RAM_reg_448_511_36_38_n_1),
        .I1(RAM_reg_384_447_36_38_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_36_38_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_36_38_n_1),
        .O(\gpr1.dout_i[37]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[37]_i_6 
       (.I0(RAM_reg_704_767_36_38_n_1),
        .I1(RAM_reg_640_703_36_38_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_36_38_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_36_38_n_1),
        .O(\gpr1.dout_i[37]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[37]_i_7 
       (.I0(RAM_reg_960_1023_36_38_n_1),
        .I1(RAM_reg_896_959_36_38_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_36_38_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_36_38_n_1),
        .O(\gpr1.dout_i[37]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[38]_i_4 
       (.I0(RAM_reg_192_255_36_38_n_2),
        .I1(RAM_reg_128_191_36_38_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_36_38_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_36_38_n_2),
        .O(\gpr1.dout_i[38]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[38]_i_5 
       (.I0(RAM_reg_448_511_36_38_n_2),
        .I1(RAM_reg_384_447_36_38_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_36_38_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_36_38_n_2),
        .O(\gpr1.dout_i[38]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[38]_i_6 
       (.I0(RAM_reg_704_767_36_38_n_2),
        .I1(RAM_reg_640_703_36_38_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_36_38_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_36_38_n_2),
        .O(\gpr1.dout_i[38]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[38]_i_7 
       (.I0(RAM_reg_960_1023_36_38_n_2),
        .I1(RAM_reg_896_959_36_38_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_36_38_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_36_38_n_2),
        .O(\gpr1.dout_i[38]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[39]_i_4 
       (.I0(RAM_reg_192_255_39_41_n_0),
        .I1(RAM_reg_128_191_39_41_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_39_41_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_39_41_n_0),
        .O(\gpr1.dout_i[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[39]_i_5 
       (.I0(RAM_reg_448_511_39_41_n_0),
        .I1(RAM_reg_384_447_39_41_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_39_41_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_39_41_n_0),
        .O(\gpr1.dout_i[39]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[39]_i_6 
       (.I0(RAM_reg_704_767_39_41_n_0),
        .I1(RAM_reg_640_703_39_41_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_39_41_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_39_41_n_0),
        .O(\gpr1.dout_i[39]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[39]_i_7 
       (.I0(RAM_reg_960_1023_39_41_n_0),
        .I1(RAM_reg_896_959_39_41_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_39_41_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_39_41_n_0),
        .O(\gpr1.dout_i[39]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_4 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_5 
       (.I0(RAM_reg_448_511_3_5_n_0),
        .I1(RAM_reg_384_447_3_5_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_3_5_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_6 
       (.I0(RAM_reg_704_767_3_5_n_0),
        .I1(RAM_reg_640_703_3_5_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_3_5_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_7 
       (.I0(RAM_reg_960_1023_3_5_n_0),
        .I1(RAM_reg_896_959_3_5_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_3_5_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[40]_i_4 
       (.I0(RAM_reg_192_255_39_41_n_1),
        .I1(RAM_reg_128_191_39_41_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_39_41_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_39_41_n_1),
        .O(\gpr1.dout_i[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[40]_i_5 
       (.I0(RAM_reg_448_511_39_41_n_1),
        .I1(RAM_reg_384_447_39_41_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_39_41_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_39_41_n_1),
        .O(\gpr1.dout_i[40]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[40]_i_6 
       (.I0(RAM_reg_704_767_39_41_n_1),
        .I1(RAM_reg_640_703_39_41_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_39_41_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_39_41_n_1),
        .O(\gpr1.dout_i[40]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[40]_i_7 
       (.I0(RAM_reg_960_1023_39_41_n_1),
        .I1(RAM_reg_896_959_39_41_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_39_41_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_39_41_n_1),
        .O(\gpr1.dout_i[40]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[41]_i_4 
       (.I0(RAM_reg_192_255_39_41_n_2),
        .I1(RAM_reg_128_191_39_41_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_39_41_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_39_41_n_2),
        .O(\gpr1.dout_i[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[41]_i_5 
       (.I0(RAM_reg_448_511_39_41_n_2),
        .I1(RAM_reg_384_447_39_41_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_39_41_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_39_41_n_2),
        .O(\gpr1.dout_i[41]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[41]_i_6 
       (.I0(RAM_reg_704_767_39_41_n_2),
        .I1(RAM_reg_640_703_39_41_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_39_41_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_39_41_n_2),
        .O(\gpr1.dout_i[41]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[41]_i_7 
       (.I0(RAM_reg_960_1023_39_41_n_2),
        .I1(RAM_reg_896_959_39_41_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_39_41_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_39_41_n_2),
        .O(\gpr1.dout_i[41]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[42]_i_4 
       (.I0(RAM_reg_192_255_42_44_n_0),
        .I1(RAM_reg_128_191_42_44_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_42_44_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_42_44_n_0),
        .O(\gpr1.dout_i[42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[42]_i_5 
       (.I0(RAM_reg_448_511_42_44_n_0),
        .I1(RAM_reg_384_447_42_44_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_42_44_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_42_44_n_0),
        .O(\gpr1.dout_i[42]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[42]_i_6 
       (.I0(RAM_reg_704_767_42_44_n_0),
        .I1(RAM_reg_640_703_42_44_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_42_44_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_42_44_n_0),
        .O(\gpr1.dout_i[42]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[42]_i_7 
       (.I0(RAM_reg_960_1023_42_44_n_0),
        .I1(RAM_reg_896_959_42_44_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_42_44_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_42_44_n_0),
        .O(\gpr1.dout_i[42]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[43]_i_4 
       (.I0(RAM_reg_192_255_42_44_n_1),
        .I1(RAM_reg_128_191_42_44_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_42_44_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_42_44_n_1),
        .O(\gpr1.dout_i[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[43]_i_5 
       (.I0(RAM_reg_448_511_42_44_n_1),
        .I1(RAM_reg_384_447_42_44_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_42_44_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_42_44_n_1),
        .O(\gpr1.dout_i[43]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[43]_i_6 
       (.I0(RAM_reg_704_767_42_44_n_1),
        .I1(RAM_reg_640_703_42_44_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_42_44_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_42_44_n_1),
        .O(\gpr1.dout_i[43]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[43]_i_7 
       (.I0(RAM_reg_960_1023_42_44_n_1),
        .I1(RAM_reg_896_959_42_44_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_42_44_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_42_44_n_1),
        .O(\gpr1.dout_i[43]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[44]_i_4 
       (.I0(RAM_reg_192_255_42_44_n_2),
        .I1(RAM_reg_128_191_42_44_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_42_44_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_42_44_n_2),
        .O(\gpr1.dout_i[44]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[44]_i_5 
       (.I0(RAM_reg_448_511_42_44_n_2),
        .I1(RAM_reg_384_447_42_44_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_42_44_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_42_44_n_2),
        .O(\gpr1.dout_i[44]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[44]_i_6 
       (.I0(RAM_reg_704_767_42_44_n_2),
        .I1(RAM_reg_640_703_42_44_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_42_44_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_42_44_n_2),
        .O(\gpr1.dout_i[44]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[44]_i_7 
       (.I0(RAM_reg_960_1023_42_44_n_2),
        .I1(RAM_reg_896_959_42_44_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_42_44_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_42_44_n_2),
        .O(\gpr1.dout_i[44]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[45]_i_4 
       (.I0(RAM_reg_192_255_45_47_n_0),
        .I1(RAM_reg_128_191_45_47_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_45_47_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_45_47_n_0),
        .O(\gpr1.dout_i[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[45]_i_5 
       (.I0(RAM_reg_448_511_45_47_n_0),
        .I1(RAM_reg_384_447_45_47_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_45_47_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_45_47_n_0),
        .O(\gpr1.dout_i[45]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[45]_i_6 
       (.I0(RAM_reg_704_767_45_47_n_0),
        .I1(RAM_reg_640_703_45_47_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_45_47_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_45_47_n_0),
        .O(\gpr1.dout_i[45]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[45]_i_7 
       (.I0(RAM_reg_960_1023_45_47_n_0),
        .I1(RAM_reg_896_959_45_47_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_45_47_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_45_47_n_0),
        .O(\gpr1.dout_i[45]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[46]_i_4 
       (.I0(RAM_reg_192_255_45_47_n_1),
        .I1(RAM_reg_128_191_45_47_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_45_47_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_45_47_n_1),
        .O(\gpr1.dout_i[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[46]_i_5 
       (.I0(RAM_reg_448_511_45_47_n_1),
        .I1(RAM_reg_384_447_45_47_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_45_47_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_45_47_n_1),
        .O(\gpr1.dout_i[46]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[46]_i_6 
       (.I0(RAM_reg_704_767_45_47_n_1),
        .I1(RAM_reg_640_703_45_47_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_45_47_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_45_47_n_1),
        .O(\gpr1.dout_i[46]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[46]_i_7 
       (.I0(RAM_reg_960_1023_45_47_n_1),
        .I1(RAM_reg_896_959_45_47_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_45_47_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_45_47_n_1),
        .O(\gpr1.dout_i[46]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[47]_i_4 
       (.I0(RAM_reg_192_255_45_47_n_2),
        .I1(RAM_reg_128_191_45_47_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_45_47_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_45_47_n_2),
        .O(\gpr1.dout_i[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[47]_i_5 
       (.I0(RAM_reg_448_511_45_47_n_2),
        .I1(RAM_reg_384_447_45_47_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_45_47_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_45_47_n_2),
        .O(\gpr1.dout_i[47]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[47]_i_6 
       (.I0(RAM_reg_704_767_45_47_n_2),
        .I1(RAM_reg_640_703_45_47_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_45_47_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_45_47_n_2),
        .O(\gpr1.dout_i[47]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[47]_i_7 
       (.I0(RAM_reg_960_1023_45_47_n_2),
        .I1(RAM_reg_896_959_45_47_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_45_47_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_45_47_n_2),
        .O(\gpr1.dout_i[47]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[48]_i_4 
       (.I0(RAM_reg_192_255_48_50_n_0),
        .I1(RAM_reg_128_191_48_50_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_48_50_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_48_50_n_0),
        .O(\gpr1.dout_i[48]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[48]_i_5 
       (.I0(RAM_reg_448_511_48_50_n_0),
        .I1(RAM_reg_384_447_48_50_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_48_50_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_48_50_n_0),
        .O(\gpr1.dout_i[48]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[48]_i_6 
       (.I0(RAM_reg_704_767_48_50_n_0),
        .I1(RAM_reg_640_703_48_50_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_48_50_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_48_50_n_0),
        .O(\gpr1.dout_i[48]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[48]_i_7 
       (.I0(RAM_reg_960_1023_48_50_n_0),
        .I1(RAM_reg_896_959_48_50_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_48_50_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_48_50_n_0),
        .O(\gpr1.dout_i[48]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[49]_i_4 
       (.I0(RAM_reg_192_255_48_50_n_1),
        .I1(RAM_reg_128_191_48_50_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_48_50_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_48_50_n_1),
        .O(\gpr1.dout_i[49]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[49]_i_5 
       (.I0(RAM_reg_448_511_48_50_n_1),
        .I1(RAM_reg_384_447_48_50_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_48_50_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_48_50_n_1),
        .O(\gpr1.dout_i[49]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[49]_i_6 
       (.I0(RAM_reg_704_767_48_50_n_1),
        .I1(RAM_reg_640_703_48_50_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_48_50_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_48_50_n_1),
        .O(\gpr1.dout_i[49]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[49]_i_7 
       (.I0(RAM_reg_960_1023_48_50_n_1),
        .I1(RAM_reg_896_959_48_50_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_48_50_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_48_50_n_1),
        .O(\gpr1.dout_i[49]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_4 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_5 
       (.I0(RAM_reg_448_511_3_5_n_1),
        .I1(RAM_reg_384_447_3_5_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_3_5_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_6 
       (.I0(RAM_reg_704_767_3_5_n_1),
        .I1(RAM_reg_640_703_3_5_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_3_5_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_7 
       (.I0(RAM_reg_960_1023_3_5_n_1),
        .I1(RAM_reg_896_959_3_5_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_3_5_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[50]_i_4 
       (.I0(RAM_reg_192_255_48_50_n_2),
        .I1(RAM_reg_128_191_48_50_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_48_50_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_48_50_n_2),
        .O(\gpr1.dout_i[50]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[50]_i_5 
       (.I0(RAM_reg_448_511_48_50_n_2),
        .I1(RAM_reg_384_447_48_50_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_48_50_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_48_50_n_2),
        .O(\gpr1.dout_i[50]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[50]_i_6 
       (.I0(RAM_reg_704_767_48_50_n_2),
        .I1(RAM_reg_640_703_48_50_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_48_50_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_48_50_n_2),
        .O(\gpr1.dout_i[50]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[50]_i_7 
       (.I0(RAM_reg_960_1023_48_50_n_2),
        .I1(RAM_reg_896_959_48_50_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_48_50_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_48_50_n_2),
        .O(\gpr1.dout_i[50]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[51]_i_4 
       (.I0(RAM_reg_192_255_51_53_n_0),
        .I1(RAM_reg_128_191_51_53_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_51_53_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_51_53_n_0),
        .O(\gpr1.dout_i[51]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[51]_i_5 
       (.I0(RAM_reg_448_511_51_53_n_0),
        .I1(RAM_reg_384_447_51_53_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_51_53_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_51_53_n_0),
        .O(\gpr1.dout_i[51]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[51]_i_6 
       (.I0(RAM_reg_704_767_51_53_n_0),
        .I1(RAM_reg_640_703_51_53_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_51_53_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_51_53_n_0),
        .O(\gpr1.dout_i[51]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[51]_i_7 
       (.I0(RAM_reg_960_1023_51_53_n_0),
        .I1(RAM_reg_896_959_51_53_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_51_53_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_51_53_n_0),
        .O(\gpr1.dout_i[51]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[52]_i_4 
       (.I0(RAM_reg_192_255_51_53_n_1),
        .I1(RAM_reg_128_191_51_53_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_51_53_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_51_53_n_1),
        .O(\gpr1.dout_i[52]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[52]_i_5 
       (.I0(RAM_reg_448_511_51_53_n_1),
        .I1(RAM_reg_384_447_51_53_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_51_53_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_51_53_n_1),
        .O(\gpr1.dout_i[52]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[52]_i_6 
       (.I0(RAM_reg_704_767_51_53_n_1),
        .I1(RAM_reg_640_703_51_53_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_51_53_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_51_53_n_1),
        .O(\gpr1.dout_i[52]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[52]_i_7 
       (.I0(RAM_reg_960_1023_51_53_n_1),
        .I1(RAM_reg_896_959_51_53_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_51_53_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_51_53_n_1),
        .O(\gpr1.dout_i[52]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[53]_i_4 
       (.I0(RAM_reg_192_255_51_53_n_2),
        .I1(RAM_reg_128_191_51_53_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_51_53_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_51_53_n_2),
        .O(\gpr1.dout_i[53]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[53]_i_5 
       (.I0(RAM_reg_448_511_51_53_n_2),
        .I1(RAM_reg_384_447_51_53_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_51_53_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_51_53_n_2),
        .O(\gpr1.dout_i[53]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[53]_i_6 
       (.I0(RAM_reg_704_767_51_53_n_2),
        .I1(RAM_reg_640_703_51_53_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_51_53_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_51_53_n_2),
        .O(\gpr1.dout_i[53]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[53]_i_7 
       (.I0(RAM_reg_960_1023_51_53_n_2),
        .I1(RAM_reg_896_959_51_53_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_51_53_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_51_53_n_2),
        .O(\gpr1.dout_i[53]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[54]_i_4 
       (.I0(RAM_reg_192_255_54_56_n_0),
        .I1(RAM_reg_128_191_54_56_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_54_56_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_54_56_n_0),
        .O(\gpr1.dout_i[54]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[54]_i_5 
       (.I0(RAM_reg_448_511_54_56_n_0),
        .I1(RAM_reg_384_447_54_56_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_54_56_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_54_56_n_0),
        .O(\gpr1.dout_i[54]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[54]_i_6 
       (.I0(RAM_reg_704_767_54_56_n_0),
        .I1(RAM_reg_640_703_54_56_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_54_56_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_54_56_n_0),
        .O(\gpr1.dout_i[54]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[54]_i_7 
       (.I0(RAM_reg_960_1023_54_56_n_0),
        .I1(RAM_reg_896_959_54_56_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_54_56_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_54_56_n_0),
        .O(\gpr1.dout_i[54]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[55]_i_4 
       (.I0(RAM_reg_192_255_54_56_n_1),
        .I1(RAM_reg_128_191_54_56_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_54_56_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_54_56_n_1),
        .O(\gpr1.dout_i[55]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[55]_i_5 
       (.I0(RAM_reg_448_511_54_56_n_1),
        .I1(RAM_reg_384_447_54_56_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_54_56_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_54_56_n_1),
        .O(\gpr1.dout_i[55]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[55]_i_6 
       (.I0(RAM_reg_704_767_54_56_n_1),
        .I1(RAM_reg_640_703_54_56_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_54_56_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_54_56_n_1),
        .O(\gpr1.dout_i[55]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[55]_i_7 
       (.I0(RAM_reg_960_1023_54_56_n_1),
        .I1(RAM_reg_896_959_54_56_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_54_56_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_54_56_n_1),
        .O(\gpr1.dout_i[55]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[56]_i_4 
       (.I0(RAM_reg_192_255_54_56_n_2),
        .I1(RAM_reg_128_191_54_56_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_54_56_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_54_56_n_2),
        .O(\gpr1.dout_i[56]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[56]_i_5 
       (.I0(RAM_reg_448_511_54_56_n_2),
        .I1(RAM_reg_384_447_54_56_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_54_56_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_54_56_n_2),
        .O(\gpr1.dout_i[56]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[56]_i_6 
       (.I0(RAM_reg_704_767_54_56_n_2),
        .I1(RAM_reg_640_703_54_56_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_54_56_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_54_56_n_2),
        .O(\gpr1.dout_i[56]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[56]_i_7 
       (.I0(RAM_reg_960_1023_54_56_n_2),
        .I1(RAM_reg_896_959_54_56_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_54_56_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_54_56_n_2),
        .O(\gpr1.dout_i[56]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[57]_i_4 
       (.I0(RAM_reg_192_255_57_59_n_0),
        .I1(RAM_reg_128_191_57_59_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_57_59_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_57_59_n_0),
        .O(\gpr1.dout_i[57]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[57]_i_5 
       (.I0(RAM_reg_448_511_57_59_n_0),
        .I1(RAM_reg_384_447_57_59_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_57_59_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_57_59_n_0),
        .O(\gpr1.dout_i[57]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[57]_i_6 
       (.I0(RAM_reg_704_767_57_59_n_0),
        .I1(RAM_reg_640_703_57_59_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_57_59_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_57_59_n_0),
        .O(\gpr1.dout_i[57]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[57]_i_7 
       (.I0(RAM_reg_960_1023_57_59_n_0),
        .I1(RAM_reg_896_959_57_59_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_57_59_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_57_59_n_0),
        .O(\gpr1.dout_i[57]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[58]_i_4 
       (.I0(RAM_reg_192_255_57_59_n_1),
        .I1(RAM_reg_128_191_57_59_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_57_59_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_57_59_n_1),
        .O(\gpr1.dout_i[58]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[58]_i_5 
       (.I0(RAM_reg_448_511_57_59_n_1),
        .I1(RAM_reg_384_447_57_59_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_57_59_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_57_59_n_1),
        .O(\gpr1.dout_i[58]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[58]_i_6 
       (.I0(RAM_reg_704_767_57_59_n_1),
        .I1(RAM_reg_640_703_57_59_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_57_59_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_57_59_n_1),
        .O(\gpr1.dout_i[58]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[58]_i_7 
       (.I0(RAM_reg_960_1023_57_59_n_1),
        .I1(RAM_reg_896_959_57_59_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_57_59_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_57_59_n_1),
        .O(\gpr1.dout_i[58]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[59]_i_4 
       (.I0(RAM_reg_192_255_57_59_n_2),
        .I1(RAM_reg_128_191_57_59_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_57_59_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_57_59_n_2),
        .O(\gpr1.dout_i[59]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[59]_i_5 
       (.I0(RAM_reg_448_511_57_59_n_2),
        .I1(RAM_reg_384_447_57_59_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_57_59_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_57_59_n_2),
        .O(\gpr1.dout_i[59]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[59]_i_6 
       (.I0(RAM_reg_704_767_57_59_n_2),
        .I1(RAM_reg_640_703_57_59_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_57_59_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_57_59_n_2),
        .O(\gpr1.dout_i[59]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[59]_i_7 
       (.I0(RAM_reg_960_1023_57_59_n_2),
        .I1(RAM_reg_896_959_57_59_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_57_59_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_57_59_n_2),
        .O(\gpr1.dout_i[59]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_4 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_5 
       (.I0(RAM_reg_448_511_3_5_n_2),
        .I1(RAM_reg_384_447_3_5_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_3_5_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_6 
       (.I0(RAM_reg_704_767_3_5_n_2),
        .I1(RAM_reg_640_703_3_5_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_3_5_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_7 
       (.I0(RAM_reg_960_1023_3_5_n_2),
        .I1(RAM_reg_896_959_3_5_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_3_5_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[60]_i_4 
       (.I0(RAM_reg_192_255_60_62_n_0),
        .I1(RAM_reg_128_191_60_62_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_60_62_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_60_62_n_0),
        .O(\gpr1.dout_i[60]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[60]_i_5 
       (.I0(RAM_reg_448_511_60_62_n_0),
        .I1(RAM_reg_384_447_60_62_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_60_62_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_60_62_n_0),
        .O(\gpr1.dout_i[60]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[60]_i_6 
       (.I0(RAM_reg_704_767_60_62_n_0),
        .I1(RAM_reg_640_703_60_62_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_60_62_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_60_62_n_0),
        .O(\gpr1.dout_i[60]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[60]_i_7 
       (.I0(RAM_reg_960_1023_60_62_n_0),
        .I1(RAM_reg_896_959_60_62_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_60_62_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_60_62_n_0),
        .O(\gpr1.dout_i[60]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[61]_i_4 
       (.I0(RAM_reg_192_255_60_62_n_1),
        .I1(RAM_reg_128_191_60_62_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_60_62_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_60_62_n_1),
        .O(\gpr1.dout_i[61]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[61]_i_5 
       (.I0(RAM_reg_448_511_60_62_n_1),
        .I1(RAM_reg_384_447_60_62_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_60_62_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_60_62_n_1),
        .O(\gpr1.dout_i[61]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[61]_i_6 
       (.I0(RAM_reg_704_767_60_62_n_1),
        .I1(RAM_reg_640_703_60_62_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_60_62_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_60_62_n_1),
        .O(\gpr1.dout_i[61]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[61]_i_7 
       (.I0(RAM_reg_960_1023_60_62_n_1),
        .I1(RAM_reg_896_959_60_62_n_1),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_60_62_n_1),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_60_62_n_1),
        .O(\gpr1.dout_i[61]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[62]_i_4 
       (.I0(RAM_reg_192_255_60_62_n_2),
        .I1(RAM_reg_128_191_60_62_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_60_62_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_60_62_n_2),
        .O(\gpr1.dout_i[62]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[62]_i_5 
       (.I0(RAM_reg_448_511_60_62_n_2),
        .I1(RAM_reg_384_447_60_62_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_60_62_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_60_62_n_2),
        .O(\gpr1.dout_i[62]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[62]_i_6 
       (.I0(RAM_reg_704_767_60_62_n_2),
        .I1(RAM_reg_640_703_60_62_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_60_62_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_60_62_n_2),
        .O(\gpr1.dout_i[62]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[62]_i_7 
       (.I0(RAM_reg_960_1023_60_62_n_2),
        .I1(RAM_reg_896_959_60_62_n_2),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_60_62_n_2),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_60_62_n_2),
        .O(\gpr1.dout_i[62]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[63]_i_5 
       (.I0(RAM_reg_192_255_63_63_n_0),
        .I1(RAM_reg_128_191_63_63_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_64_127_63_63_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_0_63_63_63_n_0),
        .O(\gpr1.dout_i[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[63]_i_6 
       (.I0(RAM_reg_448_511_63_63_n_0),
        .I1(RAM_reg_384_447_63_63_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_320_383_63_63_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_256_319_63_63_n_0),
        .O(\gpr1.dout_i[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[63]_i_7 
       (.I0(RAM_reg_704_767_63_63_n_0),
        .I1(RAM_reg_640_703_63_63_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_576_639_63_63_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_512_575_63_63_n_0),
        .O(\gpr1.dout_i[63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[63]_i_8 
       (.I0(RAM_reg_960_1023_63_63_n_0),
        .I1(RAM_reg_896_959_63_63_n_0),
        .I2(\gc0.count_d1_reg[7]_rep ),
        .I3(RAM_reg_832_895_63_63_n_0),
        .I4(\gc0.count_d1_reg[6]_rep ),
        .I5(RAM_reg_768_831_63_63_n_0),
        .O(\gpr1.dout_i[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_4 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_5 
       (.I0(RAM_reg_448_511_6_8_n_0),
        .I1(RAM_reg_384_447_6_8_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_6_8_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_6 
       (.I0(RAM_reg_704_767_6_8_n_0),
        .I1(RAM_reg_640_703_6_8_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_6_8_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_7 
       (.I0(RAM_reg_960_1023_6_8_n_0),
        .I1(RAM_reg_896_959_6_8_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_6_8_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_4 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_5 
       (.I0(RAM_reg_448_511_6_8_n_1),
        .I1(RAM_reg_384_447_6_8_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_6_8_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_6 
       (.I0(RAM_reg_704_767_6_8_n_1),
        .I1(RAM_reg_640_703_6_8_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_6_8_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_7 
       (.I0(RAM_reg_960_1023_6_8_n_1),
        .I1(RAM_reg_896_959_6_8_n_1),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_6_8_n_1),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_4 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_5 
       (.I0(RAM_reg_448_511_6_8_n_2),
        .I1(RAM_reg_384_447_6_8_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_6_8_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_6 
       (.I0(RAM_reg_704_767_6_8_n_2),
        .I1(RAM_reg_640_703_6_8_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_6_8_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_7 
       (.I0(RAM_reg_960_1023_6_8_n_2),
        .I1(RAM_reg_896_959_6_8_n_2),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_6_8_n_2),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_4 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_5 
       (.I0(RAM_reg_448_511_9_11_n_0),
        .I1(RAM_reg_384_447_9_11_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_320_383_9_11_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_256_319_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_6 
       (.I0(RAM_reg_704_767_9_11_n_0),
        .I1(RAM_reg_640_703_9_11_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_576_639_9_11_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_512_575_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_7 
       (.I0(RAM_reg_960_1023_9_11_n_0),
        .I1(RAM_reg_896_959_9_11_n_0),
        .I2(\gc0.count_d1_reg[9] [7]),
        .I3(RAM_reg_832_895_9_11_n_0),
        .I4(\gc0.count_d1_reg[9] [6]),
        .I5(RAM_reg_768_831_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[0]),
        .Q(dout[0]));
  MUXF8 \gpr1.dout_i_reg[0]_i_1 
       (.I0(\gpr1.dout_i_reg[0]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_3_n_0 ),
        .O(p_0_out[0]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[0]_i_2 
       (.I0(\gpr1.dout_i[0]_i_4_n_0 ),
        .I1(\gpr1.dout_i[0]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[0]_i_3 
       (.I0(\gpr1.dout_i[0]_i_6_n_0 ),
        .I1(\gpr1.dout_i[0]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[10]),
        .Q(dout[10]));
  MUXF8 \gpr1.dout_i_reg[10]_i_1 
       (.I0(\gpr1.dout_i_reg[10]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_3_n_0 ),
        .O(p_0_out[10]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[10]_i_2 
       (.I0(\gpr1.dout_i[10]_i_4_n_0 ),
        .I1(\gpr1.dout_i[10]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[10]_i_3 
       (.I0(\gpr1.dout_i[10]_i_6_n_0 ),
        .I1(\gpr1.dout_i[10]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[11]),
        .Q(dout[11]));
  MUXF8 \gpr1.dout_i_reg[11]_i_1 
       (.I0(\gpr1.dout_i_reg[11]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_3_n_0 ),
        .O(p_0_out[11]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[11]_i_2 
       (.I0(\gpr1.dout_i[11]_i_4_n_0 ),
        .I1(\gpr1.dout_i[11]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[11]_i_3 
       (.I0(\gpr1.dout_i[11]_i_6_n_0 ),
        .I1(\gpr1.dout_i[11]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[12]),
        .Q(dout[12]));
  MUXF8 \gpr1.dout_i_reg[12]_i_1 
       (.I0(\gpr1.dout_i_reg[12]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_3_n_0 ),
        .O(p_0_out[12]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[12]_i_2 
       (.I0(\gpr1.dout_i[12]_i_4_n_0 ),
        .I1(\gpr1.dout_i[12]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[12]_i_3 
       (.I0(\gpr1.dout_i[12]_i_6_n_0 ),
        .I1(\gpr1.dout_i[12]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[13]),
        .Q(dout[13]));
  MUXF8 \gpr1.dout_i_reg[13]_i_1 
       (.I0(\gpr1.dout_i_reg[13]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_3_n_0 ),
        .O(p_0_out[13]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[13]_i_2 
       (.I0(\gpr1.dout_i[13]_i_4_n_0 ),
        .I1(\gpr1.dout_i[13]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[13]_i_3 
       (.I0(\gpr1.dout_i[13]_i_6_n_0 ),
        .I1(\gpr1.dout_i[13]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[14]),
        .Q(dout[14]));
  MUXF8 \gpr1.dout_i_reg[14]_i_1 
       (.I0(\gpr1.dout_i_reg[14]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_3_n_0 ),
        .O(p_0_out[14]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[14]_i_2 
       (.I0(\gpr1.dout_i[14]_i_4_n_0 ),
        .I1(\gpr1.dout_i[14]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_3 
       (.I0(\gpr1.dout_i[14]_i_6_n_0 ),
        .I1(\gpr1.dout_i[14]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[15]),
        .Q(dout[15]));
  MUXF8 \gpr1.dout_i_reg[15]_i_1 
       (.I0(\gpr1.dout_i_reg[15]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_3_n_0 ),
        .O(p_0_out[15]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[15]_i_2 
       (.I0(\gpr1.dout_i[15]_i_4_n_0 ),
        .I1(\gpr1.dout_i[15]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_3 
       (.I0(\gpr1.dout_i[15]_i_6_n_0 ),
        .I1(\gpr1.dout_i[15]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[16]),
        .Q(dout[16]));
  MUXF8 \gpr1.dout_i_reg[16]_i_1 
       (.I0(\gpr1.dout_i_reg[16]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_3_n_0 ),
        .O(p_0_out[16]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[16]_i_2 
       (.I0(\gpr1.dout_i[16]_i_4_n_0 ),
        .I1(\gpr1.dout_i[16]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_3 
       (.I0(\gpr1.dout_i[16]_i_6_n_0 ),
        .I1(\gpr1.dout_i[16]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[17]),
        .Q(dout[17]));
  MUXF8 \gpr1.dout_i_reg[17]_i_1 
       (.I0(\gpr1.dout_i_reg[17]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_3_n_0 ),
        .O(p_0_out[17]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[17]_i_2 
       (.I0(\gpr1.dout_i[17]_i_4_n_0 ),
        .I1(\gpr1.dout_i[17]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_3 
       (.I0(\gpr1.dout_i[17]_i_6_n_0 ),
        .I1(\gpr1.dout_i[17]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[18]),
        .Q(dout[18]));
  MUXF8 \gpr1.dout_i_reg[18]_i_1 
       (.I0(\gpr1.dout_i_reg[18]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_3_n_0 ),
        .O(p_0_out[18]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[18]_i_2 
       (.I0(\gpr1.dout_i[18]_i_4_n_0 ),
        .I1(\gpr1.dout_i[18]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_3 
       (.I0(\gpr1.dout_i[18]_i_6_n_0 ),
        .I1(\gpr1.dout_i[18]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[19]),
        .Q(dout[19]));
  MUXF8 \gpr1.dout_i_reg[19]_i_1 
       (.I0(\gpr1.dout_i_reg[19]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_3_n_0 ),
        .O(p_0_out[19]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[19]_i_2 
       (.I0(\gpr1.dout_i[19]_i_4_n_0 ),
        .I1(\gpr1.dout_i[19]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_3 
       (.I0(\gpr1.dout_i[19]_i_6_n_0 ),
        .I1(\gpr1.dout_i[19]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[1]),
        .Q(dout[1]));
  MUXF8 \gpr1.dout_i_reg[1]_i_1 
       (.I0(\gpr1.dout_i_reg[1]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_3_n_0 ),
        .O(p_0_out[1]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[1]_i_2 
       (.I0(\gpr1.dout_i[1]_i_4_n_0 ),
        .I1(\gpr1.dout_i[1]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[1]_i_3 
       (.I0(\gpr1.dout_i[1]_i_6_n_0 ),
        .I1(\gpr1.dout_i[1]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[20]),
        .Q(dout[20]));
  MUXF8 \gpr1.dout_i_reg[20]_i_1 
       (.I0(\gpr1.dout_i_reg[20]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_3_n_0 ),
        .O(p_0_out[20]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[20]_i_2 
       (.I0(\gpr1.dout_i[20]_i_4_n_0 ),
        .I1(\gpr1.dout_i[20]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_3 
       (.I0(\gpr1.dout_i[20]_i_6_n_0 ),
        .I1(\gpr1.dout_i[20]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[21]),
        .Q(dout[21]));
  MUXF8 \gpr1.dout_i_reg[21]_i_1 
       (.I0(\gpr1.dout_i_reg[21]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_3_n_0 ),
        .O(p_0_out[21]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[21]_i_2 
       (.I0(\gpr1.dout_i[21]_i_4_n_0 ),
        .I1(\gpr1.dout_i[21]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_3 
       (.I0(\gpr1.dout_i[21]_i_6_n_0 ),
        .I1(\gpr1.dout_i[21]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[22]),
        .Q(dout[22]));
  MUXF8 \gpr1.dout_i_reg[22]_i_1 
       (.I0(\gpr1.dout_i_reg[22]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[22]_i_3_n_0 ),
        .O(p_0_out[22]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[22]_i_2 
       (.I0(\gpr1.dout_i[22]_i_4_n_0 ),
        .I1(\gpr1.dout_i[22]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[22]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[22]_i_3 
       (.I0(\gpr1.dout_i[22]_i_6_n_0 ),
        .I1(\gpr1.dout_i[22]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[22]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[23]),
        .Q(dout[23]));
  MUXF8 \gpr1.dout_i_reg[23]_i_1 
       (.I0(\gpr1.dout_i_reg[23]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[23]_i_3_n_0 ),
        .O(p_0_out[23]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[23]_i_2 
       (.I0(\gpr1.dout_i[23]_i_4_n_0 ),
        .I1(\gpr1.dout_i[23]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[23]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[23]_i_3 
       (.I0(\gpr1.dout_i[23]_i_6_n_0 ),
        .I1(\gpr1.dout_i[23]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[23]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[24]),
        .Q(dout[24]));
  MUXF8 \gpr1.dout_i_reg[24]_i_1 
       (.I0(\gpr1.dout_i_reg[24]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[24]_i_3_n_0 ),
        .O(p_0_out[24]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[24]_i_2 
       (.I0(\gpr1.dout_i[24]_i_4_n_0 ),
        .I1(\gpr1.dout_i[24]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[24]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[24]_i_3 
       (.I0(\gpr1.dout_i[24]_i_6_n_0 ),
        .I1(\gpr1.dout_i[24]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[24]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[25]),
        .Q(dout[25]));
  MUXF8 \gpr1.dout_i_reg[25]_i_1 
       (.I0(\gpr1.dout_i_reg[25]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[25]_i_3_n_0 ),
        .O(p_0_out[25]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[25]_i_2 
       (.I0(\gpr1.dout_i[25]_i_4_n_0 ),
        .I1(\gpr1.dout_i[25]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[25]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[25]_i_3 
       (.I0(\gpr1.dout_i[25]_i_6_n_0 ),
        .I1(\gpr1.dout_i[25]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[25]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[26]),
        .Q(dout[26]));
  MUXF8 \gpr1.dout_i_reg[26]_i_1 
       (.I0(\gpr1.dout_i_reg[26]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[26]_i_3_n_0 ),
        .O(p_0_out[26]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[26]_i_2 
       (.I0(\gpr1.dout_i[26]_i_4_n_0 ),
        .I1(\gpr1.dout_i[26]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[26]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[26]_i_3 
       (.I0(\gpr1.dout_i[26]_i_6_n_0 ),
        .I1(\gpr1.dout_i[26]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[26]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[27]),
        .Q(dout[27]));
  MUXF8 \gpr1.dout_i_reg[27]_i_1 
       (.I0(\gpr1.dout_i_reg[27]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[27]_i_3_n_0 ),
        .O(p_0_out[27]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[27]_i_2 
       (.I0(\gpr1.dout_i[27]_i_4_n_0 ),
        .I1(\gpr1.dout_i[27]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[27]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[27]_i_3 
       (.I0(\gpr1.dout_i[27]_i_6_n_0 ),
        .I1(\gpr1.dout_i[27]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[27]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[28]),
        .Q(dout[28]));
  MUXF8 \gpr1.dout_i_reg[28]_i_1 
       (.I0(\gpr1.dout_i_reg[28]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[28]_i_3_n_0 ),
        .O(p_0_out[28]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[28]_i_2 
       (.I0(\gpr1.dout_i[28]_i_4_n_0 ),
        .I1(\gpr1.dout_i[28]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[28]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[28]_i_3 
       (.I0(\gpr1.dout_i[28]_i_6_n_0 ),
        .I1(\gpr1.dout_i[28]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[28]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[29]),
        .Q(dout[29]));
  MUXF8 \gpr1.dout_i_reg[29]_i_1 
       (.I0(\gpr1.dout_i_reg[29]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[29]_i_3_n_0 ),
        .O(p_0_out[29]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[29]_i_2 
       (.I0(\gpr1.dout_i[29]_i_4_n_0 ),
        .I1(\gpr1.dout_i[29]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[29]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[29]_i_3 
       (.I0(\gpr1.dout_i[29]_i_6_n_0 ),
        .I1(\gpr1.dout_i[29]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[29]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[2]),
        .Q(dout[2]));
  MUXF8 \gpr1.dout_i_reg[2]_i_1 
       (.I0(\gpr1.dout_i_reg[2]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_3_n_0 ),
        .O(p_0_out[2]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[2]_i_2 
       (.I0(\gpr1.dout_i[2]_i_4_n_0 ),
        .I1(\gpr1.dout_i[2]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[2]_i_3 
       (.I0(\gpr1.dout_i[2]_i_6_n_0 ),
        .I1(\gpr1.dout_i[2]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[30]),
        .Q(dout[30]));
  MUXF8 \gpr1.dout_i_reg[30]_i_1 
       (.I0(\gpr1.dout_i_reg[30]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[30]_i_3_n_0 ),
        .O(p_0_out[30]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[30]_i_2 
       (.I0(\gpr1.dout_i[30]_i_4_n_0 ),
        .I1(\gpr1.dout_i[30]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[30]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[30]_i_3 
       (.I0(\gpr1.dout_i[30]_i_6_n_0 ),
        .I1(\gpr1.dout_i[30]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[30]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[31]),
        .Q(dout[31]));
  MUXF8 \gpr1.dout_i_reg[31]_i_1 
       (.I0(\gpr1.dout_i_reg[31]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[31]_i_3_n_0 ),
        .O(p_0_out[31]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[31]_i_2 
       (.I0(\gpr1.dout_i[31]_i_4_n_0 ),
        .I1(\gpr1.dout_i[31]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[31]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[31]_i_3 
       (.I0(\gpr1.dout_i[31]_i_6_n_0 ),
        .I1(\gpr1.dout_i[31]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[31]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[32]),
        .Q(dout[32]));
  MUXF8 \gpr1.dout_i_reg[32]_i_1 
       (.I0(\gpr1.dout_i_reg[32]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[32]_i_3_n_0 ),
        .O(p_0_out[32]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[32]_i_2 
       (.I0(\gpr1.dout_i[32]_i_4_n_0 ),
        .I1(\gpr1.dout_i[32]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[32]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[32]_i_3 
       (.I0(\gpr1.dout_i[32]_i_6_n_0 ),
        .I1(\gpr1.dout_i[32]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[32]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[33]),
        .Q(dout[33]));
  MUXF8 \gpr1.dout_i_reg[33]_i_1 
       (.I0(\gpr1.dout_i_reg[33]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[33]_i_3_n_0 ),
        .O(p_0_out[33]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[33]_i_2 
       (.I0(\gpr1.dout_i[33]_i_4_n_0 ),
        .I1(\gpr1.dout_i[33]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[33]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[33]_i_3 
       (.I0(\gpr1.dout_i[33]_i_6_n_0 ),
        .I1(\gpr1.dout_i[33]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[33]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[34]),
        .Q(dout[34]));
  MUXF8 \gpr1.dout_i_reg[34]_i_1 
       (.I0(\gpr1.dout_i_reg[34]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[34]_i_3_n_0 ),
        .O(p_0_out[34]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[34]_i_2 
       (.I0(\gpr1.dout_i[34]_i_4_n_0 ),
        .I1(\gpr1.dout_i[34]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[34]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[34]_i_3 
       (.I0(\gpr1.dout_i[34]_i_6_n_0 ),
        .I1(\gpr1.dout_i[34]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[34]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[35]),
        .Q(dout[35]));
  MUXF8 \gpr1.dout_i_reg[35]_i_1 
       (.I0(\gpr1.dout_i_reg[35]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[35]_i_3_n_0 ),
        .O(p_0_out[35]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[35]_i_2 
       (.I0(\gpr1.dout_i[35]_i_4_n_0 ),
        .I1(\gpr1.dout_i[35]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[35]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[35]_i_3 
       (.I0(\gpr1.dout_i[35]_i_6_n_0 ),
        .I1(\gpr1.dout_i[35]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[35]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[36]),
        .Q(dout[36]));
  MUXF8 \gpr1.dout_i_reg[36]_i_1 
       (.I0(\gpr1.dout_i_reg[36]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[36]_i_3_n_0 ),
        .O(p_0_out[36]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[36]_i_2 
       (.I0(\gpr1.dout_i[36]_i_4_n_0 ),
        .I1(\gpr1.dout_i[36]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[36]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[36]_i_3 
       (.I0(\gpr1.dout_i[36]_i_6_n_0 ),
        .I1(\gpr1.dout_i[36]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[36]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[37]),
        .Q(dout[37]));
  MUXF8 \gpr1.dout_i_reg[37]_i_1 
       (.I0(\gpr1.dout_i_reg[37]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[37]_i_3_n_0 ),
        .O(p_0_out[37]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[37]_i_2 
       (.I0(\gpr1.dout_i[37]_i_4_n_0 ),
        .I1(\gpr1.dout_i[37]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[37]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[37]_i_3 
       (.I0(\gpr1.dout_i[37]_i_6_n_0 ),
        .I1(\gpr1.dout_i[37]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[37]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[38]),
        .Q(dout[38]));
  MUXF8 \gpr1.dout_i_reg[38]_i_1 
       (.I0(\gpr1.dout_i_reg[38]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[38]_i_3_n_0 ),
        .O(p_0_out[38]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[38]_i_2 
       (.I0(\gpr1.dout_i[38]_i_4_n_0 ),
        .I1(\gpr1.dout_i[38]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[38]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[38]_i_3 
       (.I0(\gpr1.dout_i[38]_i_6_n_0 ),
        .I1(\gpr1.dout_i[38]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[38]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[39]),
        .Q(dout[39]));
  MUXF8 \gpr1.dout_i_reg[39]_i_1 
       (.I0(\gpr1.dout_i_reg[39]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[39]_i_3_n_0 ),
        .O(p_0_out[39]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[39]_i_2 
       (.I0(\gpr1.dout_i[39]_i_4_n_0 ),
        .I1(\gpr1.dout_i[39]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[39]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[39]_i_3 
       (.I0(\gpr1.dout_i[39]_i_6_n_0 ),
        .I1(\gpr1.dout_i[39]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[39]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[3]),
        .Q(dout[3]));
  MUXF8 \gpr1.dout_i_reg[3]_i_1 
       (.I0(\gpr1.dout_i_reg[3]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_3_n_0 ),
        .O(p_0_out[3]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[3]_i_2 
       (.I0(\gpr1.dout_i[3]_i_4_n_0 ),
        .I1(\gpr1.dout_i[3]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[3]_i_3 
       (.I0(\gpr1.dout_i[3]_i_6_n_0 ),
        .I1(\gpr1.dout_i[3]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[40]),
        .Q(dout[40]));
  MUXF8 \gpr1.dout_i_reg[40]_i_1 
       (.I0(\gpr1.dout_i_reg[40]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[40]_i_3_n_0 ),
        .O(p_0_out[40]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[40]_i_2 
       (.I0(\gpr1.dout_i[40]_i_4_n_0 ),
        .I1(\gpr1.dout_i[40]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[40]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[40]_i_3 
       (.I0(\gpr1.dout_i[40]_i_6_n_0 ),
        .I1(\gpr1.dout_i[40]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[40]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[41] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[41]),
        .Q(dout[41]));
  MUXF8 \gpr1.dout_i_reg[41]_i_1 
       (.I0(\gpr1.dout_i_reg[41]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[41]_i_3_n_0 ),
        .O(p_0_out[41]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[41]_i_2 
       (.I0(\gpr1.dout_i[41]_i_4_n_0 ),
        .I1(\gpr1.dout_i[41]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[41]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[41]_i_3 
       (.I0(\gpr1.dout_i[41]_i_6_n_0 ),
        .I1(\gpr1.dout_i[41]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[41]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[42] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[42]),
        .Q(dout[42]));
  MUXF8 \gpr1.dout_i_reg[42]_i_1 
       (.I0(\gpr1.dout_i_reg[42]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[42]_i_3_n_0 ),
        .O(p_0_out[42]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[42]_i_2 
       (.I0(\gpr1.dout_i[42]_i_4_n_0 ),
        .I1(\gpr1.dout_i[42]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[42]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[42]_i_3 
       (.I0(\gpr1.dout_i[42]_i_6_n_0 ),
        .I1(\gpr1.dout_i[42]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[42]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[43] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[43]),
        .Q(dout[43]));
  MUXF8 \gpr1.dout_i_reg[43]_i_1 
       (.I0(\gpr1.dout_i_reg[43]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[43]_i_3_n_0 ),
        .O(p_0_out[43]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[43]_i_2 
       (.I0(\gpr1.dout_i[43]_i_4_n_0 ),
        .I1(\gpr1.dout_i[43]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[43]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[43]_i_3 
       (.I0(\gpr1.dout_i[43]_i_6_n_0 ),
        .I1(\gpr1.dout_i[43]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[43]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[44] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[44]),
        .Q(dout[44]));
  MUXF8 \gpr1.dout_i_reg[44]_i_1 
       (.I0(\gpr1.dout_i_reg[44]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[44]_i_3_n_0 ),
        .O(p_0_out[44]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[44]_i_2 
       (.I0(\gpr1.dout_i[44]_i_4_n_0 ),
        .I1(\gpr1.dout_i[44]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[44]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[44]_i_3 
       (.I0(\gpr1.dout_i[44]_i_6_n_0 ),
        .I1(\gpr1.dout_i[44]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[44]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[45] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[45]),
        .Q(dout[45]));
  MUXF8 \gpr1.dout_i_reg[45]_i_1 
       (.I0(\gpr1.dout_i_reg[45]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[45]_i_3_n_0 ),
        .O(p_0_out[45]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[45]_i_2 
       (.I0(\gpr1.dout_i[45]_i_4_n_0 ),
        .I1(\gpr1.dout_i[45]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[45]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[45]_i_3 
       (.I0(\gpr1.dout_i[45]_i_6_n_0 ),
        .I1(\gpr1.dout_i[45]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[45]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[46] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[46]),
        .Q(dout[46]));
  MUXF8 \gpr1.dout_i_reg[46]_i_1 
       (.I0(\gpr1.dout_i_reg[46]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[46]_i_3_n_0 ),
        .O(p_0_out[46]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[46]_i_2 
       (.I0(\gpr1.dout_i[46]_i_4_n_0 ),
        .I1(\gpr1.dout_i[46]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[46]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[46]_i_3 
       (.I0(\gpr1.dout_i[46]_i_6_n_0 ),
        .I1(\gpr1.dout_i[46]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[46]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[47] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[47]),
        .Q(dout[47]));
  MUXF8 \gpr1.dout_i_reg[47]_i_1 
       (.I0(\gpr1.dout_i_reg[47]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[47]_i_3_n_0 ),
        .O(p_0_out[47]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[47]_i_2 
       (.I0(\gpr1.dout_i[47]_i_4_n_0 ),
        .I1(\gpr1.dout_i[47]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[47]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[47]_i_3 
       (.I0(\gpr1.dout_i[47]_i_6_n_0 ),
        .I1(\gpr1.dout_i[47]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[47]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[48] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[48]),
        .Q(dout[48]));
  MUXF8 \gpr1.dout_i_reg[48]_i_1 
       (.I0(\gpr1.dout_i_reg[48]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[48]_i_3_n_0 ),
        .O(p_0_out[48]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[48]_i_2 
       (.I0(\gpr1.dout_i[48]_i_4_n_0 ),
        .I1(\gpr1.dout_i[48]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[48]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[48]_i_3 
       (.I0(\gpr1.dout_i[48]_i_6_n_0 ),
        .I1(\gpr1.dout_i[48]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[48]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[49] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[49]),
        .Q(dout[49]));
  MUXF8 \gpr1.dout_i_reg[49]_i_1 
       (.I0(\gpr1.dout_i_reg[49]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[49]_i_3_n_0 ),
        .O(p_0_out[49]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[49]_i_2 
       (.I0(\gpr1.dout_i[49]_i_4_n_0 ),
        .I1(\gpr1.dout_i[49]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[49]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[49]_i_3 
       (.I0(\gpr1.dout_i[49]_i_6_n_0 ),
        .I1(\gpr1.dout_i[49]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[49]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[4]),
        .Q(dout[4]));
  MUXF8 \gpr1.dout_i_reg[4]_i_1 
       (.I0(\gpr1.dout_i_reg[4]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_3_n_0 ),
        .O(p_0_out[4]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[4]_i_2 
       (.I0(\gpr1.dout_i[4]_i_4_n_0 ),
        .I1(\gpr1.dout_i[4]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[4]_i_3 
       (.I0(\gpr1.dout_i[4]_i_6_n_0 ),
        .I1(\gpr1.dout_i[4]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[50] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[50]),
        .Q(dout[50]));
  MUXF8 \gpr1.dout_i_reg[50]_i_1 
       (.I0(\gpr1.dout_i_reg[50]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[50]_i_3_n_0 ),
        .O(p_0_out[50]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[50]_i_2 
       (.I0(\gpr1.dout_i[50]_i_4_n_0 ),
        .I1(\gpr1.dout_i[50]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[50]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[50]_i_3 
       (.I0(\gpr1.dout_i[50]_i_6_n_0 ),
        .I1(\gpr1.dout_i[50]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[50]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[51] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[51]),
        .Q(dout[51]));
  MUXF8 \gpr1.dout_i_reg[51]_i_1 
       (.I0(\gpr1.dout_i_reg[51]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[51]_i_3_n_0 ),
        .O(p_0_out[51]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[51]_i_2 
       (.I0(\gpr1.dout_i[51]_i_4_n_0 ),
        .I1(\gpr1.dout_i[51]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[51]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[51]_i_3 
       (.I0(\gpr1.dout_i[51]_i_6_n_0 ),
        .I1(\gpr1.dout_i[51]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[51]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[52] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[52]),
        .Q(dout[52]));
  MUXF8 \gpr1.dout_i_reg[52]_i_1 
       (.I0(\gpr1.dout_i_reg[52]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[52]_i_3_n_0 ),
        .O(p_0_out[52]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[52]_i_2 
       (.I0(\gpr1.dout_i[52]_i_4_n_0 ),
        .I1(\gpr1.dout_i[52]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[52]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[52]_i_3 
       (.I0(\gpr1.dout_i[52]_i_6_n_0 ),
        .I1(\gpr1.dout_i[52]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[52]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[53] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[53]),
        .Q(dout[53]));
  MUXF8 \gpr1.dout_i_reg[53]_i_1 
       (.I0(\gpr1.dout_i_reg[53]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[53]_i_3_n_0 ),
        .O(p_0_out[53]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[53]_i_2 
       (.I0(\gpr1.dout_i[53]_i_4_n_0 ),
        .I1(\gpr1.dout_i[53]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[53]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[53]_i_3 
       (.I0(\gpr1.dout_i[53]_i_6_n_0 ),
        .I1(\gpr1.dout_i[53]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[53]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[54] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[54]),
        .Q(dout[54]));
  MUXF8 \gpr1.dout_i_reg[54]_i_1 
       (.I0(\gpr1.dout_i_reg[54]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[54]_i_3_n_0 ),
        .O(p_0_out[54]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[54]_i_2 
       (.I0(\gpr1.dout_i[54]_i_4_n_0 ),
        .I1(\gpr1.dout_i[54]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[54]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[54]_i_3 
       (.I0(\gpr1.dout_i[54]_i_6_n_0 ),
        .I1(\gpr1.dout_i[54]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[54]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[55] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[55]),
        .Q(dout[55]));
  MUXF8 \gpr1.dout_i_reg[55]_i_1 
       (.I0(\gpr1.dout_i_reg[55]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[55]_i_3_n_0 ),
        .O(p_0_out[55]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[55]_i_2 
       (.I0(\gpr1.dout_i[55]_i_4_n_0 ),
        .I1(\gpr1.dout_i[55]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[55]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[55]_i_3 
       (.I0(\gpr1.dout_i[55]_i_6_n_0 ),
        .I1(\gpr1.dout_i[55]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[55]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[56] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[56]),
        .Q(dout[56]));
  MUXF8 \gpr1.dout_i_reg[56]_i_1 
       (.I0(\gpr1.dout_i_reg[56]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[56]_i_3_n_0 ),
        .O(p_0_out[56]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[56]_i_2 
       (.I0(\gpr1.dout_i[56]_i_4_n_0 ),
        .I1(\gpr1.dout_i[56]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[56]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[56]_i_3 
       (.I0(\gpr1.dout_i[56]_i_6_n_0 ),
        .I1(\gpr1.dout_i[56]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[56]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[57] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[57]),
        .Q(dout[57]));
  MUXF8 \gpr1.dout_i_reg[57]_i_1 
       (.I0(\gpr1.dout_i_reg[57]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[57]_i_3_n_0 ),
        .O(p_0_out[57]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[57]_i_2 
       (.I0(\gpr1.dout_i[57]_i_4_n_0 ),
        .I1(\gpr1.dout_i[57]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[57]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[57]_i_3 
       (.I0(\gpr1.dout_i[57]_i_6_n_0 ),
        .I1(\gpr1.dout_i[57]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[57]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[58] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[58]),
        .Q(dout[58]));
  MUXF8 \gpr1.dout_i_reg[58]_i_1 
       (.I0(\gpr1.dout_i_reg[58]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[58]_i_3_n_0 ),
        .O(p_0_out[58]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[58]_i_2 
       (.I0(\gpr1.dout_i[58]_i_4_n_0 ),
        .I1(\gpr1.dout_i[58]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[58]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[58]_i_3 
       (.I0(\gpr1.dout_i[58]_i_6_n_0 ),
        .I1(\gpr1.dout_i[58]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[58]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[59] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[59]),
        .Q(dout[59]));
  MUXF8 \gpr1.dout_i_reg[59]_i_1 
       (.I0(\gpr1.dout_i_reg[59]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[59]_i_3_n_0 ),
        .O(p_0_out[59]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[59]_i_2 
       (.I0(\gpr1.dout_i[59]_i_4_n_0 ),
        .I1(\gpr1.dout_i[59]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[59]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[59]_i_3 
       (.I0(\gpr1.dout_i[59]_i_6_n_0 ),
        .I1(\gpr1.dout_i[59]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[59]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[5]),
        .Q(dout[5]));
  MUXF8 \gpr1.dout_i_reg[5]_i_1 
       (.I0(\gpr1.dout_i_reg[5]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_3_n_0 ),
        .O(p_0_out[5]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[5]_i_2 
       (.I0(\gpr1.dout_i[5]_i_4_n_0 ),
        .I1(\gpr1.dout_i[5]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[5]_i_3 
       (.I0(\gpr1.dout_i[5]_i_6_n_0 ),
        .I1(\gpr1.dout_i[5]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[60] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[60]),
        .Q(dout[60]));
  MUXF8 \gpr1.dout_i_reg[60]_i_1 
       (.I0(\gpr1.dout_i_reg[60]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[60]_i_3_n_0 ),
        .O(p_0_out[60]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[60]_i_2 
       (.I0(\gpr1.dout_i[60]_i_4_n_0 ),
        .I1(\gpr1.dout_i[60]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[60]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[60]_i_3 
       (.I0(\gpr1.dout_i[60]_i_6_n_0 ),
        .I1(\gpr1.dout_i[60]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[60]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[61] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[61]),
        .Q(dout[61]));
  MUXF8 \gpr1.dout_i_reg[61]_i_1 
       (.I0(\gpr1.dout_i_reg[61]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[61]_i_3_n_0 ),
        .O(p_0_out[61]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[61]_i_2 
       (.I0(\gpr1.dout_i[61]_i_4_n_0 ),
        .I1(\gpr1.dout_i[61]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[61]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[61]_i_3 
       (.I0(\gpr1.dout_i[61]_i_6_n_0 ),
        .I1(\gpr1.dout_i[61]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[61]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[62] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[62]),
        .Q(dout[62]));
  MUXF8 \gpr1.dout_i_reg[62]_i_1 
       (.I0(\gpr1.dout_i_reg[62]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[62]_i_3_n_0 ),
        .O(p_0_out[62]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[62]_i_2 
       (.I0(\gpr1.dout_i[62]_i_4_n_0 ),
        .I1(\gpr1.dout_i[62]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[62]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[62]_i_3 
       (.I0(\gpr1.dout_i[62]_i_6_n_0 ),
        .I1(\gpr1.dout_i[62]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[62]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[63] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[63]),
        .Q(dout[63]));
  MUXF8 \gpr1.dout_i_reg[63]_i_2 
       (.I0(\gpr1.dout_i_reg[63]_i_3_n_0 ),
        .I1(\gpr1.dout_i_reg[63]_i_4_n_0 ),
        .O(p_0_out[63]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[63]_i_3 
       (.I0(\gpr1.dout_i[63]_i_5_n_0 ),
        .I1(\gpr1.dout_i[63]_i_6_n_0 ),
        .O(\gpr1.dout_i_reg[63]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[63]_i_4 
       (.I0(\gpr1.dout_i[63]_i_7_n_0 ),
        .I1(\gpr1.dout_i[63]_i_8_n_0 ),
        .O(\gpr1.dout_i_reg[63]_i_4_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[6]),
        .Q(dout[6]));
  MUXF8 \gpr1.dout_i_reg[6]_i_1 
       (.I0(\gpr1.dout_i_reg[6]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_3_n_0 ),
        .O(p_0_out[6]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[6]_i_2 
       (.I0(\gpr1.dout_i[6]_i_4_n_0 ),
        .I1(\gpr1.dout_i[6]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[6]_i_3 
       (.I0(\gpr1.dout_i[6]_i_6_n_0 ),
        .I1(\gpr1.dout_i[6]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[7]),
        .Q(dout[7]));
  MUXF8 \gpr1.dout_i_reg[7]_i_1 
       (.I0(\gpr1.dout_i_reg[7]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_3_n_0 ),
        .O(p_0_out[7]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[7]_i_2 
       (.I0(\gpr1.dout_i[7]_i_4_n_0 ),
        .I1(\gpr1.dout_i[7]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[7]_i_3 
       (.I0(\gpr1.dout_i[7]_i_6_n_0 ),
        .I1(\gpr1.dout_i[7]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[8]),
        .Q(dout[8]));
  MUXF8 \gpr1.dout_i_reg[8]_i_1 
       (.I0(\gpr1.dout_i_reg[8]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_3_n_0 ),
        .O(p_0_out[8]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[8]_i_2 
       (.I0(\gpr1.dout_i[8]_i_4_n_0 ),
        .I1(\gpr1.dout_i[8]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[8]_i_3 
       (.I0(\gpr1.dout_i[8]_i_6_n_0 ),
        .I1(\gpr1.dout_i[8]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(p_0_out[9]),
        .Q(dout[9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_1 
       (.I0(\gpr1.dout_i_reg[9]_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_3_n_0 ),
        .O(p_0_out[9]),
        .S(\gc0.count_d1_reg[9] [9]));
  MUXF7 \gpr1.dout_i_reg[9]_i_2 
       (.I0(\gpr1.dout_i[9]_i_4_n_0 ),
        .I1(\gpr1.dout_i[9]_i_5_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_2_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
  MUXF7 \gpr1.dout_i_reg[9]_i_3 
       (.I0(\gpr1.dout_i[9]_i_6_n_0 ),
        .I1(\gpr1.dout_i[9]_i_7_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_3_n_0 ),
        .S(\gc0.count_d1_reg[9] [8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (wr_rst_busy,
    \syncstages_ff_reg[0] ,
    empty,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    wr_en,
    rd_en,
    rst,
    wr_clk,
    rd_clk,
    din);
  output wr_rst_busy;
  output \syncstages_ff_reg[0] ;
  output empty;
  output full;
  output [63:0]dout;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  input wr_en;
  input rd_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [63:0]din;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_1 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_13 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_15 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_16 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_17 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_22 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_23 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_24 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_25 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_26 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_27 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_28 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_29 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_30 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_31 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_32 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_33 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_34 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_35 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_36 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_37 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_38 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_39 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_40 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_41 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_42 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_43 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_44 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_45 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_46 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_47 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_48 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_49 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_50 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_51 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_52 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_53 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_54 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_55 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_56 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_57 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_58 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_59 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_60 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_61 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_62 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_63 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_64 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_65 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_12 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_13 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_14 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_15 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_21 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_22 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_23 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_24 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_25 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_26 ;
  wire [4:0]\gras.rsts/c0/v1_reg ;
  wire [4:0]\gras.rsts/c1/v1_reg ;
  wire [9:0]p_0_out_0;
  wire [9:0]p_13_out;
  wire [8:0]p_24_out;
  wire [9:0]p_25_out;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire [9:0]rd_pntr_plus1;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire \syncstages_ff_reg[0] ;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.Q(p_0_out_0[9:6]),
        .RD_PNTR({\gntv_or_sync_fifo.gl0.rd_n_60 ,\gntv_or_sync_fifo.gl0.rd_n_61 ,\gntv_or_sync_fifo.gl0.rd_n_62 ,\gntv_or_sync_fifo.gl0.rd_n_63 ,\gntv_or_sync_fifo.gl0.rd_n_64 ,\gntv_or_sync_fifo.gl0.rd_n_65 }),
        .RD_PNTR_WR(p_25_out),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_0 ,\gntv_or_sync_fifo.gcx.clkx_n_1 }),
        .WR_PNTR_RD(p_24_out),
        .\gc0.count_reg[9] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[9] (p_13_out),
        .rd_clk(rd_clk),
        .\rd_dc_i_reg[3] ({\gntv_or_sync_fifo.gcx.clkx_n_15 ,\gntv_or_sync_fifo.gcx.clkx_n_16 ,\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 }),
        .\rd_dc_i_reg[7] ({\gntv_or_sync_fifo.gcx.clkx_n_11 ,\gntv_or_sync_fifo.gcx.clkx_n_12 ,\gntv_or_sync_fifo.gcx.clkx_n_13 ,\gntv_or_sync_fifo.gcx.clkx_n_14 }),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.ADDRC({\gntv_or_sync_fifo.gl0.rd_n_24 ,\gntv_or_sync_fifo.gl0.rd_n_25 ,\gntv_or_sync_fifo.gl0.rd_n_26 ,\gntv_or_sync_fifo.gl0.rd_n_27 ,\gntv_or_sync_fifo.gl0.rd_n_28 ,\gntv_or_sync_fifo.gl0.rd_n_29 }),
        .AR(\syncstages_ff_reg[0] ),
        .Q(rd_pntr_plus1),
        .RD_PNTR({\gntv_or_sync_fifo.gl0.rd_n_60 ,\gntv_or_sync_fifo.gl0.rd_n_61 ,\gntv_or_sync_fifo.gl0.rd_n_62 ,\gntv_or_sync_fifo.gl0.rd_n_63 ,\gntv_or_sync_fifo.gl0.rd_n_64 ,\gntv_or_sync_fifo.gl0.rd_n_65 }),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_0 ,\gntv_or_sync_fifo.gcx.clkx_n_1 }),
        .WR_PNTR_RD(p_24_out),
        .\dest_out_bin_ff_reg[3] ({\gntv_or_sync_fifo.gcx.clkx_n_15 ,\gntv_or_sync_fifo.gcx.clkx_n_16 ,\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 }),
        .\dest_out_bin_ff_reg[7] ({\gntv_or_sync_fifo.gcx.clkx_n_11 ,\gntv_or_sync_fifo.gcx.clkx_n_12 ,\gntv_or_sync_fifo.gcx.clkx_n_13 ,\gntv_or_sync_fifo.gcx.clkx_n_14 }),
        .empty(empty),
        .\gc0.count_d1_reg[0]_rep__5 (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .\gpr1.dout_i_reg[24] ({\gntv_or_sync_fifo.gl0.rd_n_30 ,\gntv_or_sync_fifo.gl0.rd_n_31 ,\gntv_or_sync_fifo.gl0.rd_n_32 ,\gntv_or_sync_fifo.gl0.rd_n_33 ,\gntv_or_sync_fifo.gl0.rd_n_34 ,\gntv_or_sync_fifo.gl0.rd_n_35 }),
        .\gpr1.dout_i_reg[33] ({\gntv_or_sync_fifo.gl0.rd_n_36 ,\gntv_or_sync_fifo.gl0.rd_n_37 ,\gntv_or_sync_fifo.gl0.rd_n_38 ,\gntv_or_sync_fifo.gl0.rd_n_39 ,\gntv_or_sync_fifo.gl0.rd_n_40 ,\gntv_or_sync_fifo.gl0.rd_n_41 }),
        .\gpr1.dout_i_reg[42] ({\gntv_or_sync_fifo.gl0.rd_n_42 ,\gntv_or_sync_fifo.gl0.rd_n_43 ,\gntv_or_sync_fifo.gl0.rd_n_44 ,\gntv_or_sync_fifo.gl0.rd_n_45 ,\gntv_or_sync_fifo.gl0.rd_n_46 ,\gntv_or_sync_fifo.gl0.rd_n_47 }),
        .\gpr1.dout_i_reg[51] ({\gntv_or_sync_fifo.gl0.rd_n_48 ,\gntv_or_sync_fifo.gl0.rd_n_49 ,\gntv_or_sync_fifo.gl0.rd_n_50 ,\gntv_or_sync_fifo.gl0.rd_n_51 ,\gntv_or_sync_fifo.gl0.rd_n_52 ,\gntv_or_sync_fifo.gl0.rd_n_53 }),
        .\gpr1.dout_i_reg[60] ({\gntv_or_sync_fifo.gl0.rd_n_54 ,\gntv_or_sync_fifo.gl0.rd_n_55 ,\gntv_or_sync_fifo.gl0.rd_n_56 ,\gntv_or_sync_fifo.gl0.rd_n_57 ,\gntv_or_sync_fifo.gl0.rd_n_58 ,\gntv_or_sync_fifo.gl0.rd_n_59 }),
        .\gpr1.dout_i_reg[63] (\gntv_or_sync_fifo.gl0.rd_n_22 ),
        .\gpr1.dout_i_reg[63]_0 (\gntv_or_sync_fifo.gl0.rd_n_23 ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .\src_gray_ff_reg[9] (p_0_out_0),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_0),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .full(full),
        .\gpr1.dout_i_reg[63] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gpr1.dout_i_reg[63]_0 (\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .\gpr1.dout_i_reg[63]_1 (\gntv_or_sync_fifo.gl0.wr_n_13 ),
        .\gpr1.dout_i_reg[63]_10 (\gntv_or_sync_fifo.gl0.wr_n_22 ),
        .\gpr1.dout_i_reg[63]_11 (\gntv_or_sync_fifo.gl0.wr_n_23 ),
        .\gpr1.dout_i_reg[63]_12 (\gntv_or_sync_fifo.gl0.wr_n_24 ),
        .\gpr1.dout_i_reg[63]_13 (\gntv_or_sync_fifo.gl0.wr_n_25 ),
        .\gpr1.dout_i_reg[63]_14 (\gntv_or_sync_fifo.gl0.wr_n_26 ),
        .\gpr1.dout_i_reg[63]_2 (\gntv_or_sync_fifo.gl0.wr_n_14 ),
        .\gpr1.dout_i_reg[63]_3 (\gntv_or_sync_fifo.gl0.wr_n_15 ),
        .\gpr1.dout_i_reg[63]_4 (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gpr1.dout_i_reg[63]_5 (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gpr1.dout_i_reg[63]_6 (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gpr1.dout_i_reg[63]_7 (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gpr1.dout_i_reg[63]_8 (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .\gpr1.dout_i_reg[63]_9 (\gntv_or_sync_fifo.gl0.wr_n_21 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .out(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.ADDRC({\gntv_or_sync_fifo.gl0.rd_n_24 ,\gntv_or_sync_fifo.gl0.rd_n_25 ,\gntv_or_sync_fifo.gl0.rd_n_26 ,\gntv_or_sync_fifo.gl0.rd_n_27 ,\gntv_or_sync_fifo.gl0.rd_n_28 ,\gntv_or_sync_fifo.gl0.rd_n_29 }),
        .AR(\syncstages_ff_reg[0] ),
        .E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q(p_13_out[5:0]),
        .RD_PNTR({\gntv_or_sync_fifo.gl0.rd_n_60 ,\gntv_or_sync_fifo.gl0.rd_n_61 ,\gntv_or_sync_fifo.gl0.rd_n_62 ,\gntv_or_sync_fifo.gl0.rd_n_63 ,\gntv_or_sync_fifo.gl0.rd_n_64 ,\gntv_or_sync_fifo.gl0.rd_n_65 }),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[5]_rep__0 ({\gntv_or_sync_fifo.gl0.rd_n_30 ,\gntv_or_sync_fifo.gl0.rd_n_31 ,\gntv_or_sync_fifo.gl0.rd_n_32 ,\gntv_or_sync_fifo.gl0.rd_n_33 ,\gntv_or_sync_fifo.gl0.rd_n_34 ,\gntv_or_sync_fifo.gl0.rd_n_35 }),
        .\gc0.count_d1_reg[5]_rep__1 ({\gntv_or_sync_fifo.gl0.rd_n_36 ,\gntv_or_sync_fifo.gl0.rd_n_37 ,\gntv_or_sync_fifo.gl0.rd_n_38 ,\gntv_or_sync_fifo.gl0.rd_n_39 ,\gntv_or_sync_fifo.gl0.rd_n_40 ,\gntv_or_sync_fifo.gl0.rd_n_41 }),
        .\gc0.count_d1_reg[5]_rep__2 ({\gntv_or_sync_fifo.gl0.rd_n_42 ,\gntv_or_sync_fifo.gl0.rd_n_43 ,\gntv_or_sync_fifo.gl0.rd_n_44 ,\gntv_or_sync_fifo.gl0.rd_n_45 ,\gntv_or_sync_fifo.gl0.rd_n_46 ,\gntv_or_sync_fifo.gl0.rd_n_47 }),
        .\gc0.count_d1_reg[5]_rep__3 ({\gntv_or_sync_fifo.gl0.rd_n_48 ,\gntv_or_sync_fifo.gl0.rd_n_49 ,\gntv_or_sync_fifo.gl0.rd_n_50 ,\gntv_or_sync_fifo.gl0.rd_n_51 ,\gntv_or_sync_fifo.gl0.rd_n_52 ,\gntv_or_sync_fifo.gl0.rd_n_53 }),
        .\gc0.count_d1_reg[5]_rep__4 ({\gntv_or_sync_fifo.gl0.rd_n_54 ,\gntv_or_sync_fifo.gl0.rd_n_55 ,\gntv_or_sync_fifo.gl0.rd_n_56 ,\gntv_or_sync_fifo.gl0.rd_n_57 ,\gntv_or_sync_fifo.gl0.rd_n_58 ,\gntv_or_sync_fifo.gl0.rd_n_59 }),
        .\gc0.count_d1_reg[6]_rep (\gntv_or_sync_fifo.gl0.rd_n_23 ),
        .\gc0.count_d1_reg[7]_rep (\gntv_or_sync_fifo.gl0.rd_n_22 ),
        .\gc0.count_d1_reg[9] (p_0_out_0),
        .\gic0.gc0.count_d2_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gic0.gc0.count_d2_reg[6]_0 (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gic0.gc0.count_d2_reg[7] (\gntv_or_sync_fifo.gl0.wr_n_14 ),
        .\gic0.gc0.count_d2_reg[7]_0 (\gntv_or_sync_fifo.gl0.wr_n_21 ),
        .\gic0.gc0.count_d2_reg[7]_1 (\gntv_or_sync_fifo.gl0.wr_n_24 ),
        .\gic0.gc0.count_d2_reg[7]_2 (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gic0.gc0.count_d2_reg[7]_3 (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gic0.gc0.count_d2_reg[7]_4 (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .\gic0.gc0.count_d2_reg[7]_5 (\gntv_or_sync_fifo.gl0.wr_n_23 ),
        .\gic0.gc0.count_d2_reg[8] (\gntv_or_sync_fifo.gl0.wr_n_15 ),
        .\gic0.gc0.count_d2_reg[8]_0 (\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .\gic0.gc0.count_d2_reg[8]_1 (\gntv_or_sync_fifo.gl0.wr_n_13 ),
        .\gic0.gc0.count_d2_reg[8]_2 (\gntv_or_sync_fifo.gl0.wr_n_25 ),
        .\gic0.gc0.count_d2_reg[8]_3 (\gntv_or_sync_fifo.gl0.wr_n_26 ),
        .\gic0.gc0.count_d2_reg[9] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gic0.gc0.count_d2_reg[9]_0 (\gntv_or_sync_fifo.gl0.wr_n_22 ),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo rstblk
       (.AR(rstblk_n_0),
        .out(rst_full_ff_i),
        .ram_full_fb_i_reg(rst_full_gen_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0] ),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (wr_rst_busy,
    AR,
    empty,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    wr_en,
    rd_en,
    rst,
    wr_clk,
    rd_clk,
    din);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output full;
  output [63:0]dout;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  input wr_en;
  input rd_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [63:0]din;

  wire [0:0]AR;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .\syncstages_ff_reg[0] (AR),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "64" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "64" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "1021" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "1020" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "10" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "1024" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [63:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [63:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth
   (wr_rst_busy,
    \syncstages_ff_reg[0] ,
    empty,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    wr_en,
    rd_en,
    rst,
    wr_clk,
    rd_clk,
    din);
  output wr_rst_busy;
  output \syncstages_ff_reg[0] ;
  output empty;
  output full;
  output [63:0]dout;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  input wr_en;
  input rd_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [63:0]din;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire \syncstages_ff_reg[0] ;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.AR(\syncstages_ff_reg[0] ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (dout,
    wr_clk,
    din,
    \gic0.gc0.count_d2_reg[6] ,
    \gc0.count_d1_reg[9] ,
    Q,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[9] ,
    \gic0.gc0.count_d2_reg[8] ,
    \gic0.gc0.count_d2_reg[6]_0 ,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \gic0.gc0.count_d2_reg[9]_0 ,
    \gic0.gc0.count_d2_reg[7]_1 ,
    \gic0.gc0.count_d2_reg[8]_0 ,
    \gic0.gc0.count_d2_reg[7]_2 ,
    \gic0.gc0.count_d2_reg[8]_1 ,
    \gic0.gc0.count_d2_reg[7]_3 ,
    \gic0.gc0.count_d2_reg[8]_2 ,
    \gic0.gc0.count_d2_reg[7]_4 ,
    \gic0.gc0.count_d2_reg[8]_3 ,
    \gic0.gc0.count_d2_reg[7]_5 ,
    ADDRC,
    \gc0.count_d1_reg[5]_rep__0 ,
    \gc0.count_d1_reg[5]_rep__1 ,
    \gc0.count_d1_reg[5]_rep__2 ,
    \gc0.count_d1_reg[5]_rep__3 ,
    \gc0.count_d1_reg[5]_rep__4 ,
    RD_PNTR,
    \gc0.count_d1_reg[7]_rep ,
    \gc0.count_d1_reg[6]_rep ,
    E,
    rd_clk,
    AR);
  output [63:0]dout;
  input wr_clk;
  input [63:0]din;
  input \gic0.gc0.count_d2_reg[6] ;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [5:0]Q;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[9] ;
  input \gic0.gc0.count_d2_reg[8] ;
  input \gic0.gc0.count_d2_reg[6]_0 ;
  input \gic0.gc0.count_d2_reg[7]_0 ;
  input \gic0.gc0.count_d2_reg[9]_0 ;
  input \gic0.gc0.count_d2_reg[7]_1 ;
  input \gic0.gc0.count_d2_reg[8]_0 ;
  input \gic0.gc0.count_d2_reg[7]_2 ;
  input \gic0.gc0.count_d2_reg[8]_1 ;
  input \gic0.gc0.count_d2_reg[7]_3 ;
  input \gic0.gc0.count_d2_reg[8]_2 ;
  input \gic0.gc0.count_d2_reg[7]_4 ;
  input \gic0.gc0.count_d2_reg[8]_3 ;
  input \gic0.gc0.count_d2_reg[7]_5 ;
  input [5:0]ADDRC;
  input [5:0]\gc0.count_d1_reg[5]_rep__0 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__1 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__2 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__3 ;
  input [5:0]\gc0.count_d1_reg[5]_rep__4 ;
  input [5:0]RD_PNTR;
  input \gc0.count_d1_reg[7]_rep ;
  input \gc0.count_d1_reg[6]_rep ;
  input [0:0]E;
  input rd_clk;
  input [0:0]AR;

  wire [5:0]ADDRC;
  wire [0:0]AR;
  wire [0:0]E;
  wire [5:0]Q;
  wire [5:0]RD_PNTR;
  wire [63:0]din;
  wire [63:0]dout;
  wire [5:0]\gc0.count_d1_reg[5]_rep__0 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__1 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__2 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__3 ;
  wire [5:0]\gc0.count_d1_reg[5]_rep__4 ;
  wire \gc0.count_d1_reg[6]_rep ;
  wire \gc0.count_d1_reg[7]_rep ;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[6]_0 ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire \gic0.gc0.count_d2_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[7]_1 ;
  wire \gic0.gc0.count_d2_reg[7]_2 ;
  wire \gic0.gc0.count_d2_reg[7]_3 ;
  wire \gic0.gc0.count_d2_reg[7]_4 ;
  wire \gic0.gc0.count_d2_reg[7]_5 ;
  wire \gic0.gc0.count_d2_reg[8] ;
  wire \gic0.gc0.count_d2_reg[8]_0 ;
  wire \gic0.gc0.count_d2_reg[8]_1 ;
  wire \gic0.gc0.count_d2_reg[8]_2 ;
  wire \gic0.gc0.count_d2_reg[8]_3 ;
  wire \gic0.gc0.count_d2_reg[9] ;
  wire \gic0.gc0.count_d2_reg[9]_0 ;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem \gdm.dm_gen.dm 
       (.ADDRC(ADDRC),
        .AR(AR),
        .E(E),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[5]_rep__0 (\gc0.count_d1_reg[5]_rep__0 ),
        .\gc0.count_d1_reg[5]_rep__1 (\gc0.count_d1_reg[5]_rep__1 ),
        .\gc0.count_d1_reg[5]_rep__2 (\gc0.count_d1_reg[5]_rep__2 ),
        .\gc0.count_d1_reg[5]_rep__3 (\gc0.count_d1_reg[5]_rep__3 ),
        .\gc0.count_d1_reg[5]_rep__4 (\gc0.count_d1_reg[5]_rep__4 ),
        .\gc0.count_d1_reg[6]_rep (\gc0.count_d1_reg[6]_rep ),
        .\gc0.count_d1_reg[7]_rep (\gc0.count_d1_reg[7]_rep ),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[6]_0 (\gic0.gc0.count_d2_reg[6]_0 ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gic0.gc0.count_d2_reg[7]_0 (\gic0.gc0.count_d2_reg[7]_0 ),
        .\gic0.gc0.count_d2_reg[7]_1 (\gic0.gc0.count_d2_reg[7]_1 ),
        .\gic0.gc0.count_d2_reg[7]_2 (\gic0.gc0.count_d2_reg[7]_2 ),
        .\gic0.gc0.count_d2_reg[7]_3 (\gic0.gc0.count_d2_reg[7]_3 ),
        .\gic0.gc0.count_d2_reg[7]_4 (\gic0.gc0.count_d2_reg[7]_4 ),
        .\gic0.gc0.count_d2_reg[7]_5 (\gic0.gc0.count_d2_reg[7]_5 ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .\gic0.gc0.count_d2_reg[8]_0 (\gic0.gc0.count_d2_reg[8]_0 ),
        .\gic0.gc0.count_d2_reg[8]_1 (\gic0.gc0.count_d2_reg[8]_1 ),
        .\gic0.gc0.count_d2_reg[8]_2 (\gic0.gc0.count_d2_reg[8]_2 ),
        .\gic0.gc0.count_d2_reg[8]_3 (\gic0.gc0.count_d2_reg[8]_3 ),
        .\gic0.gc0.count_d2_reg[9] (\gic0.gc0.count_d2_reg[9] ),
        .\gic0.gc0.count_d2_reg[9]_0 (\gic0.gc0.count_d2_reg[9]_0 ),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (Q,
    \src_gray_ff_reg[9] ,
    \gpr1.dout_i_reg[63] ,
    \gpr1.dout_i_reg[63]_0 ,
    ADDRC,
    \gpr1.dout_i_reg[24] ,
    \gpr1.dout_i_reg[33] ,
    \gpr1.dout_i_reg[42] ,
    \gpr1.dout_i_reg[51] ,
    \gpr1.dout_i_reg[60] ,
    RD_PNTR,
    E,
    rd_clk,
    AR);
  output [9:0]Q;
  output [9:0]\src_gray_ff_reg[9] ;
  output \gpr1.dout_i_reg[63] ;
  output \gpr1.dout_i_reg[63]_0 ;
  output [5:0]ADDRC;
  output [5:0]\gpr1.dout_i_reg[24] ;
  output [5:0]\gpr1.dout_i_reg[33] ;
  output [5:0]\gpr1.dout_i_reg[42] ;
  output [5:0]\gpr1.dout_i_reg[51] ;
  output [5:0]\gpr1.dout_i_reg[60] ;
  output [5:0]RD_PNTR;
  input [0:0]E;
  input rd_clk;
  input [0:0]AR;

  wire [5:0]ADDRC;
  wire [0:0]AR;
  wire [0:0]E;
  wire [9:0]Q;
  wire [5:0]RD_PNTR;
  wire \gc0.count[9]_i_2_n_0 ;
  wire [5:0]\gpr1.dout_i_reg[24] ;
  wire [5:0]\gpr1.dout_i_reg[33] ;
  wire [5:0]\gpr1.dout_i_reg[42] ;
  wire [5:0]\gpr1.dout_i_reg[51] ;
  wire [5:0]\gpr1.dout_i_reg[60] ;
  wire \gpr1.dout_i_reg[63] ;
  wire \gpr1.dout_i_reg[63]_0 ;
  wire [9:0]plusOp__0;
  wire rd_clk;
  wire [9:0]\src_gray_ff_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[9]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[9]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[9]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[9]_i_1 
       (.I0(Q[7]),
        .I1(\gc0.count[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\src_gray_ff_reg[9] [0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(ADDRC[0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__0 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[24] [0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__1 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[33] [0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__2 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[42] [0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__3 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[51] [0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__4 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[60] [0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__5 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(RD_PNTR[0]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\src_gray_ff_reg[9] [1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(ADDRC[1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__0 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[24] [1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__1 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[33] [1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__2 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[42] [1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__3 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[51] [1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__4 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[60] [1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__5 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(RD_PNTR[1]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\src_gray_ff_reg[9] [2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(ADDRC[2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__0 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[24] [2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__1 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[33] [2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__2 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[42] [2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__3 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[51] [2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__4 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[60] [2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__5 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(RD_PNTR[2]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\src_gray_ff_reg[9] [3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(ADDRC[3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__0 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[24] [3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__1 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[33] [3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__2 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[42] [3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__3 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[51] [3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__4 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[60] [3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__5 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(RD_PNTR[3]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\src_gray_ff_reg[9] [4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(ADDRC[4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__0 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[24] [4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__1 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[33] [4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__2 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[42] [4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__3 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[51] [4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__4 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[60] [4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__5 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(RD_PNTR[4]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\src_gray_ff_reg[9] [5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(ADDRC[5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__0 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[24] [5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__1 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[33] [5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__2 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[42] [5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__3 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[51] [5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__4 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[60] [5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__5 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(RD_PNTR[5]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\src_gray_ff_reg[9] [6]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\gpr1.dout_i_reg[63]_0 ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\src_gray_ff_reg[9] [7]));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7]_rep 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\gpr1.dout_i_reg[63] ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[8]),
        .Q(\src_gray_ff_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[9]),
        .Q(\src_gray_ff_reg[9] [9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[9]),
        .Q(Q[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as
   (rd_data_count,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[3] ,
    \dest_out_bin_ff_reg[7] ,
    S,
    rd_clk,
    AR);
  output [9:0]rd_data_count;
  input [8:0]WR_PNTR_RD;
  input [3:0]\dest_out_bin_ff_reg[3] ;
  input [3:0]\dest_out_bin_ff_reg[7] ;
  input [1:0]S;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [1:0]S;
  wire [8:0]WR_PNTR_RD;
  wire [3:0]\dest_out_bin_ff_reg[3] ;
  wire [3:0]\dest_out_bin_ff_reg[7] ;
  wire [9:0]minusOp;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire [3:1]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry__1_O_UNCONNECTED;

  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(WR_PNTR_RD[3:0]),
        .O(minusOp[3:0]),
        .S(\dest_out_bin_ff_reg[3] ));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(WR_PNTR_RD[7:4]),
        .O(minusOp[7:4]),
        .S(\dest_out_bin_ff_reg[7] ));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3:1],minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,WR_PNTR_RD[8]}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3:2],minusOp[9:8]}),
        .S({1'b0,1'b0,S}));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[0]),
        .Q(rd_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[1]),
        .Q(rd_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[2]),
        .Q(rd_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[3]),
        .Q(rd_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[4]),
        .Q(rd_data_count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[5]),
        .Q(rd_data_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[6]),
        .Q(rd_data_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[7]),
        .Q(rd_data_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[8]),
        .Q(rd_data_count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp[9]),
        .Q(rd_data_count[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (empty,
    \gc0.count_d1_reg[0]_rep__5 ,
    Q,
    \src_gray_ff_reg[9] ,
    \gpr1.dout_i_reg[63] ,
    \gpr1.dout_i_reg[63]_0 ,
    ADDRC,
    \gpr1.dout_i_reg[24] ,
    \gpr1.dout_i_reg[33] ,
    \gpr1.dout_i_reg[42] ,
    \gpr1.dout_i_reg[51] ,
    \gpr1.dout_i_reg[60] ,
    RD_PNTR,
    rd_data_count,
    v1_reg,
    v1_reg_0,
    rd_clk,
    AR,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[3] ,
    \dest_out_bin_ff_reg[7] ,
    S,
    rd_en);
  output empty;
  output \gc0.count_d1_reg[0]_rep__5 ;
  output [9:0]Q;
  output [9:0]\src_gray_ff_reg[9] ;
  output \gpr1.dout_i_reg[63] ;
  output \gpr1.dout_i_reg[63]_0 ;
  output [5:0]ADDRC;
  output [5:0]\gpr1.dout_i_reg[24] ;
  output [5:0]\gpr1.dout_i_reg[33] ;
  output [5:0]\gpr1.dout_i_reg[42] ;
  output [5:0]\gpr1.dout_i_reg[51] ;
  output [5:0]\gpr1.dout_i_reg[60] ;
  output [5:0]RD_PNTR;
  output [9:0]rd_data_count;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input rd_clk;
  input [0:0]AR;
  input [8:0]WR_PNTR_RD;
  input [3:0]\dest_out_bin_ff_reg[3] ;
  input [3:0]\dest_out_bin_ff_reg[7] ;
  input [1:0]S;
  input rd_en;

  wire [5:0]ADDRC;
  wire [0:0]AR;
  wire [9:0]Q;
  wire [5:0]RD_PNTR;
  wire [1:0]S;
  wire [8:0]WR_PNTR_RD;
  wire [3:0]\dest_out_bin_ff_reg[3] ;
  wire [3:0]\dest_out_bin_ff_reg[7] ;
  wire empty;
  wire \gc0.count_d1_reg[0]_rep__5 ;
  wire [5:0]\gpr1.dout_i_reg[24] ;
  wire [5:0]\gpr1.dout_i_reg[33] ;
  wire [5:0]\gpr1.dout_i_reg[42] ;
  wire [5:0]\gpr1.dout_i_reg[51] ;
  wire [5:0]\gpr1.dout_i_reg[60] ;
  wire \gpr1.dout_i_reg[63] ;
  wire \gpr1.dout_i_reg[63]_0 ;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire [9:0]\src_gray_ff_reg[9] ;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as \gras.grdc1.rdc 
       (.AR(AR),
        .S(S),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\dest_out_bin_ff_reg[3] (\dest_out_bin_ff_reg[3] ),
        .\dest_out_bin_ff_reg[7] (\dest_out_bin_ff_reg[7] ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as \gras.rsts 
       (.AR(AR),
        .E(\gc0.count_d1_reg[0]_rep__5 ),
        .empty(empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.ADDRC(ADDRC),
        .AR(AR),
        .E(\gc0.count_d1_reg[0]_rep__5 ),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .\gpr1.dout_i_reg[24] (\gpr1.dout_i_reg[24] ),
        .\gpr1.dout_i_reg[33] (\gpr1.dout_i_reg[33] ),
        .\gpr1.dout_i_reg[42] (\gpr1.dout_i_reg[42] ),
        .\gpr1.dout_i_reg[51] (\gpr1.dout_i_reg[51] ),
        .\gpr1.dout_i_reg[60] (\gpr1.dout_i_reg[60] ),
        .\gpr1.dout_i_reg[63] (\gpr1.dout_i_reg[63] ),
        .\gpr1.dout_i_reg[63]_0 (\gpr1.dout_i_reg[63]_0 ),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[9] (\src_gray_ff_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
   (empty,
    E,
    v1_reg,
    v1_reg_0,
    rd_clk,
    AR,
    rd_en);
  output empty;
  output [0:0]E;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input rd_clk;
  input [0:0]AR;
  input rd_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire c0_n_0;
  wire comp1;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

  assign empty = ram_empty_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 c0
       (.comp1(comp1),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c0_n_0),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 c1
       (.comp1(comp1),
        .v1_reg_0(v1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gpr1.dout_i[63]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
   (AR,
    \syncstages_ff_reg[0] ,
    out,
    ram_full_fb_i_reg,
    wr_rst_busy,
    rst,
    wr_clk,
    rd_clk);
  output [0:0]AR;
  output [0:0]\syncstages_ff_reg[0] ;
  output out;
  output ram_full_fb_i_reg;
  output wr_rst_busy;
  input rst;
  input wr_clk;
  input rd_clk;

  wire [0:0]AR;
  wire dest_out;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire [0:0]\syncstages_ff_reg[0] ;
  wire wr_clk;
  wire wr_rst_busy;
  wire [1:0]wr_rst_rd_ext;

  assign out = rst_d2;
  assign ram_full_fb_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(AR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst 
       (.dest_arst(rst_rd_reg2),
        .dest_clk(rd_clk),
        .src_arst(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(wr_rst_rd_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(\syncstages_ff_reg[0] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(AR),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(AR));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(wr_rst_busy),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .I3(rd_rst_wr_ext[2]),
        .I4(rd_rst_wr_ext[3]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_busy));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(\syncstages_ff_reg[0] ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__1 \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(AR));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(wr_clk),
        .src_arst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (S,
    Q,
    \wr_data_count_i_reg[7] ,
    \wr_data_count_i_reg[9] ,
    \gpr1.dout_i_reg[63] ,
    \gpr1.dout_i_reg[63]_0 ,
    \gpr1.dout_i_reg[63]_1 ,
    \gpr1.dout_i_reg[63]_2 ,
    \gpr1.dout_i_reg[63]_3 ,
    \gpr1.dout_i_reg[63]_4 ,
    \gpr1.dout_i_reg[63]_5 ,
    \gpr1.dout_i_reg[63]_6 ,
    \gpr1.dout_i_reg[63]_7 ,
    \gpr1.dout_i_reg[63]_8 ,
    \gpr1.dout_i_reg[63]_9 ,
    \gpr1.dout_i_reg[63]_10 ,
    \gpr1.dout_i_reg[63]_11 ,
    \gpr1.dout_i_reg[63]_12 ,
    \gpr1.dout_i_reg[63]_13 ,
    \gpr1.dout_i_reg[63]_14 ,
    v1_reg,
    v1_reg_0,
    RD_PNTR_WR,
    out,
    wr_en,
    E,
    wr_clk,
    AR);
  output [3:0]S;
  output [9:0]Q;
  output [3:0]\wr_data_count_i_reg[7] ;
  output [1:0]\wr_data_count_i_reg[9] ;
  output \gpr1.dout_i_reg[63] ;
  output \gpr1.dout_i_reg[63]_0 ;
  output \gpr1.dout_i_reg[63]_1 ;
  output \gpr1.dout_i_reg[63]_2 ;
  output \gpr1.dout_i_reg[63]_3 ;
  output \gpr1.dout_i_reg[63]_4 ;
  output \gpr1.dout_i_reg[63]_5 ;
  output \gpr1.dout_i_reg[63]_6 ;
  output \gpr1.dout_i_reg[63]_7 ;
  output \gpr1.dout_i_reg[63]_8 ;
  output \gpr1.dout_i_reg[63]_9 ;
  output \gpr1.dout_i_reg[63]_10 ;
  output \gpr1.dout_i_reg[63]_11 ;
  output \gpr1.dout_i_reg[63]_12 ;
  output \gpr1.dout_i_reg[63]_13 ;
  output \gpr1.dout_i_reg[63]_14 ;
  output [4:0]v1_reg;
  output [4:0]v1_reg_0;
  input [9:0]RD_PNTR_WR;
  input out;
  input wr_en;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [9:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire [3:0]S;
  wire \gic0.gc0.count[9]_i_2_n_0 ;
  wire \gpr1.dout_i_reg[63] ;
  wire \gpr1.dout_i_reg[63]_0 ;
  wire \gpr1.dout_i_reg[63]_1 ;
  wire \gpr1.dout_i_reg[63]_10 ;
  wire \gpr1.dout_i_reg[63]_11 ;
  wire \gpr1.dout_i_reg[63]_12 ;
  wire \gpr1.dout_i_reg[63]_13 ;
  wire \gpr1.dout_i_reg[63]_14 ;
  wire \gpr1.dout_i_reg[63]_2 ;
  wire \gpr1.dout_i_reg[63]_3 ;
  wire \gpr1.dout_i_reg[63]_4 ;
  wire \gpr1.dout_i_reg[63]_5 ;
  wire \gpr1.dout_i_reg[63]_6 ;
  wire \gpr1.dout_i_reg[63]_7 ;
  wire \gpr1.dout_i_reg[63]_8 ;
  wire \gpr1.dout_i_reg[63]_9 ;
  wire out;
  wire [9:0]p_14_out;
  wire [9:0]plusOp;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire [3:0]\wr_data_count_i_reg[7] ;
  wire [1:0]\wr_data_count_i_reg[9] ;
  wire wr_en;
  wire [9:0]wr_pntr_plus2;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    RAM_reg_0_63_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(wr_en),
        .I4(out),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[63]_6 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    RAM_reg_128_191_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[6]),
        .O(\gpr1.dout_i_reg[63] ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    RAM_reg_192_255_0_2_i_1
       (.I0(Q[8]),
        .I1(out),
        .I2(wr_en),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\gpr1.dout_i_reg[63]_3 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    RAM_reg_256_319_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(wr_en),
        .I4(out),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[63]_7 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    RAM_reg_320_383_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[63]_9 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    RAM_reg_384_447_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[6]),
        .O(\gpr1.dout_i_reg[63]_10 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    RAM_reg_448_511_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[63]_12 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RAM_reg_512_575_0_2_i_1
       (.I0(Q[8]),
        .I1(out),
        .I2(wr_en),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\gpr1.dout_i_reg[63]_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    RAM_reg_576_639_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(out),
        .I5(wr_en),
        .O(\gpr1.dout_i_reg[63]_4 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    RAM_reg_640_703_0_2_i_1
       (.I0(Q[8]),
        .I1(out),
        .I2(wr_en),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\gpr1.dout_i_reg[63]_1 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    RAM_reg_64_127_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[63]_2 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    RAM_reg_704_767_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(out),
        .I5(wr_en),
        .O(\gpr1.dout_i_reg[63]_5 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    RAM_reg_768_831_0_2_i_1
       (.I0(Q[8]),
        .I1(out),
        .I2(wr_en),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\gpr1.dout_i_reg[63]_13 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    RAM_reg_832_895_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(out),
        .I5(wr_en),
        .O(\gpr1.dout_i_reg[63]_8 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    RAM_reg_896_959_0_2_i_1
       (.I0(Q[8]),
        .I1(out),
        .I2(wr_en),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\gpr1.dout_i_reg[63]_14 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    RAM_reg_960_1023_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(out),
        .I5(wr_en),
        .O(\gpr1.dout_i_reg[63]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[9]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count[9]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[8]_i_1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\gic0.gc0.count[9]_i_2_n_0 ),
        .I2(wr_pntr_plus2[7]),
        .I3(wr_pntr_plus2[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[9]_i_1 
       (.I0(wr_pntr_plus2[7]),
        .I1(\gic0.gc0.count[9]_i_2_n_0 ),
        .I2(wr_pntr_plus2[6]),
        .I3(wr_pntr_plus2[8]),
        .I4(wr_pntr_plus2[9]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[9]_i_2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\gic0.gc0.count[9]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(p_14_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(p_14_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(p_14_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(p_14_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(p_14_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[8]),
        .Q(p_14_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[9]),
        .Q(p_14_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(wr_pntr_plus2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(wr_pntr_plus2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(wr_pntr_plus2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(wr_pntr_plus2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(wr_pntr_plus2[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(p_14_out[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(p_14_out[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(p_14_out[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(p_14_out[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(wr_pntr_plus2[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(p_14_out[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(p_14_out[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(wr_pntr_plus2[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(p_14_out[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(p_14_out[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(wr_pntr_plus2[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(p_14_out[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(p_14_out[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(wr_pntr_plus2[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(wr_pntr_plus2[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(RD_PNTR_WR[7]),
        .O(\wr_data_count_i_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(RD_PNTR_WR[6]),
        .O(\wr_data_count_i_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(RD_PNTR_WR[5]),
        .O(\wr_data_count_i_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(RD_PNTR_WR[4]),
        .O(\wr_data_count_i_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1
       (.I0(Q[9]),
        .I1(RD_PNTR_WR[9]),
        .O(\wr_data_count_i_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2__0
       (.I0(Q[8]),
        .I1(RD_PNTR_WR[8]),
        .O(\wr_data_count_i_reg[9] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1
       (.I0(Q[3]),
        .I1(RD_PNTR_WR[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as
   (wr_data_count,
    Q,
    S,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[9] ,
    wr_clk,
    AR);
  output [9:0]wr_data_count;
  input [8:0]Q;
  input [3:0]S;
  input [3:0]\gic0.gc0.count_d2_reg[7] ;
  input [1:0]\gic0.gc0.count_d2_reg[9] ;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]Q;
  wire [3:0]S;
  wire [3:0]\gic0.gc0.count_d2_reg[7] ;
  wire [1:0]\gic0.gc0.count_d2_reg[9] ;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire [3:1]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry__1_O_UNCONNECTED;

  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .S(S));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S(\gic0.gc0.count_d2_reg[7] ));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3:1],minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3:2],minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S({1'b0,1'b0,\gic0.gc0.count_d2_reg[9] }));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry_n_7),
        .Q(wr_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry_n_6),
        .Q(wr_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry_n_5),
        .Q(wr_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry_n_4),
        .Q(wr_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry__0_n_7),
        .Q(wr_data_count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry__0_n_6),
        .Q(wr_data_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry__0_n_5),
        .Q(wr_data_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry__0_n_4),
        .Q(wr_data_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry__1_n_7),
        .Q(wr_data_count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry__1_n_6),
        .Q(wr_data_count[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (full,
    Q,
    \gpr1.dout_i_reg[63] ,
    \gpr1.dout_i_reg[63]_0 ,
    \gpr1.dout_i_reg[63]_1 ,
    \gpr1.dout_i_reg[63]_2 ,
    \gpr1.dout_i_reg[63]_3 ,
    \gpr1.dout_i_reg[63]_4 ,
    \gpr1.dout_i_reg[63]_5 ,
    \gpr1.dout_i_reg[63]_6 ,
    \gpr1.dout_i_reg[63]_7 ,
    \gpr1.dout_i_reg[63]_8 ,
    \gpr1.dout_i_reg[63]_9 ,
    \gpr1.dout_i_reg[63]_10 ,
    \gpr1.dout_i_reg[63]_11 ,
    \gpr1.dout_i_reg[63]_12 ,
    \gpr1.dout_i_reg[63]_13 ,
    \gpr1.dout_i_reg[63]_14 ,
    wr_data_count,
    wr_clk,
    out,
    wr_en,
    RD_PNTR_WR,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    AR);
  output full;
  output [9:0]Q;
  output \gpr1.dout_i_reg[63] ;
  output \gpr1.dout_i_reg[63]_0 ;
  output \gpr1.dout_i_reg[63]_1 ;
  output \gpr1.dout_i_reg[63]_2 ;
  output \gpr1.dout_i_reg[63]_3 ;
  output \gpr1.dout_i_reg[63]_4 ;
  output \gpr1.dout_i_reg[63]_5 ;
  output \gpr1.dout_i_reg[63]_6 ;
  output \gpr1.dout_i_reg[63]_7 ;
  output \gpr1.dout_i_reg[63]_8 ;
  output \gpr1.dout_i_reg[63]_9 ;
  output \gpr1.dout_i_reg[63]_10 ;
  output \gpr1.dout_i_reg[63]_11 ;
  output \gpr1.dout_i_reg[63]_12 ;
  output \gpr1.dout_i_reg[63]_13 ;
  output \gpr1.dout_i_reg[63]_14 ;
  output [9:0]wr_data_count;
  input wr_clk;
  input out;
  input wr_en;
  input [9:0]RD_PNTR_WR;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire [4:0]\c1/v1_reg ;
  wire [4:0]\c2/v1_reg ;
  wire full;
  wire \gpr1.dout_i_reg[63] ;
  wire \gpr1.dout_i_reg[63]_0 ;
  wire \gpr1.dout_i_reg[63]_1 ;
  wire \gpr1.dout_i_reg[63]_10 ;
  wire \gpr1.dout_i_reg[63]_11 ;
  wire \gpr1.dout_i_reg[63]_12 ;
  wire \gpr1.dout_i_reg[63]_13 ;
  wire \gpr1.dout_i_reg[63]_14 ;
  wire \gpr1.dout_i_reg[63]_2 ;
  wire \gpr1.dout_i_reg[63]_3 ;
  wire \gpr1.dout_i_reg[63]_4 ;
  wire \gpr1.dout_i_reg[63]_5 ;
  wire \gpr1.dout_i_reg[63]_6 ;
  wire \gpr1.dout_i_reg[63]_7 ;
  wire \gpr1.dout_i_reg[63]_8 ;
  wire \gpr1.dout_i_reg[63]_9 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwas.wsts_n_1 ;
  wire \gwas.wsts_n_2 ;
  wire out;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_18;
  wire wpntr_n_19;
  wire wpntr_n_2;
  wire wpntr_n_3;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as \gwas.gwdc0.wdc 
       (.AR(AR),
        .Q(Q[8:0]),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gic0.gc0.count_d2_reg[7] ({wpntr_n_14,wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .\gic0.gc0.count_d2_reg[9] ({wpntr_n_18,wpntr_n_19}),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as \gwas.wsts 
       (.E(\gwas.wsts_n_2 ),
        .full(full),
        .\grstd1.grst_full.grst_f.rst_d2_reg (out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(\gwas.wsts_n_1 ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.AR(AR),
        .E(\gwas.wsts_n_2 ),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gpr1.dout_i_reg[63] (\gpr1.dout_i_reg[63] ),
        .\gpr1.dout_i_reg[63]_0 (\gpr1.dout_i_reg[63]_0 ),
        .\gpr1.dout_i_reg[63]_1 (\gpr1.dout_i_reg[63]_1 ),
        .\gpr1.dout_i_reg[63]_10 (\gpr1.dout_i_reg[63]_10 ),
        .\gpr1.dout_i_reg[63]_11 (\gpr1.dout_i_reg[63]_11 ),
        .\gpr1.dout_i_reg[63]_12 (\gpr1.dout_i_reg[63]_12 ),
        .\gpr1.dout_i_reg[63]_13 (\gpr1.dout_i_reg[63]_13 ),
        .\gpr1.dout_i_reg[63]_14 (\gpr1.dout_i_reg[63]_14 ),
        .\gpr1.dout_i_reg[63]_2 (\gpr1.dout_i_reg[63]_2 ),
        .\gpr1.dout_i_reg[63]_3 (\gpr1.dout_i_reg[63]_3 ),
        .\gpr1.dout_i_reg[63]_4 (\gpr1.dout_i_reg[63]_4 ),
        .\gpr1.dout_i_reg[63]_5 (\gpr1.dout_i_reg[63]_5 ),
        .\gpr1.dout_i_reg[63]_6 (\gpr1.dout_i_reg[63]_6 ),
        .\gpr1.dout_i_reg[63]_7 (\gpr1.dout_i_reg[63]_7 ),
        .\gpr1.dout_i_reg[63]_8 (\gpr1.dout_i_reg[63]_8 ),
        .\gpr1.dout_i_reg[63]_9 (\gpr1.dout_i_reg[63]_9 ),
        .out(\gwas.wsts_n_1 ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk),
        .\wr_data_count_i_reg[7] ({wpntr_n_14,wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .\wr_data_count_i_reg[9] ({wpntr_n_18,wpntr_n_19}),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
   (full,
    out,
    E,
    v1_reg,
    v1_reg_0,
    wr_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    wr_en,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output full;
  output out;
  output [0:0]E;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input wr_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input wr_en;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire c2_n_0;
  wire comp1;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare c1
       (.comp1(comp1),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 c2
       (.comp1(comp1),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(ram_full_fb_i),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[9]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
