-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Fri Jul 27 18:21:58 2018
-- Host        : apple running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_pwm_0_1_sim_netlist.vhdl
-- Design      : pwm_pwm_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_cast_reg_936_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_18_reg_1053_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15 is
begin
\tmp_18_reg_1053[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_18_reg_1053_reg[13]\(3)
    );
\tmp_18_reg_1053[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_18_reg_1053_reg[13]\(2)
    );
\tmp_18_reg_1053[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_18_reg_1053_reg[13]\(1)
    );
\tmp_18_reg_1053[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_18_reg_1053_reg[13]\(0)
    );
\tmp_18_reg_1053[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_18_reg_1053_reg[17]\(3)
    );
\tmp_18_reg_1053[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_18_reg_1053_reg[17]\(2)
    );
\tmp_18_reg_1053[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_18_reg_1053_reg[17]\(1)
    );
\tmp_18_reg_1053[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_18_reg_1053_reg[17]\(0)
    );
\tmp_18_reg_1053[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_18_reg_1053_reg[21]\(3)
    );
\tmp_18_reg_1053[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_18_reg_1053_reg[21]\(2)
    );
\tmp_18_reg_1053[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_18_reg_1053_reg[21]\(1)
    );
\tmp_18_reg_1053[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_18_reg_1053_reg[21]\(0)
    );
\tmp_18_reg_1053[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_18_reg_1053_reg[25]\(3)
    );
\tmp_18_reg_1053[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_18_reg_1053_reg[25]\(2)
    );
\tmp_18_reg_1053[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_18_reg_1053_reg[25]\(1)
    );
\tmp_18_reg_1053[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_18_reg_1053_reg[25]\(0)
    );
\tmp_18_reg_1053[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_18_reg_1053_reg[29]\(3)
    );
\tmp_18_reg_1053[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_18_reg_1053_reg[29]\(2)
    );
\tmp_18_reg_1053[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_18_reg_1053_reg[29]\(1)
    );
\tmp_18_reg_1053[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_18_reg_1053_reg[29]\(0)
    );
\tmp_18_reg_1053[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => S(3)
    );
\tmp_18_reg_1053[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => S(2)
    );
\tmp_18_reg_1053[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => S(1)
    );
\tmp_18_reg_1053[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_18_reg_1053[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_18_reg_1053_reg[31]\(1)
    );
\tmp_18_reg_1053[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_18_reg_1053_reg[31]\(0)
    );
\tmp_18_reg_1053[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_18_reg_1053_reg[9]\(3)
    );
\tmp_18_reg_1053[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_18_reg_1053_reg[9]\(2)
    );
\tmp_18_reg_1053[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_18_reg_1053_reg[9]\(1)
    );
\tmp_18_reg_1053[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_18_reg_1053_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_cast_reg_936_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_14_reg_1016_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18 is
begin
\tmp_14_reg_1016[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_14_reg_1016_reg[13]\(3)
    );
\tmp_14_reg_1016[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_14_reg_1016_reg[13]\(2)
    );
\tmp_14_reg_1016[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_14_reg_1016_reg[13]\(1)
    );
\tmp_14_reg_1016[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_14_reg_1016_reg[13]\(0)
    );
\tmp_14_reg_1016[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_14_reg_1016_reg[17]\(3)
    );
\tmp_14_reg_1016[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_14_reg_1016_reg[17]\(2)
    );
\tmp_14_reg_1016[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_14_reg_1016_reg[17]\(1)
    );
\tmp_14_reg_1016[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_14_reg_1016_reg[17]\(0)
    );
\tmp_14_reg_1016[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_14_reg_1016_reg[21]\(3)
    );
\tmp_14_reg_1016[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_14_reg_1016_reg[21]\(2)
    );
\tmp_14_reg_1016[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_14_reg_1016_reg[21]\(1)
    );
\tmp_14_reg_1016[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_14_reg_1016_reg[21]\(0)
    );
\tmp_14_reg_1016[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_14_reg_1016_reg[25]\(3)
    );
\tmp_14_reg_1016[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_14_reg_1016_reg[25]\(2)
    );
\tmp_14_reg_1016[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_14_reg_1016_reg[25]\(1)
    );
\tmp_14_reg_1016[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_14_reg_1016_reg[25]\(0)
    );
\tmp_14_reg_1016[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_14_reg_1016_reg[29]\(3)
    );
\tmp_14_reg_1016[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_14_reg_1016_reg[29]\(2)
    );
\tmp_14_reg_1016[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_14_reg_1016_reg[29]\(1)
    );
\tmp_14_reg_1016[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_14_reg_1016_reg[29]\(0)
    );
\tmp_14_reg_1016[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => S(3)
    );
\tmp_14_reg_1016[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => S(2)
    );
\tmp_14_reg_1016[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => S(1)
    );
\tmp_14_reg_1016[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_14_reg_1016[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_14_reg_1016_reg[31]\(1)
    );
\tmp_14_reg_1016[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_14_reg_1016_reg[31]\(0)
    );
\tmp_14_reg_1016[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_14_reg_1016_reg[9]\(3)
    );
\tmp_14_reg_1016[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_14_reg_1016_reg[9]\(2)
    );
\tmp_14_reg_1016[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_14_reg_1016_reg[9]\(1)
    );
\tmp_14_reg_1016[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_14_reg_1016_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21 is
  port (
    grp_fu_318_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    carry_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21 is
  signal \tmp_9_reg_979[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[10]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[10]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[10]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[14]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[14]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[14]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[14]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[18]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[18]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[18]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[22]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[22]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[22]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[22]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[26]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[26]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[26]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[26]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[2]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[30]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[30]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_979_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_r_V_1_reg_974_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_reg_974_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_9_reg_979_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\r_V_1_reg_974_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_reg_974_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_reg_974_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_318_p2(30),
      S(3 downto 1) => B"000",
      S(0) => ain_s1(31)
    );
\tmp_9_reg_979[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(11),
      O => \tmp_9_reg_979[10]_i_2_n_0\
    );
\tmp_9_reg_979[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(10),
      O => \tmp_9_reg_979[10]_i_3_n_0\
    );
\tmp_9_reg_979[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(9),
      O => \tmp_9_reg_979[10]_i_4_n_0\
    );
\tmp_9_reg_979[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(8),
      O => \tmp_9_reg_979[10]_i_5_n_0\
    );
\tmp_9_reg_979[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(15),
      O => \tmp_9_reg_979[14]_i_2_n_0\
    );
\tmp_9_reg_979[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(14),
      O => \tmp_9_reg_979[14]_i_3_n_0\
    );
\tmp_9_reg_979[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(13),
      O => \tmp_9_reg_979[14]_i_4_n_0\
    );
\tmp_9_reg_979[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(12),
      O => \tmp_9_reg_979[14]_i_5_n_0\
    );
\tmp_9_reg_979[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(19),
      O => \tmp_9_reg_979[18]_i_2_n_0\
    );
\tmp_9_reg_979[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(18),
      O => \tmp_9_reg_979[18]_i_3_n_0\
    );
\tmp_9_reg_979[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(17),
      O => \tmp_9_reg_979[18]_i_4_n_0\
    );
\tmp_9_reg_979[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(16),
      O => \tmp_9_reg_979[18]_i_5_n_0\
    );
\tmp_9_reg_979[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(23),
      O => \tmp_9_reg_979[22]_i_2_n_0\
    );
\tmp_9_reg_979[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(22),
      O => \tmp_9_reg_979[22]_i_3_n_0\
    );
\tmp_9_reg_979[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(21),
      O => \tmp_9_reg_979[22]_i_4_n_0\
    );
\tmp_9_reg_979[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(20),
      O => \tmp_9_reg_979[22]_i_5_n_0\
    );
\tmp_9_reg_979[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(27),
      O => \tmp_9_reg_979[26]_i_2_n_0\
    );
\tmp_9_reg_979[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(26),
      O => \tmp_9_reg_979[26]_i_3_n_0\
    );
\tmp_9_reg_979[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(25),
      O => \tmp_9_reg_979[26]_i_4_n_0\
    );
\tmp_9_reg_979[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(24),
      O => \tmp_9_reg_979[26]_i_5_n_0\
    );
\tmp_9_reg_979[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(3),
      O => \tmp_9_reg_979[2]_i_2_n_0\
    );
\tmp_9_reg_979[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(2),
      O => \tmp_9_reg_979[2]_i_3_n_0\
    );
\tmp_9_reg_979[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(1),
      O => \tmp_9_reg_979[2]_i_4_n_0\
    );
\tmp_9_reg_979[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => \tmp_9_reg_979[2]_i_5_n_0\
    );
\tmp_9_reg_979[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(29),
      O => \tmp_9_reg_979[30]_i_2_n_0\
    );
\tmp_9_reg_979[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(28),
      O => \tmp_9_reg_979[30]_i_3_n_0\
    );
\tmp_9_reg_979[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(7),
      O => \tmp_9_reg_979[6]_i_2_n_0\
    );
\tmp_9_reg_979[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(6),
      O => \tmp_9_reg_979[6]_i_3_n_0\
    );
\tmp_9_reg_979[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(5),
      O => \tmp_9_reg_979[6]_i_4_n_0\
    );
\tmp_9_reg_979[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(4),
      O => \tmp_9_reg_979[6]_i_5_n_0\
    );
\tmp_9_reg_979_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[6]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[10]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[10]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[10]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(11 downto 8),
      O(3 downto 0) => grp_fu_318_p2(11 downto 8),
      S(3) => \tmp_9_reg_979[10]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[10]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[10]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[10]_i_5_n_0\
    );
\tmp_9_reg_979_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[10]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[14]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[14]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[14]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(15 downto 12),
      O(3 downto 0) => grp_fu_318_p2(15 downto 12),
      S(3) => \tmp_9_reg_979[14]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[14]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[14]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[14]_i_5_n_0\
    );
\tmp_9_reg_979_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[14]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[18]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[18]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[18]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(19 downto 16),
      O(3 downto 0) => grp_fu_318_p2(19 downto 16),
      S(3) => \tmp_9_reg_979[18]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[18]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[18]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[18]_i_5_n_0\
    );
\tmp_9_reg_979_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[18]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[22]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[22]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[22]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(23 downto 20),
      O(3 downto 0) => grp_fu_318_p2(23 downto 20),
      S(3) => \tmp_9_reg_979[22]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[22]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[22]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[22]_i_5_n_0\
    );
\tmp_9_reg_979_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[22]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[26]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[26]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[26]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(27 downto 24),
      O(3 downto 0) => grp_fu_318_p2(27 downto 24),
      S(3) => \tmp_9_reg_979[26]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[26]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[26]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[26]_i_5_n_0\
    );
\tmp_9_reg_979_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_9_reg_979_reg[2]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[2]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[2]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[2]_i_1_n_3\,
      CYINIT => bin_s1(0),
      DI(3 downto 0) => ain_s1(3 downto 0),
      O(3 downto 0) => grp_fu_318_p2(3 downto 0),
      S(3) => \tmp_9_reg_979[2]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[2]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[2]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[2]_i_5_n_0\
    );
\tmp_9_reg_979_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[26]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[30]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[30]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[30]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(31 downto 28),
      O(3 downto 2) => \NLW_tmp_9_reg_979_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_318_p2(29 downto 28),
      S(3 downto 2) => ain_s1(31 downto 30),
      S(1) => \tmp_9_reg_979[30]_i_2_n_0\,
      S(0) => \tmp_9_reg_979[30]_i_3_n_0\
    );
\tmp_9_reg_979_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_979_reg[2]_i_1_n_0\,
      CO(3) => \tmp_9_reg_979_reg[6]_i_1_n_0\,
      CO(2) => \tmp_9_reg_979_reg[6]_i_1_n_1\,
      CO(1) => \tmp_9_reg_979_reg[6]_i_1_n_2\,
      CO(0) => \tmp_9_reg_979_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(7 downto 4),
      O(3 downto 0) => grp_fu_318_p2(7 downto 4),
      S(3) => \tmp_9_reg_979[6]_i_2_n_0\,
      S(2) => \tmp_9_reg_979[6]_i_3_n_0\,
      S(1) => \tmp_9_reg_979[6]_i_4_n_0\,
      S(0) => \tmp_9_reg_979[6]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    \p_Val2_5_reg_1112_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_5_reg_1112_reg[32]\(0),
      I1 => Q(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_5_reg_1112_reg[32]\(1),
      I1 => Q(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_5_reg_1112_reg[32]\(0),
      I1 => Q(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \p_Val2_5_reg_1112_reg[32]\(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_1169_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24 is
begin
\tmp_30_reg_1169[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_30_reg_1169_reg[13]\(3)
    );
\tmp_30_reg_1169[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_30_reg_1169_reg[13]\(2)
    );
\tmp_30_reg_1169[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_30_reg_1169_reg[13]\(1)
    );
\tmp_30_reg_1169[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_30_reg_1169_reg[13]\(0)
    );
\tmp_30_reg_1169[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_30_reg_1169_reg[17]\(3)
    );
\tmp_30_reg_1169[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_30_reg_1169_reg[17]\(2)
    );
\tmp_30_reg_1169[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_30_reg_1169_reg[17]\(1)
    );
\tmp_30_reg_1169[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_30_reg_1169_reg[17]\(0)
    );
\tmp_30_reg_1169[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_30_reg_1169_reg[21]\(3)
    );
\tmp_30_reg_1169[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_30_reg_1169_reg[21]\(2)
    );
\tmp_30_reg_1169[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_30_reg_1169_reg[21]\(1)
    );
\tmp_30_reg_1169[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_30_reg_1169_reg[21]\(0)
    );
\tmp_30_reg_1169[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_30_reg_1169_reg[25]\(3)
    );
\tmp_30_reg_1169[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_30_reg_1169_reg[25]\(2)
    );
\tmp_30_reg_1169[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_30_reg_1169_reg[25]\(1)
    );
\tmp_30_reg_1169[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_30_reg_1169_reg[25]\(0)
    );
\tmp_30_reg_1169[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_30_reg_1169_reg[29]\(3)
    );
\tmp_30_reg_1169[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_30_reg_1169_reg[29]\(2)
    );
\tmp_30_reg_1169[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_30_reg_1169_reg[29]\(1)
    );
\tmp_30_reg_1169[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_30_reg_1169_reg[29]\(0)
    );
\tmp_30_reg_1169[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => S(3)
    );
\tmp_30_reg_1169[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => S(2)
    );
\tmp_30_reg_1169[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => S(1)
    );
\tmp_30_reg_1169[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_30_reg_1169[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_30_reg_1169_reg[31]\(1)
    );
\tmp_30_reg_1169[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_30_reg_1169_reg[31]\(0)
    );
\tmp_30_reg_1169[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_30_reg_1169_reg[9]\(3)
    );
\tmp_30_reg_1169[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_30_reg_1169_reg[9]\(2)
    );
\tmp_30_reg_1169[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_30_reg_1169_reg[9]\(1)
    );
\tmp_30_reg_1169[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_30_reg_1169_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_cast_reg_936_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_26_reg_1137_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27 is
begin
\tmp_26_reg_1137[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_26_reg_1137_reg[13]\(3)
    );
\tmp_26_reg_1137[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_26_reg_1137_reg[13]\(2)
    );
\tmp_26_reg_1137[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_26_reg_1137_reg[13]\(1)
    );
\tmp_26_reg_1137[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_26_reg_1137_reg[13]\(0)
    );
\tmp_26_reg_1137[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_26_reg_1137_reg[17]\(3)
    );
\tmp_26_reg_1137[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_26_reg_1137_reg[17]\(2)
    );
\tmp_26_reg_1137[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_26_reg_1137_reg[17]\(1)
    );
\tmp_26_reg_1137[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_26_reg_1137_reg[17]\(0)
    );
\tmp_26_reg_1137[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_26_reg_1137_reg[21]\(3)
    );
\tmp_26_reg_1137[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_26_reg_1137_reg[21]\(2)
    );
\tmp_26_reg_1137[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_26_reg_1137_reg[21]\(1)
    );
\tmp_26_reg_1137[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_26_reg_1137_reg[21]\(0)
    );
\tmp_26_reg_1137[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_26_reg_1137_reg[25]\(3)
    );
\tmp_26_reg_1137[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_26_reg_1137_reg[25]\(2)
    );
\tmp_26_reg_1137[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_26_reg_1137_reg[25]\(1)
    );
\tmp_26_reg_1137[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_26_reg_1137_reg[25]\(0)
    );
\tmp_26_reg_1137[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_26_reg_1137_reg[29]\(3)
    );
\tmp_26_reg_1137[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_26_reg_1137_reg[29]\(2)
    );
\tmp_26_reg_1137[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_26_reg_1137_reg[29]\(1)
    );
\tmp_26_reg_1137[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_26_reg_1137_reg[29]\(0)
    );
\tmp_26_reg_1137[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => S(3)
    );
\tmp_26_reg_1137[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => S(2)
    );
\tmp_26_reg_1137[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => S(1)
    );
\tmp_26_reg_1137[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_26_reg_1137[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_26_reg_1137_reg[31]\(1)
    );
\tmp_26_reg_1137[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_26_reg_1137_reg[31]\(0)
    );
\tmp_26_reg_1137[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_26_reg_1137_reg[9]\(3)
    );
\tmp_26_reg_1137[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_26_reg_1137_reg[9]\(2)
    );
\tmp_26_reg_1137[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_26_reg_1137_reg[9]\(1)
    );
\tmp_26_reg_1137[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_26_reg_1137_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_cast_reg_936_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_cast_reg_936_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_22_reg_1095_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30 is
begin
\tmp_22_reg_1095[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_22_reg_1095_reg[13]\(3)
    );
\tmp_22_reg_1095[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_22_reg_1095_reg[13]\(2)
    );
\tmp_22_reg_1095[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_22_reg_1095_reg[13]\(1)
    );
\tmp_22_reg_1095[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_22_reg_1095_reg[13]\(0)
    );
\tmp_22_reg_1095[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_22_reg_1095_reg[17]\(3)
    );
\tmp_22_reg_1095[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_22_reg_1095_reg[17]\(2)
    );
\tmp_22_reg_1095[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_22_reg_1095_reg[17]\(1)
    );
\tmp_22_reg_1095[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_22_reg_1095_reg[17]\(0)
    );
\tmp_22_reg_1095[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_22_reg_1095_reg[21]\(3)
    );
\tmp_22_reg_1095[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_22_reg_1095_reg[21]\(2)
    );
\tmp_22_reg_1095[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_22_reg_1095_reg[21]\(1)
    );
\tmp_22_reg_1095[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_22_reg_1095_reg[21]\(0)
    );
\tmp_22_reg_1095[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_22_reg_1095_reg[25]\(3)
    );
\tmp_22_reg_1095[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_22_reg_1095_reg[25]\(2)
    );
\tmp_22_reg_1095[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_22_reg_1095_reg[25]\(1)
    );
\tmp_22_reg_1095[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_22_reg_1095_reg[25]\(0)
    );
\tmp_22_reg_1095[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_22_reg_1095_reg[29]\(3)
    );
\tmp_22_reg_1095[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_22_reg_1095_reg[29]\(2)
    );
\tmp_22_reg_1095[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_22_reg_1095_reg[29]\(1)
    );
\tmp_22_reg_1095[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_22_reg_1095_reg[29]\(0)
    );
\tmp_22_reg_1095[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => S(3)
    );
\tmp_22_reg_1095[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => S(2)
    );
\tmp_22_reg_1095[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => S(1)
    );
\tmp_22_reg_1095[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_22_reg_1095[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_22_reg_1095_reg[31]\(1)
    );
\tmp_22_reg_1095[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_22_reg_1095_reg[31]\(0)
    );
\tmp_22_reg_1095[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_22_reg_1095_reg[9]\(3)
    );
\tmp_22_reg_1095[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_22_reg_1095_reg[9]\(2)
    );
\tmp_22_reg_1095[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_22_reg_1095_reg[9]\(1)
    );
\tmp_22_reg_1095[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_22_reg_1095_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_173_reg[31]_i_3\ : in STD_LOGIC;
    \reg_173_reg[0]_i_2\ : in STD_LOGIC;
    \reg_173_reg[1]_i_2\ : in STD_LOGIC;
    \reg_173_reg[2]_i_2\ : in STD_LOGIC;
    \reg_173_reg[3]_i_2\ : in STD_LOGIC;
    \reg_173_reg[4]_i_2\ : in STD_LOGIC;
    \reg_173_reg[5]_i_2\ : in STD_LOGIC;
    \reg_173_reg[6]_i_2\ : in STD_LOGIC;
    \reg_173_reg[7]_i_2\ : in STD_LOGIC;
    \reg_173_reg[8]_i_2\ : in STD_LOGIC;
    \reg_173_reg[9]_i_2\ : in STD_LOGIC;
    \reg_173_reg[10]_i_2\ : in STD_LOGIC;
    \reg_173_reg[11]_i_2\ : in STD_LOGIC;
    \reg_173_reg[12]_i_2\ : in STD_LOGIC;
    \reg_173_reg[13]_i_2\ : in STD_LOGIC;
    \reg_173_reg[14]_i_2\ : in STD_LOGIC;
    \reg_173_reg[15]_i_2\ : in STD_LOGIC;
    \reg_173_reg[16]_i_2\ : in STD_LOGIC;
    \reg_173_reg[17]_i_2\ : in STD_LOGIC;
    \reg_173_reg[18]_i_2\ : in STD_LOGIC;
    \reg_173_reg[19]_i_2\ : in STD_LOGIC;
    \reg_173_reg[20]_i_2\ : in STD_LOGIC;
    \reg_173_reg[21]_i_2\ : in STD_LOGIC;
    \reg_173_reg[22]_i_2\ : in STD_LOGIC;
    \reg_173_reg[23]_i_2\ : in STD_LOGIC;
    \reg_173_reg[24]_i_2\ : in STD_LOGIC;
    \reg_173_reg[25]_i_2\ : in STD_LOGIC;
    \reg_173_reg[26]_i_2\ : in STD_LOGIC;
    \reg_173_reg[27]_i_2\ : in STD_LOGIC;
    \reg_173_reg[28]_i_2\ : in STD_LOGIC;
    \reg_173_reg[29]_i_2\ : in STD_LOGIC;
    \reg_173_reg[30]_i_2\ : in STD_LOGIC;
    \reg_173_reg[31]_i_4\ : in STD_LOGIC;
    \int_max_duty_V_reg[0]\ : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstate_reg[0]\ : in STD_LOGIC;
    s_axi_ctrl_ARADDR_0_sp_1 : in STD_LOGIC;
    int_gie_reg : in STD_LOGIC;
    \rdata_reg[0]_i_6\ : in STD_LOGIC;
    \rdata_reg[31]_i_4\ : in STD_LOGIC;
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_period_V_reg[1]\ : in STD_LOGIC;
    \int_ier_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_i_4\ : in STD_LOGIC;
    \int_max_duty_V_reg[2]\ : in STD_LOGIC;
    \rstate_reg[0]_0\ : in STD_LOGIC;
    \rstate_reg[0]_1\ : in STD_LOGIC;
    int_ap_idle : in STD_LOGIC;
    \rdata_reg[2]_i_4\ : in STD_LOGIC;
    \int_max_duty_V_reg[3]\ : in STD_LOGIC;
    int_ap_ready : in STD_LOGIC;
    \rdata_reg[3]_i_4\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[6]\ : in STD_LOGIC;
    \int_max_duty_V_reg[7]\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[7]_i_5\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[8]\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    \int_max_duty_V_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    int_m_V_write_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_10_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_0\ : STD_LOGIC;
  signal int_m_V_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_V_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_ctrl_ARADDR_0_sn_1 : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
  s_axi_ctrl_ARADDR_0_sn_1 <= s_axi_ctrl_ARADDR_0_sp_1;
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 8) => B"11111111",
      ADDRARDADDR(7 downto 5) => m_V_address0(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 8) => B"11111111",
      ADDRBWRADDR(7 downto 5) => int_m_V_address1(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_7_n_0\,
      WEBWE(2) => \gen_write[1].mem_reg_i_8_n_0\,
      WEBWE(1) => \gen_write[1].mem_reg_i_9_n_0\,
      WEBWE(0) => \gen_write[1].mem_reg_i_10_n_0\
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(3),
      I1 => \ap_CS_fsm_reg[5]\(4),
      O => m_V_address0(2)
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(0),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_10_n_0\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(3),
      I1 => \ap_CS_fsm_reg[5]\(4),
      I2 => \ap_CS_fsm_reg[5]\(2),
      I3 => \ap_CS_fsm_reg[5]\(1),
      O => m_V_address0(1)
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(4),
      I1 => \ap_CS_fsm_reg[5]\(3),
      I2 => \ap_CS_fsm_reg[5]\(2),
      I3 => \ap_CS_fsm_reg[5]\(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => m_V_address0(0)
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(2),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_ctrl_ARVALID,
      I4 => s_axi_ctrl_ARADDR(2),
      O => int_m_V_address1(2)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(1),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_ctrl_ARVALID,
      I4 => s_axi_ctrl_ARADDR(1),
      O => int_m_V_address1(1)
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_ctrl_ARVALID,
      I4 => s_axi_ctrl_ARADDR(0),
      O => int_m_V_address1(0)
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(3),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_7_n_0\
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(2),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_8_n_0\
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(1),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_9_n_0\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010301"
    )
        port map (
      I0 => \int_max_duty_V_reg[0]\,
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \rstate_reg[0]\,
      I3 => s_axi_ctrl_ARADDR_0_sn_1,
      I4 => int_gie_reg,
      I5 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[31]\(0)
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_6\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(0),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(10),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[10]_i_2\,
      I4 => \int_max_duty_V_reg[10]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(11),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[11]_i_2\,
      I4 => \int_max_duty_V_reg[11]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(12),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[12]_i_2\,
      I4 => \int_max_duty_V_reg[12]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(13),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[13]_i_2\,
      I4 => \int_max_duty_V_reg[13]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(14),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[14]_i_2\,
      I4 => \int_max_duty_V_reg[14]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(15),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[15]_i_2\,
      I4 => \int_max_duty_V_reg[15]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(16),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[16]_i_2\,
      I4 => \int_max_duty_V_reg[16]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(17),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[17]_i_2\,
      I4 => \int_max_duty_V_reg[17]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(18),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[18]_i_2\,
      I4 => \int_max_duty_V_reg[18]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(19),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[19]_i_2\,
      I4 => \int_max_duty_V_reg[19]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEEEEEEEEE"
    )
        port map (
      I0 => \int_period_V_reg[1]\,
      I1 => \int_ier_reg[1]\,
      I2 => \rdata_reg[1]_i_4\,
      I3 => \rdata_reg[31]_i_4\,
      I4 => \^dobdo\(1),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[31]\(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(20),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[20]_i_2\,
      I4 => \int_max_duty_V_reg[20]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(21),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[21]_i_2\,
      I4 => \int_max_duty_V_reg[21]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(22),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[22]_i_2\,
      I4 => \int_max_duty_V_reg[22]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(23),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[23]_i_2\,
      I4 => \int_max_duty_V_reg[23]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(24),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[24]_i_2\,
      I4 => \int_max_duty_V_reg[24]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(25),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[25]_i_2\,
      I4 => \int_max_duty_V_reg[25]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(26),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[26]_i_2\,
      I4 => \int_max_duty_V_reg[26]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(27),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[27]_i_2\,
      I4 => \int_max_duty_V_reg[27]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(28),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[28]_i_2\,
      I4 => \int_max_duty_V_reg[28]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(29),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[29]_i_2\,
      I4 => \int_max_duty_V_reg[29]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \int_max_duty_V_reg[2]\,
      I2 => \rstate_reg[0]_0\,
      I3 => \rstate_reg[0]_1\,
      I4 => int_ap_idle,
      O => \rdata_reg[31]\(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[2]_i_4\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(2),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(30),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[30]_i_2\,
      I4 => \int_max_duty_V_reg[30]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(31),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[31]_i_5\,
      I4 => \int_max_duty_V_reg[31]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \int_max_duty_V_reg[3]\,
      I2 => \rstate_reg[0]_0\,
      I3 => \rstate_reg[0]_1\,
      I4 => int_ap_ready,
      O => \rdata_reg[31]\(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[3]_i_4\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(3),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(4),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[4]_i_2\,
      I4 => \int_max_duty_V_reg[4]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(5),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[5]_i_2\,
      I4 => \int_max_duty_V_reg[5]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(6),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[6]_i_2\,
      I4 => \int_max_duty_V_reg[6]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \int_max_duty_V_reg[7]\,
      I2 => \rstate_reg[0]_0\,
      I3 => \rstate_reg[0]_1\,
      I4 => data0(0),
      O => \rdata_reg[31]\(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[7]_i_5\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(7),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(8),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[8]_i_2\,
      I4 => \int_max_duty_V_reg[8]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(9),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[9]_i_2\,
      I4 => \int_max_duty_V_reg[9]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(9)
    );
\reg_173[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[0]_i_2\,
      O => D(0)
    );
\reg_173[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[10]_i_2\,
      O => D(10)
    );
\reg_173[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[11]_i_2\,
      O => D(11)
    );
\reg_173[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[12]_i_2\,
      O => D(12)
    );
\reg_173[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[13]_i_2\,
      O => D(13)
    );
\reg_173[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[14]_i_2\,
      O => D(14)
    );
\reg_173[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[15]_i_2\,
      O => D(15)
    );
\reg_173[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[16]_i_2\,
      O => D(16)
    );
\reg_173[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[17]_i_2\,
      O => D(17)
    );
\reg_173[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[18]_i_2\,
      O => D(18)
    );
\reg_173[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[19]_i_2\,
      O => D(19)
    );
\reg_173[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[1]_i_2\,
      O => D(1)
    );
\reg_173[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[20]_i_2\,
      O => D(20)
    );
\reg_173[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[21]_i_2\,
      O => D(21)
    );
\reg_173[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[22]_i_2\,
      O => D(22)
    );
\reg_173[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[23]_i_2\,
      O => D(23)
    );
\reg_173[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[24]_i_2\,
      O => D(24)
    );
\reg_173[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[25]_i_2\,
      O => D(25)
    );
\reg_173[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[26]_i_2\,
      O => D(26)
    );
\reg_173[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[27]_i_2\,
      O => D(27)
    );
\reg_173[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(28),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[28]_i_2\,
      O => D(28)
    );
\reg_173[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(29),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[29]_i_2\,
      O => D(29)
    );
\reg_173[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[2]_i_2\,
      O => D(2)
    );
\reg_173[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(30),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[30]_i_2\,
      O => D(30)
    );
\reg_173[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[31]_i_4\,
      O => D(31)
    );
\reg_173[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[3]_i_2\,
      O => D(3)
    );
\reg_173[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[4]_i_2\,
      O => D(4)
    );
\reg_173[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[5]_i_2\,
      O => D(5)
    );
\reg_173[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[6]_i_2\,
      O => D(6)
    );
\reg_173[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[7]_i_2\,
      O => D(7)
    );
\reg_173[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[8]_i_2\,
      O => D(8)
    );
\reg_173[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \reg_173_reg[31]_i_3\,
      I2 => \reg_173_reg[9]_i_2\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg__1\(15),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[32]\,
      B(16) => \b_reg0_reg_n_0_[32]\,
      B(15) => \b_reg0_reg_n_0_[32]\,
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(15),
      B(16) => \buff0_reg__1\(15),
      B(15 downto 0) => \buff0_reg__1\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10 : entity is "pwm_mul_32ns_33s_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg__1\(15),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[32]\,
      B(16) => \b_reg0_reg_n_0_[32]\,
      B(15) => \b_reg0_reg_n_0_[32]\,
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(15),
      B(16) => \buff0_reg__1\(15),
      B(15 downto 0) => \buff0_reg__1\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11 : entity is "pwm_mul_32ns_33s_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg__1\(15),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[32]\,
      B(16) => \b_reg0_reg_n_0_[32]\,
      B(15) => \b_reg0_reg_n_0_[32]\,
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(15),
      B(16) => \buff0_reg__1\(15),
      B(15 downto 0) => \buff0_reg__1\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12 : entity is "pwm_mul_32ns_33s_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg__1\(15),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[32]\,
      B(16) => \b_reg0_reg_n_0_[32]\,
      B(15) => \b_reg0_reg_n_0_[32]\,
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(15),
      B(16) => \buff0_reg__1\(15),
      B(15 downto 0) => \buff0_reg__1\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13 : entity is "pwm_mul_32ns_33s_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => \b_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[32]\,
      Q => \buff0_reg__1\(15),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \b_reg0_reg_n_0_[32]\,
      B(16) => \b_reg0_reg_n_0_[32]\,
      B(15) => \b_reg0_reg_n_0_[32]\,
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(15),
      B(16) => \buff0_reg__1\(15),
      B(15 downto 0) => \buff0_reg__1\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14 : entity is "pwm_mul_32ns_33s_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \reg_173_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => b_reg0(28),
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => b_reg0(29),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => b_reg0(30),
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => b_reg0(31),
      R => '0'
    );
\b_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => b_reg0(32),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(17),
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(17),
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(27),
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(27),
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(28),
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(28),
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(29),
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(29),
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(30),
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(30),
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(31),
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(31),
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(32),
      Q => \buff0_reg__1\(15),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(18),
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(18),
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(19),
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(19),
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(20),
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(20),
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(21),
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(21),
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(22),
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(22),
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(23),
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(23),
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(24),
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(24),
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(25),
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(25),
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(26),
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(26),
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \reg_173_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b_reg0(32),
      B(16) => b_reg0(32),
      B(15 downto 0) => b_reg0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \buff0_reg__1\(15),
      B(16) => \buff0_reg__1\(15),
      B(15 downto 0) => \buff0_reg__1\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0 is
  port (
    grp_fu_391_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0 is
  signal ain_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_1053_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
  signal u2_n_0 : STD_LOGIC;
  signal u2_n_1 : STD_LOGIC;
  signal u2_n_10 : STD_LOGIC;
  signal u2_n_11 : STD_LOGIC;
  signal u2_n_12 : STD_LOGIC;
  signal u2_n_13 : STD_LOGIC;
  signal u2_n_14 : STD_LOGIC;
  signal u2_n_15 : STD_LOGIC;
  signal u2_n_16 : STD_LOGIC;
  signal u2_n_17 : STD_LOGIC;
  signal u2_n_18 : STD_LOGIC;
  signal u2_n_19 : STD_LOGIC;
  signal u2_n_2 : STD_LOGIC;
  signal u2_n_20 : STD_LOGIC;
  signal u2_n_21 : STD_LOGIC;
  signal u2_n_22 : STD_LOGIC;
  signal u2_n_23 : STD_LOGIC;
  signal u2_n_24 : STD_LOGIC;
  signal u2_n_25 : STD_LOGIC;
  signal u2_n_26 : STD_LOGIC;
  signal u2_n_27 : STD_LOGIC;
  signal u2_n_28 : STD_LOGIC;
  signal u2_n_29 : STD_LOGIC;
  signal u2_n_3 : STD_LOGIC;
  signal u2_n_4 : STD_LOGIC;
  signal u2_n_5 : STD_LOGIC;
  signal u2_n_6 : STD_LOGIC;
  signal u2_n_7 : STD_LOGIC;
  signal u2_n_8 : STD_LOGIC;
  signal u2_n_9 : STD_LOGIC;
  signal \NLW_r_V_1_2_reg_1048_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_2_reg_1048_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_18_reg_1053_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => ain_s1(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => ain_s1(10),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => ain_s1(11),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => ain_s1(12),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => ain_s1(13),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => ain_s1(14),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => ain_s1(15),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => ain_s1(16),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => ain_s1(17),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => ain_s1(18),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => ain_s1(19),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => ain_s1(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => ain_s1(20),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => ain_s1(21),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => ain_s1(22),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => ain_s1(23),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => ain_s1(24),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => ain_s1(25),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => ain_s1(26),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => ain_s1(27),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => ain_s1(28),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => ain_s1(29),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => ain_s1(2),
      R => '0'
    );
\ain_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => ain_s1(30),
      R => '0'
    );
\ain_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(33),
      Q => ain_s1(32),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => ain_s1(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => ain_s1(4),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => ain_s1(5),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => ain_s1(6),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => ain_s1(7),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => ain_s1(8),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => ain_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\r_V_1_2_reg_1048_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_2_reg_1048_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_2_reg_1048_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_391_p2(32),
      S(3 downto 1) => B"000",
      S(0) => ain_s1(32)
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_391_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_391_p2(1),
      R => '0'
    );
\tmp_18_reg_1053_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[6]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[10]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[10]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[10]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(11 downto 8),
      O(3 downto 0) => grp_fu_391_p2(13 downto 10),
      S(3) => u2_n_8,
      S(2) => u2_n_9,
      S(1) => u2_n_10,
      S(0) => u2_n_11
    );
\tmp_18_reg_1053_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[10]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[14]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[14]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[14]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(15 downto 12),
      O(3 downto 0) => grp_fu_391_p2(17 downto 14),
      S(3) => u2_n_12,
      S(2) => u2_n_13,
      S(1) => u2_n_14,
      S(0) => u2_n_15
    );
\tmp_18_reg_1053_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[14]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[18]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[18]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[18]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(19 downto 16),
      O(3 downto 0) => grp_fu_391_p2(21 downto 18),
      S(3) => u2_n_16,
      S(2) => u2_n_17,
      S(1) => u2_n_18,
      S(0) => u2_n_19
    );
\tmp_18_reg_1053_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[18]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[22]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[22]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[22]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(23 downto 20),
      O(3 downto 0) => grp_fu_391_p2(25 downto 22),
      S(3) => u2_n_20,
      S(2) => u2_n_21,
      S(1) => u2_n_22,
      S(0) => u2_n_23
    );
\tmp_18_reg_1053_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[22]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[26]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[26]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[26]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(27 downto 24),
      O(3 downto 0) => grp_fu_391_p2(29 downto 26),
      S(3) => u2_n_24,
      S(2) => u2_n_25,
      S(1) => u2_n_26,
      S(0) => u2_n_27
    );
\tmp_18_reg_1053_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_18_reg_1053_reg[2]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[2]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[2]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[2]_i_1_n_3\,
      CYINIT => bin_s1(0),
      DI(3 downto 0) => ain_s1(3 downto 0),
      O(3 downto 0) => grp_fu_391_p2(5 downto 2),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3
    );
\tmp_18_reg_1053_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[26]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[30]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[30]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[30]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ain_s1(32),
      DI(2 downto 0) => ain_s1(30 downto 28),
      O(3 downto 2) => \NLW_tmp_18_reg_1053_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_391_p2(31 downto 30),
      S(3) => ain_s1(32),
      S(2) => ain_s1(30),
      S(1) => u2_n_28,
      S(0) => u2_n_29
    );
\tmp_18_reg_1053_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_1053_reg[2]_i_1_n_0\,
      CO(3) => \tmp_18_reg_1053_reg[6]_i_1_n_0\,
      CO(2) => \tmp_18_reg_1053_reg[6]_i_1_n_1\,
      CO(1) => \tmp_18_reg_1053_reg[6]_i_1_n_2\,
      CO(0) => \tmp_18_reg_1053_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(7 downto 4),
      O(3 downto 0) => grp_fu_391_p2(9 downto 6),
      S(3) => u2_n_4,
      S(2) => u2_n_5,
      S(1) => u2_n_6,
      S(0) => u2_n_7
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2,
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15
     port map (
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_18_reg_1053_reg[13]\(3) => u2_n_8,
      \tmp_18_reg_1053_reg[13]\(2) => u2_n_9,
      \tmp_18_reg_1053_reg[13]\(1) => u2_n_10,
      \tmp_18_reg_1053_reg[13]\(0) => u2_n_11,
      \tmp_18_reg_1053_reg[17]\(3) => u2_n_12,
      \tmp_18_reg_1053_reg[17]\(2) => u2_n_13,
      \tmp_18_reg_1053_reg[17]\(1) => u2_n_14,
      \tmp_18_reg_1053_reg[17]\(0) => u2_n_15,
      \tmp_18_reg_1053_reg[21]\(3) => u2_n_16,
      \tmp_18_reg_1053_reg[21]\(2) => u2_n_17,
      \tmp_18_reg_1053_reg[21]\(1) => u2_n_18,
      \tmp_18_reg_1053_reg[21]\(0) => u2_n_19,
      \tmp_18_reg_1053_reg[25]\(3) => u2_n_20,
      \tmp_18_reg_1053_reg[25]\(2) => u2_n_21,
      \tmp_18_reg_1053_reg[25]\(1) => u2_n_22,
      \tmp_18_reg_1053_reg[25]\(0) => u2_n_23,
      \tmp_18_reg_1053_reg[29]\(3) => u2_n_24,
      \tmp_18_reg_1053_reg[29]\(2) => u2_n_25,
      \tmp_18_reg_1053_reg[29]\(1) => u2_n_26,
      \tmp_18_reg_1053_reg[29]\(0) => u2_n_27,
      \tmp_18_reg_1053_reg[31]\(1) => u2_n_28,
      \tmp_18_reg_1053_reg[31]\(0) => u2_n_29,
      \tmp_18_reg_1053_reg[9]\(3) => u2_n_4,
      \tmp_18_reg_1053_reg[9]\(2) => u2_n_5,
      \tmp_18_reg_1053_reg[9]\(1) => u2_n_6,
      \tmp_18_reg_1053_reg[9]\(0) => u2_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16 is
  port (
    grp_fu_359_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16 is
  signal ain_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1016_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
  signal u2_n_0 : STD_LOGIC;
  signal u2_n_1 : STD_LOGIC;
  signal u2_n_10 : STD_LOGIC;
  signal u2_n_11 : STD_LOGIC;
  signal u2_n_12 : STD_LOGIC;
  signal u2_n_13 : STD_LOGIC;
  signal u2_n_14 : STD_LOGIC;
  signal u2_n_15 : STD_LOGIC;
  signal u2_n_16 : STD_LOGIC;
  signal u2_n_17 : STD_LOGIC;
  signal u2_n_18 : STD_LOGIC;
  signal u2_n_19 : STD_LOGIC;
  signal u2_n_2 : STD_LOGIC;
  signal u2_n_20 : STD_LOGIC;
  signal u2_n_21 : STD_LOGIC;
  signal u2_n_22 : STD_LOGIC;
  signal u2_n_23 : STD_LOGIC;
  signal u2_n_24 : STD_LOGIC;
  signal u2_n_25 : STD_LOGIC;
  signal u2_n_26 : STD_LOGIC;
  signal u2_n_27 : STD_LOGIC;
  signal u2_n_28 : STD_LOGIC;
  signal u2_n_29 : STD_LOGIC;
  signal u2_n_3 : STD_LOGIC;
  signal u2_n_4 : STD_LOGIC;
  signal u2_n_5 : STD_LOGIC;
  signal u2_n_6 : STD_LOGIC;
  signal u2_n_7 : STD_LOGIC;
  signal u2_n_8 : STD_LOGIC;
  signal u2_n_9 : STD_LOGIC;
  signal \NLW_r_V_1_1_reg_1011_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_1_reg_1011_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_14_reg_1016_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => ain_s1(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => ain_s1(10),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => ain_s1(11),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => ain_s1(12),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => ain_s1(13),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => ain_s1(14),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => ain_s1(15),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => ain_s1(16),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => ain_s1(17),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => ain_s1(18),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => ain_s1(19),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => ain_s1(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => ain_s1(20),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => ain_s1(21),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => ain_s1(22),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => ain_s1(23),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => ain_s1(24),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => ain_s1(25),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => ain_s1(26),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => ain_s1(27),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => ain_s1(28),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => ain_s1(29),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => ain_s1(2),
      R => '0'
    );
\ain_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => ain_s1(30),
      R => '0'
    );
\ain_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(33),
      Q => ain_s1(32),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => ain_s1(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => ain_s1(4),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => ain_s1(5),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => ain_s1(6),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => ain_s1(7),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => ain_s1(8),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => ain_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\r_V_1_1_reg_1011_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_1_reg_1011_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_1_reg_1011_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_359_p2(32),
      S(3 downto 1) => B"000",
      S(0) => ain_s1(32)
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_359_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_359_p2(1),
      R => '0'
    );
\tmp_14_reg_1016_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[6]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[10]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[10]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[10]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(11 downto 8),
      O(3 downto 0) => grp_fu_359_p2(13 downto 10),
      S(3) => u2_n_8,
      S(2) => u2_n_9,
      S(1) => u2_n_10,
      S(0) => u2_n_11
    );
\tmp_14_reg_1016_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[10]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[14]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[14]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[14]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(15 downto 12),
      O(3 downto 0) => grp_fu_359_p2(17 downto 14),
      S(3) => u2_n_12,
      S(2) => u2_n_13,
      S(1) => u2_n_14,
      S(0) => u2_n_15
    );
\tmp_14_reg_1016_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[14]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[18]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[18]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[18]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(19 downto 16),
      O(3 downto 0) => grp_fu_359_p2(21 downto 18),
      S(3) => u2_n_16,
      S(2) => u2_n_17,
      S(1) => u2_n_18,
      S(0) => u2_n_19
    );
\tmp_14_reg_1016_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[18]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[22]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[22]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[22]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(23 downto 20),
      O(3 downto 0) => grp_fu_359_p2(25 downto 22),
      S(3) => u2_n_20,
      S(2) => u2_n_21,
      S(1) => u2_n_22,
      S(0) => u2_n_23
    );
\tmp_14_reg_1016_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[22]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[26]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[26]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[26]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(27 downto 24),
      O(3 downto 0) => grp_fu_359_p2(29 downto 26),
      S(3) => u2_n_24,
      S(2) => u2_n_25,
      S(1) => u2_n_26,
      S(0) => u2_n_27
    );
\tmp_14_reg_1016_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_14_reg_1016_reg[2]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[2]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[2]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[2]_i_1_n_3\,
      CYINIT => bin_s1(0),
      DI(3 downto 0) => ain_s1(3 downto 0),
      O(3 downto 0) => grp_fu_359_p2(5 downto 2),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3
    );
\tmp_14_reg_1016_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[26]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[30]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[30]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[30]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ain_s1(32),
      DI(2 downto 0) => ain_s1(30 downto 28),
      O(3 downto 2) => \NLW_tmp_14_reg_1016_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_359_p2(31 downto 30),
      S(3) => ain_s1(32),
      S(2) => ain_s1(30),
      S(1) => u2_n_28,
      S(0) => u2_n_29
    );
\tmp_14_reg_1016_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_reg_1016_reg[2]_i_1_n_0\,
      CO(3) => \tmp_14_reg_1016_reg[6]_i_1_n_0\,
      CO(2) => \tmp_14_reg_1016_reg[6]_i_1_n_1\,
      CO(1) => \tmp_14_reg_1016_reg[6]_i_1_n_2\,
      CO(0) => \tmp_14_reg_1016_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(7 downto 4),
      O(3 downto 0) => grp_fu_359_p2(9 downto 6),
      S(3) => u2_n_4,
      S(2) => u2_n_5,
      S(1) => u2_n_6,
      S(0) => u2_n_7
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2,
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18
     port map (
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_14_reg_1016_reg[13]\(3) => u2_n_8,
      \tmp_14_reg_1016_reg[13]\(2) => u2_n_9,
      \tmp_14_reg_1016_reg[13]\(1) => u2_n_10,
      \tmp_14_reg_1016_reg[13]\(0) => u2_n_11,
      \tmp_14_reg_1016_reg[17]\(3) => u2_n_12,
      \tmp_14_reg_1016_reg[17]\(2) => u2_n_13,
      \tmp_14_reg_1016_reg[17]\(1) => u2_n_14,
      \tmp_14_reg_1016_reg[17]\(0) => u2_n_15,
      \tmp_14_reg_1016_reg[21]\(3) => u2_n_16,
      \tmp_14_reg_1016_reg[21]\(2) => u2_n_17,
      \tmp_14_reg_1016_reg[21]\(1) => u2_n_18,
      \tmp_14_reg_1016_reg[21]\(0) => u2_n_19,
      \tmp_14_reg_1016_reg[25]\(3) => u2_n_20,
      \tmp_14_reg_1016_reg[25]\(2) => u2_n_21,
      \tmp_14_reg_1016_reg[25]\(1) => u2_n_22,
      \tmp_14_reg_1016_reg[25]\(0) => u2_n_23,
      \tmp_14_reg_1016_reg[29]\(3) => u2_n_24,
      \tmp_14_reg_1016_reg[29]\(2) => u2_n_25,
      \tmp_14_reg_1016_reg[29]\(1) => u2_n_26,
      \tmp_14_reg_1016_reg[29]\(0) => u2_n_27,
      \tmp_14_reg_1016_reg[31]\(1) => u2_n_28,
      \tmp_14_reg_1016_reg[31]\(0) => u2_n_29,
      \tmp_14_reg_1016_reg[9]\(3) => u2_n_4,
      \tmp_14_reg_1016_reg[9]\(2) => u2_n_5,
      \tmp_14_reg_1016_reg[9]\(1) => u2_n_6,
      \tmp_14_reg_1016_reg[9]\(0) => u2_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19 is
  port (
    grp_fu_318_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19 is
  signal ain_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
begin
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => ain_s1(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => ain_s1(10),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => ain_s1(11),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => ain_s1(12),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => ain_s1(13),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => ain_s1(14),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => ain_s1(15),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => ain_s1(16),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => ain_s1(17),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => ain_s1(18),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => ain_s1(19),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => ain_s1(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => ain_s1(20),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => ain_s1(21),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => ain_s1(22),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => ain_s1(23),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => ain_s1(24),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => ain_s1(25),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => ain_s1(26),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => ain_s1(27),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => ain_s1(28),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => ain_s1(29),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => ain_s1(2),
      R => '0'
    );
\ain_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => ain_s1(30),
      R => '0'
    );
\ain_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(33),
      Q => ain_s1(32),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => ain_s1(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => ain_s1(4),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => ain_s1(5),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => ain_s1(6),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => ain_s1(7),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => ain_s1(8),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => ain_s1(9),
      R => '0'
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(2),
      Q => bin_s1(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(12),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(13),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(14),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(15),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(16),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(17),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(18),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(19),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(20),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(21),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(3),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(22),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(23),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(24),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(25),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(26),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(27),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(28),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(29),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(30),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(31),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(4),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(5),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(6),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(7),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(8),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(9),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(10),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(11),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_318_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_318_p2(1),
      R => '0'
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1]\(1 downto 0) => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21
     port map (
      ain_s1(31) => ain_s1(32),
      ain_s1(30 downto 0) => ain_s1(30 downto 0),
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      carry_s1 => carry_s1,
      grp_fu_318_p2(30 downto 0) => grp_fu_318_p2(32 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22 is
  port (
    bin_s1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_fu_554_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_Val2_5_reg_1112_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22 is
  signal ain_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^bin_s1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_1169_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
  signal u2_n_0 : STD_LOGIC;
  signal u2_n_1 : STD_LOGIC;
  signal u2_n_10 : STD_LOGIC;
  signal u2_n_11 : STD_LOGIC;
  signal u2_n_12 : STD_LOGIC;
  signal u2_n_13 : STD_LOGIC;
  signal u2_n_14 : STD_LOGIC;
  signal u2_n_15 : STD_LOGIC;
  signal u2_n_16 : STD_LOGIC;
  signal u2_n_17 : STD_LOGIC;
  signal u2_n_18 : STD_LOGIC;
  signal u2_n_19 : STD_LOGIC;
  signal u2_n_2 : STD_LOGIC;
  signal u2_n_20 : STD_LOGIC;
  signal u2_n_21 : STD_LOGIC;
  signal u2_n_22 : STD_LOGIC;
  signal u2_n_23 : STD_LOGIC;
  signal u2_n_24 : STD_LOGIC;
  signal u2_n_25 : STD_LOGIC;
  signal u2_n_26 : STD_LOGIC;
  signal u2_n_27 : STD_LOGIC;
  signal u2_n_28 : STD_LOGIC;
  signal u2_n_29 : STD_LOGIC;
  signal u2_n_3 : STD_LOGIC;
  signal u2_n_4 : STD_LOGIC;
  signal u2_n_5 : STD_LOGIC;
  signal u2_n_6 : STD_LOGIC;
  signal u2_n_7 : STD_LOGIC;
  signal u2_n_8 : STD_LOGIC;
  signal u2_n_9 : STD_LOGIC;
  signal \NLW_r_V_1_5_reg_1164_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_5_reg_1164_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_30_reg_1169_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  bin_s1(29 downto 0) <= \^bin_s1\(29 downto 0);
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(2),
      Q => ain_s1(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(12),
      Q => ain_s1(10),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(13),
      Q => ain_s1(11),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(14),
      Q => ain_s1(12),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(15),
      Q => ain_s1(13),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(16),
      Q => ain_s1(14),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(17),
      Q => ain_s1(15),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(18),
      Q => ain_s1(16),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(19),
      Q => ain_s1(17),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(20),
      Q => ain_s1(18),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(21),
      Q => ain_s1(19),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(3),
      Q => ain_s1(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(22),
      Q => ain_s1(20),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(23),
      Q => ain_s1(21),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(24),
      Q => ain_s1(22),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(25),
      Q => ain_s1(23),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(26),
      Q => ain_s1(24),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(27),
      Q => ain_s1(25),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(28),
      Q => ain_s1(26),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(29),
      Q => ain_s1(27),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(30),
      Q => ain_s1(28),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(31),
      Q => ain_s1(29),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(4),
      Q => ain_s1(2),
      R => '0'
    );
\ain_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(32),
      Q => ain_s1(30),
      R => '0'
    );
\ain_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(33),
      Q => ain_s1(32),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(5),
      Q => ain_s1(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(6),
      Q => ain_s1(4),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(7),
      Q => ain_s1(5),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(8),
      Q => ain_s1(6),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(9),
      Q => ain_s1(7),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(10),
      Q => ain_s1(8),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_1112_reg[64]\(11),
      Q => ain_s1(9),
      R => '0'
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \^bin_s1\(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \^bin_s1\(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \^bin_s1\(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \^bin_s1\(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \^bin_s1\(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \^bin_s1\(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \^bin_s1\(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \^bin_s1\(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \^bin_s1\(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \^bin_s1\(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \^bin_s1\(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \^bin_s1\(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \^bin_s1\(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \^bin_s1\(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \^bin_s1\(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \^bin_s1\(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \^bin_s1\(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \^bin_s1\(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \^bin_s1\(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \^bin_s1\(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \^bin_s1\(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \^bin_s1\(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \^bin_s1\(2),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \^bin_s1\(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \^bin_s1\(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \^bin_s1\(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \^bin_s1\(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \^bin_s1\(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \^bin_s1\(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \^bin_s1\(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\r_V_1_5_reg_1164_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_5_reg_1164_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_5_reg_1164_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_554_p2(32),
      S(3 downto 1) => B"000",
      S(0) => ain_s1(32)
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_554_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_554_p2(1),
      R => '0'
    );
\tmp_30_reg_1169_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[6]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[10]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[10]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[10]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(11 downto 8),
      O(3 downto 0) => grp_fu_554_p2(13 downto 10),
      S(3) => u2_n_8,
      S(2) => u2_n_9,
      S(1) => u2_n_10,
      S(0) => u2_n_11
    );
\tmp_30_reg_1169_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[10]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[14]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[14]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[14]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(15 downto 12),
      O(3 downto 0) => grp_fu_554_p2(17 downto 14),
      S(3) => u2_n_12,
      S(2) => u2_n_13,
      S(1) => u2_n_14,
      S(0) => u2_n_15
    );
\tmp_30_reg_1169_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[14]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[18]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[18]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[18]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(19 downto 16),
      O(3 downto 0) => grp_fu_554_p2(21 downto 18),
      S(3) => u2_n_16,
      S(2) => u2_n_17,
      S(1) => u2_n_18,
      S(0) => u2_n_19
    );
\tmp_30_reg_1169_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[18]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[22]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[22]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[22]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(23 downto 20),
      O(3 downto 0) => grp_fu_554_p2(25 downto 22),
      S(3) => u2_n_20,
      S(2) => u2_n_21,
      S(1) => u2_n_22,
      S(0) => u2_n_23
    );
\tmp_30_reg_1169_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[22]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[26]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[26]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[26]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(27 downto 24),
      O(3 downto 0) => grp_fu_554_p2(29 downto 26),
      S(3) => u2_n_24,
      S(2) => u2_n_25,
      S(1) => u2_n_26,
      S(0) => u2_n_27
    );
\tmp_30_reg_1169_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_30_reg_1169_reg[2]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[2]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[2]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[2]_i_1_n_3\,
      CYINIT => \^bin_s1\(0),
      DI(3 downto 0) => ain_s1(3 downto 0),
      O(3 downto 0) => grp_fu_554_p2(5 downto 2),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3
    );
\tmp_30_reg_1169_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[26]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[30]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[30]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[30]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ain_s1(32),
      DI(2 downto 0) => ain_s1(30 downto 28),
      O(3 downto 2) => \NLW_tmp_30_reg_1169_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_554_p2(31 downto 30),
      S(3) => ain_s1(32),
      S(2) => ain_s1(30),
      S(1) => u2_n_28,
      S(0) => u2_n_29
    );
\tmp_30_reg_1169_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_1169_reg[2]_i_1_n_0\,
      CO(3) => \tmp_30_reg_1169_reg[6]_i_1_n_0\,
      CO(2) => \tmp_30_reg_1169_reg[6]_i_1_n_1\,
      CO(1) => \tmp_30_reg_1169_reg[6]_i_1_n_2\,
      CO(0) => \tmp_30_reg_1169_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(7 downto 4),
      O(3 downto 0) => grp_fu_554_p2(9 downto 6),
      S(3) => u2_n_4,
      S(2) => u2_n_5,
      S(1) => u2_n_6,
      S(0) => u2_n_7
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_5_reg_1112_reg[32]\(1 downto 0) => \p_Val2_5_reg_1112_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24
     port map (
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => \^bin_s1\(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_30_reg_1169_reg[13]\(3) => u2_n_8,
      \tmp_30_reg_1169_reg[13]\(2) => u2_n_9,
      \tmp_30_reg_1169_reg[13]\(1) => u2_n_10,
      \tmp_30_reg_1169_reg[13]\(0) => u2_n_11,
      \tmp_30_reg_1169_reg[17]\(3) => u2_n_12,
      \tmp_30_reg_1169_reg[17]\(2) => u2_n_13,
      \tmp_30_reg_1169_reg[17]\(1) => u2_n_14,
      \tmp_30_reg_1169_reg[17]\(0) => u2_n_15,
      \tmp_30_reg_1169_reg[21]\(3) => u2_n_16,
      \tmp_30_reg_1169_reg[21]\(2) => u2_n_17,
      \tmp_30_reg_1169_reg[21]\(1) => u2_n_18,
      \tmp_30_reg_1169_reg[21]\(0) => u2_n_19,
      \tmp_30_reg_1169_reg[25]\(3) => u2_n_20,
      \tmp_30_reg_1169_reg[25]\(2) => u2_n_21,
      \tmp_30_reg_1169_reg[25]\(1) => u2_n_22,
      \tmp_30_reg_1169_reg[25]\(0) => u2_n_23,
      \tmp_30_reg_1169_reg[29]\(3) => u2_n_24,
      \tmp_30_reg_1169_reg[29]\(2) => u2_n_25,
      \tmp_30_reg_1169_reg[29]\(1) => u2_n_26,
      \tmp_30_reg_1169_reg[29]\(0) => u2_n_27,
      \tmp_30_reg_1169_reg[31]\(1) => u2_n_28,
      \tmp_30_reg_1169_reg[31]\(0) => u2_n_29,
      \tmp_30_reg_1169_reg[9]\(3) => u2_n_4,
      \tmp_30_reg_1169_reg[9]\(2) => u2_n_5,
      \tmp_30_reg_1169_reg[9]\(1) => u2_n_6,
      \tmp_30_reg_1169_reg[9]\(0) => u2_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25 is
  port (
    grp_fu_498_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25 is
  signal ain_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_26_reg_1137_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
  signal u2_n_0 : STD_LOGIC;
  signal u2_n_1 : STD_LOGIC;
  signal u2_n_10 : STD_LOGIC;
  signal u2_n_11 : STD_LOGIC;
  signal u2_n_12 : STD_LOGIC;
  signal u2_n_13 : STD_LOGIC;
  signal u2_n_14 : STD_LOGIC;
  signal u2_n_15 : STD_LOGIC;
  signal u2_n_16 : STD_LOGIC;
  signal u2_n_17 : STD_LOGIC;
  signal u2_n_18 : STD_LOGIC;
  signal u2_n_19 : STD_LOGIC;
  signal u2_n_2 : STD_LOGIC;
  signal u2_n_20 : STD_LOGIC;
  signal u2_n_21 : STD_LOGIC;
  signal u2_n_22 : STD_LOGIC;
  signal u2_n_23 : STD_LOGIC;
  signal u2_n_24 : STD_LOGIC;
  signal u2_n_25 : STD_LOGIC;
  signal u2_n_26 : STD_LOGIC;
  signal u2_n_27 : STD_LOGIC;
  signal u2_n_28 : STD_LOGIC;
  signal u2_n_29 : STD_LOGIC;
  signal u2_n_3 : STD_LOGIC;
  signal u2_n_4 : STD_LOGIC;
  signal u2_n_5 : STD_LOGIC;
  signal u2_n_6 : STD_LOGIC;
  signal u2_n_7 : STD_LOGIC;
  signal u2_n_8 : STD_LOGIC;
  signal u2_n_9 : STD_LOGIC;
  signal \NLW_r_V_1_4_reg_1132_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_4_reg_1132_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_26_reg_1137_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => ain_s1(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => ain_s1(10),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => ain_s1(11),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => ain_s1(12),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => ain_s1(13),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => ain_s1(14),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => ain_s1(15),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => ain_s1(16),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => ain_s1(17),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => ain_s1(18),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => ain_s1(19),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => ain_s1(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => ain_s1(20),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => ain_s1(21),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => ain_s1(22),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => ain_s1(23),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => ain_s1(24),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => ain_s1(25),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => ain_s1(26),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => ain_s1(27),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => ain_s1(28),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => ain_s1(29),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => ain_s1(2),
      R => '0'
    );
\ain_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => ain_s1(30),
      R => '0'
    );
\ain_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(33),
      Q => ain_s1(32),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => ain_s1(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => ain_s1(4),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => ain_s1(5),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => ain_s1(6),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => ain_s1(7),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => ain_s1(8),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => ain_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\r_V_1_4_reg_1132_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_4_reg_1132_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_4_reg_1132_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_498_p2(32),
      S(3 downto 1) => B"000",
      S(0) => ain_s1(32)
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_498_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_498_p2(1),
      R => '0'
    );
\tmp_26_reg_1137_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[6]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[10]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[10]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[10]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(11 downto 8),
      O(3 downto 0) => grp_fu_498_p2(13 downto 10),
      S(3) => u2_n_8,
      S(2) => u2_n_9,
      S(1) => u2_n_10,
      S(0) => u2_n_11
    );
\tmp_26_reg_1137_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[10]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[14]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[14]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[14]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(15 downto 12),
      O(3 downto 0) => grp_fu_498_p2(17 downto 14),
      S(3) => u2_n_12,
      S(2) => u2_n_13,
      S(1) => u2_n_14,
      S(0) => u2_n_15
    );
\tmp_26_reg_1137_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[14]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[18]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[18]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[18]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(19 downto 16),
      O(3 downto 0) => grp_fu_498_p2(21 downto 18),
      S(3) => u2_n_16,
      S(2) => u2_n_17,
      S(1) => u2_n_18,
      S(0) => u2_n_19
    );
\tmp_26_reg_1137_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[18]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[22]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[22]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[22]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(23 downto 20),
      O(3 downto 0) => grp_fu_498_p2(25 downto 22),
      S(3) => u2_n_20,
      S(2) => u2_n_21,
      S(1) => u2_n_22,
      S(0) => u2_n_23
    );
\tmp_26_reg_1137_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[22]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[26]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[26]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[26]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(27 downto 24),
      O(3 downto 0) => grp_fu_498_p2(29 downto 26),
      S(3) => u2_n_24,
      S(2) => u2_n_25,
      S(1) => u2_n_26,
      S(0) => u2_n_27
    );
\tmp_26_reg_1137_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_26_reg_1137_reg[2]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[2]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[2]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[2]_i_1_n_3\,
      CYINIT => bin_s1(0),
      DI(3 downto 0) => ain_s1(3 downto 0),
      O(3 downto 0) => grp_fu_498_p2(5 downto 2),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3
    );
\tmp_26_reg_1137_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[26]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[30]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[30]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[30]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ain_s1(32),
      DI(2 downto 0) => ain_s1(30 downto 28),
      O(3 downto 2) => \NLW_tmp_26_reg_1137_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_498_p2(31 downto 30),
      S(3) => ain_s1(32),
      S(2) => ain_s1(30),
      S(1) => u2_n_28,
      S(0) => u2_n_29
    );
\tmp_26_reg_1137_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_1137_reg[2]_i_1_n_0\,
      CO(3) => \tmp_26_reg_1137_reg[6]_i_1_n_0\,
      CO(2) => \tmp_26_reg_1137_reg[6]_i_1_n_1\,
      CO(1) => \tmp_26_reg_1137_reg[6]_i_1_n_2\,
      CO(0) => \tmp_26_reg_1137_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(7 downto 4),
      O(3 downto 0) => grp_fu_498_p2(9 downto 6),
      S(3) => u2_n_4,
      S(2) => u2_n_5,
      S(1) => u2_n_6,
      S(0) => u2_n_7
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2,
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27
     port map (
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_26_reg_1137_reg[13]\(3) => u2_n_8,
      \tmp_26_reg_1137_reg[13]\(2) => u2_n_9,
      \tmp_26_reg_1137_reg[13]\(1) => u2_n_10,
      \tmp_26_reg_1137_reg[13]\(0) => u2_n_11,
      \tmp_26_reg_1137_reg[17]\(3) => u2_n_12,
      \tmp_26_reg_1137_reg[17]\(2) => u2_n_13,
      \tmp_26_reg_1137_reg[17]\(1) => u2_n_14,
      \tmp_26_reg_1137_reg[17]\(0) => u2_n_15,
      \tmp_26_reg_1137_reg[21]\(3) => u2_n_16,
      \tmp_26_reg_1137_reg[21]\(2) => u2_n_17,
      \tmp_26_reg_1137_reg[21]\(1) => u2_n_18,
      \tmp_26_reg_1137_reg[21]\(0) => u2_n_19,
      \tmp_26_reg_1137_reg[25]\(3) => u2_n_20,
      \tmp_26_reg_1137_reg[25]\(2) => u2_n_21,
      \tmp_26_reg_1137_reg[25]\(1) => u2_n_22,
      \tmp_26_reg_1137_reg[25]\(0) => u2_n_23,
      \tmp_26_reg_1137_reg[29]\(3) => u2_n_24,
      \tmp_26_reg_1137_reg[29]\(2) => u2_n_25,
      \tmp_26_reg_1137_reg[29]\(1) => u2_n_26,
      \tmp_26_reg_1137_reg[29]\(0) => u2_n_27,
      \tmp_26_reg_1137_reg[31]\(1) => u2_n_28,
      \tmp_26_reg_1137_reg[31]\(0) => u2_n_29,
      \tmp_26_reg_1137_reg[9]\(3) => u2_n_4,
      \tmp_26_reg_1137_reg[9]\(2) => u2_n_5,
      \tmp_26_reg_1137_reg[9]\(1) => u2_n_6,
      \tmp_26_reg_1137_reg[9]\(0) => u2_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28 is
  port (
    grp_fu_442_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28 : entity is "pwm_add_66s_66ns_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28 is
  signal ain_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_1095_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
  signal u2_n_0 : STD_LOGIC;
  signal u2_n_1 : STD_LOGIC;
  signal u2_n_10 : STD_LOGIC;
  signal u2_n_11 : STD_LOGIC;
  signal u2_n_12 : STD_LOGIC;
  signal u2_n_13 : STD_LOGIC;
  signal u2_n_14 : STD_LOGIC;
  signal u2_n_15 : STD_LOGIC;
  signal u2_n_16 : STD_LOGIC;
  signal u2_n_17 : STD_LOGIC;
  signal u2_n_18 : STD_LOGIC;
  signal u2_n_19 : STD_LOGIC;
  signal u2_n_2 : STD_LOGIC;
  signal u2_n_20 : STD_LOGIC;
  signal u2_n_21 : STD_LOGIC;
  signal u2_n_22 : STD_LOGIC;
  signal u2_n_23 : STD_LOGIC;
  signal u2_n_24 : STD_LOGIC;
  signal u2_n_25 : STD_LOGIC;
  signal u2_n_26 : STD_LOGIC;
  signal u2_n_27 : STD_LOGIC;
  signal u2_n_28 : STD_LOGIC;
  signal u2_n_29 : STD_LOGIC;
  signal u2_n_3 : STD_LOGIC;
  signal u2_n_4 : STD_LOGIC;
  signal u2_n_5 : STD_LOGIC;
  signal u2_n_6 : STD_LOGIC;
  signal u2_n_7 : STD_LOGIC;
  signal u2_n_8 : STD_LOGIC;
  signal u2_n_9 : STD_LOGIC;
  signal \NLW_r_V_1_3_reg_1090_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_3_reg_1090_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_22_reg_1095_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => ain_s1(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => ain_s1(10),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => ain_s1(11),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => ain_s1(12),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => ain_s1(13),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => ain_s1(14),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => ain_s1(15),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => ain_s1(16),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => ain_s1(17),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => ain_s1(18),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => ain_s1(19),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => ain_s1(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => ain_s1(20),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => ain_s1(21),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => ain_s1(22),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => ain_s1(23),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => ain_s1(24),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => ain_s1(25),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => ain_s1(26),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => ain_s1(27),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => ain_s1(28),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => ain_s1(29),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => ain_s1(2),
      R => '0'
    );
\ain_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(32),
      Q => ain_s1(30),
      R => '0'
    );
\ain_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(33),
      Q => ain_s1(32),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => ain_s1(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => ain_s1(4),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => ain_s1(5),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => ain_s1(6),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => ain_s1(7),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => ain_s1(8),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => ain_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\r_V_1_3_reg_1090_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_3_reg_1090_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_3_reg_1090_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_442_p2(32),
      S(3 downto 1) => B"000",
      S(0) => ain_s1(32)
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_442_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_442_p2(1),
      R => '0'
    );
\tmp_22_reg_1095_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[6]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[10]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[10]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[10]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(11 downto 8),
      O(3 downto 0) => grp_fu_442_p2(13 downto 10),
      S(3) => u2_n_8,
      S(2) => u2_n_9,
      S(1) => u2_n_10,
      S(0) => u2_n_11
    );
\tmp_22_reg_1095_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[10]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[14]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[14]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[14]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(15 downto 12),
      O(3 downto 0) => grp_fu_442_p2(17 downto 14),
      S(3) => u2_n_12,
      S(2) => u2_n_13,
      S(1) => u2_n_14,
      S(0) => u2_n_15
    );
\tmp_22_reg_1095_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[14]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[18]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[18]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[18]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(19 downto 16),
      O(3 downto 0) => grp_fu_442_p2(21 downto 18),
      S(3) => u2_n_16,
      S(2) => u2_n_17,
      S(1) => u2_n_18,
      S(0) => u2_n_19
    );
\tmp_22_reg_1095_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[18]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[22]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[22]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[22]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(23 downto 20),
      O(3 downto 0) => grp_fu_442_p2(25 downto 22),
      S(3) => u2_n_20,
      S(2) => u2_n_21,
      S(1) => u2_n_22,
      S(0) => u2_n_23
    );
\tmp_22_reg_1095_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[22]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[26]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[26]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[26]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(27 downto 24),
      O(3 downto 0) => grp_fu_442_p2(29 downto 26),
      S(3) => u2_n_24,
      S(2) => u2_n_25,
      S(1) => u2_n_26,
      S(0) => u2_n_27
    );
\tmp_22_reg_1095_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_reg_1095_reg[2]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[2]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[2]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[2]_i_1_n_3\,
      CYINIT => bin_s1(0),
      DI(3 downto 0) => ain_s1(3 downto 0),
      O(3 downto 0) => grp_fu_442_p2(5 downto 2),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3
    );
\tmp_22_reg_1095_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[26]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[30]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[30]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[30]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => ain_s1(32),
      DI(2 downto 0) => ain_s1(30 downto 28),
      O(3 downto 2) => \NLW_tmp_22_reg_1095_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_442_p2(31 downto 30),
      S(3) => ain_s1(32),
      S(2) => ain_s1(30),
      S(1) => u2_n_28,
      S(0) => u2_n_29
    );
\tmp_22_reg_1095_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1095_reg[2]_i_1_n_0\,
      CO(3) => \tmp_22_reg_1095_reg[6]_i_1_n_0\,
      CO(2) => \tmp_22_reg_1095_reg[6]_i_1_n_1\,
      CO(1) => \tmp_22_reg_1095_reg[6]_i_1_n_2\,
      CO(0) => \tmp_22_reg_1095_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ain_s1(7 downto 4),
      O(3 downto 0) => grp_fu_442_p2(9 downto 6),
      S(3) => u2_n_4,
      S(2) => u2_n_5,
      S(1) => u2_n_6,
      S(0) => u2_n_7
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2,
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30
     port map (
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_22_reg_1095_reg[13]\(3) => u2_n_8,
      \tmp_22_reg_1095_reg[13]\(2) => u2_n_9,
      \tmp_22_reg_1095_reg[13]\(1) => u2_n_10,
      \tmp_22_reg_1095_reg[13]\(0) => u2_n_11,
      \tmp_22_reg_1095_reg[17]\(3) => u2_n_12,
      \tmp_22_reg_1095_reg[17]\(2) => u2_n_13,
      \tmp_22_reg_1095_reg[17]\(1) => u2_n_14,
      \tmp_22_reg_1095_reg[17]\(0) => u2_n_15,
      \tmp_22_reg_1095_reg[21]\(3) => u2_n_16,
      \tmp_22_reg_1095_reg[21]\(2) => u2_n_17,
      \tmp_22_reg_1095_reg[21]\(1) => u2_n_18,
      \tmp_22_reg_1095_reg[21]\(0) => u2_n_19,
      \tmp_22_reg_1095_reg[25]\(3) => u2_n_20,
      \tmp_22_reg_1095_reg[25]\(2) => u2_n_21,
      \tmp_22_reg_1095_reg[25]\(1) => u2_n_22,
      \tmp_22_reg_1095_reg[25]\(0) => u2_n_23,
      \tmp_22_reg_1095_reg[29]\(3) => u2_n_24,
      \tmp_22_reg_1095_reg[29]\(2) => u2_n_25,
      \tmp_22_reg_1095_reg[29]\(1) => u2_n_26,
      \tmp_22_reg_1095_reg[29]\(0) => u2_n_27,
      \tmp_22_reg_1095_reg[31]\(1) => u2_n_28,
      \tmp_22_reg_1095_reg[31]\(0) => u2_n_29,
      \tmp_22_reg_1095_reg[9]\(3) => u2_n_4,
      \tmp_22_reg_1095_reg[9]\(2) => u2_n_5,
      \tmp_22_reg_1095_reg[9]\(1) => u2_n_6,
      \tmp_22_reg_1095_reg[9]\(0) => u2_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_4\ : out STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \min_duty_V_read_reg_802_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \max_duty_V_read_reg_795_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_173_reg[31]_i_3\ : in STD_LOGIC;
    \reg_173_reg[0]_i_2\ : in STD_LOGIC;
    \reg_173_reg[1]_i_2\ : in STD_LOGIC;
    \reg_173_reg[2]_i_2\ : in STD_LOGIC;
    \reg_173_reg[3]_i_2\ : in STD_LOGIC;
    \reg_173_reg[4]_i_2\ : in STD_LOGIC;
    \reg_173_reg[5]_i_2\ : in STD_LOGIC;
    \reg_173_reg[6]_i_2\ : in STD_LOGIC;
    \reg_173_reg[7]_i_2\ : in STD_LOGIC;
    \reg_173_reg[8]_i_2\ : in STD_LOGIC;
    \reg_173_reg[9]_i_2\ : in STD_LOGIC;
    \reg_173_reg[10]_i_2\ : in STD_LOGIC;
    \reg_173_reg[11]_i_2\ : in STD_LOGIC;
    \reg_173_reg[12]_i_2\ : in STD_LOGIC;
    \reg_173_reg[13]_i_2\ : in STD_LOGIC;
    \reg_173_reg[14]_i_2\ : in STD_LOGIC;
    \reg_173_reg[15]_i_2\ : in STD_LOGIC;
    \reg_173_reg[16]_i_2\ : in STD_LOGIC;
    \reg_173_reg[17]_i_2\ : in STD_LOGIC;
    \reg_173_reg[18]_i_2\ : in STD_LOGIC;
    \reg_173_reg[19]_i_2\ : in STD_LOGIC;
    \reg_173_reg[20]_i_2\ : in STD_LOGIC;
    \reg_173_reg[21]_i_2\ : in STD_LOGIC;
    \reg_173_reg[22]_i_2\ : in STD_LOGIC;
    \reg_173_reg[23]_i_2\ : in STD_LOGIC;
    \reg_173_reg[24]_i_2\ : in STD_LOGIC;
    \reg_173_reg[25]_i_2\ : in STD_LOGIC;
    \reg_173_reg[26]_i_2\ : in STD_LOGIC;
    \reg_173_reg[27]_i_2\ : in STD_LOGIC;
    \reg_173_reg[28]_i_2\ : in STD_LOGIC;
    \reg_173_reg[29]_i_2\ : in STD_LOGIC;
    \reg_173_reg[30]_i_2\ : in STD_LOGIC;
    \reg_173_reg[31]_i_4\ : in STD_LOGIC;
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[0]_i_6\ : in STD_LOGIC;
    \rdata_reg[31]_i_4_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_4\ : in STD_LOGIC;
    \rdata_reg[2]_i_4\ : in STD_LOGIC;
    \rdata_reg[3]_i_4\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[7]_i_5\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi is
  signal \/FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_0_[0]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_idle : STD_LOGIC;
  signal ap_ready : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_m_V_n_100 : STD_LOGIC;
  signal int_m_V_n_101 : STD_LOGIC;
  signal int_m_V_n_102 : STD_LOGIC;
  signal int_m_V_n_103 : STD_LOGIC;
  signal int_m_V_n_104 : STD_LOGIC;
  signal int_m_V_n_105 : STD_LOGIC;
  signal int_m_V_n_106 : STD_LOGIC;
  signal int_m_V_n_107 : STD_LOGIC;
  signal int_m_V_n_108 : STD_LOGIC;
  signal int_m_V_n_109 : STD_LOGIC;
  signal int_m_V_n_110 : STD_LOGIC;
  signal int_m_V_n_111 : STD_LOGIC;
  signal int_m_V_n_112 : STD_LOGIC;
  signal int_m_V_n_113 : STD_LOGIC;
  signal int_m_V_n_114 : STD_LOGIC;
  signal int_m_V_n_115 : STD_LOGIC;
  signal int_m_V_n_116 : STD_LOGIC;
  signal int_m_V_n_117 : STD_LOGIC;
  signal int_m_V_n_118 : STD_LOGIC;
  signal int_m_V_n_119 : STD_LOGIC;
  signal int_m_V_n_120 : STD_LOGIC;
  signal int_m_V_n_121 : STD_LOGIC;
  signal int_m_V_n_122 : STD_LOGIC;
  signal int_m_V_n_123 : STD_LOGIC;
  signal int_m_V_n_124 : STD_LOGIC;
  signal int_m_V_n_125 : STD_LOGIC;
  signal int_m_V_n_126 : STD_LOGIC;
  signal int_m_V_n_127 : STD_LOGIC;
  signal int_m_V_n_96 : STD_LOGIC;
  signal int_m_V_n_97 : STD_LOGIC;
  signal int_m_V_n_98 : STD_LOGIC;
  signal int_m_V_n_99 : STD_LOGIC;
  signal int_m_V_read : STD_LOGIC;
  signal int_m_V_read0 : STD_LOGIC;
  signal int_m_V_write_i_1_n_0 : STD_LOGIC;
  signal int_m_V_write_reg_n_0 : STD_LOGIC;
  signal int_max_duty_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_max_duty_V[31]_i_1_n_0\ : STD_LOGIC;
  signal int_min_duty_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_min_duty_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_min_duty_V[31]_i_3_n_0\ : STD_LOGIC;
  signal int_period_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_period_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_period_V[31]_i_3_n_0\ : STD_LOGIC;
  signal \^max_duty_v_read_reg_795_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^min_duty_v_read_reg_802_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_m_V_read_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_max_duty_V[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_max_duty_V[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_max_duty_V[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_max_duty_V[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_max_duty_V[13]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_max_duty_V[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_max_duty_V[15]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_max_duty_V[16]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_max_duty_V[17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_max_duty_V[18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_max_duty_V[19]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_max_duty_V[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_max_duty_V[20]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_max_duty_V[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_max_duty_V[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_max_duty_V[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_max_duty_V[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_max_duty_V[25]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_max_duty_V[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_max_duty_V[27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_max_duty_V[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_max_duty_V[29]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_max_duty_V[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_max_duty_V[30]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_max_duty_V[31]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_max_duty_V[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_max_duty_V[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_max_duty_V[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_max_duty_V[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_max_duty_V[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_max_duty_V[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_max_duty_V[9]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_min_duty_V[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_min_duty_V[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_min_duty_V[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_min_duty_V[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_min_duty_V[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_min_duty_V[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_min_duty_V[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_min_duty_V[16]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_min_duty_V[17]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_min_duty_V[18]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_min_duty_V[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_min_duty_V[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_min_duty_V[20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_min_duty_V[21]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_min_duty_V[22]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_min_duty_V[23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_min_duty_V[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_min_duty_V[25]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_min_duty_V[26]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_min_duty_V[27]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_min_duty_V[28]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_min_duty_V[29]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_min_duty_V[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_min_duty_V[30]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_min_duty_V[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_min_duty_V[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_min_duty_V[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_min_duty_V[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_min_duty_V[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_min_duty_V[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_min_duty_V[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_min_duty_V[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_period_V[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_period_V[10]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_period_V[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_period_V[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_period_V[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_period_V[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_period_V[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_period_V[16]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_period_V[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_period_V[18]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_period_V[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_period_V[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_period_V[20]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_period_V[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_period_V[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_period_V[23]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_period_V[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_period_V[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_period_V[26]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_period_V[27]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_period_V[28]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_period_V[29]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_period_V[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_period_V[30]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_period_V[31]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_period_V[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_period_V[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_period_V[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_period_V[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_period_V[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_period_V[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_period_V[9]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \reg_173[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_173[31]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of s_axi_ctrl_ARREADY_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of s_axi_ctrl_RVALID_INST_0 : label is "soft_lutpair5";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \max_duty_V_read_reg_795_reg[31]\(31 downto 0) <= \^max_duty_v_read_reg_795_reg[31]\(31 downto 0);
  \min_duty_V_read_reg_802_reg[31]\(31 downto 0) <= \^min_duty_v_read_reg_802_reg[31]\(31 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
\/FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BFF0B"
    )
        port map (
      I0 => s_axi_ctrl_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => s_axi_ctrl_AWVALID,
      O => \/FSM_onehot_wstate[1]_i_1_n_0\
    );
\/FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => s_axi_ctrl_AWVALID,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => s_axi_ctrl_WVALID,
      O => \/FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => s_axi_ctrl_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => s_axi_ctrl_WVALID,
      I4 => \^out\(0),
      O => \FSM_onehot_wstate[3]_i_2_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^out\(0),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^out\(1),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_2_n_0\,
      Q => \^out\(2),
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_start,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8AAA00"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_start,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm_reg[1]\(1)
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FFD800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg[5]\(5),
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_reg
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter3_reg,
      I2 => int_ap_done_i_2_n_0,
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \rdata[31]_i_3_n_0\,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(6),
      I5 => s_axi_ctrl_ARADDR(2),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => ap_enable_reg_pp0_iter3_reg,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(5),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_start,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => ap_ready
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_ready,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0B8F0F0"
    )
        port map (
      I0 => data0(7),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => \ap_CS_fsm_reg[5]\(5),
      I5 => int_ap_start3_out,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => p_0_in(1),
      I2 => \int_period_V[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => s_axi_ctrl_WSTRB(0),
      I5 => p_0_in(0),
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => int_ap_start1,
      I2 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_period_V[31]_i_3_n_0\,
      I4 => p_0_in(1),
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => p_0_in(0),
      I2 => s_axi_ctrl_WSTRB(0),
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \int_period_V[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[5]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => p_0_in(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => p_0_in(1),
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_period_V[31]_i_3_n_0\,
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => p_0_in(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => p_0_in(1),
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_period_V[31]_i_3_n_0\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => int_isr6_out,
      I2 => ap_ready,
      I3 => \int_ier_reg_n_0_[1]\,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
int_m_V: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram
     port map (
      D(31 downto 0) => D(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(2 downto 0) => p_0_in(2 downto 0),
      \ap_CS_fsm_reg[5]\(4 downto 0) => \ap_CS_fsm_reg[5]\(5 downto 1),
      ap_clk => ap_clk,
      data0(0) => data0(7),
      int_ap_idle => int_ap_idle,
      int_ap_ready => int_ap_ready,
      int_gie_reg => \rdata[0]_i_4_n_0\,
      \int_ier_reg[1]\ => \rdata[1]_i_3_n_0\,
      int_m_V_write_reg => int_m_V_write_reg_n_0,
      \int_max_duty_V_reg[0]\ => \rdata[0]_i_2_n_0\,
      \int_max_duty_V_reg[10]\ => \rdata[10]_i_3_n_0\,
      \int_max_duty_V_reg[11]\ => \rdata[11]_i_3_n_0\,
      \int_max_duty_V_reg[12]\ => \rdata[12]_i_3_n_0\,
      \int_max_duty_V_reg[13]\ => \rdata[13]_i_3_n_0\,
      \int_max_duty_V_reg[14]\ => \rdata[14]_i_3_n_0\,
      \int_max_duty_V_reg[15]\ => \rdata[15]_i_3_n_0\,
      \int_max_duty_V_reg[16]\ => \rdata[16]_i_3_n_0\,
      \int_max_duty_V_reg[17]\ => \rdata[17]_i_3_n_0\,
      \int_max_duty_V_reg[18]\ => \rdata[18]_i_3_n_0\,
      \int_max_duty_V_reg[19]\ => \rdata[19]_i_3_n_0\,
      \int_max_duty_V_reg[20]\ => \rdata[20]_i_3_n_0\,
      \int_max_duty_V_reg[21]\ => \rdata[21]_i_3_n_0\,
      \int_max_duty_V_reg[22]\ => \rdata[22]_i_3_n_0\,
      \int_max_duty_V_reg[23]\ => \rdata[23]_i_3_n_0\,
      \int_max_duty_V_reg[24]\ => \rdata[24]_i_3_n_0\,
      \int_max_duty_V_reg[25]\ => \rdata[25]_i_3_n_0\,
      \int_max_duty_V_reg[26]\ => \rdata[26]_i_3_n_0\,
      \int_max_duty_V_reg[27]\ => \rdata[27]_i_3_n_0\,
      \int_max_duty_V_reg[28]\ => \rdata[28]_i_3_n_0\,
      \int_max_duty_V_reg[29]\ => \rdata[29]_i_3_n_0\,
      \int_max_duty_V_reg[2]\ => \rdata[2]_i_3_n_0\,
      \int_max_duty_V_reg[30]\ => \rdata[30]_i_3_n_0\,
      \int_max_duty_V_reg[31]\ => \rdata[31]_i_6_n_0\,
      \int_max_duty_V_reg[3]\ => \rdata[3]_i_3_n_0\,
      \int_max_duty_V_reg[4]\ => \rdata[4]_i_3_n_0\,
      \int_max_duty_V_reg[5]\ => \rdata[5]_i_3_n_0\,
      \int_max_duty_V_reg[6]\ => \rdata[6]_i_3_n_0\,
      \int_max_duty_V_reg[7]\ => \rdata[7]_i_3_n_0\,
      \int_max_duty_V_reg[8]\ => \rdata[8]_i_3_n_0\,
      \int_max_duty_V_reg[9]\ => \rdata[9]_i_3_n_0\,
      \int_period_V_reg[1]\ => \rdata[1]_i_2_n_0\,
      \rdata_reg[0]_i_6\ => \rdata_reg[0]_i_6\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2\,
      \rdata_reg[1]_i_4\ => \rdata_reg[1]_i_4\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2\,
      \rdata_reg[2]_i_4\ => \rdata_reg[2]_i_4\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2\,
      \rdata_reg[31]\(31) => int_m_V_n_96,
      \rdata_reg[31]\(30) => int_m_V_n_97,
      \rdata_reg[31]\(29) => int_m_V_n_98,
      \rdata_reg[31]\(28) => int_m_V_n_99,
      \rdata_reg[31]\(27) => int_m_V_n_100,
      \rdata_reg[31]\(26) => int_m_V_n_101,
      \rdata_reg[31]\(25) => int_m_V_n_102,
      \rdata_reg[31]\(24) => int_m_V_n_103,
      \rdata_reg[31]\(23) => int_m_V_n_104,
      \rdata_reg[31]\(22) => int_m_V_n_105,
      \rdata_reg[31]\(21) => int_m_V_n_106,
      \rdata_reg[31]\(20) => int_m_V_n_107,
      \rdata_reg[31]\(19) => int_m_V_n_108,
      \rdata_reg[31]\(18) => int_m_V_n_109,
      \rdata_reg[31]\(17) => int_m_V_n_110,
      \rdata_reg[31]\(16) => int_m_V_n_111,
      \rdata_reg[31]\(15) => int_m_V_n_112,
      \rdata_reg[31]\(14) => int_m_V_n_113,
      \rdata_reg[31]\(13) => int_m_V_n_114,
      \rdata_reg[31]\(12) => int_m_V_n_115,
      \rdata_reg[31]\(11) => int_m_V_n_116,
      \rdata_reg[31]\(10) => int_m_V_n_117,
      \rdata_reg[31]\(9) => int_m_V_n_118,
      \rdata_reg[31]\(8) => int_m_V_n_119,
      \rdata_reg[31]\(7) => int_m_V_n_120,
      \rdata_reg[31]\(6) => int_m_V_n_121,
      \rdata_reg[31]\(5) => int_m_V_n_122,
      \rdata_reg[31]\(4) => int_m_V_n_123,
      \rdata_reg[31]\(3) => int_m_V_n_124,
      \rdata_reg[31]\(2) => int_m_V_n_125,
      \rdata_reg[31]\(1) => int_m_V_n_126,
      \rdata_reg[31]\(0) => int_m_V_n_127,
      \rdata_reg[31]_i_4\ => \rdata_reg[31]_i_4_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5\,
      \rdata_reg[3]_i_4\ => \rdata_reg[3]_i_4\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2\,
      \rdata_reg[7]_i_5\ => \rdata_reg[7]_i_5\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2\,
      \reg_173_reg[0]_i_2\ => \reg_173_reg[0]_i_2\,
      \reg_173_reg[10]_i_2\ => \reg_173_reg[10]_i_2\,
      \reg_173_reg[11]_i_2\ => \reg_173_reg[11]_i_2\,
      \reg_173_reg[12]_i_2\ => \reg_173_reg[12]_i_2\,
      \reg_173_reg[13]_i_2\ => \reg_173_reg[13]_i_2\,
      \reg_173_reg[14]_i_2\ => \reg_173_reg[14]_i_2\,
      \reg_173_reg[15]_i_2\ => \reg_173_reg[15]_i_2\,
      \reg_173_reg[16]_i_2\ => \reg_173_reg[16]_i_2\,
      \reg_173_reg[17]_i_2\ => \reg_173_reg[17]_i_2\,
      \reg_173_reg[18]_i_2\ => \reg_173_reg[18]_i_2\,
      \reg_173_reg[19]_i_2\ => \reg_173_reg[19]_i_2\,
      \reg_173_reg[1]_i_2\ => \reg_173_reg[1]_i_2\,
      \reg_173_reg[20]_i_2\ => \reg_173_reg[20]_i_2\,
      \reg_173_reg[21]_i_2\ => \reg_173_reg[21]_i_2\,
      \reg_173_reg[22]_i_2\ => \reg_173_reg[22]_i_2\,
      \reg_173_reg[23]_i_2\ => \reg_173_reg[23]_i_2\,
      \reg_173_reg[24]_i_2\ => \reg_173_reg[24]_i_2\,
      \reg_173_reg[25]_i_2\ => \reg_173_reg[25]_i_2\,
      \reg_173_reg[26]_i_2\ => \reg_173_reg[26]_i_2\,
      \reg_173_reg[27]_i_2\ => \reg_173_reg[27]_i_2\,
      \reg_173_reg[28]_i_2\ => \reg_173_reg[28]_i_2\,
      \reg_173_reg[29]_i_2\ => \reg_173_reg[29]_i_2\,
      \reg_173_reg[2]_i_2\ => \reg_173_reg[2]_i_2\,
      \reg_173_reg[30]_i_2\ => \reg_173_reg[30]_i_2\,
      \reg_173_reg[31]_i_3\ => \reg_173_reg[31]_i_3\,
      \reg_173_reg[31]_i_4\ => \reg_173_reg[31]_i_4\,
      \reg_173_reg[3]_i_2\ => \reg_173_reg[3]_i_2\,
      \reg_173_reg[4]_i_2\ => \reg_173_reg[4]_i_2\,
      \reg_173_reg[5]_i_2\ => \reg_173_reg[5]_i_2\,
      \reg_173_reg[6]_i_2\ => \reg_173_reg[6]_i_2\,
      \reg_173_reg[7]_i_2\ => \reg_173_reg[7]_i_2\,
      \reg_173_reg[8]_i_2\ => \reg_173_reg[8]_i_2\,
      \reg_173_reg[9]_i_2\ => \reg_173_reg[9]_i_2\,
      rstate(1 downto 0) => rstate(1 downto 0),
      \rstate_reg[0]\ => \rdata[31]_i_3_n_0\,
      \rstate_reg[0]_0\ => \rdata[31]_i_7_n_0\,
      \rstate_reg[0]_1\ => \rdata[7]_i_4_n_0\,
      s_axi_ctrl_ARADDR(3) => s_axi_ctrl_ARADDR(6),
      s_axi_ctrl_ARADDR(2 downto 0) => s_axi_ctrl_ARADDR(4 downto 2),
      s_axi_ctrl_ARADDR_0_sp_1 => \rdata[0]_i_3_n_0\,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
int_m_V_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(6),
      I2 => s_axi_ctrl_ARVALID,
      I3 => rstate(1),
      I4 => rstate(0),
      O => int_m_V_read0
    );
int_m_V_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_m_V_read0,
      Q => int_m_V_read,
      R => \^ap_rst_n_inv\
    );
int_m_V_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555555530000000"
    )
        port map (
      I0 => s_axi_ctrl_WVALID,
      I1 => s_axi_ctrl_AWADDR(5),
      I2 => s_axi_ctrl_AWADDR(6),
      I3 => \^out\(0),
      I4 => s_axi_ctrl_AWVALID,
      I5 => int_m_V_write_reg_n_0,
      O => int_m_V_write_i_1_n_0
    );
int_m_V_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_m_V_write_i_1_n_0,
      Q => int_m_V_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(0),
      O => int_max_duty_V0(0)
    );
\int_max_duty_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(10),
      O => int_max_duty_V0(10)
    );
\int_max_duty_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(11),
      O => int_max_duty_V0(11)
    );
\int_max_duty_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(12),
      O => int_max_duty_V0(12)
    );
\int_max_duty_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(13),
      O => int_max_duty_V0(13)
    );
\int_max_duty_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(14),
      O => int_max_duty_V0(14)
    );
\int_max_duty_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(15),
      O => int_max_duty_V0(15)
    );
\int_max_duty_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(16),
      O => int_max_duty_V0(16)
    );
\int_max_duty_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(17),
      O => int_max_duty_V0(17)
    );
\int_max_duty_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(18),
      O => int_max_duty_V0(18)
    );
\int_max_duty_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(19),
      O => int_max_duty_V0(19)
    );
\int_max_duty_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(1),
      O => int_max_duty_V0(1)
    );
\int_max_duty_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(20),
      O => int_max_duty_V0(20)
    );
\int_max_duty_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(21),
      O => int_max_duty_V0(21)
    );
\int_max_duty_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(22),
      O => int_max_duty_V0(22)
    );
\int_max_duty_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(23),
      O => int_max_duty_V0(23)
    );
\int_max_duty_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(24),
      O => int_max_duty_V0(24)
    );
\int_max_duty_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(25),
      O => int_max_duty_V0(25)
    );
\int_max_duty_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(26),
      O => int_max_duty_V0(26)
    );
\int_max_duty_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(27),
      O => int_max_duty_V0(27)
    );
\int_max_duty_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(28),
      O => int_max_duty_V0(28)
    );
\int_max_duty_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(29),
      O => int_max_duty_V0(29)
    );
\int_max_duty_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(2),
      O => int_max_duty_V0(2)
    );
\int_max_duty_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(30),
      O => int_max_duty_V0(30)
    );
\int_max_duty_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => p_0_in(2),
      I2 => \int_min_duty_V[31]_i_3_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \int_max_duty_V[31]_i_1_n_0\
    );
\int_max_duty_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(31),
      O => int_max_duty_V0(31)
    );
\int_max_duty_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(3),
      O => int_max_duty_V0(3)
    );
\int_max_duty_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(4),
      O => int_max_duty_V0(4)
    );
\int_max_duty_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(5),
      O => int_max_duty_V0(5)
    );
\int_max_duty_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(6),
      O => int_max_duty_V0(6)
    );
\int_max_duty_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(7),
      O => int_max_duty_V0(7)
    );
\int_max_duty_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(8),
      O => int_max_duty_V0(8)
    );
\int_max_duty_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_795_reg[31]\(9),
      O => int_max_duty_V0(9)
    );
\int_max_duty_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(0),
      Q => \^max_duty_v_read_reg_795_reg[31]\(0),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(10),
      Q => \^max_duty_v_read_reg_795_reg[31]\(10),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(11),
      Q => \^max_duty_v_read_reg_795_reg[31]\(11),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(12),
      Q => \^max_duty_v_read_reg_795_reg[31]\(12),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(13),
      Q => \^max_duty_v_read_reg_795_reg[31]\(13),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(14),
      Q => \^max_duty_v_read_reg_795_reg[31]\(14),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(15),
      Q => \^max_duty_v_read_reg_795_reg[31]\(15),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(16),
      Q => \^max_duty_v_read_reg_795_reg[31]\(16),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(17),
      Q => \^max_duty_v_read_reg_795_reg[31]\(17),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(18),
      Q => \^max_duty_v_read_reg_795_reg[31]\(18),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(19),
      Q => \^max_duty_v_read_reg_795_reg[31]\(19),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(1),
      Q => \^max_duty_v_read_reg_795_reg[31]\(1),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(20),
      Q => \^max_duty_v_read_reg_795_reg[31]\(20),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(21),
      Q => \^max_duty_v_read_reg_795_reg[31]\(21),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(22),
      Q => \^max_duty_v_read_reg_795_reg[31]\(22),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(23),
      Q => \^max_duty_v_read_reg_795_reg[31]\(23),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(24),
      Q => \^max_duty_v_read_reg_795_reg[31]\(24),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(25),
      Q => \^max_duty_v_read_reg_795_reg[31]\(25),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(26),
      Q => \^max_duty_v_read_reg_795_reg[31]\(26),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(27),
      Q => \^max_duty_v_read_reg_795_reg[31]\(27),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(28),
      Q => \^max_duty_v_read_reg_795_reg[31]\(28),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(29),
      Q => \^max_duty_v_read_reg_795_reg[31]\(29),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(2),
      Q => \^max_duty_v_read_reg_795_reg[31]\(2),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(30),
      Q => \^max_duty_v_read_reg_795_reg[31]\(30),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(31),
      Q => \^max_duty_v_read_reg_795_reg[31]\(31),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(3),
      Q => \^max_duty_v_read_reg_795_reg[31]\(3),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(4),
      Q => \^max_duty_v_read_reg_795_reg[31]\(4),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(5),
      Q => \^max_duty_v_read_reg_795_reg[31]\(5),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(6),
      Q => \^max_duty_v_read_reg_795_reg[31]\(6),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(7),
      Q => \^max_duty_v_read_reg_795_reg[31]\(7),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(8),
      Q => \^max_duty_v_read_reg_795_reg[31]\(8),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(9),
      Q => \^max_duty_v_read_reg_795_reg[31]\(9),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(0),
      O => int_min_duty_V0(0)
    );
\int_min_duty_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(10),
      O => int_min_duty_V0(10)
    );
\int_min_duty_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(11),
      O => int_min_duty_V0(11)
    );
\int_min_duty_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(12),
      O => int_min_duty_V0(12)
    );
\int_min_duty_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(13),
      O => int_min_duty_V0(13)
    );
\int_min_duty_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(14),
      O => int_min_duty_V0(14)
    );
\int_min_duty_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(15),
      O => int_min_duty_V0(15)
    );
\int_min_duty_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(16),
      O => int_min_duty_V0(16)
    );
\int_min_duty_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(17),
      O => int_min_duty_V0(17)
    );
\int_min_duty_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(18),
      O => int_min_duty_V0(18)
    );
\int_min_duty_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(19),
      O => int_min_duty_V0(19)
    );
\int_min_duty_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(1),
      O => int_min_duty_V0(1)
    );
\int_min_duty_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(20),
      O => int_min_duty_V0(20)
    );
\int_min_duty_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(21),
      O => int_min_duty_V0(21)
    );
\int_min_duty_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(22),
      O => int_min_duty_V0(22)
    );
\int_min_duty_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(23),
      O => int_min_duty_V0(23)
    );
\int_min_duty_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(24),
      O => int_min_duty_V0(24)
    );
\int_min_duty_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(25),
      O => int_min_duty_V0(25)
    );
\int_min_duty_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(26),
      O => int_min_duty_V0(26)
    );
\int_min_duty_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(27),
      O => int_min_duty_V0(27)
    );
\int_min_duty_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(28),
      O => int_min_duty_V0(28)
    );
\int_min_duty_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(29),
      O => int_min_duty_V0(29)
    );
\int_min_duty_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(2),
      O => int_min_duty_V0(2)
    );
\int_min_duty_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(30),
      O => int_min_duty_V0(30)
    );
\int_min_duty_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => p_0_in(2),
      I4 => \int_min_duty_V[31]_i_3_n_0\,
      O => \int_min_duty_V[31]_i_1_n_0\
    );
\int_min_duty_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(31),
      O => int_min_duty_V0(31)
    );
\int_min_duty_V[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \waddr_reg_n_0_[1]\,
      I4 => s_axi_ctrl_WVALID,
      O => \int_min_duty_V[31]_i_3_n_0\
    );
\int_min_duty_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(3),
      O => int_min_duty_V0(3)
    );
\int_min_duty_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(4),
      O => int_min_duty_V0(4)
    );
\int_min_duty_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(5),
      O => int_min_duty_V0(5)
    );
\int_min_duty_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(6),
      O => int_min_duty_V0(6)
    );
\int_min_duty_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(7),
      O => int_min_duty_V0(7)
    );
\int_min_duty_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(8),
      O => int_min_duty_V0(8)
    );
\int_min_duty_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_802_reg[31]\(9),
      O => int_min_duty_V0(9)
    );
\int_min_duty_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(0),
      Q => \^min_duty_v_read_reg_802_reg[31]\(0),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(10),
      Q => \^min_duty_v_read_reg_802_reg[31]\(10),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(11),
      Q => \^min_duty_v_read_reg_802_reg[31]\(11),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(12),
      Q => \^min_duty_v_read_reg_802_reg[31]\(12),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(13),
      Q => \^min_duty_v_read_reg_802_reg[31]\(13),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(14),
      Q => \^min_duty_v_read_reg_802_reg[31]\(14),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(15),
      Q => \^min_duty_v_read_reg_802_reg[31]\(15),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(16),
      Q => \^min_duty_v_read_reg_802_reg[31]\(16),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(17),
      Q => \^min_duty_v_read_reg_802_reg[31]\(17),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(18),
      Q => \^min_duty_v_read_reg_802_reg[31]\(18),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(19),
      Q => \^min_duty_v_read_reg_802_reg[31]\(19),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(1),
      Q => \^min_duty_v_read_reg_802_reg[31]\(1),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(20),
      Q => \^min_duty_v_read_reg_802_reg[31]\(20),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(21),
      Q => \^min_duty_v_read_reg_802_reg[31]\(21),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(22),
      Q => \^min_duty_v_read_reg_802_reg[31]\(22),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(23),
      Q => \^min_duty_v_read_reg_802_reg[31]\(23),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(24),
      Q => \^min_duty_v_read_reg_802_reg[31]\(24),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(25),
      Q => \^min_duty_v_read_reg_802_reg[31]\(25),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(26),
      Q => \^min_duty_v_read_reg_802_reg[31]\(26),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(27),
      Q => \^min_duty_v_read_reg_802_reg[31]\(27),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(28),
      Q => \^min_duty_v_read_reg_802_reg[31]\(28),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(29),
      Q => \^min_duty_v_read_reg_802_reg[31]\(29),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(2),
      Q => \^min_duty_v_read_reg_802_reg[31]\(2),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(30),
      Q => \^min_duty_v_read_reg_802_reg[31]\(30),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(31),
      Q => \^min_duty_v_read_reg_802_reg[31]\(31),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(3),
      Q => \^min_duty_v_read_reg_802_reg[31]\(3),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(4),
      Q => \^min_duty_v_read_reg_802_reg[31]\(4),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(5),
      Q => \^min_duty_v_read_reg_802_reg[31]\(5),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(6),
      Q => \^min_duty_v_read_reg_802_reg[31]\(6),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(7),
      Q => \^min_duty_v_read_reg_802_reg[31]\(7),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(8),
      Q => \^min_duty_v_read_reg_802_reg[31]\(8),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(9),
      Q => \^min_duty_v_read_reg_802_reg[31]\(9),
      R => \^ap_rst_n_inv\
    );
\int_period_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(0),
      O => int_period_V0(0)
    );
\int_period_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(10),
      O => int_period_V0(10)
    );
\int_period_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(11),
      O => int_period_V0(11)
    );
\int_period_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(12),
      O => int_period_V0(12)
    );
\int_period_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(13),
      O => int_period_V0(13)
    );
\int_period_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(14),
      O => int_period_V0(14)
    );
\int_period_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(15),
      O => int_period_V0(15)
    );
\int_period_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(16),
      O => int_period_V0(16)
    );
\int_period_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(17),
      O => int_period_V0(17)
    );
\int_period_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(18),
      O => int_period_V0(18)
    );
\int_period_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(19),
      O => int_period_V0(19)
    );
\int_period_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(1),
      O => int_period_V0(1)
    );
\int_period_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(20),
      O => int_period_V0(20)
    );
\int_period_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(21),
      O => int_period_V0(21)
    );
\int_period_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(22),
      O => int_period_V0(22)
    );
\int_period_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^q\(23),
      O => int_period_V0(23)
    );
\int_period_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(24),
      O => int_period_V0(24)
    );
\int_period_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(25),
      O => int_period_V0(25)
    );
\int_period_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(26),
      O => int_period_V0(26)
    );
\int_period_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(27),
      O => int_period_V0(27)
    );
\int_period_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(28),
      O => int_period_V0(28)
    );
\int_period_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(29),
      O => int_period_V0(29)
    );
\int_period_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(2),
      O => int_period_V0(2)
    );
\int_period_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(30),
      O => int_period_V0(30)
    );
\int_period_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_period_V[31]_i_3_n_0\,
      O => \int_period_V[31]_i_1_n_0\
    );
\int_period_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^q\(31),
      O => int_period_V0(31)
    );
\int_period_V[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => s_axi_ctrl_WVALID,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \^out\(1),
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => \int_period_V[31]_i_3_n_0\
    );
\int_period_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(3),
      O => int_period_V0(3)
    );
\int_period_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(4),
      O => int_period_V0(4)
    );
\int_period_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(5),
      O => int_period_V0(5)
    );
\int_period_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(6),
      O => int_period_V0(6)
    );
\int_period_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^q\(7),
      O => int_period_V0(7)
    );
\int_period_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(8),
      O => int_period_V0(8)
    );
\int_period_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^q\(9),
      O => int_period_V0(9)
    );
\int_period_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(0),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(10),
      Q => \^q\(10),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(11),
      Q => \^q\(11),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(12),
      Q => \^q\(12),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(13),
      Q => \^q\(13),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(14),
      Q => \^q\(14),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(15),
      Q => \^q\(15),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(16),
      Q => \^q\(16),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(17),
      Q => \^q\(17),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(18),
      Q => \^q\(18),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(19),
      Q => \^q\(19),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(1),
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(20),
      Q => \^q\(20),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(21),
      Q => \^q\(21),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(22),
      Q => \^q\(22),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(23),
      Q => \^q\(23),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(24),
      Q => \^q\(24),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(25),
      Q => \^q\(25),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(26),
      Q => \^q\(26),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(27),
      Q => \^q\(27),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(28),
      Q => \^q\(28),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(29),
      Q => \^q\(29),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(2),
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(30),
      Q => \^q\(30),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(31),
      Q => \^q\(31),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(3),
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(4),
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(5),
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(6),
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(7),
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(8),
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(9),
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(0),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(0),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(0),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => s_axi_ctrl_ARADDR(1),
      I3 => s_axi_ctrl_ARADDR(0),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => ap_start,
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => \rdata[31]_i_10_n_0\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(10),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(10),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(10),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(11),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(11),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(11),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(12),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(12),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(12),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(13),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(13),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(13),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(14),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(14),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(14),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(15),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(15),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(15),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(16),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(16),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(16),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(17),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(17),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(17),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(18),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(18),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(18),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(19),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(19),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(19),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08A0080A080008"
    )
        port map (
      I0 => \rdata[31]_i_7_n_0\,
      I1 => \^q\(1),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => \rdata[31]_i_9_n_0\,
      I4 => \^min_duty_v_read_reg_802_reg[31]\(1),
      I5 => \^max_duty_v_read_reg_795_reg[31]\(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \rdata[1]_i_5_n_0\,
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => \rdata[31]_i_10_n_0\,
      I3 => p_1_in,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => int_ap_done,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \rdata[31]_i_3_n_0\,
      I5 => s_axi_ctrl_ARADDR(6),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(20),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(20),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(20),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(21),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(21),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(21),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(22),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(22),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(22),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(23),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(23),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(23),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(24),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(24),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(24),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(25),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(25),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(25),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(26),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(26),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(26),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(27),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(27),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(27),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(28),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(28),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(28),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(29),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(29),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(29),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005533FF0F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(2),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(2),
      I2 => \^q\(2),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(30),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(30),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(30),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => int_m_V_read,
      I1 => s_axi_ctrl_ARVALID,
      I2 => rstate(1),
      I3 => rstate(0),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEFE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(2),
      I1 => s_axi_ctrl_ARADDR(0),
      I2 => s_axi_ctrl_ARADDR(1),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      I5 => s_axi_ctrl_ARADDR(5),
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_ctrl_ARVALID,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(31),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(31),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(31),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \rdata[31]_i_3_n_0\,
      I5 => s_axi_ctrl_ARADDR(6),
      O => \rdata[31]_i_7_n_0\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => s_axi_ctrl_WVALID,
      I1 => int_m_V_write_reg_n_0,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_ctrl_ARVALID,
      O => \rdata_reg[31]_i_4\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[31]_i_9_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005533FF0F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(3),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(3),
      I2 => \^q\(3),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(4),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(4),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(5),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(5),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(5),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(6),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(6),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(6),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005533FF0F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(7),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(7),
      I2 => \^q\(7),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \rdata[31]_i_10_n_0\,
      I1 => s_axi_ctrl_ARADDR(2),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(6),
      I5 => \rdata[31]_i_3_n_0\,
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(8),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(8),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(8),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_795_reg[31]\(9),
      I1 => \^min_duty_v_read_reg_802_reg[31]\(9),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^q\(9),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_127,
      Q => s_axi_ctrl_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_117,
      Q => s_axi_ctrl_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_116,
      Q => s_axi_ctrl_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_115,
      Q => s_axi_ctrl_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_114,
      Q => s_axi_ctrl_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_113,
      Q => s_axi_ctrl_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_112,
      Q => s_axi_ctrl_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_111,
      Q => s_axi_ctrl_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_110,
      Q => s_axi_ctrl_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_109,
      Q => s_axi_ctrl_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_108,
      Q => s_axi_ctrl_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_126,
      Q => s_axi_ctrl_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_107,
      Q => s_axi_ctrl_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_106,
      Q => s_axi_ctrl_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_105,
      Q => s_axi_ctrl_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_104,
      Q => s_axi_ctrl_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_103,
      Q => s_axi_ctrl_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_102,
      Q => s_axi_ctrl_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_101,
      Q => s_axi_ctrl_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_100,
      Q => s_axi_ctrl_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_99,
      Q => s_axi_ctrl_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_98,
      Q => s_axi_ctrl_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_125,
      Q => s_axi_ctrl_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_97,
      Q => s_axi_ctrl_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_96,
      Q => s_axi_ctrl_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_124,
      Q => s_axi_ctrl_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_123,
      Q => s_axi_ctrl_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_122,
      Q => s_axi_ctrl_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_121,
      Q => s_axi_ctrl_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_120,
      Q => s_axi_ctrl_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_119,
      Q => s_axi_ctrl_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_118,
      Q => s_axi_ctrl_RDATA(9),
      R => '0'
    );
\reg_173[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAA3030"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg[4]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_start,
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => E(0)
    );
\reg_173[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[5]\(0),
      O => m_V_ce0
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD0"
    )
        port map (
      I0 => s_axi_ctrl_RREADY,
      I1 => int_m_V_read,
      I2 => rstate(0),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => \^ap_rst_n_inv\
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ap_rst_n_inv\
    );
s_axi_ctrl_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_ctrl_ARREADY
    );
s_axi_ctrl_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => int_m_V_read,
      O => s_axi_ctrl_RVALID
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_ctrl_AWVALID,
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(2),
      Q => p_0_in(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(3),
      Q => p_0_in(1),
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(4),
      Q => p_0_in(2),
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb is
begin
pwm_mul_32ns_33s_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => \reg_173_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5 : entity is "pwm_mul_32ns_33s_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5 is
begin
pwm_mul_32ns_33s_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => \reg_173_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6 : entity is "pwm_mul_32ns_33s_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6 is
begin
pwm_mul_32ns_33s_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => \reg_173_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7 : entity is "pwm_mul_32ns_33s_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7 is
begin
pwm_mul_32ns_33s_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => \reg_173_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8 : entity is "pwm_mul_32ns_33s_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8 is
begin
pwm_mul_32ns_33s_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => \reg_173_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \reg_173_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9 : entity is "pwm_mul_32ns_33s_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9 is
begin
pwm_mul_32ns_33s_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => \reg_173_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud is
  port (
    grp_fu_442_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud is
begin
pwm_add_66s_66ns_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_442_p2(32 downto 0) => grp_fu_442_p2(32 downto 0),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0 is
  port (
    grp_fu_498_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0 : entity is "pwm_add_66s_66ns_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0 is
begin
pwm_add_66s_66ns_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_498_p2(32 downto 0) => grp_fu_498_p2(32 downto 0),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1 is
  port (
    bin_s1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_fu_554_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_Val2_5_reg_1112_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1 : entity is "pwm_add_66s_66ns_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1 is
begin
pwm_add_66s_66ns_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_554_p2(32 downto 0) => grp_fu_554_p2(32 downto 0),
      \p_Val2_5_reg_1112_reg[64]\(33 downto 0) => \p_Val2_5_reg_1112_reg[64]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2 is
  port (
    grp_fu_318_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2 : entity is "pwm_add_66s_66ns_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2 is
begin
pwm_add_66s_66ns_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      ap_clk => ap_clk,
      \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(31 downto 0) => \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(31 downto 0),
      grp_fu_318_p2(32 downto 0) => grp_fu_318_p2(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3 is
  port (
    grp_fu_359_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3 : entity is "pwm_add_66s_66ns_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3 is
begin
pwm_add_66s_66ns_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_359_p2(32 downto 0) => grp_fu_359_p2(32 downto 0),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4 is
  port (
    grp_fu_391_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_cast_reg_936_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4 : entity is "pwm_add_66s_66ns_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4 is
begin
pwm_add_66s_66ns_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_391_p2(32 downto 0) => grp_fu_391_p2(32 downto 0),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => \tmp_cast_reg_936_reg[32]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "6'b000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "6'b000010";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "6'b000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "6'b001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "6'b010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "6'b100000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm is
  signal \<const0>\ : STD_LOGIC;
  signal OP1_V_reg_856 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal accumulator_V : STD_LOGIC;
  signal accumulator_V0 : STD_LOGIC;
  signal accumulator_V_load_o_fu_265_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumulator_V_load_o_reg_906 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumulator_V_load_o_reg_9060 : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_load_o_reg_906_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal accumulator_V_load_reg_825 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \accumulator_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \accumulator_V_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_accumulator_V_load_reg_825 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_reg_pp0_iter1_min_duty_V_read_reg_8020 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_1\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_2\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_3\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_3_reg_843 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_6_reg_838 : STD_LOGIC;
  signal ap_reg_pp0_iter2_accumulator_V_load_reg_825 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_reg_pp0_iter2_or_cond_reg_967 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp2_reg_849 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_3_reg_843 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_reg_961 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal grp_fu_318_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_359_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_391_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_442_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_498_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_554_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal m_V_ce0 : STD_LOGIC;
  signal m_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal max_duty_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal max_duty_V_read_reg_795 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal min_duty_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal min_duty_V_read_reg_802 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or_cond_fu_341_p2 : STD_LOGIC;
  signal or_cond_reg_967 : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_13_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_14_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_15_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_16_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_17_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_18_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_19_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_20_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_22_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_23_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_24_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_25_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_26_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_27_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_28_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_29_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_30_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_31_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_32_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_33_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_34_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_35_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_36_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_37_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967[0]_i_9_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_cond_reg_967_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal out_p_V : STD_LOGIC;
  signal out_p_V0 : STD_LOGIC;
  signal \out_p_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[5]\ : STD_LOGIC;
  signal p_Val2_1_reg_951 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_2_reg_996 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_3_reg_1033 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_4_reg_1070 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_5_reg_1112 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_s_reg_921 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_out_p_V_flag_1_fu_676_p2 : STD_LOGIC;
  signal p_out_p_V_flag_1_reg_1202 : STD_LOGIC;
  signal p_out_p_V_load_reg_1191 : STD_LOGIC;
  signal \p_out_p_V_load_reg_1191_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_out_p_V_load_reg_1191_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_out_p_V_load_reg_1191_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_out_p_V_load_reg_1191_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_out_p_V_load_reg_1191_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_out_p_V_load_reg_1191_reg_n_0_[5]\ : STD_LOGIC;
  signal p_out_p_V_new_1_4_fu_768_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal period_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal period_V_read_reg_789 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pwm_ctrl_s_axi_U_n_0 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_1 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_10 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_11 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_12 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_13 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_14 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_15 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_16 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_17 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_18 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_19 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_2 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_20 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_205 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_21 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_22 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_23 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_24 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_25 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_26 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_27 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_28 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_29 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_3 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_30 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_31 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_32 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_33 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_34 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_35 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_36 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_37 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_38 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_39 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_4 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_40 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_41 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_42 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_43 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_44 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_45 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_46 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_47 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_48 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_49 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_5 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_50 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_51 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_52 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_53 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_54 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_55 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_56 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_57 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_58 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_59 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_6 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_60 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_61 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_62 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_63 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_7 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_8 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_9 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_97 : STD_LOGIC;
  signal \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal r_V_1_1_reg_1011 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_2_reg_1048 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_3_reg_1090 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_4_reg_1132 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_5_reg_1164 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_reg_974 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_fu_183_p2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal r_V_reg_815 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \r_V_reg_815[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[27]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[27]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[27]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[27]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[31]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[31]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[31]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[31]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_815[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_815_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_815_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_815_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_815_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal reg_173 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_1730 : STD_LOGIC;
  signal \reg_173_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_173_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_173_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_173_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal tmp2_fu_219_p2 : STD_LOGIC;
  signal tmp5_demorgan_cast_fu_707_p1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal tmp9_demorgan_fu_722_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_10_1_fu_512_p2 : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1122_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_2_fu_564_p2 : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1154_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_3_fu_603_p2 : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1176_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_4_fu_632_p2 : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1186_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_5_fu_667_p2 : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1197_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_fu_456_p2 : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_reg_1080_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_11_fu_373_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_11_reg_1006 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_11_reg_10060 : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_1006_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_12_1_cast_fu_688_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_14_reg_1016 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_15_fu_424_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_15_reg_1043 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_15_reg_10430 : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1043_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_18_reg_1053 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_19_fu_480_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_19_reg_1085 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_19_reg_10850 : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1085_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_1_fu_198_p2 : STD_LOGIC;
  signal tmp_22_reg_1095 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_23_fu_536_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_23_reg_1127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_23_reg_11270 : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1127_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_26_reg_1137 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_27_fu_588_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_27_reg_1159 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_27_reg_11590 : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1159_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_2_fu_203_p2 : STD_LOGIC;
  signal tmp_30_reg_1169 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_31_fu_627_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_31_reg_1181 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_31_reg_11810 : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_31_reg_1181_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_35_reg_926 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_37_reg_956 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_39_reg_1001 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_3_fu_214_p2 : STD_LOGIC;
  signal tmp_3_reg_843 : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_843_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_41_reg_1038 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_43_reg_1075 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_45_reg_1117 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_4_fu_337_p2 : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_991_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_1028_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_1065_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_1107_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_1149_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_946_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_6_fu_193_p2 : STD_LOGIC;
  signal tmp_6_reg_838 : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_838_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_9_reg_979 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_cast_reg_936 : STD_LOGIC_VECTOR ( 62 downto 31 );
  signal tmp_fu_333_p2 : STD_LOGIC;
  signal tmp_reg_961 : STD_LOGIC;
  signal \tmp_reg_961[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_reg_961[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_961_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_s_fu_307_p3 : STD_LOGIC_VECTOR ( 62 downto 31 );
  signal \NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_967_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_967_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_967_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_967_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_reg_815_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_reg_815_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_10_1_reg_1122_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_1122_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_1122_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_1122_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1154_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1154_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1154_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1154_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1176_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1176_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1176_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1176_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1186_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1186_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1186_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1186_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1197_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1197_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1197_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1197_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_1080_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_1080_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_1080_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_1080_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1006_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_11_reg_1006_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_15_reg_1043_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_15_reg_1043_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_19_reg_1085_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_19_reg_1085_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_23_reg_1127_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_reg_1127_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_27_reg_1159_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_27_reg_1159_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_31_reg_1181_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_31_reg_1181_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_3_reg_843_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_843_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_843_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_843_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_6_reg_838_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_6_reg_838_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_6_reg_838_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_6_reg_838_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_961_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_961_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_961_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_961_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2\ : label is "inst/\ap_reg_pp0_iter1_tmp2_reg_849_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2\ : label is "inst/\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_V[0]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_V[1]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_V[2]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \out_V[3]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_V[4]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_V[5]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \out_p_V[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_p_V[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_p_V[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \out_p_V[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_p_V[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_p_V[5]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_20\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_22\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_23\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_24\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_25\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_26\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_27\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_28\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_38\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_39\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_40\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_41\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_42\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_43\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_44\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_45\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_54\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_55\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_58\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_59\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_62\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_1122[0]_i_66\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_20\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_22\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_23\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_24\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_25\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_26\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_27\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_28\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_38\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_39\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_40\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_41\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_42\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_43\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_44\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_45\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_54\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_55\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_58\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_59\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_62\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_1154[0]_i_66\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_20\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_22\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_23\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_24\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_25\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_26\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_27\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_28\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_38\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_39\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_40\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_41\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_42\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_43\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_44\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_45\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_54\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_55\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_58\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_59\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_62\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_10_3_reg_1176[0]_i_66\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_20\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_22\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_23\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_24\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_25\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_26\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_27\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_28\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_38\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_39\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_40\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_41\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_42\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_43\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_44\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_45\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_54\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_55\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_58\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_59\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_62\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_10_4_reg_1186[0]_i_66\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_20\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_22\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_23\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_24\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_25\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_26\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_27\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_28\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_38\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_39\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_40\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_41\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_42\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_43\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_44\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_45\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_54\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_55\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_58\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_59\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_62\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_10_5_reg_1197[0]_i_66\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_20\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_22\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_23\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_24\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_25\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_26\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_27\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_28\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_38\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_39\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_40\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_41\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_42\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_43\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_44\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_45\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_54\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_55\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_58\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_59\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_62\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_10_reg_1080[0]_i_66\ : label is "soft_lutpair82";
begin
  s_axi_ctrl_BRESP(1) <= \<const0>\;
  s_axi_ctrl_BRESP(0) <= \<const0>\;
  s_axi_ctrl_RRESP(1) <= \<const0>\;
  s_axi_ctrl_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\OP1_V_reg_856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(0),
      Q => OP1_V_reg_856(0),
      R => '0'
    );
\OP1_V_reg_856_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(10),
      Q => OP1_V_reg_856(10),
      R => '0'
    );
\OP1_V_reg_856_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(11),
      Q => OP1_V_reg_856(11),
      R => '0'
    );
\OP1_V_reg_856_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(12),
      Q => OP1_V_reg_856(12),
      R => '0'
    );
\OP1_V_reg_856_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(13),
      Q => OP1_V_reg_856(13),
      R => '0'
    );
\OP1_V_reg_856_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(14),
      Q => OP1_V_reg_856(14),
      R => '0'
    );
\OP1_V_reg_856_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(15),
      Q => OP1_V_reg_856(15),
      R => '0'
    );
\OP1_V_reg_856_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(16),
      Q => OP1_V_reg_856(16),
      R => '0'
    );
\OP1_V_reg_856_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(17),
      Q => OP1_V_reg_856(17),
      R => '0'
    );
\OP1_V_reg_856_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(18),
      Q => OP1_V_reg_856(18),
      R => '0'
    );
\OP1_V_reg_856_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(19),
      Q => OP1_V_reg_856(19),
      R => '0'
    );
\OP1_V_reg_856_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(1),
      Q => OP1_V_reg_856(1),
      R => '0'
    );
\OP1_V_reg_856_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(20),
      Q => OP1_V_reg_856(20),
      R => '0'
    );
\OP1_V_reg_856_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(21),
      Q => OP1_V_reg_856(21),
      R => '0'
    );
\OP1_V_reg_856_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(22),
      Q => OP1_V_reg_856(22),
      R => '0'
    );
\OP1_V_reg_856_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(23),
      Q => OP1_V_reg_856(23),
      R => '0'
    );
\OP1_V_reg_856_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(24),
      Q => OP1_V_reg_856(24),
      R => '0'
    );
\OP1_V_reg_856_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(25),
      Q => OP1_V_reg_856(25),
      R => '0'
    );
\OP1_V_reg_856_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(26),
      Q => OP1_V_reg_856(26),
      R => '0'
    );
\OP1_V_reg_856_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(27),
      Q => OP1_V_reg_856(27),
      R => '0'
    );
\OP1_V_reg_856_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(28),
      Q => OP1_V_reg_856(28),
      R => '0'
    );
\OP1_V_reg_856_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(29),
      Q => OP1_V_reg_856(29),
      R => '0'
    );
\OP1_V_reg_856_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(2),
      Q => OP1_V_reg_856(2),
      R => '0'
    );
\OP1_V_reg_856_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(30),
      Q => OP1_V_reg_856(30),
      R => '0'
    );
\OP1_V_reg_856_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(31),
      Q => OP1_V_reg_856(31),
      R => '0'
    );
\OP1_V_reg_856_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(32),
      Q => OP1_V_reg_856(32),
      R => '0'
    );
\OP1_V_reg_856_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(3),
      Q => OP1_V_reg_856(3),
      R => '0'
    );
\OP1_V_reg_856_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(4),
      Q => OP1_V_reg_856(4),
      R => '0'
    );
\OP1_V_reg_856_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(5),
      Q => OP1_V_reg_856(5),
      R => '0'
    );
\OP1_V_reg_856_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(6),
      Q => OP1_V_reg_856(6),
      R => '0'
    );
\OP1_V_reg_856_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(7),
      Q => OP1_V_reg_856(7),
      R => '0'
    );
\OP1_V_reg_856_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(8),
      Q => OP1_V_reg_856(8),
      R => '0'
    );
\OP1_V_reg_856_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => r_V_reg_815(9),
      Q => OP1_V_reg_856(9),
      R => '0'
    );
\accumulator_V[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_3_reg_843,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      O => accumulator_V
    );
\accumulator_V[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I1 => ap_enable_reg_pp0_iter1,
      O => accumulator_V0
    );
\accumulator_V_load_o_reg_906[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accumulator_V_load_reg_825(0),
      O => accumulator_V_load_o_fu_265_p2(0)
    );
\accumulator_V_load_o_reg_906[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => tmp_3_reg_843,
      O => accumulator_V_load_o_reg_9060
    );
\accumulator_V_load_o_reg_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(0),
      Q => accumulator_V_load_o_reg_906(0),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(10),
      Q => accumulator_V_load_o_reg_906(10),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(11),
      Q => accumulator_V_load_o_reg_906(11),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(12),
      Q => accumulator_V_load_o_reg_906(12),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[8]_i_1_n_0\,
      CO(3) => \accumulator_V_load_o_reg_906_reg[12]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[12]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[12]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(12 downto 9),
      S(3 downto 0) => accumulator_V_load_reg_825(12 downto 9)
    );
\accumulator_V_load_o_reg_906_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(13),
      Q => accumulator_V_load_o_reg_906(13),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(14),
      Q => accumulator_V_load_o_reg_906(14),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(15),
      Q => accumulator_V_load_o_reg_906(15),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(16),
      Q => accumulator_V_load_o_reg_906(16),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[12]_i_1_n_0\,
      CO(3) => \accumulator_V_load_o_reg_906_reg[16]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[16]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[16]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(16 downto 13),
      S(3 downto 0) => accumulator_V_load_reg_825(16 downto 13)
    );
\accumulator_V_load_o_reg_906_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(17),
      Q => accumulator_V_load_o_reg_906(17),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(18),
      Q => accumulator_V_load_o_reg_906(18),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(19),
      Q => accumulator_V_load_o_reg_906(19),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(1),
      Q => accumulator_V_load_o_reg_906(1),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(20),
      Q => accumulator_V_load_o_reg_906(20),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[16]_i_1_n_0\,
      CO(3) => \accumulator_V_load_o_reg_906_reg[20]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[20]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[20]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(20 downto 17),
      S(3 downto 0) => accumulator_V_load_reg_825(20 downto 17)
    );
\accumulator_V_load_o_reg_906_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(21),
      Q => accumulator_V_load_o_reg_906(21),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(22),
      Q => accumulator_V_load_o_reg_906(22),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(23),
      Q => accumulator_V_load_o_reg_906(23),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(24),
      Q => accumulator_V_load_o_reg_906(24),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[20]_i_1_n_0\,
      CO(3) => \accumulator_V_load_o_reg_906_reg[24]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[24]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[24]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(24 downto 21),
      S(3 downto 0) => accumulator_V_load_reg_825(24 downto 21)
    );
\accumulator_V_load_o_reg_906_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(25),
      Q => accumulator_V_load_o_reg_906(25),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(26),
      Q => accumulator_V_load_o_reg_906(26),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(27),
      Q => accumulator_V_load_o_reg_906(27),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(28),
      Q => accumulator_V_load_o_reg_906(28),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[24]_i_1_n_0\,
      CO(3) => \accumulator_V_load_o_reg_906_reg[28]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[28]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[28]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(28 downto 25),
      S(3 downto 0) => accumulator_V_load_reg_825(28 downto 25)
    );
\accumulator_V_load_o_reg_906_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(29),
      Q => accumulator_V_load_o_reg_906(29),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(2),
      Q => accumulator_V_load_o_reg_906(2),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(30),
      Q => accumulator_V_load_o_reg_906(30),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(31),
      Q => accumulator_V_load_o_reg_906(31),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accumulator_V_load_o_reg_906_reg[31]_i_2_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => accumulator_V_load_o_fu_265_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => accumulator_V_load_reg_825(31 downto 29)
    );
\accumulator_V_load_o_reg_906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(3),
      Q => accumulator_V_load_o_reg_906(3),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(4),
      Q => accumulator_V_load_o_reg_906(4),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accumulator_V_load_o_reg_906_reg[4]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[4]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[4]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[4]_i_1_n_3\,
      CYINIT => accumulator_V_load_reg_825(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(4 downto 1),
      S(3 downto 0) => accumulator_V_load_reg_825(4 downto 1)
    );
\accumulator_V_load_o_reg_906_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(5),
      Q => accumulator_V_load_o_reg_906(5),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(6),
      Q => accumulator_V_load_o_reg_906(6),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(7),
      Q => accumulator_V_load_o_reg_906(7),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(8),
      Q => accumulator_V_load_o_reg_906(8),
      R => '0'
    );
\accumulator_V_load_o_reg_906_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_load_o_reg_906_reg[4]_i_1_n_0\,
      CO(3) => \accumulator_V_load_o_reg_906_reg[8]_i_1_n_0\,
      CO(2) => \accumulator_V_load_o_reg_906_reg[8]_i_1_n_1\,
      CO(1) => \accumulator_V_load_o_reg_906_reg[8]_i_1_n_2\,
      CO(0) => \accumulator_V_load_o_reg_906_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => accumulator_V_load_o_fu_265_p2(8 downto 5),
      S(3 downto 0) => accumulator_V_load_reg_825(8 downto 5)
    );
\accumulator_V_load_o_reg_906_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulator_V_load_o_reg_9060,
      D => accumulator_V_load_o_fu_265_p2(9),
      Q => accumulator_V_load_o_reg_906(9),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[0]\,
      Q => accumulator_V_load_reg_825(0),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[10]\,
      Q => accumulator_V_load_reg_825(10),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[11]\,
      Q => accumulator_V_load_reg_825(11),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[12]\,
      Q => accumulator_V_load_reg_825(12),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[13]\,
      Q => accumulator_V_load_reg_825(13),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[14]\,
      Q => accumulator_V_load_reg_825(14),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[15]\,
      Q => accumulator_V_load_reg_825(15),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[16]\,
      Q => accumulator_V_load_reg_825(16),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[17]\,
      Q => accumulator_V_load_reg_825(17),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[18]\,
      Q => accumulator_V_load_reg_825(18),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[19]\,
      Q => accumulator_V_load_reg_825(19),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[1]\,
      Q => accumulator_V_load_reg_825(1),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[20]\,
      Q => accumulator_V_load_reg_825(20),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[21]\,
      Q => accumulator_V_load_reg_825(21),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[22]\,
      Q => accumulator_V_load_reg_825(22),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[23]\,
      Q => accumulator_V_load_reg_825(23),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[24]\,
      Q => accumulator_V_load_reg_825(24),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[25]\,
      Q => accumulator_V_load_reg_825(25),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[26]\,
      Q => accumulator_V_load_reg_825(26),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[27]\,
      Q => accumulator_V_load_reg_825(27),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[28]\,
      Q => accumulator_V_load_reg_825(28),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[29]\,
      Q => accumulator_V_load_reg_825(29),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[2]\,
      Q => accumulator_V_load_reg_825(2),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[30]\,
      Q => accumulator_V_load_reg_825(30),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[31]\,
      Q => accumulator_V_load_reg_825(31),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[3]\,
      Q => accumulator_V_load_reg_825(3),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[4]\,
      Q => accumulator_V_load_reg_825(4),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[5]\,
      Q => accumulator_V_load_reg_825(5),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[6]\,
      Q => accumulator_V_load_reg_825(6),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[7]\,
      Q => accumulator_V_load_reg_825(7),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[8]\,
      Q => accumulator_V_load_reg_825(8),
      R => '0'
    );
\accumulator_V_load_reg_825_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \accumulator_V_reg_n_0_[9]\,
      Q => accumulator_V_load_reg_825(9),
      R => '0'
    );
\accumulator_V_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(0),
      Q => \accumulator_V_reg_n_0_[0]\,
      S => accumulator_V
    );
\accumulator_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(10),
      Q => \accumulator_V_reg_n_0_[10]\,
      R => accumulator_V
    );
\accumulator_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(11),
      Q => \accumulator_V_reg_n_0_[11]\,
      R => accumulator_V
    );
\accumulator_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(12),
      Q => \accumulator_V_reg_n_0_[12]\,
      R => accumulator_V
    );
\accumulator_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(13),
      Q => \accumulator_V_reg_n_0_[13]\,
      R => accumulator_V
    );
\accumulator_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(14),
      Q => \accumulator_V_reg_n_0_[14]\,
      R => accumulator_V
    );
\accumulator_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(15),
      Q => \accumulator_V_reg_n_0_[15]\,
      R => accumulator_V
    );
\accumulator_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(16),
      Q => \accumulator_V_reg_n_0_[16]\,
      R => accumulator_V
    );
\accumulator_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(17),
      Q => \accumulator_V_reg_n_0_[17]\,
      R => accumulator_V
    );
\accumulator_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(18),
      Q => \accumulator_V_reg_n_0_[18]\,
      R => accumulator_V
    );
\accumulator_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(19),
      Q => \accumulator_V_reg_n_0_[19]\,
      R => accumulator_V
    );
\accumulator_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(1),
      Q => \accumulator_V_reg_n_0_[1]\,
      R => accumulator_V
    );
\accumulator_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(20),
      Q => \accumulator_V_reg_n_0_[20]\,
      R => accumulator_V
    );
\accumulator_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(21),
      Q => \accumulator_V_reg_n_0_[21]\,
      R => accumulator_V
    );
\accumulator_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(22),
      Q => \accumulator_V_reg_n_0_[22]\,
      R => accumulator_V
    );
\accumulator_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(23),
      Q => \accumulator_V_reg_n_0_[23]\,
      R => accumulator_V
    );
\accumulator_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(24),
      Q => \accumulator_V_reg_n_0_[24]\,
      R => accumulator_V
    );
\accumulator_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(25),
      Q => \accumulator_V_reg_n_0_[25]\,
      R => accumulator_V
    );
\accumulator_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(26),
      Q => \accumulator_V_reg_n_0_[26]\,
      R => accumulator_V
    );
\accumulator_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(27),
      Q => \accumulator_V_reg_n_0_[27]\,
      R => accumulator_V
    );
\accumulator_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(28),
      Q => \accumulator_V_reg_n_0_[28]\,
      R => accumulator_V
    );
\accumulator_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(29),
      Q => \accumulator_V_reg_n_0_[29]\,
      R => accumulator_V
    );
\accumulator_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(2),
      Q => \accumulator_V_reg_n_0_[2]\,
      R => accumulator_V
    );
\accumulator_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(30),
      Q => \accumulator_V_reg_n_0_[30]\,
      R => accumulator_V
    );
\accumulator_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(31),
      Q => \accumulator_V_reg_n_0_[31]\,
      R => accumulator_V
    );
\accumulator_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(3),
      Q => \accumulator_V_reg_n_0_[3]\,
      R => accumulator_V
    );
\accumulator_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(4),
      Q => \accumulator_V_reg_n_0_[4]\,
      R => accumulator_V
    );
\accumulator_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(5),
      Q => \accumulator_V_reg_n_0_[5]\,
      R => accumulator_V
    );
\accumulator_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(6),
      Q => \accumulator_V_reg_n_0_[6]\,
      R => accumulator_V
    );
\accumulator_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(7),
      Q => \accumulator_V_reg_n_0_[7]\,
      R => accumulator_V
    );
\accumulator_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(8),
      Q => \accumulator_V_reg_n_0_[8]\,
      R => accumulator_V
    );
\accumulator_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumulator_V0,
      D => accumulator_V_load_o_reg_906(9),
      Q => \accumulator_V_reg_n_0_[9]\,
      R => accumulator_V
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => pwm_ctrl_s_axi_U_n_205,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC00000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_enable_reg_pp0_iter3_reg_n_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(0),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(10),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(11),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(12),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(13),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(14),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(15),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(16),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(17),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(18),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(19),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(1),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(20),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(21),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(22),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(23),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(24),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(25),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(26),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(27),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(28),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(29),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(2),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(30),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(31),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(3),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(4),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(5),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(6),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(7),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(8),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      R => '0'
    );
\ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => accumulator_V_load_reg_825(9),
      Q => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(0),
      Q => tmp_s_fu_307_p3(31),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(10),
      Q => tmp_s_fu_307_p3(41),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(11),
      Q => tmp_s_fu_307_p3(42),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(12),
      Q => tmp_s_fu_307_p3(43),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(13),
      Q => tmp_s_fu_307_p3(44),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(14),
      Q => tmp_s_fu_307_p3(45),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(15),
      Q => tmp_s_fu_307_p3(46),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(16),
      Q => tmp_s_fu_307_p3(47),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(17),
      Q => tmp_s_fu_307_p3(48),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(18),
      Q => tmp_s_fu_307_p3(49),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(19),
      Q => tmp_s_fu_307_p3(50),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(1),
      Q => tmp_s_fu_307_p3(32),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(20),
      Q => tmp_s_fu_307_p3(51),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(21),
      Q => tmp_s_fu_307_p3(52),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(22),
      Q => tmp_s_fu_307_p3(53),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(23),
      Q => tmp_s_fu_307_p3(54),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(24),
      Q => tmp_s_fu_307_p3(55),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(25),
      Q => tmp_s_fu_307_p3(56),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(26),
      Q => tmp_s_fu_307_p3(57),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(27),
      Q => tmp_s_fu_307_p3(58),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(28),
      Q => tmp_s_fu_307_p3(59),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(29),
      Q => tmp_s_fu_307_p3(60),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(2),
      Q => tmp_s_fu_307_p3(33),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(30),
      Q => tmp_s_fu_307_p3(61),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(31),
      Q => tmp_s_fu_307_p3(62),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(3),
      Q => tmp_s_fu_307_p3(34),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(4),
      Q => tmp_s_fu_307_p3(35),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(5),
      Q => tmp_s_fu_307_p3(36),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(6),
      Q => tmp_s_fu_307_p3(37),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(7),
      Q => tmp_s_fu_307_p3(38),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(8),
      Q => tmp_s_fu_307_p3(39),
      R => '0'
    );
\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V_read_reg_802(9),
      Q => tmp_s_fu_307_p3(40),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_CS_fsm_pp0_stage1,
      CLK => ap_clk,
      D => tmp2_fu_219_p2,
      Q => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tmp_3_fu_214_p2,
      I1 => tmp_1_fu_198_p2,
      I2 => tmp_2_fu_203_p2,
      O => tmp2_fu_219_p2
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[28]\,
      I1 => max_duty_V_read_reg_795(28),
      I2 => \accumulator_V_reg_n_0_[29]\,
      I3 => max_duty_V_read_reg_795(29),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[26]\,
      I1 => max_duty_V_read_reg_795(26),
      I2 => \accumulator_V_reg_n_0_[27]\,
      I3 => max_duty_V_read_reg_795(27),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[24]\,
      I1 => max_duty_V_read_reg_795(24),
      I2 => \accumulator_V_reg_n_0_[25]\,
      I3 => max_duty_V_read_reg_795(25),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_0\,
      CO(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_0\,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(30),
      I1 => \accumulator_V_reg_n_0_[30]\,
      I2 => \accumulator_V_reg_n_0_[31]\,
      I3 => period_V_read_reg_789(31),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(28),
      I1 => \accumulator_V_reg_n_0_[28]\,
      I2 => \accumulator_V_reg_n_0_[29]\,
      I3 => period_V_read_reg_789(29),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(26),
      I1 => \accumulator_V_reg_n_0_[26]\,
      I2 => \accumulator_V_reg_n_0_[27]\,
      I3 => period_V_read_reg_789(27),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(24),
      I1 => \accumulator_V_reg_n_0_[24]\,
      I2 => \accumulator_V_reg_n_0_[25]\,
      I3 => period_V_read_reg_789(25),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(30),
      I1 => \accumulator_V_reg_n_0_[30]\,
      I2 => period_V_read_reg_789(31),
      I3 => \accumulator_V_reg_n_0_[31]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(28),
      I1 => \accumulator_V_reg_n_0_[28]\,
      I2 => period_V_read_reg_789(29),
      I3 => \accumulator_V_reg_n_0_[29]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_0\,
      CO(3) => tmp_1_fu_198_p2,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(26),
      I1 => \accumulator_V_reg_n_0_[26]\,
      I2 => period_V_read_reg_789(27),
      I3 => \accumulator_V_reg_n_0_[27]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(24),
      I1 => \accumulator_V_reg_n_0_[24]\,
      I2 => period_V_read_reg_789(25),
      I3 => \accumulator_V_reg_n_0_[25]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_0\,
      CO(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_0\,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[22]\,
      I1 => max_duty_V_read_reg_795(22),
      I2 => max_duty_V_read_reg_795(23),
      I3 => \accumulator_V_reg_n_0_[23]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[20]\,
      I1 => max_duty_V_read_reg_795(20),
      I2 => max_duty_V_read_reg_795(21),
      I3 => \accumulator_V_reg_n_0_[21]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[18]\,
      I1 => max_duty_V_read_reg_795(18),
      I2 => max_duty_V_read_reg_795(19),
      I3 => \accumulator_V_reg_n_0_[19]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[16]\,
      I1 => max_duty_V_read_reg_795(16),
      I2 => max_duty_V_read_reg_795(17),
      I3 => \accumulator_V_reg_n_0_[17]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[22]\,
      I1 => max_duty_V_read_reg_795(22),
      I2 => \accumulator_V_reg_n_0_[23]\,
      I3 => max_duty_V_read_reg_795(23),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[20]\,
      I1 => max_duty_V_read_reg_795(20),
      I2 => \accumulator_V_reg_n_0_[21]\,
      I3 => max_duty_V_read_reg_795(21),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[18]\,
      I1 => max_duty_V_read_reg_795(18),
      I2 => \accumulator_V_reg_n_0_[19]\,
      I3 => max_duty_V_read_reg_795(19),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_0\,
      CO(3) => tmp_2_fu_203_p2,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[16]\,
      I1 => max_duty_V_read_reg_795(16),
      I2 => \accumulator_V_reg_n_0_[17]\,
      I3 => max_duty_V_read_reg_795(17),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_0\,
      CO(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_0\,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(22),
      I1 => \accumulator_V_reg_n_0_[22]\,
      I2 => \accumulator_V_reg_n_0_[23]\,
      I3 => period_V_read_reg_789(23),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(20),
      I1 => \accumulator_V_reg_n_0_[20]\,
      I2 => \accumulator_V_reg_n_0_[21]\,
      I3 => period_V_read_reg_789(21),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(18),
      I1 => \accumulator_V_reg_n_0_[18]\,
      I2 => \accumulator_V_reg_n_0_[19]\,
      I3 => period_V_read_reg_789(19),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(16),
      I1 => \accumulator_V_reg_n_0_[16]\,
      I2 => \accumulator_V_reg_n_0_[17]\,
      I3 => period_V_read_reg_789(17),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(22),
      I1 => \accumulator_V_reg_n_0_[22]\,
      I2 => period_V_read_reg_789(23),
      I3 => \accumulator_V_reg_n_0_[23]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(20),
      I1 => \accumulator_V_reg_n_0_[20]\,
      I2 => period_V_read_reg_789(21),
      I3 => \accumulator_V_reg_n_0_[21]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(18),
      I1 => \accumulator_V_reg_n_0_[18]\,
      I2 => period_V_read_reg_789(19),
      I3 => \accumulator_V_reg_n_0_[19]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(16),
      I1 => \accumulator_V_reg_n_0_[16]\,
      I2 => period_V_read_reg_789(17),
      I3 => \accumulator_V_reg_n_0_[17]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_0\,
      CO(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_0\,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_0\,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[14]\,
      I1 => max_duty_V_read_reg_795(14),
      I2 => max_duty_V_read_reg_795(15),
      I3 => \accumulator_V_reg_n_0_[15]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[12]\,
      I1 => max_duty_V_read_reg_795(12),
      I2 => max_duty_V_read_reg_795(13),
      I3 => \accumulator_V_reg_n_0_[13]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[10]\,
      I1 => max_duty_V_read_reg_795(10),
      I2 => max_duty_V_read_reg_795(11),
      I3 => \accumulator_V_reg_n_0_[11]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[8]\,
      I1 => max_duty_V_read_reg_795(8),
      I2 => max_duty_V_read_reg_795(9),
      I3 => \accumulator_V_reg_n_0_[9]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[14]\,
      I1 => max_duty_V_read_reg_795(14),
      I2 => \accumulator_V_reg_n_0_[15]\,
      I3 => max_duty_V_read_reg_795(15),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[12]\,
      I1 => max_duty_V_read_reg_795(12),
      I2 => \accumulator_V_reg_n_0_[13]\,
      I3 => max_duty_V_read_reg_795(13),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[10]\,
      I1 => max_duty_V_read_reg_795(10),
      I2 => \accumulator_V_reg_n_0_[11]\,
      I3 => max_duty_V_read_reg_795(11),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[8]\,
      I1 => max_duty_V_read_reg_795(8),
      I2 => \accumulator_V_reg_n_0_[9]\,
      I3 => max_duty_V_read_reg_795(9),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_0\,
      CO(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_1\,
      CO(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_2\,
      CO(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66_n_0\,
      DI(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67_n_0\,
      DI(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68_n_0\,
      DI(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69_n_0\,
      O(3 downto 0) => \NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70_n_0\,
      S(2) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71_n_0\,
      S(1) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72_n_0\,
      S(0) => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[30]\,
      I1 => max_duty_V_read_reg_795(30),
      I2 => max_duty_V_read_reg_795(31),
      I3 => \accumulator_V_reg_n_0_[31]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(14),
      I1 => \accumulator_V_reg_n_0_[14]\,
      I2 => \accumulator_V_reg_n_0_[15]\,
      I3 => period_V_read_reg_789(15),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(12),
      I1 => \accumulator_V_reg_n_0_[12]\,
      I2 => \accumulator_V_reg_n_0_[13]\,
      I3 => period_V_read_reg_789(13),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(10),
      I1 => \accumulator_V_reg_n_0_[10]\,
      I2 => \accumulator_V_reg_n_0_[11]\,
      I3 => period_V_read_reg_789(11),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(8),
      I1 => \accumulator_V_reg_n_0_[8]\,
      I2 => \accumulator_V_reg_n_0_[9]\,
      I3 => period_V_read_reg_789(9),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(14),
      I1 => \accumulator_V_reg_n_0_[14]\,
      I2 => period_V_read_reg_789(15),
      I3 => \accumulator_V_reg_n_0_[15]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(12),
      I1 => \accumulator_V_reg_n_0_[12]\,
      I2 => period_V_read_reg_789(13),
      I3 => \accumulator_V_reg_n_0_[13]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(10),
      I1 => \accumulator_V_reg_n_0_[10]\,
      I2 => period_V_read_reg_789(11),
      I3 => \accumulator_V_reg_n_0_[11]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(8),
      I1 => \accumulator_V_reg_n_0_[8]\,
      I2 => period_V_read_reg_789(9),
      I3 => \accumulator_V_reg_n_0_[9]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[6]\,
      I1 => max_duty_V_read_reg_795(6),
      I2 => max_duty_V_read_reg_795(7),
      I3 => \accumulator_V_reg_n_0_[7]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[4]\,
      I1 => max_duty_V_read_reg_795(4),
      I2 => max_duty_V_read_reg_795(5),
      I3 => \accumulator_V_reg_n_0_[5]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[28]\,
      I1 => max_duty_V_read_reg_795(28),
      I2 => max_duty_V_read_reg_795(29),
      I3 => \accumulator_V_reg_n_0_[29]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[2]\,
      I1 => max_duty_V_read_reg_795(2),
      I2 => max_duty_V_read_reg_795(3),
      I3 => \accumulator_V_reg_n_0_[3]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[0]\,
      I1 => max_duty_V_read_reg_795(0),
      I2 => max_duty_V_read_reg_795(1),
      I3 => \accumulator_V_reg_n_0_[1]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[6]\,
      I1 => max_duty_V_read_reg_795(6),
      I2 => \accumulator_V_reg_n_0_[7]\,
      I3 => max_duty_V_read_reg_795(7),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[4]\,
      I1 => max_duty_V_read_reg_795(4),
      I2 => \accumulator_V_reg_n_0_[5]\,
      I3 => max_duty_V_read_reg_795(5),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[2]\,
      I1 => max_duty_V_read_reg_795(2),
      I2 => \accumulator_V_reg_n_0_[3]\,
      I3 => max_duty_V_read_reg_795(3),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[0]\,
      I1 => max_duty_V_read_reg_795(0),
      I2 => \accumulator_V_reg_n_0_[1]\,
      I3 => max_duty_V_read_reg_795(1),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(6),
      I1 => \accumulator_V_reg_n_0_[6]\,
      I2 => \accumulator_V_reg_n_0_[7]\,
      I3 => period_V_read_reg_789(7),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(4),
      I1 => \accumulator_V_reg_n_0_[4]\,
      I2 => \accumulator_V_reg_n_0_[5]\,
      I3 => period_V_read_reg_789(5),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(2),
      I1 => \accumulator_V_reg_n_0_[2]\,
      I2 => \accumulator_V_reg_n_0_[3]\,
      I3 => period_V_read_reg_789(3),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => period_V_read_reg_789(0),
      I1 => \accumulator_V_reg_n_0_[0]\,
      I2 => \accumulator_V_reg_n_0_[1]\,
      I3 => period_V_read_reg_789(1),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[26]\,
      I1 => max_duty_V_read_reg_795(26),
      I2 => max_duty_V_read_reg_795(27),
      I3 => \accumulator_V_reg_n_0_[27]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(6),
      I1 => \accumulator_V_reg_n_0_[6]\,
      I2 => period_V_read_reg_789(7),
      I3 => \accumulator_V_reg_n_0_[7]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(4),
      I1 => \accumulator_V_reg_n_0_[4]\,
      I2 => period_V_read_reg_789(5),
      I3 => \accumulator_V_reg_n_0_[5]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(2),
      I1 => \accumulator_V_reg_n_0_[2]\,
      I2 => period_V_read_reg_789(3),
      I3 => \accumulator_V_reg_n_0_[3]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => period_V_read_reg_789(0),
      I1 => \accumulator_V_reg_n_0_[0]\,
      I2 => period_V_read_reg_789(1),
      I3 => \accumulator_V_reg_n_0_[1]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[24]\,
      I1 => max_duty_V_read_reg_795(24),
      I2 => max_duty_V_read_reg_795(25),
      I3 => \accumulator_V_reg_n_0_[25]\,
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8_n_0\
    );
\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[30]\,
      I1 => max_duty_V_read_reg_795(30),
      I2 => \accumulator_V_reg_n_0_[31]\,
      I3 => max_duty_V_read_reg_795(31),
      O => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9_n_0\
    );
\ap_reg_pp0_iter1_tmp_3_reg_843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => tmp_3_reg_843,
      Q => ap_reg_pp0_iter1_tmp_3_reg_843,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_6_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => tmp_6_reg_838,
      Q => ap_reg_pp0_iter1_tmp_6_reg_838,
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      R => '0'
    );
\ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      Q => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_reg_967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_cond_reg_967,
      Q => ap_reg_pp0_iter2_or_cond_reg_967,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp2_reg_849_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_n_0\,
      Q => ap_reg_pp0_iter2_tmp2_reg_849,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_3_reg_843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_reg_pp0_iter1_tmp_3_reg_843,
      Q => ap_reg_pp0_iter2_tmp_3_reg_843,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_reg_961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_reg_961,
      Q => ap_reg_pp0_iter2_tmp_reg_961,
      R => '0'
    );
\max_duty_V_read_reg_795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(0),
      Q => max_duty_V_read_reg_795(0),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(10),
      Q => max_duty_V_read_reg_795(10),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(11),
      Q => max_duty_V_read_reg_795(11),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(12),
      Q => max_duty_V_read_reg_795(12),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(13),
      Q => max_duty_V_read_reg_795(13),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(14),
      Q => max_duty_V_read_reg_795(14),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(15),
      Q => max_duty_V_read_reg_795(15),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(16),
      Q => max_duty_V_read_reg_795(16),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(17),
      Q => max_duty_V_read_reg_795(17),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(18),
      Q => max_duty_V_read_reg_795(18),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(19),
      Q => max_duty_V_read_reg_795(19),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(1),
      Q => max_duty_V_read_reg_795(1),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(20),
      Q => max_duty_V_read_reg_795(20),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(21),
      Q => max_duty_V_read_reg_795(21),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(22),
      Q => max_duty_V_read_reg_795(22),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(23),
      Q => max_duty_V_read_reg_795(23),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(24),
      Q => max_duty_V_read_reg_795(24),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(25),
      Q => max_duty_V_read_reg_795(25),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(26),
      Q => max_duty_V_read_reg_795(26),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(27),
      Q => max_duty_V_read_reg_795(27),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(28),
      Q => max_duty_V_read_reg_795(28),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(29),
      Q => max_duty_V_read_reg_795(29),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(2),
      Q => max_duty_V_read_reg_795(2),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(30),
      Q => max_duty_V_read_reg_795(30),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(31),
      Q => max_duty_V_read_reg_795(31),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(3),
      Q => max_duty_V_read_reg_795(3),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(4),
      Q => max_duty_V_read_reg_795(4),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(5),
      Q => max_duty_V_read_reg_795(5),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(6),
      Q => max_duty_V_read_reg_795(6),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(7),
      Q => max_duty_V_read_reg_795(7),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(8),
      Q => max_duty_V_read_reg_795(8),
      R => '0'
    );
\max_duty_V_read_reg_795_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => max_duty_V(9),
      Q => max_duty_V_read_reg_795(9),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(0),
      Q => min_duty_V_read_reg_802(0),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(10),
      Q => min_duty_V_read_reg_802(10),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(11),
      Q => min_duty_V_read_reg_802(11),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(12),
      Q => min_duty_V_read_reg_802(12),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(13),
      Q => min_duty_V_read_reg_802(13),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(14),
      Q => min_duty_V_read_reg_802(14),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(15),
      Q => min_duty_V_read_reg_802(15),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(16),
      Q => min_duty_V_read_reg_802(16),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(17),
      Q => min_duty_V_read_reg_802(17),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(18),
      Q => min_duty_V_read_reg_802(18),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(19),
      Q => min_duty_V_read_reg_802(19),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(1),
      Q => min_duty_V_read_reg_802(1),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(20),
      Q => min_duty_V_read_reg_802(20),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(21),
      Q => min_duty_V_read_reg_802(21),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(22),
      Q => min_duty_V_read_reg_802(22),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(23),
      Q => min_duty_V_read_reg_802(23),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(24),
      Q => min_duty_V_read_reg_802(24),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(25),
      Q => min_duty_V_read_reg_802(25),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(26),
      Q => min_duty_V_read_reg_802(26),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(27),
      Q => min_duty_V_read_reg_802(27),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(28),
      Q => min_duty_V_read_reg_802(28),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(29),
      Q => min_duty_V_read_reg_802(29),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(2),
      Q => min_duty_V_read_reg_802(2),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(30),
      Q => min_duty_V_read_reg_802(30),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(31),
      Q => min_duty_V_read_reg_802(31),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(3),
      Q => min_duty_V_read_reg_802(3),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(4),
      Q => min_duty_V_read_reg_802(4),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(5),
      Q => min_duty_V_read_reg_802(5),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(6),
      Q => min_duty_V_read_reg_802(6),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(7),
      Q => min_duty_V_read_reg_802(7),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(8),
      Q => min_duty_V_read_reg_802(8),
      R => '0'
    );
\min_duty_V_read_reg_802_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => min_duty_V(9),
      Q => min_duty_V_read_reg_802(9),
      R => '0'
    );
\or_cond_reg_967[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_4_fu_337_p2,
      I1 => ap_reg_pp0_iter1_tmp_6_reg_838,
      O => or_cond_fu_341_p2
    );
\or_cond_reg_967[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(57),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      I2 => tmp_s_fu_307_p3(58),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      O => \or_cond_reg_967[0]_i_10_n_0\
    );
\or_cond_reg_967[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(55),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      I2 => tmp_s_fu_307_p3(56),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      O => \or_cond_reg_967[0]_i_11_n_0\
    );
\or_cond_reg_967[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      I1 => tmp_s_fu_307_p3(53),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      I3 => tmp_s_fu_307_p3(54),
      O => \or_cond_reg_967[0]_i_13_n_0\
    );
\or_cond_reg_967[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      I1 => tmp_s_fu_307_p3(51),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      I3 => tmp_s_fu_307_p3(52),
      O => \or_cond_reg_967[0]_i_14_n_0\
    );
\or_cond_reg_967[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      I1 => tmp_s_fu_307_p3(49),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      I3 => tmp_s_fu_307_p3(50),
      O => \or_cond_reg_967[0]_i_15_n_0\
    );
\or_cond_reg_967[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      I1 => tmp_s_fu_307_p3(47),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      I3 => tmp_s_fu_307_p3(48),
      O => \or_cond_reg_967[0]_i_16_n_0\
    );
\or_cond_reg_967[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(53),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      I2 => tmp_s_fu_307_p3(54),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      O => \or_cond_reg_967[0]_i_17_n_0\
    );
\or_cond_reg_967[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(51),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      I2 => tmp_s_fu_307_p3(52),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      O => \or_cond_reg_967[0]_i_18_n_0\
    );
\or_cond_reg_967[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(49),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      I2 => tmp_s_fu_307_p3(50),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      O => \or_cond_reg_967[0]_i_19_n_0\
    );
\or_cond_reg_967[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(47),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      I2 => tmp_s_fu_307_p3(48),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      O => \or_cond_reg_967[0]_i_20_n_0\
    );
\or_cond_reg_967[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      I1 => tmp_s_fu_307_p3(45),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      I3 => tmp_s_fu_307_p3(46),
      O => \or_cond_reg_967[0]_i_22_n_0\
    );
\or_cond_reg_967[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      I1 => tmp_s_fu_307_p3(43),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      I3 => tmp_s_fu_307_p3(44),
      O => \or_cond_reg_967[0]_i_23_n_0\
    );
\or_cond_reg_967[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      I1 => tmp_s_fu_307_p3(41),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      I3 => tmp_s_fu_307_p3(42),
      O => \or_cond_reg_967[0]_i_24_n_0\
    );
\or_cond_reg_967[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      I1 => tmp_s_fu_307_p3(39),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      I3 => tmp_s_fu_307_p3(40),
      O => \or_cond_reg_967[0]_i_25_n_0\
    );
\or_cond_reg_967[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(45),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      I2 => tmp_s_fu_307_p3(46),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      O => \or_cond_reg_967[0]_i_26_n_0\
    );
\or_cond_reg_967[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(43),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      I2 => tmp_s_fu_307_p3(44),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      O => \or_cond_reg_967[0]_i_27_n_0\
    );
\or_cond_reg_967[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(41),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      I2 => tmp_s_fu_307_p3(42),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      O => \or_cond_reg_967[0]_i_28_n_0\
    );
\or_cond_reg_967[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(39),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      I2 => tmp_s_fu_307_p3(40),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      O => \or_cond_reg_967[0]_i_29_n_0\
    );
\or_cond_reg_967[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      I1 => tmp_s_fu_307_p3(37),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      I3 => tmp_s_fu_307_p3(38),
      O => \or_cond_reg_967[0]_i_30_n_0\
    );
\or_cond_reg_967[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      I1 => tmp_s_fu_307_p3(35),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      I3 => tmp_s_fu_307_p3(36),
      O => \or_cond_reg_967[0]_i_31_n_0\
    );
\or_cond_reg_967[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      I1 => tmp_s_fu_307_p3(33),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      I3 => tmp_s_fu_307_p3(34),
      O => \or_cond_reg_967[0]_i_32_n_0\
    );
\or_cond_reg_967[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      I1 => tmp_s_fu_307_p3(31),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      I3 => tmp_s_fu_307_p3(32),
      O => \or_cond_reg_967[0]_i_33_n_0\
    );
\or_cond_reg_967[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(37),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      I2 => tmp_s_fu_307_p3(38),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      O => \or_cond_reg_967[0]_i_34_n_0\
    );
\or_cond_reg_967[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(35),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      I2 => tmp_s_fu_307_p3(36),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      O => \or_cond_reg_967[0]_i_35_n_0\
    );
\or_cond_reg_967[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(33),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      I2 => tmp_s_fu_307_p3(34),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      O => \or_cond_reg_967[0]_i_36_n_0\
    );
\or_cond_reg_967[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(31),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      I2 => tmp_s_fu_307_p3(32),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      O => \or_cond_reg_967[0]_i_37_n_0\
    );
\or_cond_reg_967[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      I1 => tmp_s_fu_307_p3(61),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      I3 => tmp_s_fu_307_p3(62),
      O => \or_cond_reg_967[0]_i_4_n_0\
    );
\or_cond_reg_967[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      I1 => tmp_s_fu_307_p3(59),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      I3 => tmp_s_fu_307_p3(60),
      O => \or_cond_reg_967[0]_i_5_n_0\
    );
\or_cond_reg_967[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      I1 => tmp_s_fu_307_p3(57),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      I3 => tmp_s_fu_307_p3(58),
      O => \or_cond_reg_967[0]_i_6_n_0\
    );
\or_cond_reg_967[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      I1 => tmp_s_fu_307_p3(55),
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      I3 => tmp_s_fu_307_p3(56),
      O => \or_cond_reg_967[0]_i_7_n_0\
    );
\or_cond_reg_967[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(61),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      I2 => tmp_s_fu_307_p3(62),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      O => \or_cond_reg_967[0]_i_8_n_0\
    );
\or_cond_reg_967[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(59),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      I2 => tmp_s_fu_307_p3(60),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      O => \or_cond_reg_967[0]_i_9_n_0\
    );
\or_cond_reg_967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_cond_fu_341_p2,
      Q => or_cond_reg_967,
      R => '0'
    );
\or_cond_reg_967_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_967_reg[0]_i_21_n_0\,
      CO(3) => \or_cond_reg_967_reg[0]_i_12_n_0\,
      CO(2) => \or_cond_reg_967_reg[0]_i_12_n_1\,
      CO(1) => \or_cond_reg_967_reg[0]_i_12_n_2\,
      CO(0) => \or_cond_reg_967_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_reg_967[0]_i_22_n_0\,
      DI(2) => \or_cond_reg_967[0]_i_23_n_0\,
      DI(1) => \or_cond_reg_967[0]_i_24_n_0\,
      DI(0) => \or_cond_reg_967[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_or_cond_reg_967_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_967[0]_i_26_n_0\,
      S(2) => \or_cond_reg_967[0]_i_27_n_0\,
      S(1) => \or_cond_reg_967[0]_i_28_n_0\,
      S(0) => \or_cond_reg_967[0]_i_29_n_0\
    );
\or_cond_reg_967_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_967_reg[0]_i_3_n_0\,
      CO(3) => tmp_4_fu_337_p2,
      CO(2) => \or_cond_reg_967_reg[0]_i_2_n_1\,
      CO(1) => \or_cond_reg_967_reg[0]_i_2_n_2\,
      CO(0) => \or_cond_reg_967_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_reg_967[0]_i_4_n_0\,
      DI(2) => \or_cond_reg_967[0]_i_5_n_0\,
      DI(1) => \or_cond_reg_967[0]_i_6_n_0\,
      DI(0) => \or_cond_reg_967[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_or_cond_reg_967_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_967[0]_i_8_n_0\,
      S(2) => \or_cond_reg_967[0]_i_9_n_0\,
      S(1) => \or_cond_reg_967[0]_i_10_n_0\,
      S(0) => \or_cond_reg_967[0]_i_11_n_0\
    );
\or_cond_reg_967_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond_reg_967_reg[0]_i_21_n_0\,
      CO(2) => \or_cond_reg_967_reg[0]_i_21_n_1\,
      CO(1) => \or_cond_reg_967_reg[0]_i_21_n_2\,
      CO(0) => \or_cond_reg_967_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_reg_967[0]_i_30_n_0\,
      DI(2) => \or_cond_reg_967[0]_i_31_n_0\,
      DI(1) => \or_cond_reg_967[0]_i_32_n_0\,
      DI(0) => \or_cond_reg_967[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_or_cond_reg_967_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_967[0]_i_34_n_0\,
      S(2) => \or_cond_reg_967[0]_i_35_n_0\,
      S(1) => \or_cond_reg_967[0]_i_36_n_0\,
      S(0) => \or_cond_reg_967[0]_i_37_n_0\
    );
\or_cond_reg_967_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_967_reg[0]_i_12_n_0\,
      CO(3) => \or_cond_reg_967_reg[0]_i_3_n_0\,
      CO(2) => \or_cond_reg_967_reg[0]_i_3_n_1\,
      CO(1) => \or_cond_reg_967_reg[0]_i_3_n_2\,
      CO(0) => \or_cond_reg_967_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_reg_967[0]_i_13_n_0\,
      DI(2) => \or_cond_reg_967[0]_i_14_n_0\,
      DI(1) => \or_cond_reg_967[0]_i_15_n_0\,
      DI(0) => \or_cond_reg_967[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_or_cond_reg_967_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_967[0]_i_17_n_0\,
      S(2) => \or_cond_reg_967[0]_i_18_n_0\,
      S(1) => \or_cond_reg_967[0]_i_19_n_0\,
      S(0) => \or_cond_reg_967[0]_i_20_n_0\
    );
\out_V[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C0CFC0"
    )
        port map (
      I0 => tmp9_demorgan_fu_722_p4(0),
      I1 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      I3 => \p_out_p_V_load_reg_1191_reg_n_0_[0]\,
      I4 => ap_reg_pp0_iter2_or_cond_reg_967,
      O => out_V(0)
    );
\out_V[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C0CFC0"
    )
        port map (
      I0 => tmp_12_1_cast_fu_688_p1(1),
      I1 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      I3 => \p_out_p_V_load_reg_1191_reg_n_0_[1]\,
      I4 => ap_reg_pp0_iter2_or_cond_reg_967,
      O => out_V(1)
    );
\out_V[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C0CFC0"
    )
        port map (
      I0 => tmp5_demorgan_cast_fu_707_p1(2),
      I1 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      I3 => \p_out_p_V_load_reg_1191_reg_n_0_[2]\,
      I4 => ap_reg_pp0_iter2_or_cond_reg_967,
      O => out_V(2)
    );
\out_V[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C0CFC0"
    )
        port map (
      I0 => tmp5_demorgan_cast_fu_707_p1(3),
      I1 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      I3 => \p_out_p_V_load_reg_1191_reg_n_0_[3]\,
      I4 => ap_reg_pp0_iter2_or_cond_reg_967,
      O => out_V(3)
    );
\out_V[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C0CFC0"
    )
        port map (
      I0 => tmp5_demorgan_cast_fu_707_p1(4),
      I1 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      I3 => \p_out_p_V_load_reg_1191_reg_n_0_[4]\,
      I4 => ap_reg_pp0_iter2_or_cond_reg_967,
      O => out_V(4)
    );
\out_V[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C0CFC0"
    )
        port map (
      I0 => tmp9_demorgan_fu_722_p4(5),
      I1 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      I3 => \p_out_p_V_load_reg_1191_reg_n_0_[5]\,
      I4 => ap_reg_pp0_iter2_or_cond_reg_967,
      O => out_V(5)
    );
\out_p_V[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => \p_out_p_V_load_reg_1191_reg_n_0_[0]\,
      I3 => tmp9_demorgan_fu_722_p4(0),
      O => p_out_p_V_new_1_4_fu_768_p3(0)
    );
\out_p_V[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => \p_out_p_V_load_reg_1191_reg_n_0_[1]\,
      I3 => tmp_12_1_cast_fu_688_p1(1),
      O => p_out_p_V_new_1_4_fu_768_p3(1)
    );
\out_p_V[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => \p_out_p_V_load_reg_1191_reg_n_0_[2]\,
      I3 => tmp5_demorgan_cast_fu_707_p1(2),
      O => p_out_p_V_new_1_4_fu_768_p3(2)
    );
\out_p_V[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => \p_out_p_V_load_reg_1191_reg_n_0_[3]\,
      I3 => tmp5_demorgan_cast_fu_707_p1(3),
      O => p_out_p_V_new_1_4_fu_768_p3(3)
    );
\out_p_V[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => \p_out_p_V_load_reg_1191_reg_n_0_[4]\,
      I3 => tmp5_demorgan_cast_fu_707_p1(4),
      O => p_out_p_V_new_1_4_fu_768_p3(4)
    );
\out_p_V[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond_reg_967,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I4 => p_out_p_V_flag_1_reg_1202,
      O => out_p_V
    );
\out_p_V[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_out_p_V_flag_1_reg_1202,
      I1 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      O => out_p_V0
    );
\out_p_V[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_3_reg_843,
      I1 => ap_reg_pp0_iter2_tmp2_reg_849,
      I2 => \p_out_p_V_load_reg_1191_reg_n_0_[5]\,
      I3 => tmp9_demorgan_fu_722_p4(5),
      O => p_out_p_V_new_1_4_fu_768_p3(5)
    );
\out_p_V_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => out_p_V0,
      D => p_out_p_V_new_1_4_fu_768_p3(0),
      Q => \out_p_V_reg_n_0_[0]\,
      S => out_p_V
    );
\out_p_V_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => out_p_V0,
      D => p_out_p_V_new_1_4_fu_768_p3(1),
      Q => \out_p_V_reg_n_0_[1]\,
      S => out_p_V
    );
\out_p_V_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => out_p_V0,
      D => p_out_p_V_new_1_4_fu_768_p3(2),
      Q => \out_p_V_reg_n_0_[2]\,
      S => out_p_V
    );
\out_p_V_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => out_p_V0,
      D => p_out_p_V_new_1_4_fu_768_p3(3),
      Q => \out_p_V_reg_n_0_[3]\,
      S => out_p_V
    );
\out_p_V_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => out_p_V0,
      D => p_out_p_V_new_1_4_fu_768_p3(4),
      Q => \out_p_V_reg_n_0_[4]\,
      S => out_p_V
    );
\out_p_V_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => out_p_V0,
      D => p_out_p_V_new_1_4_fu_768_p3(5),
      Q => \out_p_V_reg_n_0_[5]\,
      S => out_p_V
    );
\p_Val2_1_reg_951_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(31),
      Q => p_Val2_1_reg_951(31),
      R => '0'
    );
\p_Val2_1_reg_951_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(32),
      Q => p_Val2_1_reg_951(32),
      R => '0'
    );
\p_Val2_1_reg_951_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(33),
      Q => p_Val2_1_reg_951(33),
      R => '0'
    );
\p_Val2_1_reg_951_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(34),
      Q => p_Val2_1_reg_951(34),
      R => '0'
    );
\p_Val2_1_reg_951_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(35),
      Q => p_Val2_1_reg_951(35),
      R => '0'
    );
\p_Val2_1_reg_951_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(36),
      Q => p_Val2_1_reg_951(36),
      R => '0'
    );
\p_Val2_1_reg_951_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(37),
      Q => p_Val2_1_reg_951(37),
      R => '0'
    );
\p_Val2_1_reg_951_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(38),
      Q => p_Val2_1_reg_951(38),
      R => '0'
    );
\p_Val2_1_reg_951_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(39),
      Q => p_Val2_1_reg_951(39),
      R => '0'
    );
\p_Val2_1_reg_951_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(40),
      Q => p_Val2_1_reg_951(40),
      R => '0'
    );
\p_Val2_1_reg_951_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(41),
      Q => p_Val2_1_reg_951(41),
      R => '0'
    );
\p_Val2_1_reg_951_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(42),
      Q => p_Val2_1_reg_951(42),
      R => '0'
    );
\p_Val2_1_reg_951_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(43),
      Q => p_Val2_1_reg_951(43),
      R => '0'
    );
\p_Val2_1_reg_951_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(44),
      Q => p_Val2_1_reg_951(44),
      R => '0'
    );
\p_Val2_1_reg_951_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(45),
      Q => p_Val2_1_reg_951(45),
      R => '0'
    );
\p_Val2_1_reg_951_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(46),
      Q => p_Val2_1_reg_951(46),
      R => '0'
    );
\p_Val2_1_reg_951_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(47),
      Q => p_Val2_1_reg_951(47),
      R => '0'
    );
\p_Val2_1_reg_951_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(48),
      Q => p_Val2_1_reg_951(48),
      R => '0'
    );
\p_Val2_1_reg_951_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(49),
      Q => p_Val2_1_reg_951(49),
      R => '0'
    );
\p_Val2_1_reg_951_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(50),
      Q => p_Val2_1_reg_951(50),
      R => '0'
    );
\p_Val2_1_reg_951_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(51),
      Q => p_Val2_1_reg_951(51),
      R => '0'
    );
\p_Val2_1_reg_951_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(52),
      Q => p_Val2_1_reg_951(52),
      R => '0'
    );
\p_Val2_1_reg_951_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(53),
      Q => p_Val2_1_reg_951(53),
      R => '0'
    );
\p_Val2_1_reg_951_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(54),
      Q => p_Val2_1_reg_951(54),
      R => '0'
    );
\p_Val2_1_reg_951_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(55),
      Q => p_Val2_1_reg_951(55),
      R => '0'
    );
\p_Val2_1_reg_951_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(56),
      Q => p_Val2_1_reg_951(56),
      R => '0'
    );
\p_Val2_1_reg_951_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(57),
      Q => p_Val2_1_reg_951(57),
      R => '0'
    );
\p_Val2_1_reg_951_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(58),
      Q => p_Val2_1_reg_951(58),
      R => '0'
    );
\p_Val2_1_reg_951_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(59),
      Q => p_Val2_1_reg_951(59),
      R => '0'
    );
\p_Val2_1_reg_951_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(60),
      Q => p_Val2_1_reg_951(60),
      R => '0'
    );
\p_Val2_1_reg_951_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(61),
      Q => p_Val2_1_reg_951(61),
      R => '0'
    );
\p_Val2_1_reg_951_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(62),
      Q => p_Val2_1_reg_951(62),
      R => '0'
    );
\p_Val2_1_reg_951_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(63),
      Q => p_Val2_1_reg_951(63),
      R => '0'
    );
\p_Val2_1_reg_951_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(64),
      Q => p_Val2_1_reg_951(64),
      R => '0'
    );
\p_Val2_2_reg_996_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(31),
      Q => p_Val2_2_reg_996(31),
      R => '0'
    );
\p_Val2_2_reg_996_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(32),
      Q => p_Val2_2_reg_996(32),
      R => '0'
    );
\p_Val2_2_reg_996_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(33),
      Q => p_Val2_2_reg_996(33),
      R => '0'
    );
\p_Val2_2_reg_996_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(34),
      Q => p_Val2_2_reg_996(34),
      R => '0'
    );
\p_Val2_2_reg_996_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(35),
      Q => p_Val2_2_reg_996(35),
      R => '0'
    );
\p_Val2_2_reg_996_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(36),
      Q => p_Val2_2_reg_996(36),
      R => '0'
    );
\p_Val2_2_reg_996_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(37),
      Q => p_Val2_2_reg_996(37),
      R => '0'
    );
\p_Val2_2_reg_996_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(38),
      Q => p_Val2_2_reg_996(38),
      R => '0'
    );
\p_Val2_2_reg_996_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(39),
      Q => p_Val2_2_reg_996(39),
      R => '0'
    );
\p_Val2_2_reg_996_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(40),
      Q => p_Val2_2_reg_996(40),
      R => '0'
    );
\p_Val2_2_reg_996_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(41),
      Q => p_Val2_2_reg_996(41),
      R => '0'
    );
\p_Val2_2_reg_996_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(42),
      Q => p_Val2_2_reg_996(42),
      R => '0'
    );
\p_Val2_2_reg_996_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(43),
      Q => p_Val2_2_reg_996(43),
      R => '0'
    );
\p_Val2_2_reg_996_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(44),
      Q => p_Val2_2_reg_996(44),
      R => '0'
    );
\p_Val2_2_reg_996_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(45),
      Q => p_Val2_2_reg_996(45),
      R => '0'
    );
\p_Val2_2_reg_996_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(46),
      Q => p_Val2_2_reg_996(46),
      R => '0'
    );
\p_Val2_2_reg_996_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(47),
      Q => p_Val2_2_reg_996(47),
      R => '0'
    );
\p_Val2_2_reg_996_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(48),
      Q => p_Val2_2_reg_996(48),
      R => '0'
    );
\p_Val2_2_reg_996_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(49),
      Q => p_Val2_2_reg_996(49),
      R => '0'
    );
\p_Val2_2_reg_996_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(50),
      Q => p_Val2_2_reg_996(50),
      R => '0'
    );
\p_Val2_2_reg_996_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(51),
      Q => p_Val2_2_reg_996(51),
      R => '0'
    );
\p_Val2_2_reg_996_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(52),
      Q => p_Val2_2_reg_996(52),
      R => '0'
    );
\p_Val2_2_reg_996_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(53),
      Q => p_Val2_2_reg_996(53),
      R => '0'
    );
\p_Val2_2_reg_996_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(54),
      Q => p_Val2_2_reg_996(54),
      R => '0'
    );
\p_Val2_2_reg_996_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(55),
      Q => p_Val2_2_reg_996(55),
      R => '0'
    );
\p_Val2_2_reg_996_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(56),
      Q => p_Val2_2_reg_996(56),
      R => '0'
    );
\p_Val2_2_reg_996_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(57),
      Q => p_Val2_2_reg_996(57),
      R => '0'
    );
\p_Val2_2_reg_996_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(58),
      Q => p_Val2_2_reg_996(58),
      R => '0'
    );
\p_Val2_2_reg_996_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(59),
      Q => p_Val2_2_reg_996(59),
      R => '0'
    );
\p_Val2_2_reg_996_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(60),
      Q => p_Val2_2_reg_996(60),
      R => '0'
    );
\p_Val2_2_reg_996_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(61),
      Q => p_Val2_2_reg_996(61),
      R => '0'
    );
\p_Val2_2_reg_996_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(62),
      Q => p_Val2_2_reg_996(62),
      R => '0'
    );
\p_Val2_2_reg_996_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(63),
      Q => p_Val2_2_reg_996(63),
      R => '0'
    );
\p_Val2_2_reg_996_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(64),
      Q => p_Val2_2_reg_996(64),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(31),
      Q => p_Val2_3_reg_1033(31),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(32),
      Q => p_Val2_3_reg_1033(32),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(33),
      Q => p_Val2_3_reg_1033(33),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(34),
      Q => p_Val2_3_reg_1033(34),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(35),
      Q => p_Val2_3_reg_1033(35),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(36),
      Q => p_Val2_3_reg_1033(36),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(37),
      Q => p_Val2_3_reg_1033(37),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(38),
      Q => p_Val2_3_reg_1033(38),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(39),
      Q => p_Val2_3_reg_1033(39),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(40),
      Q => p_Val2_3_reg_1033(40),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(41),
      Q => p_Val2_3_reg_1033(41),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(42),
      Q => p_Val2_3_reg_1033(42),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(43),
      Q => p_Val2_3_reg_1033(43),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(44),
      Q => p_Val2_3_reg_1033(44),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(45),
      Q => p_Val2_3_reg_1033(45),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(46),
      Q => p_Val2_3_reg_1033(46),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(47),
      Q => p_Val2_3_reg_1033(47),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(48),
      Q => p_Val2_3_reg_1033(48),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(49),
      Q => p_Val2_3_reg_1033(49),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(50),
      Q => p_Val2_3_reg_1033(50),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(51),
      Q => p_Val2_3_reg_1033(51),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(52),
      Q => p_Val2_3_reg_1033(52),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(53),
      Q => p_Val2_3_reg_1033(53),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(54),
      Q => p_Val2_3_reg_1033(54),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(55),
      Q => p_Val2_3_reg_1033(55),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(56),
      Q => p_Val2_3_reg_1033(56),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(57),
      Q => p_Val2_3_reg_1033(57),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(58),
      Q => p_Val2_3_reg_1033(58),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(59),
      Q => p_Val2_3_reg_1033(59),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(60),
      Q => p_Val2_3_reg_1033(60),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(61),
      Q => p_Val2_3_reg_1033(61),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(62),
      Q => p_Val2_3_reg_1033(62),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(63),
      Q => p_Val2_3_reg_1033(63),
      R => '0'
    );
\p_Val2_3_reg_1033_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(64),
      Q => p_Val2_3_reg_1033(64),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(31),
      Q => p_Val2_4_reg_1070(31),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(32),
      Q => p_Val2_4_reg_1070(32),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(33),
      Q => p_Val2_4_reg_1070(33),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(34),
      Q => p_Val2_4_reg_1070(34),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(35),
      Q => p_Val2_4_reg_1070(35),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(36),
      Q => p_Val2_4_reg_1070(36),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(37),
      Q => p_Val2_4_reg_1070(37),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(38),
      Q => p_Val2_4_reg_1070(38),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(39),
      Q => p_Val2_4_reg_1070(39),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(40),
      Q => p_Val2_4_reg_1070(40),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(41),
      Q => p_Val2_4_reg_1070(41),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(42),
      Q => p_Val2_4_reg_1070(42),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(43),
      Q => p_Val2_4_reg_1070(43),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(44),
      Q => p_Val2_4_reg_1070(44),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(45),
      Q => p_Val2_4_reg_1070(45),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(46),
      Q => p_Val2_4_reg_1070(46),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(47),
      Q => p_Val2_4_reg_1070(47),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(48),
      Q => p_Val2_4_reg_1070(48),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(49),
      Q => p_Val2_4_reg_1070(49),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(50),
      Q => p_Val2_4_reg_1070(50),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(51),
      Q => p_Val2_4_reg_1070(51),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(52),
      Q => p_Val2_4_reg_1070(52),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(53),
      Q => p_Val2_4_reg_1070(53),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(54),
      Q => p_Val2_4_reg_1070(54),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(55),
      Q => p_Val2_4_reg_1070(55),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(56),
      Q => p_Val2_4_reg_1070(56),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(57),
      Q => p_Val2_4_reg_1070(57),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(58),
      Q => p_Val2_4_reg_1070(58),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(59),
      Q => p_Val2_4_reg_1070(59),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(60),
      Q => p_Val2_4_reg_1070(60),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(61),
      Q => p_Val2_4_reg_1070(61),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(62),
      Q => p_Val2_4_reg_1070(62),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(63),
      Q => p_Val2_4_reg_1070(63),
      R => '0'
    );
\p_Val2_4_reg_1070_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(64),
      Q => p_Val2_4_reg_1070(64),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(31),
      Q => p_Val2_5_reg_1112(31),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(32),
      Q => p_Val2_5_reg_1112(32),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(33),
      Q => p_Val2_5_reg_1112(33),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(34),
      Q => p_Val2_5_reg_1112(34),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(35),
      Q => p_Val2_5_reg_1112(35),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(36),
      Q => p_Val2_5_reg_1112(36),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(37),
      Q => p_Val2_5_reg_1112(37),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(38),
      Q => p_Val2_5_reg_1112(38),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(39),
      Q => p_Val2_5_reg_1112(39),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(40),
      Q => p_Val2_5_reg_1112(40),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(41),
      Q => p_Val2_5_reg_1112(41),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(42),
      Q => p_Val2_5_reg_1112(42),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(43),
      Q => p_Val2_5_reg_1112(43),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(44),
      Q => p_Val2_5_reg_1112(44),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(45),
      Q => p_Val2_5_reg_1112(45),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(46),
      Q => p_Val2_5_reg_1112(46),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(47),
      Q => p_Val2_5_reg_1112(47),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(48),
      Q => p_Val2_5_reg_1112(48),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(49),
      Q => p_Val2_5_reg_1112(49),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(50),
      Q => p_Val2_5_reg_1112(50),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(51),
      Q => p_Val2_5_reg_1112(51),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(52),
      Q => p_Val2_5_reg_1112(52),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(53),
      Q => p_Val2_5_reg_1112(53),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(54),
      Q => p_Val2_5_reg_1112(54),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(55),
      Q => p_Val2_5_reg_1112(55),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(56),
      Q => p_Val2_5_reg_1112(56),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(57),
      Q => p_Val2_5_reg_1112(57),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(58),
      Q => p_Val2_5_reg_1112(58),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(59),
      Q => p_Val2_5_reg_1112(59),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(60),
      Q => p_Val2_5_reg_1112(60),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(61),
      Q => p_Val2_5_reg_1112(61),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(62),
      Q => p_Val2_5_reg_1112(62),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(63),
      Q => p_Val2_5_reg_1112(63),
      R => '0'
    );
\p_Val2_5_reg_1112_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(64),
      Q => p_Val2_5_reg_1112(64),
      R => '0'
    );
\p_Val2_s_reg_921_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(31),
      Q => p_Val2_s_reg_921(31),
      R => '0'
    );
\p_Val2_s_reg_921_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(32),
      Q => p_Val2_s_reg_921(32),
      R => '0'
    );
\p_Val2_s_reg_921_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(33),
      Q => p_Val2_s_reg_921(33),
      R => '0'
    );
\p_Val2_s_reg_921_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(34),
      Q => p_Val2_s_reg_921(34),
      R => '0'
    );
\p_Val2_s_reg_921_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(35),
      Q => p_Val2_s_reg_921(35),
      R => '0'
    );
\p_Val2_s_reg_921_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(36),
      Q => p_Val2_s_reg_921(36),
      R => '0'
    );
\p_Val2_s_reg_921_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(37),
      Q => p_Val2_s_reg_921(37),
      R => '0'
    );
\p_Val2_s_reg_921_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(38),
      Q => p_Val2_s_reg_921(38),
      R => '0'
    );
\p_Val2_s_reg_921_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(39),
      Q => p_Val2_s_reg_921(39),
      R => '0'
    );
\p_Val2_s_reg_921_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(40),
      Q => p_Val2_s_reg_921(40),
      R => '0'
    );
\p_Val2_s_reg_921_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(41),
      Q => p_Val2_s_reg_921(41),
      R => '0'
    );
\p_Val2_s_reg_921_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(42),
      Q => p_Val2_s_reg_921(42),
      R => '0'
    );
\p_Val2_s_reg_921_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(43),
      Q => p_Val2_s_reg_921(43),
      R => '0'
    );
\p_Val2_s_reg_921_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(44),
      Q => p_Val2_s_reg_921(44),
      R => '0'
    );
\p_Val2_s_reg_921_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(45),
      Q => p_Val2_s_reg_921(45),
      R => '0'
    );
\p_Val2_s_reg_921_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(46),
      Q => p_Val2_s_reg_921(46),
      R => '0'
    );
\p_Val2_s_reg_921_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(47),
      Q => p_Val2_s_reg_921(47),
      R => '0'
    );
\p_Val2_s_reg_921_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(48),
      Q => p_Val2_s_reg_921(48),
      R => '0'
    );
\p_Val2_s_reg_921_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(49),
      Q => p_Val2_s_reg_921(49),
      R => '0'
    );
\p_Val2_s_reg_921_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(50),
      Q => p_Val2_s_reg_921(50),
      R => '0'
    );
\p_Val2_s_reg_921_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(51),
      Q => p_Val2_s_reg_921(51),
      R => '0'
    );
\p_Val2_s_reg_921_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(52),
      Q => p_Val2_s_reg_921(52),
      R => '0'
    );
\p_Val2_s_reg_921_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(53),
      Q => p_Val2_s_reg_921(53),
      R => '0'
    );
\p_Val2_s_reg_921_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(54),
      Q => p_Val2_s_reg_921(54),
      R => '0'
    );
\p_Val2_s_reg_921_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(55),
      Q => p_Val2_s_reg_921(55),
      R => '0'
    );
\p_Val2_s_reg_921_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(56),
      Q => p_Val2_s_reg_921(56),
      R => '0'
    );
\p_Val2_s_reg_921_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(57),
      Q => p_Val2_s_reg_921(57),
      R => '0'
    );
\p_Val2_s_reg_921_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(58),
      Q => p_Val2_s_reg_921(58),
      R => '0'
    );
\p_Val2_s_reg_921_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(59),
      Q => p_Val2_s_reg_921(59),
      R => '0'
    );
\p_Val2_s_reg_921_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(60),
      Q => p_Val2_s_reg_921(60),
      R => '0'
    );
\p_Val2_s_reg_921_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(61),
      Q => p_Val2_s_reg_921(61),
      R => '0'
    );
\p_Val2_s_reg_921_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(62),
      Q => p_Val2_s_reg_921(62),
      R => '0'
    );
\p_Val2_s_reg_921_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(63),
      Q => p_Val2_s_reg_921(63),
      R => '0'
    );
\p_Val2_s_reg_921_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(64),
      Q => p_Val2_s_reg_921(64),
      R => '0'
    );
\p_out_p_V_flag_1_reg_1202[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_reg_961,
      I1 => ap_reg_pp0_iter2_or_cond_reg_967,
      I2 => ap_reg_pp0_iter2_tmp2_reg_849,
      O => p_out_p_V_flag_1_fu_676_p2
    );
\p_out_p_V_flag_1_reg_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => p_out_p_V_flag_1_fu_676_p2,
      Q => p_out_p_V_flag_1_reg_1202,
      R => '0'
    );
\p_out_p_V_load_reg_1191[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_reg_pp0_iter2_tmp_reg_961,
      O => p_out_p_V_load_reg_1191
    );
\p_out_p_V_load_reg_1191_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \out_p_V_reg_n_0_[0]\,
      Q => \p_out_p_V_load_reg_1191_reg_n_0_[0]\,
      S => p_out_p_V_load_reg_1191
    );
\p_out_p_V_load_reg_1191_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \out_p_V_reg_n_0_[1]\,
      Q => \p_out_p_V_load_reg_1191_reg_n_0_[1]\,
      S => p_out_p_V_load_reg_1191
    );
\p_out_p_V_load_reg_1191_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \out_p_V_reg_n_0_[2]\,
      Q => \p_out_p_V_load_reg_1191_reg_n_0_[2]\,
      S => p_out_p_V_load_reg_1191
    );
\p_out_p_V_load_reg_1191_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \out_p_V_reg_n_0_[3]\,
      Q => \p_out_p_V_load_reg_1191_reg_n_0_[3]\,
      S => p_out_p_V_load_reg_1191
    );
\p_out_p_V_load_reg_1191_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \out_p_V_reg_n_0_[4]\,
      Q => \p_out_p_V_load_reg_1191_reg_n_0_[4]\,
      S => p_out_p_V_load_reg_1191
    );
\p_out_p_V_load_reg_1191_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \out_p_V_reg_n_0_[5]\,
      Q => \p_out_p_V_load_reg_1191_reg_n_0_[5]\,
      S => p_out_p_V_load_reg_1191
    );
\period_V_read_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(0),
      Q => period_V_read_reg_789(0),
      R => '0'
    );
\period_V_read_reg_789_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(10),
      Q => period_V_read_reg_789(10),
      R => '0'
    );
\period_V_read_reg_789_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(11),
      Q => period_V_read_reg_789(11),
      R => '0'
    );
\period_V_read_reg_789_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(12),
      Q => period_V_read_reg_789(12),
      R => '0'
    );
\period_V_read_reg_789_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(13),
      Q => period_V_read_reg_789(13),
      R => '0'
    );
\period_V_read_reg_789_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(14),
      Q => period_V_read_reg_789(14),
      R => '0'
    );
\period_V_read_reg_789_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(15),
      Q => period_V_read_reg_789(15),
      R => '0'
    );
\period_V_read_reg_789_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(16),
      Q => period_V_read_reg_789(16),
      R => '0'
    );
\period_V_read_reg_789_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(17),
      Q => period_V_read_reg_789(17),
      R => '0'
    );
\period_V_read_reg_789_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(18),
      Q => period_V_read_reg_789(18),
      R => '0'
    );
\period_V_read_reg_789_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(19),
      Q => period_V_read_reg_789(19),
      R => '0'
    );
\period_V_read_reg_789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(1),
      Q => period_V_read_reg_789(1),
      R => '0'
    );
\period_V_read_reg_789_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(20),
      Q => period_V_read_reg_789(20),
      R => '0'
    );
\period_V_read_reg_789_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(21),
      Q => period_V_read_reg_789(21),
      R => '0'
    );
\period_V_read_reg_789_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(22),
      Q => period_V_read_reg_789(22),
      R => '0'
    );
\period_V_read_reg_789_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(23),
      Q => period_V_read_reg_789(23),
      R => '0'
    );
\period_V_read_reg_789_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(24),
      Q => period_V_read_reg_789(24),
      R => '0'
    );
\period_V_read_reg_789_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(25),
      Q => period_V_read_reg_789(25),
      R => '0'
    );
\period_V_read_reg_789_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(26),
      Q => period_V_read_reg_789(26),
      R => '0'
    );
\period_V_read_reg_789_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(27),
      Q => period_V_read_reg_789(27),
      R => '0'
    );
\period_V_read_reg_789_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(28),
      Q => period_V_read_reg_789(28),
      R => '0'
    );
\period_V_read_reg_789_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(29),
      Q => period_V_read_reg_789(29),
      R => '0'
    );
\period_V_read_reg_789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(2),
      Q => period_V_read_reg_789(2),
      R => '0'
    );
\period_V_read_reg_789_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(30),
      Q => period_V_read_reg_789(30),
      R => '0'
    );
\period_V_read_reg_789_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(31),
      Q => period_V_read_reg_789(31),
      R => '0'
    );
\period_V_read_reg_789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(3),
      Q => period_V_read_reg_789(3),
      R => '0'
    );
\period_V_read_reg_789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(4),
      Q => period_V_read_reg_789(4),
      R => '0'
    );
\period_V_read_reg_789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(5),
      Q => period_V_read_reg_789(5),
      R => '0'
    );
\period_V_read_reg_789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(6),
      Q => period_V_read_reg_789(6),
      R => '0'
    );
\period_V_read_reg_789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(7),
      Q => period_V_read_reg_789(7),
      R => '0'
    );
\period_V_read_reg_789_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(8),
      Q => period_V_read_reg_789(8),
      R => '0'
    );
\period_V_read_reg_789_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => period_V(9),
      Q => period_V_read_reg_789(9),
      R => '0'
    );
pwm_add_66s_66ns_cud_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud
     port map (
      Q(33 downto 0) => p_Val2_3_reg_1033(64 downto 31),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_442_p2(32) => grp_fu_442_p2(65),
      grp_fu_442_p2(31 downto 0) => grp_fu_442_p2(62 downto 31),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => tmp_cast_reg_936(32 downto 31)
    );
pwm_add_66s_66ns_cud_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0
     port map (
      Q(33 downto 0) => p_Val2_4_reg_1070(64 downto 31),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_498_p2(32) => grp_fu_498_p2(65),
      grp_fu_498_p2(31 downto 0) => grp_fu_498_p2(62 downto 31),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => tmp_cast_reg_936(32 downto 31)
    );
pwm_add_66s_66ns_cud_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1
     port map (
      Q(31 downto 0) => tmp_cast_reg_936(62 downto 31),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_554_p2(32) => grp_fu_554_p2(65),
      grp_fu_554_p2(31 downto 0) => grp_fu_554_p2(62 downto 31),
      \p_Val2_5_reg_1112_reg[64]\(33 downto 0) => p_Val2_5_reg_1112(64 downto 31)
    );
pwm_add_66s_66ns_cud_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2
     port map (
      Q(33 downto 0) => p_Val2_s_reg_921(64 downto 31),
      ap_clk => ap_clk,
      \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31]\(31 downto 0) => tmp_s_fu_307_p3(62 downto 31),
      grp_fu_318_p2(32) => grp_fu_318_p2(65),
      grp_fu_318_p2(31 downto 0) => grp_fu_318_p2(62 downto 31)
    );
pwm_add_66s_66ns_cud_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3
     port map (
      Q(33 downto 0) => p_Val2_1_reg_951(64 downto 31),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_359_p2(32) => grp_fu_359_p2(65),
      grp_fu_359_p2(31 downto 0) => grp_fu_359_p2(62 downto 31),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => tmp_cast_reg_936(32 downto 31)
    );
pwm_add_66s_66ns_cud_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4
     port map (
      Q(33 downto 0) => p_Val2_2_reg_996(64 downto 31),
      ap_clk => ap_clk,
      bin_s1(29 downto 0) => bin_s1(29 downto 0),
      grp_fu_391_p2(32) => grp_fu_391_p2(65),
      grp_fu_391_p2(31 downto 0) => grp_fu_391_p2(62 downto 31),
      \tmp_cast_reg_936_reg[32]\(1 downto 0) => tmp_cast_reg_936(32 downto 31)
    );
pwm_ctrl_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi
     port map (
      D(31 downto 0) => m_V_q0(31 downto 0),
      DOADO(31) => pwm_ctrl_s_axi_U_n_0,
      DOADO(30) => pwm_ctrl_s_axi_U_n_1,
      DOADO(29) => pwm_ctrl_s_axi_U_n_2,
      DOADO(28) => pwm_ctrl_s_axi_U_n_3,
      DOADO(27) => pwm_ctrl_s_axi_U_n_4,
      DOADO(26) => pwm_ctrl_s_axi_U_n_5,
      DOADO(25) => pwm_ctrl_s_axi_U_n_6,
      DOADO(24) => pwm_ctrl_s_axi_U_n_7,
      DOADO(23) => pwm_ctrl_s_axi_U_n_8,
      DOADO(22) => pwm_ctrl_s_axi_U_n_9,
      DOADO(21) => pwm_ctrl_s_axi_U_n_10,
      DOADO(20) => pwm_ctrl_s_axi_U_n_11,
      DOADO(19) => pwm_ctrl_s_axi_U_n_12,
      DOADO(18) => pwm_ctrl_s_axi_U_n_13,
      DOADO(17) => pwm_ctrl_s_axi_U_n_14,
      DOADO(16) => pwm_ctrl_s_axi_U_n_15,
      DOADO(15) => pwm_ctrl_s_axi_U_n_16,
      DOADO(14) => pwm_ctrl_s_axi_U_n_17,
      DOADO(13) => pwm_ctrl_s_axi_U_n_18,
      DOADO(12) => pwm_ctrl_s_axi_U_n_19,
      DOADO(11) => pwm_ctrl_s_axi_U_n_20,
      DOADO(10) => pwm_ctrl_s_axi_U_n_21,
      DOADO(9) => pwm_ctrl_s_axi_U_n_22,
      DOADO(8) => pwm_ctrl_s_axi_U_n_23,
      DOADO(7) => pwm_ctrl_s_axi_U_n_24,
      DOADO(6) => pwm_ctrl_s_axi_U_n_25,
      DOADO(5) => pwm_ctrl_s_axi_U_n_26,
      DOADO(4) => pwm_ctrl_s_axi_U_n_27,
      DOADO(3) => pwm_ctrl_s_axi_U_n_28,
      DOADO(2) => pwm_ctrl_s_axi_U_n_29,
      DOADO(1) => pwm_ctrl_s_axi_U_n_30,
      DOADO(0) => pwm_ctrl_s_axi_U_n_31,
      DOBDO(31) => pwm_ctrl_s_axi_U_n_32,
      DOBDO(30) => pwm_ctrl_s_axi_U_n_33,
      DOBDO(29) => pwm_ctrl_s_axi_U_n_34,
      DOBDO(28) => pwm_ctrl_s_axi_U_n_35,
      DOBDO(27) => pwm_ctrl_s_axi_U_n_36,
      DOBDO(26) => pwm_ctrl_s_axi_U_n_37,
      DOBDO(25) => pwm_ctrl_s_axi_U_n_38,
      DOBDO(24) => pwm_ctrl_s_axi_U_n_39,
      DOBDO(23) => pwm_ctrl_s_axi_U_n_40,
      DOBDO(22) => pwm_ctrl_s_axi_U_n_41,
      DOBDO(21) => pwm_ctrl_s_axi_U_n_42,
      DOBDO(20) => pwm_ctrl_s_axi_U_n_43,
      DOBDO(19) => pwm_ctrl_s_axi_U_n_44,
      DOBDO(18) => pwm_ctrl_s_axi_U_n_45,
      DOBDO(17) => pwm_ctrl_s_axi_U_n_46,
      DOBDO(16) => pwm_ctrl_s_axi_U_n_47,
      DOBDO(15) => pwm_ctrl_s_axi_U_n_48,
      DOBDO(14) => pwm_ctrl_s_axi_U_n_49,
      DOBDO(13) => pwm_ctrl_s_axi_U_n_50,
      DOBDO(12) => pwm_ctrl_s_axi_U_n_51,
      DOBDO(11) => pwm_ctrl_s_axi_U_n_52,
      DOBDO(10) => pwm_ctrl_s_axi_U_n_53,
      DOBDO(9) => pwm_ctrl_s_axi_U_n_54,
      DOBDO(8) => pwm_ctrl_s_axi_U_n_55,
      DOBDO(7) => pwm_ctrl_s_axi_U_n_56,
      DOBDO(6) => pwm_ctrl_s_axi_U_n_57,
      DOBDO(5) => pwm_ctrl_s_axi_U_n_58,
      DOBDO(4) => pwm_ctrl_s_axi_U_n_59,
      DOBDO(3) => pwm_ctrl_s_axi_U_n_60,
      DOBDO(2) => pwm_ctrl_s_axi_U_n_61,
      DOBDO(1) => pwm_ctrl_s_axi_U_n_62,
      DOBDO(0) => pwm_ctrl_s_axi_U_n_63,
      E(0) => reg_1730,
      Q(31 downto 0) => period_V(31 downto 0),
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[1]_i_2_n_0\,
      \ap_CS_fsm_reg[5]\(5) => ap_CS_fsm_pp0_stage5,
      \ap_CS_fsm_reg[5]\(4) => ap_CS_fsm_pp0_stage4,
      \ap_CS_fsm_reg[5]\(3) => ap_CS_fsm_pp0_stage3,
      \ap_CS_fsm_reg[5]\(2) => ap_CS_fsm_pp0_stage2,
      \ap_CS_fsm_reg[5]\(1) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[5]\(0) => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => pwm_ctrl_s_axi_U_n_205,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_0,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      interrupt => interrupt,
      m_V_ce0 => m_V_ce0,
      \max_duty_V_read_reg_795_reg[31]\(31 downto 0) => max_duty_V(31 downto 0),
      \min_duty_V_read_reg_802_reg[31]\(31 downto 0) => min_duty_V(31 downto 0),
      \out\(2) => s_axi_ctrl_BVALID,
      \out\(1) => s_axi_ctrl_WREADY,
      \out\(0) => s_axi_ctrl_AWREADY,
      \rdata_reg[0]_i_6\ => \rdata_reg[0]_i_6_n_0\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2_n_0\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2_n_0\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2_n_0\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2_n_0\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2_n_0\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2_n_0\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2_n_0\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2_n_0\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2_n_0\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2_n_0\,
      \rdata_reg[1]_i_4\ => \rdata_reg[1]_i_4_n_0\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2_n_0\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2_n_0\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2_n_0\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2_n_0\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2_n_0\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2_n_0\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2_n_0\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2_n_0\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2_n_0\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2_n_0\,
      \rdata_reg[2]_i_4\ => \rdata_reg[2]_i_4_n_0\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2_n_0\,
      \rdata_reg[31]_i_4\ => pwm_ctrl_s_axi_U_n_97,
      \rdata_reg[31]_i_4_0\ => \rdata_reg[31]_i_4_n_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5_n_0\,
      \rdata_reg[3]_i_4\ => \rdata_reg[3]_i_4_n_0\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2_n_0\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2_n_0\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2_n_0\,
      \rdata_reg[7]_i_5\ => \rdata_reg[7]_i_5_n_0\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2_n_0\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2_n_0\,
      \reg_173_reg[0]_i_2\ => \reg_173_reg[0]_i_2_n_0\,
      \reg_173_reg[10]_i_2\ => \reg_173_reg[10]_i_2_n_0\,
      \reg_173_reg[11]_i_2\ => \reg_173_reg[11]_i_2_n_0\,
      \reg_173_reg[12]_i_2\ => \reg_173_reg[12]_i_2_n_0\,
      \reg_173_reg[13]_i_2\ => \reg_173_reg[13]_i_2_n_0\,
      \reg_173_reg[14]_i_2\ => \reg_173_reg[14]_i_2_n_0\,
      \reg_173_reg[15]_i_2\ => \reg_173_reg[15]_i_2_n_0\,
      \reg_173_reg[16]_i_2\ => \reg_173_reg[16]_i_2_n_0\,
      \reg_173_reg[17]_i_2\ => \reg_173_reg[17]_i_2_n_0\,
      \reg_173_reg[18]_i_2\ => \reg_173_reg[18]_i_2_n_0\,
      \reg_173_reg[19]_i_2\ => \reg_173_reg[19]_i_2_n_0\,
      \reg_173_reg[1]_i_2\ => \reg_173_reg[1]_i_2_n_0\,
      \reg_173_reg[20]_i_2\ => \reg_173_reg[20]_i_2_n_0\,
      \reg_173_reg[21]_i_2\ => \reg_173_reg[21]_i_2_n_0\,
      \reg_173_reg[22]_i_2\ => \reg_173_reg[22]_i_2_n_0\,
      \reg_173_reg[23]_i_2\ => \reg_173_reg[23]_i_2_n_0\,
      \reg_173_reg[24]_i_2\ => \reg_173_reg[24]_i_2_n_0\,
      \reg_173_reg[25]_i_2\ => \reg_173_reg[25]_i_2_n_0\,
      \reg_173_reg[26]_i_2\ => \reg_173_reg[26]_i_2_n_0\,
      \reg_173_reg[27]_i_2\ => \reg_173_reg[27]_i_2_n_0\,
      \reg_173_reg[28]_i_2\ => \reg_173_reg[28]_i_2_n_0\,
      \reg_173_reg[29]_i_2\ => \reg_173_reg[29]_i_2_n_0\,
      \reg_173_reg[2]_i_2\ => \reg_173_reg[2]_i_2_n_0\,
      \reg_173_reg[30]_i_2\ => \reg_173_reg[30]_i_2_n_0\,
      \reg_173_reg[31]_i_3\ => \reg_173_reg[31]_i_3_n_0\,
      \reg_173_reg[31]_i_4\ => \reg_173_reg[31]_i_4_n_0\,
      \reg_173_reg[3]_i_2\ => \reg_173_reg[3]_i_2_n_0\,
      \reg_173_reg[4]_i_2\ => \reg_173_reg[4]_i_2_n_0\,
      \reg_173_reg[5]_i_2\ => \reg_173_reg[5]_i_2_n_0\,
      \reg_173_reg[6]_i_2\ => \reg_173_reg[6]_i_2_n_0\,
      \reg_173_reg[7]_i_2\ => \reg_173_reg[7]_i_2_n_0\,
      \reg_173_reg[8]_i_2\ => \reg_173_reg[8]_i_2_n_0\,
      \reg_173_reg[9]_i_2\ => \reg_173_reg[9]_i_2_n_0\,
      s_axi_ctrl_ARADDR(6 downto 0) => s_axi_ctrl_ARADDR(6 downto 0),
      s_axi_ctrl_ARREADY => s_axi_ctrl_ARREADY,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(6 downto 0) => s_axi_ctrl_AWADDR(6 downto 0),
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
pwm_mul_32ns_33s_bkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb
     port map (
      Q(32 downto 0) => r_V_reg_815(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => reg_173(31 downto 0)
    );
pwm_mul_32ns_33s_bkb_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5
     port map (
      Q(32 downto 0) => OP1_V_reg_856(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => reg_173(31 downto 0)
    );
pwm_mul_32ns_33s_bkb_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6
     port map (
      Q(32 downto 0) => OP1_V_reg_856(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => reg_173(31 downto 0)
    );
pwm_mul_32ns_33s_bkb_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7
     port map (
      Q(32 downto 0) => OP1_V_reg_856(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => reg_173(31 downto 0)
    );
pwm_mul_32ns_33s_bkb_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8
     port map (
      Q(32 downto 0) => OP1_V_reg_856(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => reg_173(31 downto 0)
    );
pwm_mul_32ns_33s_bkb_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9
     port map (
      Q(32 downto 0) => OP1_V_reg_856(32 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(64 downto 0),
      \reg_173_reg[31]\(31 downto 0) => reg_173(31 downto 0)
    );
\r_V_1_1_reg_1011_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(65),
      Q => r_V_1_1_reg_1011(65),
      R => '0'
    );
\r_V_1_2_reg_1048_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(65),
      Q => r_V_1_2_reg_1048(65),
      R => '0'
    );
\r_V_1_3_reg_1090_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(65),
      Q => r_V_1_3_reg_1090(65),
      R => '0'
    );
\r_V_1_4_reg_1132_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(65),
      Q => r_V_1_4_reg_1132(65),
      R => '0'
    );
\r_V_1_5_reg_1164_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(65),
      Q => r_V_1_5_reg_1164(65),
      R => '0'
    );
\r_V_1_reg_974_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(65),
      Q => r_V_1_reg_974(65),
      R => '0'
    );
\r_V_reg_815[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(11),
      I1 => min_duty_V_read_reg_802(11),
      O => \r_V_reg_815[11]_i_2_n_0\
    );
\r_V_reg_815[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(10),
      I1 => min_duty_V_read_reg_802(10),
      O => \r_V_reg_815[11]_i_3_n_0\
    );
\r_V_reg_815[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(9),
      I1 => min_duty_V_read_reg_802(9),
      O => \r_V_reg_815[11]_i_4_n_0\
    );
\r_V_reg_815[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(8),
      I1 => min_duty_V_read_reg_802(8),
      O => \r_V_reg_815[11]_i_5_n_0\
    );
\r_V_reg_815[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(15),
      I1 => min_duty_V_read_reg_802(15),
      O => \r_V_reg_815[15]_i_2_n_0\
    );
\r_V_reg_815[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(14),
      I1 => min_duty_V_read_reg_802(14),
      O => \r_V_reg_815[15]_i_3_n_0\
    );
\r_V_reg_815[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(13),
      I1 => min_duty_V_read_reg_802(13),
      O => \r_V_reg_815[15]_i_4_n_0\
    );
\r_V_reg_815[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(12),
      I1 => min_duty_V_read_reg_802(12),
      O => \r_V_reg_815[15]_i_5_n_0\
    );
\r_V_reg_815[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(19),
      I1 => min_duty_V_read_reg_802(19),
      O => \r_V_reg_815[19]_i_2_n_0\
    );
\r_V_reg_815[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(18),
      I1 => min_duty_V_read_reg_802(18),
      O => \r_V_reg_815[19]_i_3_n_0\
    );
\r_V_reg_815[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(17),
      I1 => min_duty_V_read_reg_802(17),
      O => \r_V_reg_815[19]_i_4_n_0\
    );
\r_V_reg_815[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(16),
      I1 => min_duty_V_read_reg_802(16),
      O => \r_V_reg_815[19]_i_5_n_0\
    );
\r_V_reg_815[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(23),
      I1 => min_duty_V_read_reg_802(23),
      O => \r_V_reg_815[23]_i_2_n_0\
    );
\r_V_reg_815[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(22),
      I1 => min_duty_V_read_reg_802(22),
      O => \r_V_reg_815[23]_i_3_n_0\
    );
\r_V_reg_815[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(21),
      I1 => min_duty_V_read_reg_802(21),
      O => \r_V_reg_815[23]_i_4_n_0\
    );
\r_V_reg_815[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(20),
      I1 => min_duty_V_read_reg_802(20),
      O => \r_V_reg_815[23]_i_5_n_0\
    );
\r_V_reg_815[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(27),
      I1 => min_duty_V_read_reg_802(27),
      O => \r_V_reg_815[27]_i_2_n_0\
    );
\r_V_reg_815[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(26),
      I1 => min_duty_V_read_reg_802(26),
      O => \r_V_reg_815[27]_i_3_n_0\
    );
\r_V_reg_815[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(25),
      I1 => min_duty_V_read_reg_802(25),
      O => \r_V_reg_815[27]_i_4_n_0\
    );
\r_V_reg_815[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(24),
      I1 => min_duty_V_read_reg_802(24),
      O => \r_V_reg_815[27]_i_5_n_0\
    );
\r_V_reg_815[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(31),
      I1 => min_duty_V_read_reg_802(31),
      O => \r_V_reg_815[31]_i_2_n_0\
    );
\r_V_reg_815[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(30),
      I1 => min_duty_V_read_reg_802(30),
      O => \r_V_reg_815[31]_i_3_n_0\
    );
\r_V_reg_815[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(29),
      I1 => min_duty_V_read_reg_802(29),
      O => \r_V_reg_815[31]_i_4_n_0\
    );
\r_V_reg_815[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(28),
      I1 => min_duty_V_read_reg_802(28),
      O => \r_V_reg_815[31]_i_5_n_0\
    );
\r_V_reg_815[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(3),
      I1 => min_duty_V_read_reg_802(3),
      O => \r_V_reg_815[3]_i_2_n_0\
    );
\r_V_reg_815[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(2),
      I1 => min_duty_V_read_reg_802(2),
      O => \r_V_reg_815[3]_i_3_n_0\
    );
\r_V_reg_815[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(1),
      I1 => min_duty_V_read_reg_802(1),
      O => \r_V_reg_815[3]_i_4_n_0\
    );
\r_V_reg_815[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(0),
      I1 => min_duty_V_read_reg_802(0),
      O => \r_V_reg_815[3]_i_5_n_0\
    );
\r_V_reg_815[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(7),
      I1 => min_duty_V_read_reg_802(7),
      O => \r_V_reg_815[7]_i_2_n_0\
    );
\r_V_reg_815[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(6),
      I1 => min_duty_V_read_reg_802(6),
      O => \r_V_reg_815[7]_i_3_n_0\
    );
\r_V_reg_815[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(5),
      I1 => min_duty_V_read_reg_802(5),
      O => \r_V_reg_815[7]_i_4_n_0\
    );
\r_V_reg_815[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_795(4),
      I1 => min_duty_V_read_reg_802(4),
      O => \r_V_reg_815[7]_i_5_n_0\
    );
\r_V_reg_815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(0),
      Q => r_V_reg_815(0),
      R => '0'
    );
\r_V_reg_815_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(10),
      Q => r_V_reg_815(10),
      R => '0'
    );
\r_V_reg_815_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(11),
      Q => r_V_reg_815(11),
      R => '0'
    );
\r_V_reg_815_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[7]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[11]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[11]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[11]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(11 downto 8),
      O(3 downto 0) => r_V_fu_183_p2(11 downto 8),
      S(3) => \r_V_reg_815[11]_i_2_n_0\,
      S(2) => \r_V_reg_815[11]_i_3_n_0\,
      S(1) => \r_V_reg_815[11]_i_4_n_0\,
      S(0) => \r_V_reg_815[11]_i_5_n_0\
    );
\r_V_reg_815_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(12),
      Q => r_V_reg_815(12),
      R => '0'
    );
\r_V_reg_815_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(13),
      Q => r_V_reg_815(13),
      R => '0'
    );
\r_V_reg_815_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(14),
      Q => r_V_reg_815(14),
      R => '0'
    );
\r_V_reg_815_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(15),
      Q => r_V_reg_815(15),
      R => '0'
    );
\r_V_reg_815_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[11]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[15]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[15]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[15]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(15 downto 12),
      O(3 downto 0) => r_V_fu_183_p2(15 downto 12),
      S(3) => \r_V_reg_815[15]_i_2_n_0\,
      S(2) => \r_V_reg_815[15]_i_3_n_0\,
      S(1) => \r_V_reg_815[15]_i_4_n_0\,
      S(0) => \r_V_reg_815[15]_i_5_n_0\
    );
\r_V_reg_815_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(16),
      Q => r_V_reg_815(16),
      R => '0'
    );
\r_V_reg_815_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(17),
      Q => r_V_reg_815(17),
      R => '0'
    );
\r_V_reg_815_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(18),
      Q => r_V_reg_815(18),
      R => '0'
    );
\r_V_reg_815_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(19),
      Q => r_V_reg_815(19),
      R => '0'
    );
\r_V_reg_815_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[15]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[19]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[19]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[19]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(19 downto 16),
      O(3 downto 0) => r_V_fu_183_p2(19 downto 16),
      S(3) => \r_V_reg_815[19]_i_2_n_0\,
      S(2) => \r_V_reg_815[19]_i_3_n_0\,
      S(1) => \r_V_reg_815[19]_i_4_n_0\,
      S(0) => \r_V_reg_815[19]_i_5_n_0\
    );
\r_V_reg_815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(1),
      Q => r_V_reg_815(1),
      R => '0'
    );
\r_V_reg_815_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(20),
      Q => r_V_reg_815(20),
      R => '0'
    );
\r_V_reg_815_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(21),
      Q => r_V_reg_815(21),
      R => '0'
    );
\r_V_reg_815_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(22),
      Q => r_V_reg_815(22),
      R => '0'
    );
\r_V_reg_815_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(23),
      Q => r_V_reg_815(23),
      R => '0'
    );
\r_V_reg_815_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[19]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[23]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[23]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[23]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(23 downto 20),
      O(3 downto 0) => r_V_fu_183_p2(23 downto 20),
      S(3) => \r_V_reg_815[23]_i_2_n_0\,
      S(2) => \r_V_reg_815[23]_i_3_n_0\,
      S(1) => \r_V_reg_815[23]_i_4_n_0\,
      S(0) => \r_V_reg_815[23]_i_5_n_0\
    );
\r_V_reg_815_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(24),
      Q => r_V_reg_815(24),
      R => '0'
    );
\r_V_reg_815_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(25),
      Q => r_V_reg_815(25),
      R => '0'
    );
\r_V_reg_815_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(26),
      Q => r_V_reg_815(26),
      R => '0'
    );
\r_V_reg_815_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(27),
      Q => r_V_reg_815(27),
      R => '0'
    );
\r_V_reg_815_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[23]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[27]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[27]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[27]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(27 downto 24),
      O(3 downto 0) => r_V_fu_183_p2(27 downto 24),
      S(3) => \r_V_reg_815[27]_i_2_n_0\,
      S(2) => \r_V_reg_815[27]_i_3_n_0\,
      S(1) => \r_V_reg_815[27]_i_4_n_0\,
      S(0) => \r_V_reg_815[27]_i_5_n_0\
    );
\r_V_reg_815_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(28),
      Q => r_V_reg_815(28),
      R => '0'
    );
\r_V_reg_815_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(29),
      Q => r_V_reg_815(29),
      R => '0'
    );
\r_V_reg_815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(2),
      Q => r_V_reg_815(2),
      R => '0'
    );
\r_V_reg_815_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(30),
      Q => r_V_reg_815(30),
      R => '0'
    );
\r_V_reg_815_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(31),
      Q => r_V_reg_815(31),
      R => '0'
    );
\r_V_reg_815_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[27]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[31]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[31]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[31]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(31 downto 28),
      O(3 downto 0) => r_V_fu_183_p2(31 downto 28),
      S(3) => \r_V_reg_815[31]_i_2_n_0\,
      S(2) => \r_V_reg_815[31]_i_3_n_0\,
      S(1) => \r_V_reg_815[31]_i_4_n_0\,
      S(0) => \r_V_reg_815[31]_i_5_n_0\
    );
\r_V_reg_815_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(32),
      Q => r_V_reg_815(32),
      R => '0'
    );
\r_V_reg_815_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_reg_815_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_reg_815_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_fu_183_p2(32),
      S(3 downto 0) => B"0001"
    );
\r_V_reg_815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(3),
      Q => r_V_reg_815(3),
      R => '0'
    );
\r_V_reg_815_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_reg_815_reg[3]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[3]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[3]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => max_duty_V_read_reg_795(3 downto 0),
      O(3 downto 0) => r_V_fu_183_p2(3 downto 0),
      S(3) => \r_V_reg_815[3]_i_2_n_0\,
      S(2) => \r_V_reg_815[3]_i_3_n_0\,
      S(1) => \r_V_reg_815[3]_i_4_n_0\,
      S(0) => \r_V_reg_815[3]_i_5_n_0\
    );
\r_V_reg_815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(4),
      Q => r_V_reg_815(4),
      R => '0'
    );
\r_V_reg_815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(5),
      Q => r_V_reg_815(5),
      R => '0'
    );
\r_V_reg_815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(6),
      Q => r_V_reg_815(6),
      R => '0'
    );
\r_V_reg_815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(7),
      Q => r_V_reg_815(7),
      R => '0'
    );
\r_V_reg_815_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_815_reg[3]_i_1_n_0\,
      CO(3) => \r_V_reg_815_reg[7]_i_1_n_0\,
      CO(2) => \r_V_reg_815_reg[7]_i_1_n_1\,
      CO(1) => \r_V_reg_815_reg[7]_i_1_n_2\,
      CO(0) => \r_V_reg_815_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_795(7 downto 4),
      O(3 downto 0) => r_V_fu_183_p2(7 downto 4),
      S(3) => \r_V_reg_815[7]_i_2_n_0\,
      S(2) => \r_V_reg_815[7]_i_3_n_0\,
      S(1) => \r_V_reg_815[7]_i_4_n_0\,
      S(0) => \r_V_reg_815[7]_i_5_n_0\
    );
\r_V_reg_815_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(8),
      Q => r_V_reg_815(8),
      R => '0'
    );
\r_V_reg_815_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => r_V_fu_183_p2(9),
      Q => r_V_reg_815(9),
      R => '0'
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_63,
      Q => \rdata_reg[0]_i_6_n_0\,
      R => '0'
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_53,
      Q => \rdata_reg[10]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_52,
      Q => \rdata_reg[11]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_51,
      Q => \rdata_reg[12]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_50,
      Q => \rdata_reg[13]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_49,
      Q => \rdata_reg[14]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_48,
      Q => \rdata_reg[15]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_47,
      Q => \rdata_reg[16]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_46,
      Q => \rdata_reg[17]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_45,
      Q => \rdata_reg[18]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_44,
      Q => \rdata_reg[19]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_62,
      Q => \rdata_reg[1]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_43,
      Q => \rdata_reg[20]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_42,
      Q => \rdata_reg[21]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_41,
      Q => \rdata_reg[22]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_40,
      Q => \rdata_reg[23]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_39,
      Q => \rdata_reg[24]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_38,
      Q => \rdata_reg[25]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_37,
      Q => \rdata_reg[26]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_36,
      Q => \rdata_reg[27]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_35,
      Q => \rdata_reg[28]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_34,
      Q => \rdata_reg[29]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[2]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_61,
      Q => \rdata_reg[2]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_33,
      Q => \rdata_reg[30]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => pwm_ctrl_s_axi_U_n_97,
      Q => \rdata_reg[31]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_32,
      Q => \rdata_reg[31]_i_5_n_0\,
      R => '0'
    );
\rdata_reg[3]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_60,
      Q => \rdata_reg[3]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_59,
      Q => \rdata_reg[4]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_58,
      Q => \rdata_reg[5]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_57,
      Q => \rdata_reg[6]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_56,
      Q => \rdata_reg[7]_i_5_n_0\,
      R => '0'
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_55,
      Q => \rdata_reg[8]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_54,
      Q => \rdata_reg[9]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(0),
      Q => reg_173(0),
      R => '0'
    );
\reg_173_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_31,
      Q => \reg_173_reg[0]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(10),
      Q => reg_173(10),
      R => '0'
    );
\reg_173_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_21,
      Q => \reg_173_reg[10]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(11),
      Q => reg_173(11),
      R => '0'
    );
\reg_173_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_20,
      Q => \reg_173_reg[11]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(12),
      Q => reg_173(12),
      R => '0'
    );
\reg_173_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_19,
      Q => \reg_173_reg[12]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(13),
      Q => reg_173(13),
      R => '0'
    );
\reg_173_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_18,
      Q => \reg_173_reg[13]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(14),
      Q => reg_173(14),
      R => '0'
    );
\reg_173_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_17,
      Q => \reg_173_reg[14]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(15),
      Q => reg_173(15),
      R => '0'
    );
\reg_173_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_16,
      Q => \reg_173_reg[15]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(16),
      Q => reg_173(16),
      R => '0'
    );
\reg_173_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_15,
      Q => \reg_173_reg[16]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(17),
      Q => reg_173(17),
      R => '0'
    );
\reg_173_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_14,
      Q => \reg_173_reg[17]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(18),
      Q => reg_173(18),
      R => '0'
    );
\reg_173_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_13,
      Q => \reg_173_reg[18]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(19),
      Q => reg_173(19),
      R => '0'
    );
\reg_173_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_12,
      Q => \reg_173_reg[19]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(1),
      Q => reg_173(1),
      R => '0'
    );
\reg_173_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_30,
      Q => \reg_173_reg[1]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(20),
      Q => reg_173(20),
      R => '0'
    );
\reg_173_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_11,
      Q => \reg_173_reg[20]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(21),
      Q => reg_173(21),
      R => '0'
    );
\reg_173_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_10,
      Q => \reg_173_reg[21]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(22),
      Q => reg_173(22),
      R => '0'
    );
\reg_173_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_9,
      Q => \reg_173_reg[22]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(23),
      Q => reg_173(23),
      R => '0'
    );
\reg_173_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_8,
      Q => \reg_173_reg[23]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(24),
      Q => reg_173(24),
      R => '0'
    );
\reg_173_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_7,
      Q => \reg_173_reg[24]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(25),
      Q => reg_173(25),
      R => '0'
    );
\reg_173_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_6,
      Q => \reg_173_reg[25]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(26),
      Q => reg_173(26),
      R => '0'
    );
\reg_173_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_5,
      Q => \reg_173_reg[26]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(27),
      Q => reg_173(27),
      R => '0'
    );
\reg_173_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_4,
      Q => \reg_173_reg[27]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(28),
      Q => reg_173(28),
      R => '0'
    );
\reg_173_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_3,
      Q => \reg_173_reg[28]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(29),
      Q => reg_173(29),
      R => '0'
    );
\reg_173_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_2,
      Q => \reg_173_reg[29]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(2),
      Q => reg_173(2),
      R => '0'
    );
\reg_173_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_29,
      Q => \reg_173_reg[2]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(30),
      Q => reg_173(30),
      R => '0'
    );
\reg_173_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_1,
      Q => \reg_173_reg[30]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(31),
      Q => reg_173(31),
      R => '0'
    );
\reg_173_reg[31]_i_3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => m_V_ce0,
      Q => \reg_173_reg[31]_i_3_n_0\,
      R => '0'
    );
\reg_173_reg[31]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_0,
      Q => \reg_173_reg[31]_i_4_n_0\,
      R => '0'
    );
\reg_173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(3),
      Q => reg_173(3),
      R => '0'
    );
\reg_173_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_28,
      Q => \reg_173_reg[3]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(4),
      Q => reg_173(4),
      R => '0'
    );
\reg_173_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_27,
      Q => \reg_173_reg[4]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(5),
      Q => reg_173(5),
      R => '0'
    );
\reg_173_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_26,
      Q => \reg_173_reg[5]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(6),
      Q => reg_173(6),
      R => '0'
    );
\reg_173_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_25,
      Q => \reg_173_reg[6]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(7),
      Q => reg_173(7),
      R => '0'
    );
\reg_173_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_24,
      Q => \reg_173_reg[7]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(8),
      Q => reg_173(8),
      R => '0'
    );
\reg_173_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_23,
      Q => \reg_173_reg[8]_i_2_n_0\,
      R => '0'
    );
\reg_173_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1730,
      D => m_V_q0(9),
      Q => reg_173(9),
      R => '0'
    );
\reg_173_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_173_reg[31]_i_3_n_0\,
      D => pwm_ctrl_s_axi_U_n_22,
      Q => \reg_173_reg[9]_i_2_n_0\,
      R => '0'
    );
\tmp_10_1_reg_1122[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_28_n_0\,
      I1 => tmp_14_reg_1016(24),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(24),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      O => \tmp_10_1_reg_1122[0]_i_10_n_0\
    );
\tmp_10_1_reg_1122[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      I1 => \tmp_10_1_reg_1122[0]_i_38_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      I3 => tmp_15_reg_1043(22),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(22),
      O => \tmp_10_1_reg_1122[0]_i_12_n_0\
    );
\tmp_10_1_reg_1122[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      I1 => \tmp_10_1_reg_1122[0]_i_39_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      I3 => tmp_15_reg_1043(20),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(20),
      O => \tmp_10_1_reg_1122[0]_i_13_n_0\
    );
\tmp_10_1_reg_1122[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      I1 => \tmp_10_1_reg_1122[0]_i_40_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      I3 => tmp_15_reg_1043(18),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(18),
      O => \tmp_10_1_reg_1122[0]_i_14_n_0\
    );
\tmp_10_1_reg_1122[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      I1 => \tmp_10_1_reg_1122[0]_i_41_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      I3 => tmp_15_reg_1043(16),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(16),
      O => \tmp_10_1_reg_1122[0]_i_15_n_0\
    );
\tmp_10_1_reg_1122[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_42_n_0\,
      I1 => tmp_14_reg_1016(22),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(22),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      O => \tmp_10_1_reg_1122[0]_i_16_n_0\
    );
\tmp_10_1_reg_1122[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_43_n_0\,
      I1 => tmp_14_reg_1016(20),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(20),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      O => \tmp_10_1_reg_1122[0]_i_17_n_0\
    );
\tmp_10_1_reg_1122[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_44_n_0\,
      I1 => tmp_14_reg_1016(18),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(18),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      O => \tmp_10_1_reg_1122[0]_i_18_n_0\
    );
\tmp_10_1_reg_1122[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_45_n_0\,
      I1 => tmp_14_reg_1016(16),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(16),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      O => \tmp_10_1_reg_1122[0]_i_19_n_0\
    );
\tmp_10_1_reg_1122[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(31),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(31),
      O => \tmp_10_1_reg_1122[0]_i_20_n_0\
    );
\tmp_10_1_reg_1122[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I1 => r_V_1_1_reg_1011(65),
      O => \tmp_10_1_reg_1122[0]_i_21_n_0\
    );
\tmp_10_1_reg_1122[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(29),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(29),
      O => \tmp_10_1_reg_1122[0]_i_22_n_0\
    );
\tmp_10_1_reg_1122[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(27),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(27),
      O => \tmp_10_1_reg_1122[0]_i_23_n_0\
    );
\tmp_10_1_reg_1122[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(25),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(25),
      O => \tmp_10_1_reg_1122[0]_i_24_n_0\
    );
\tmp_10_1_reg_1122[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      I1 => tmp_15_reg_1043(31),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(31),
      O => \tmp_10_1_reg_1122[0]_i_25_n_0\
    );
\tmp_10_1_reg_1122[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      I1 => tmp_15_reg_1043(29),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(29),
      O => \tmp_10_1_reg_1122[0]_i_26_n_0\
    );
\tmp_10_1_reg_1122[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      I1 => tmp_15_reg_1043(27),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(27),
      O => \tmp_10_1_reg_1122[0]_i_27_n_0\
    );
\tmp_10_1_reg_1122[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      I1 => tmp_15_reg_1043(25),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(25),
      O => \tmp_10_1_reg_1122[0]_i_28_n_0\
    );
\tmp_10_1_reg_1122[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      I1 => \tmp_10_1_reg_1122[0]_i_20_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      I3 => tmp_15_reg_1043(30),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(30),
      O => \tmp_10_1_reg_1122[0]_i_3_n_0\
    );
\tmp_10_1_reg_1122[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      I1 => \tmp_10_1_reg_1122[0]_i_54_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      I3 => tmp_15_reg_1043(14),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(14),
      O => \tmp_10_1_reg_1122[0]_i_30_n_0\
    );
\tmp_10_1_reg_1122[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      I1 => \tmp_10_1_reg_1122[0]_i_55_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      I3 => tmp_15_reg_1043(12),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(12),
      O => \tmp_10_1_reg_1122[0]_i_31_n_0\
    );
\tmp_10_1_reg_1122[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      I1 => \tmp_10_1_reg_1122[0]_i_56_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      I3 => tmp_15_reg_1043(10),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(10),
      O => \tmp_10_1_reg_1122[0]_i_32_n_0\
    );
\tmp_10_1_reg_1122[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      I1 => \tmp_10_1_reg_1122[0]_i_57_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      I3 => tmp_15_reg_1043(8),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(8),
      O => \tmp_10_1_reg_1122[0]_i_33_n_0\
    );
\tmp_10_1_reg_1122[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_58_n_0\,
      I1 => tmp_14_reg_1016(14),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(14),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      O => \tmp_10_1_reg_1122[0]_i_34_n_0\
    );
\tmp_10_1_reg_1122[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_59_n_0\,
      I1 => tmp_14_reg_1016(12),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(12),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      O => \tmp_10_1_reg_1122[0]_i_35_n_0\
    );
\tmp_10_1_reg_1122[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_60_n_0\,
      I1 => tmp_14_reg_1016(10),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(10),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      O => \tmp_10_1_reg_1122[0]_i_36_n_0\
    );
\tmp_10_1_reg_1122[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_61_n_0\,
      I1 => tmp_14_reg_1016(8),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(8),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      O => \tmp_10_1_reg_1122[0]_i_37_n_0\
    );
\tmp_10_1_reg_1122[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(23),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(23),
      O => \tmp_10_1_reg_1122[0]_i_38_n_0\
    );
\tmp_10_1_reg_1122[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(21),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(21),
      O => \tmp_10_1_reg_1122[0]_i_39_n_0\
    );
\tmp_10_1_reg_1122[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      I1 => \tmp_10_1_reg_1122[0]_i_22_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      I3 => tmp_15_reg_1043(28),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(28),
      O => \tmp_10_1_reg_1122[0]_i_4_n_0\
    );
\tmp_10_1_reg_1122[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(19),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(19),
      O => \tmp_10_1_reg_1122[0]_i_40_n_0\
    );
\tmp_10_1_reg_1122[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(17),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(17),
      O => \tmp_10_1_reg_1122[0]_i_41_n_0\
    );
\tmp_10_1_reg_1122[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      I1 => tmp_15_reg_1043(23),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(23),
      O => \tmp_10_1_reg_1122[0]_i_42_n_0\
    );
\tmp_10_1_reg_1122[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      I1 => tmp_15_reg_1043(21),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(21),
      O => \tmp_10_1_reg_1122[0]_i_43_n_0\
    );
\tmp_10_1_reg_1122[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      I1 => tmp_15_reg_1043(19),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(19),
      O => \tmp_10_1_reg_1122[0]_i_44_n_0\
    );
\tmp_10_1_reg_1122[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      I1 => tmp_15_reg_1043(17),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(17),
      O => \tmp_10_1_reg_1122[0]_i_45_n_0\
    );
\tmp_10_1_reg_1122[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      I1 => \tmp_10_1_reg_1122[0]_i_62_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      I3 => tmp_15_reg_1043(6),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(6),
      O => \tmp_10_1_reg_1122[0]_i_46_n_0\
    );
\tmp_10_1_reg_1122[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      I1 => \tmp_10_1_reg_1122[0]_i_63_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      I3 => tmp_15_reg_1043(4),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(4),
      O => \tmp_10_1_reg_1122[0]_i_47_n_0\
    );
\tmp_10_1_reg_1122[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      I1 => \tmp_10_1_reg_1122[0]_i_64_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      I3 => tmp_15_reg_1043(2),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(2),
      O => \tmp_10_1_reg_1122[0]_i_48_n_0\
    );
\tmp_10_1_reg_1122[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      I1 => \tmp_10_1_reg_1122[0]_i_65_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      I3 => tmp_15_reg_1043(0),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(0),
      O => \tmp_10_1_reg_1122[0]_i_49_n_0\
    );
\tmp_10_1_reg_1122[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      I1 => \tmp_10_1_reg_1122[0]_i_23_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      I3 => tmp_15_reg_1043(26),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(26),
      O => \tmp_10_1_reg_1122[0]_i_5_n_0\
    );
\tmp_10_1_reg_1122[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_66_n_0\,
      I1 => tmp_14_reg_1016(6),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(6),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      O => \tmp_10_1_reg_1122[0]_i_50_n_0\
    );
\tmp_10_1_reg_1122[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_67_n_0\,
      I1 => tmp_14_reg_1016(4),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(4),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      O => \tmp_10_1_reg_1122[0]_i_51_n_0\
    );
\tmp_10_1_reg_1122[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_68_n_0\,
      I1 => tmp_14_reg_1016(2),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(2),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      O => \tmp_10_1_reg_1122[0]_i_52_n_0\
    );
\tmp_10_1_reg_1122[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_69_n_0\,
      I1 => tmp_14_reg_1016(0),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(0),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      O => \tmp_10_1_reg_1122[0]_i_53_n_0\
    );
\tmp_10_1_reg_1122[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(15),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(15),
      O => \tmp_10_1_reg_1122[0]_i_54_n_0\
    );
\tmp_10_1_reg_1122[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(13),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(13),
      O => \tmp_10_1_reg_1122[0]_i_55_n_0\
    );
\tmp_10_1_reg_1122[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(11),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(11),
      O => \tmp_10_1_reg_1122[0]_i_56_n_0\
    );
\tmp_10_1_reg_1122[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(9),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(9),
      O => \tmp_10_1_reg_1122[0]_i_57_n_0\
    );
\tmp_10_1_reg_1122[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      I1 => tmp_15_reg_1043(15),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(15),
      O => \tmp_10_1_reg_1122[0]_i_58_n_0\
    );
\tmp_10_1_reg_1122[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      I1 => tmp_15_reg_1043(13),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(13),
      O => \tmp_10_1_reg_1122[0]_i_59_n_0\
    );
\tmp_10_1_reg_1122[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      I1 => \tmp_10_1_reg_1122[0]_i_24_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      I3 => tmp_15_reg_1043(24),
      I4 => \tmp_10_1_reg_1122[0]_i_21_n_0\,
      I5 => tmp_14_reg_1016(24),
      O => \tmp_10_1_reg_1122[0]_i_6_n_0\
    );
\tmp_10_1_reg_1122[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      I1 => tmp_15_reg_1043(11),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(11),
      O => \tmp_10_1_reg_1122[0]_i_60_n_0\
    );
\tmp_10_1_reg_1122[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      I1 => tmp_15_reg_1043(9),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(9),
      O => \tmp_10_1_reg_1122[0]_i_61_n_0\
    );
\tmp_10_1_reg_1122[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(7),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(7),
      O => \tmp_10_1_reg_1122[0]_i_62_n_0\
    );
\tmp_10_1_reg_1122[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(5),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(5),
      O => \tmp_10_1_reg_1122[0]_i_63_n_0\
    );
\tmp_10_1_reg_1122[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(3),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(3),
      O => \tmp_10_1_reg_1122[0]_i_64_n_0\
    );
\tmp_10_1_reg_1122[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_14_reg_1016(1),
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_1011(65),
      I3 => tmp_15_reg_1043(1),
      O => \tmp_10_1_reg_1122[0]_i_65_n_0\
    );
\tmp_10_1_reg_1122[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      I1 => tmp_15_reg_1043(7),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(7),
      O => \tmp_10_1_reg_1122[0]_i_66_n_0\
    );
\tmp_10_1_reg_1122[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      I1 => tmp_15_reg_1043(5),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(5),
      O => \tmp_10_1_reg_1122[0]_i_67_n_0\
    );
\tmp_10_1_reg_1122[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      I1 => tmp_15_reg_1043(3),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(3),
      O => \tmp_10_1_reg_1122[0]_i_68_n_0\
    );
\tmp_10_1_reg_1122[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      I1 => tmp_15_reg_1043(1),
      I2 => r_V_1_1_reg_1011(65),
      I3 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I4 => tmp_14_reg_1016(1),
      O => \tmp_10_1_reg_1122[0]_i_69_n_0\
    );
\tmp_10_1_reg_1122[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_25_n_0\,
      I1 => tmp_14_reg_1016(30),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(30),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      O => \tmp_10_1_reg_1122[0]_i_7_n_0\
    );
\tmp_10_1_reg_1122[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_26_n_0\,
      I1 => tmp_14_reg_1016(28),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(28),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      O => \tmp_10_1_reg_1122[0]_i_8_n_0\
    );
\tmp_10_1_reg_1122[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_1_reg_1122[0]_i_27_n_0\,
      I1 => tmp_14_reg_1016(26),
      I2 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I3 => r_V_1_1_reg_1011(65),
      I4 => tmp_15_reg_1043(26),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      O => \tmp_10_1_reg_1122[0]_i_9_n_0\
    );
\tmp_10_1_reg_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => tmp_10_1_fu_512_p2,
      Q => tmp_12_1_cast_fu_688_p1(1),
      R => '0'
    );
\tmp_10_1_reg_1122_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_1122_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_1_fu_512_p2,
      CO(2) => \tmp_10_1_reg_1122_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_1_reg_1122_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_1122_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1122[0]_i_3_n_0\,
      DI(2) => \tmp_10_1_reg_1122[0]_i_4_n_0\,
      DI(1) => \tmp_10_1_reg_1122[0]_i_5_n_0\,
      DI(0) => \tmp_10_1_reg_1122[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1122_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1122[0]_i_7_n_0\,
      S(2) => \tmp_10_1_reg_1122[0]_i_8_n_0\,
      S(1) => \tmp_10_1_reg_1122[0]_i_9_n_0\,
      S(0) => \tmp_10_1_reg_1122[0]_i_10_n_0\
    );
\tmp_10_1_reg_1122_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_1122_reg[0]_i_29_n_0\,
      CO(3) => \tmp_10_1_reg_1122_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_1_reg_1122_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_1_reg_1122_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_1_reg_1122_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1122[0]_i_30_n_0\,
      DI(2) => \tmp_10_1_reg_1122[0]_i_31_n_0\,
      DI(1) => \tmp_10_1_reg_1122[0]_i_32_n_0\,
      DI(0) => \tmp_10_1_reg_1122[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1122_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1122[0]_i_34_n_0\,
      S(2) => \tmp_10_1_reg_1122[0]_i_35_n_0\,
      S(1) => \tmp_10_1_reg_1122[0]_i_36_n_0\,
      S(0) => \tmp_10_1_reg_1122[0]_i_37_n_0\
    );
\tmp_10_1_reg_1122_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_1122_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_1_reg_1122_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_1_reg_1122_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_1_reg_1122_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_1_reg_1122_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1122[0]_i_12_n_0\,
      DI(2) => \tmp_10_1_reg_1122[0]_i_13_n_0\,
      DI(1) => \tmp_10_1_reg_1122[0]_i_14_n_0\,
      DI(0) => \tmp_10_1_reg_1122[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1122_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1122[0]_i_16_n_0\,
      S(2) => \tmp_10_1_reg_1122[0]_i_17_n_0\,
      S(1) => \tmp_10_1_reg_1122[0]_i_18_n_0\,
      S(0) => \tmp_10_1_reg_1122[0]_i_19_n_0\
    );
\tmp_10_1_reg_1122_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_1_reg_1122_reg[0]_i_29_n_0\,
      CO(2) => \tmp_10_1_reg_1122_reg[0]_i_29_n_1\,
      CO(1) => \tmp_10_1_reg_1122_reg[0]_i_29_n_2\,
      CO(0) => \tmp_10_1_reg_1122_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1122[0]_i_46_n_0\,
      DI(2) => \tmp_10_1_reg_1122[0]_i_47_n_0\,
      DI(1) => \tmp_10_1_reg_1122[0]_i_48_n_0\,
      DI(0) => \tmp_10_1_reg_1122[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1122_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1122[0]_i_50_n_0\,
      S(2) => \tmp_10_1_reg_1122[0]_i_51_n_0\,
      S(1) => \tmp_10_1_reg_1122[0]_i_52_n_0\,
      S(0) => \tmp_10_1_reg_1122[0]_i_53_n_0\
    );
\tmp_10_2_reg_1154[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_28_n_0\,
      I1 => tmp_18_reg_1053(24),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(24),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      O => \tmp_10_2_reg_1154[0]_i_10_n_0\
    );
\tmp_10_2_reg_1154[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => \tmp_10_2_reg_1154[0]_i_38_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      I3 => tmp_19_reg_1085(22),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(22),
      O => \tmp_10_2_reg_1154[0]_i_12_n_0\
    );
\tmp_10_2_reg_1154[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => \tmp_10_2_reg_1154[0]_i_39_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      I3 => tmp_19_reg_1085(20),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(20),
      O => \tmp_10_2_reg_1154[0]_i_13_n_0\
    );
\tmp_10_2_reg_1154[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => \tmp_10_2_reg_1154[0]_i_40_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      I3 => tmp_19_reg_1085(18),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(18),
      O => \tmp_10_2_reg_1154[0]_i_14_n_0\
    );
\tmp_10_2_reg_1154[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => \tmp_10_2_reg_1154[0]_i_41_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      I3 => tmp_19_reg_1085(16),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(16),
      O => \tmp_10_2_reg_1154[0]_i_15_n_0\
    );
\tmp_10_2_reg_1154[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_42_n_0\,
      I1 => tmp_18_reg_1053(22),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(22),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      O => \tmp_10_2_reg_1154[0]_i_16_n_0\
    );
\tmp_10_2_reg_1154[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_43_n_0\,
      I1 => tmp_18_reg_1053(20),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(20),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      O => \tmp_10_2_reg_1154[0]_i_17_n_0\
    );
\tmp_10_2_reg_1154[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_44_n_0\,
      I1 => tmp_18_reg_1053(18),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(18),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      O => \tmp_10_2_reg_1154[0]_i_18_n_0\
    );
\tmp_10_2_reg_1154[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_45_n_0\,
      I1 => tmp_18_reg_1053(16),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(16),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      O => \tmp_10_2_reg_1154[0]_i_19_n_0\
    );
\tmp_10_2_reg_1154[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(31),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(31),
      O => \tmp_10_2_reg_1154[0]_i_20_n_0\
    );
\tmp_10_2_reg_1154[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I1 => r_V_1_2_reg_1048(65),
      O => \tmp_10_2_reg_1154[0]_i_21_n_0\
    );
\tmp_10_2_reg_1154[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(29),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(29),
      O => \tmp_10_2_reg_1154[0]_i_22_n_0\
    );
\tmp_10_2_reg_1154[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(27),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(27),
      O => \tmp_10_2_reg_1154[0]_i_23_n_0\
    );
\tmp_10_2_reg_1154[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(25),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(25),
      O => \tmp_10_2_reg_1154[0]_i_24_n_0\
    );
\tmp_10_2_reg_1154[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => tmp_19_reg_1085(31),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(31),
      O => \tmp_10_2_reg_1154[0]_i_25_n_0\
    );
\tmp_10_2_reg_1154[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => tmp_19_reg_1085(29),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(29),
      O => \tmp_10_2_reg_1154[0]_i_26_n_0\
    );
\tmp_10_2_reg_1154[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => tmp_19_reg_1085(27),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(27),
      O => \tmp_10_2_reg_1154[0]_i_27_n_0\
    );
\tmp_10_2_reg_1154[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => tmp_19_reg_1085(25),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(25),
      O => \tmp_10_2_reg_1154[0]_i_28_n_0\
    );
\tmp_10_2_reg_1154[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => \tmp_10_2_reg_1154[0]_i_20_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      I3 => tmp_19_reg_1085(30),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(30),
      O => \tmp_10_2_reg_1154[0]_i_3_n_0\
    );
\tmp_10_2_reg_1154[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => \tmp_10_2_reg_1154[0]_i_54_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      I3 => tmp_19_reg_1085(14),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(14),
      O => \tmp_10_2_reg_1154[0]_i_30_n_0\
    );
\tmp_10_2_reg_1154[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => \tmp_10_2_reg_1154[0]_i_55_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      I3 => tmp_19_reg_1085(12),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(12),
      O => \tmp_10_2_reg_1154[0]_i_31_n_0\
    );
\tmp_10_2_reg_1154[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => \tmp_10_2_reg_1154[0]_i_56_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      I3 => tmp_19_reg_1085(10),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(10),
      O => \tmp_10_2_reg_1154[0]_i_32_n_0\
    );
\tmp_10_2_reg_1154[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => \tmp_10_2_reg_1154[0]_i_57_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      I3 => tmp_19_reg_1085(8),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(8),
      O => \tmp_10_2_reg_1154[0]_i_33_n_0\
    );
\tmp_10_2_reg_1154[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_58_n_0\,
      I1 => tmp_18_reg_1053(14),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(14),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      O => \tmp_10_2_reg_1154[0]_i_34_n_0\
    );
\tmp_10_2_reg_1154[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_59_n_0\,
      I1 => tmp_18_reg_1053(12),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(12),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      O => \tmp_10_2_reg_1154[0]_i_35_n_0\
    );
\tmp_10_2_reg_1154[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_60_n_0\,
      I1 => tmp_18_reg_1053(10),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(10),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      O => \tmp_10_2_reg_1154[0]_i_36_n_0\
    );
\tmp_10_2_reg_1154[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_61_n_0\,
      I1 => tmp_18_reg_1053(8),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(8),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      O => \tmp_10_2_reg_1154[0]_i_37_n_0\
    );
\tmp_10_2_reg_1154[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(23),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(23),
      O => \tmp_10_2_reg_1154[0]_i_38_n_0\
    );
\tmp_10_2_reg_1154[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(21),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(21),
      O => \tmp_10_2_reg_1154[0]_i_39_n_0\
    );
\tmp_10_2_reg_1154[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => \tmp_10_2_reg_1154[0]_i_22_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      I3 => tmp_19_reg_1085(28),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(28),
      O => \tmp_10_2_reg_1154[0]_i_4_n_0\
    );
\tmp_10_2_reg_1154[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(19),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(19),
      O => \tmp_10_2_reg_1154[0]_i_40_n_0\
    );
\tmp_10_2_reg_1154[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(17),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(17),
      O => \tmp_10_2_reg_1154[0]_i_41_n_0\
    );
\tmp_10_2_reg_1154[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => tmp_19_reg_1085(23),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(23),
      O => \tmp_10_2_reg_1154[0]_i_42_n_0\
    );
\tmp_10_2_reg_1154[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => tmp_19_reg_1085(21),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(21),
      O => \tmp_10_2_reg_1154[0]_i_43_n_0\
    );
\tmp_10_2_reg_1154[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => tmp_19_reg_1085(19),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(19),
      O => \tmp_10_2_reg_1154[0]_i_44_n_0\
    );
\tmp_10_2_reg_1154[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => tmp_19_reg_1085(17),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(17),
      O => \tmp_10_2_reg_1154[0]_i_45_n_0\
    );
\tmp_10_2_reg_1154[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => \tmp_10_2_reg_1154[0]_i_62_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      I3 => tmp_19_reg_1085(6),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(6),
      O => \tmp_10_2_reg_1154[0]_i_46_n_0\
    );
\tmp_10_2_reg_1154[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => \tmp_10_2_reg_1154[0]_i_63_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      I3 => tmp_19_reg_1085(4),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(4),
      O => \tmp_10_2_reg_1154[0]_i_47_n_0\
    );
\tmp_10_2_reg_1154[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => \tmp_10_2_reg_1154[0]_i_64_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      I3 => tmp_19_reg_1085(2),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(2),
      O => \tmp_10_2_reg_1154[0]_i_48_n_0\
    );
\tmp_10_2_reg_1154[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => \tmp_10_2_reg_1154[0]_i_65_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      I3 => tmp_19_reg_1085(0),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(0),
      O => \tmp_10_2_reg_1154[0]_i_49_n_0\
    );
\tmp_10_2_reg_1154[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => \tmp_10_2_reg_1154[0]_i_23_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      I3 => tmp_19_reg_1085(26),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(26),
      O => \tmp_10_2_reg_1154[0]_i_5_n_0\
    );
\tmp_10_2_reg_1154[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_66_n_0\,
      I1 => tmp_18_reg_1053(6),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(6),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      O => \tmp_10_2_reg_1154[0]_i_50_n_0\
    );
\tmp_10_2_reg_1154[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_67_n_0\,
      I1 => tmp_18_reg_1053(4),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(4),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      O => \tmp_10_2_reg_1154[0]_i_51_n_0\
    );
\tmp_10_2_reg_1154[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_68_n_0\,
      I1 => tmp_18_reg_1053(2),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(2),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      O => \tmp_10_2_reg_1154[0]_i_52_n_0\
    );
\tmp_10_2_reg_1154[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_69_n_0\,
      I1 => tmp_18_reg_1053(0),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(0),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      O => \tmp_10_2_reg_1154[0]_i_53_n_0\
    );
\tmp_10_2_reg_1154[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(15),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(15),
      O => \tmp_10_2_reg_1154[0]_i_54_n_0\
    );
\tmp_10_2_reg_1154[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(13),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(13),
      O => \tmp_10_2_reg_1154[0]_i_55_n_0\
    );
\tmp_10_2_reg_1154[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(11),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(11),
      O => \tmp_10_2_reg_1154[0]_i_56_n_0\
    );
\tmp_10_2_reg_1154[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(9),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(9),
      O => \tmp_10_2_reg_1154[0]_i_57_n_0\
    );
\tmp_10_2_reg_1154[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => tmp_19_reg_1085(15),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(15),
      O => \tmp_10_2_reg_1154[0]_i_58_n_0\
    );
\tmp_10_2_reg_1154[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => tmp_19_reg_1085(13),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(13),
      O => \tmp_10_2_reg_1154[0]_i_59_n_0\
    );
\tmp_10_2_reg_1154[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => \tmp_10_2_reg_1154[0]_i_24_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      I3 => tmp_19_reg_1085(24),
      I4 => \tmp_10_2_reg_1154[0]_i_21_n_0\,
      I5 => tmp_18_reg_1053(24),
      O => \tmp_10_2_reg_1154[0]_i_6_n_0\
    );
\tmp_10_2_reg_1154[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => tmp_19_reg_1085(11),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(11),
      O => \tmp_10_2_reg_1154[0]_i_60_n_0\
    );
\tmp_10_2_reg_1154[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => tmp_19_reg_1085(9),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(9),
      O => \tmp_10_2_reg_1154[0]_i_61_n_0\
    );
\tmp_10_2_reg_1154[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(7),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(7),
      O => \tmp_10_2_reg_1154[0]_i_62_n_0\
    );
\tmp_10_2_reg_1154[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(5),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(5),
      O => \tmp_10_2_reg_1154[0]_i_63_n_0\
    );
\tmp_10_2_reg_1154[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(3),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(3),
      O => \tmp_10_2_reg_1154[0]_i_64_n_0\
    );
\tmp_10_2_reg_1154[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_18_reg_1053(1),
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_1048(65),
      I3 => tmp_19_reg_1085(1),
      O => \tmp_10_2_reg_1154[0]_i_65_n_0\
    );
\tmp_10_2_reg_1154[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => tmp_19_reg_1085(7),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(7),
      O => \tmp_10_2_reg_1154[0]_i_66_n_0\
    );
\tmp_10_2_reg_1154[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => tmp_19_reg_1085(5),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(5),
      O => \tmp_10_2_reg_1154[0]_i_67_n_0\
    );
\tmp_10_2_reg_1154[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => tmp_19_reg_1085(3),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(3),
      O => \tmp_10_2_reg_1154[0]_i_68_n_0\
    );
\tmp_10_2_reg_1154[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => tmp_19_reg_1085(1),
      I2 => r_V_1_2_reg_1048(65),
      I3 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I4 => tmp_18_reg_1053(1),
      O => \tmp_10_2_reg_1154[0]_i_69_n_0\
    );
\tmp_10_2_reg_1154[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_25_n_0\,
      I1 => tmp_18_reg_1053(30),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(30),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      O => \tmp_10_2_reg_1154[0]_i_7_n_0\
    );
\tmp_10_2_reg_1154[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_26_n_0\,
      I1 => tmp_18_reg_1053(28),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(28),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      O => \tmp_10_2_reg_1154[0]_i_8_n_0\
    );
\tmp_10_2_reg_1154[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_2_reg_1154[0]_i_27_n_0\,
      I1 => tmp_18_reg_1053(26),
      I2 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I3 => r_V_1_2_reg_1048(65),
      I4 => tmp_19_reg_1085(26),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      O => \tmp_10_2_reg_1154[0]_i_9_n_0\
    );
\tmp_10_2_reg_1154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => tmp_10_2_fu_564_p2,
      Q => tmp5_demorgan_cast_fu_707_p1(2),
      R => '0'
    );
\tmp_10_2_reg_1154_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_1154_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_2_fu_564_p2,
      CO(2) => \tmp_10_2_reg_1154_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_1154_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_1154_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1154[0]_i_3_n_0\,
      DI(2) => \tmp_10_2_reg_1154[0]_i_4_n_0\,
      DI(1) => \tmp_10_2_reg_1154[0]_i_5_n_0\,
      DI(0) => \tmp_10_2_reg_1154[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1154_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1154[0]_i_7_n_0\,
      S(2) => \tmp_10_2_reg_1154[0]_i_8_n_0\,
      S(1) => \tmp_10_2_reg_1154[0]_i_9_n_0\,
      S(0) => \tmp_10_2_reg_1154[0]_i_10_n_0\
    );
\tmp_10_2_reg_1154_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_1154_reg[0]_i_29_n_0\,
      CO(3) => \tmp_10_2_reg_1154_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_2_reg_1154_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_2_reg_1154_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_2_reg_1154_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1154[0]_i_30_n_0\,
      DI(2) => \tmp_10_2_reg_1154[0]_i_31_n_0\,
      DI(1) => \tmp_10_2_reg_1154[0]_i_32_n_0\,
      DI(0) => \tmp_10_2_reg_1154[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1154_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1154[0]_i_34_n_0\,
      S(2) => \tmp_10_2_reg_1154[0]_i_35_n_0\,
      S(1) => \tmp_10_2_reg_1154[0]_i_36_n_0\,
      S(0) => \tmp_10_2_reg_1154[0]_i_37_n_0\
    );
\tmp_10_2_reg_1154_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_1154_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_2_reg_1154_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_2_reg_1154_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_2_reg_1154_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_2_reg_1154_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1154[0]_i_12_n_0\,
      DI(2) => \tmp_10_2_reg_1154[0]_i_13_n_0\,
      DI(1) => \tmp_10_2_reg_1154[0]_i_14_n_0\,
      DI(0) => \tmp_10_2_reg_1154[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1154_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1154[0]_i_16_n_0\,
      S(2) => \tmp_10_2_reg_1154[0]_i_17_n_0\,
      S(1) => \tmp_10_2_reg_1154[0]_i_18_n_0\,
      S(0) => \tmp_10_2_reg_1154[0]_i_19_n_0\
    );
\tmp_10_2_reg_1154_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_2_reg_1154_reg[0]_i_29_n_0\,
      CO(2) => \tmp_10_2_reg_1154_reg[0]_i_29_n_1\,
      CO(1) => \tmp_10_2_reg_1154_reg[0]_i_29_n_2\,
      CO(0) => \tmp_10_2_reg_1154_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1154[0]_i_46_n_0\,
      DI(2) => \tmp_10_2_reg_1154[0]_i_47_n_0\,
      DI(1) => \tmp_10_2_reg_1154[0]_i_48_n_0\,
      DI(0) => \tmp_10_2_reg_1154[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1154_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1154[0]_i_50_n_0\,
      S(2) => \tmp_10_2_reg_1154[0]_i_51_n_0\,
      S(1) => \tmp_10_2_reg_1154[0]_i_52_n_0\,
      S(0) => \tmp_10_2_reg_1154[0]_i_53_n_0\
    );
\tmp_10_3_reg_1176[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_28_n_0\,
      I1 => tmp_22_reg_1095(24),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(24),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      O => \tmp_10_3_reg_1176[0]_i_10_n_0\
    );
\tmp_10_3_reg_1176[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => \tmp_10_3_reg_1176[0]_i_38_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      I3 => tmp_23_reg_1127(22),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(22),
      O => \tmp_10_3_reg_1176[0]_i_12_n_0\
    );
\tmp_10_3_reg_1176[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => \tmp_10_3_reg_1176[0]_i_39_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      I3 => tmp_23_reg_1127(20),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(20),
      O => \tmp_10_3_reg_1176[0]_i_13_n_0\
    );
\tmp_10_3_reg_1176[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => \tmp_10_3_reg_1176[0]_i_40_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      I3 => tmp_23_reg_1127(18),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(18),
      O => \tmp_10_3_reg_1176[0]_i_14_n_0\
    );
\tmp_10_3_reg_1176[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => \tmp_10_3_reg_1176[0]_i_41_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      I3 => tmp_23_reg_1127(16),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(16),
      O => \tmp_10_3_reg_1176[0]_i_15_n_0\
    );
\tmp_10_3_reg_1176[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_42_n_0\,
      I1 => tmp_22_reg_1095(22),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(22),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      O => \tmp_10_3_reg_1176[0]_i_16_n_0\
    );
\tmp_10_3_reg_1176[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_43_n_0\,
      I1 => tmp_22_reg_1095(20),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(20),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      O => \tmp_10_3_reg_1176[0]_i_17_n_0\
    );
\tmp_10_3_reg_1176[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_44_n_0\,
      I1 => tmp_22_reg_1095(18),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(18),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      O => \tmp_10_3_reg_1176[0]_i_18_n_0\
    );
\tmp_10_3_reg_1176[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_45_n_0\,
      I1 => tmp_22_reg_1095(16),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(16),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      O => \tmp_10_3_reg_1176[0]_i_19_n_0\
    );
\tmp_10_3_reg_1176[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(31),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(31),
      O => \tmp_10_3_reg_1176[0]_i_20_n_0\
    );
\tmp_10_3_reg_1176[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I1 => r_V_1_3_reg_1090(65),
      O => \tmp_10_3_reg_1176[0]_i_21_n_0\
    );
\tmp_10_3_reg_1176[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(29),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(29),
      O => \tmp_10_3_reg_1176[0]_i_22_n_0\
    );
\tmp_10_3_reg_1176[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(27),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(27),
      O => \tmp_10_3_reg_1176[0]_i_23_n_0\
    );
\tmp_10_3_reg_1176[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(25),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(25),
      O => \tmp_10_3_reg_1176[0]_i_24_n_0\
    );
\tmp_10_3_reg_1176[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => tmp_23_reg_1127(31),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(31),
      O => \tmp_10_3_reg_1176[0]_i_25_n_0\
    );
\tmp_10_3_reg_1176[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => tmp_23_reg_1127(29),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(29),
      O => \tmp_10_3_reg_1176[0]_i_26_n_0\
    );
\tmp_10_3_reg_1176[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => tmp_23_reg_1127(27),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(27),
      O => \tmp_10_3_reg_1176[0]_i_27_n_0\
    );
\tmp_10_3_reg_1176[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => tmp_23_reg_1127(25),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(25),
      O => \tmp_10_3_reg_1176[0]_i_28_n_0\
    );
\tmp_10_3_reg_1176[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => \tmp_10_3_reg_1176[0]_i_20_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      I3 => tmp_23_reg_1127(30),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(30),
      O => \tmp_10_3_reg_1176[0]_i_3_n_0\
    );
\tmp_10_3_reg_1176[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => \tmp_10_3_reg_1176[0]_i_54_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      I3 => tmp_23_reg_1127(14),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(14),
      O => \tmp_10_3_reg_1176[0]_i_30_n_0\
    );
\tmp_10_3_reg_1176[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => \tmp_10_3_reg_1176[0]_i_55_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      I3 => tmp_23_reg_1127(12),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(12),
      O => \tmp_10_3_reg_1176[0]_i_31_n_0\
    );
\tmp_10_3_reg_1176[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => \tmp_10_3_reg_1176[0]_i_56_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      I3 => tmp_23_reg_1127(10),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(10),
      O => \tmp_10_3_reg_1176[0]_i_32_n_0\
    );
\tmp_10_3_reg_1176[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => \tmp_10_3_reg_1176[0]_i_57_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      I3 => tmp_23_reg_1127(8),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(8),
      O => \tmp_10_3_reg_1176[0]_i_33_n_0\
    );
\tmp_10_3_reg_1176[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_58_n_0\,
      I1 => tmp_22_reg_1095(14),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(14),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      O => \tmp_10_3_reg_1176[0]_i_34_n_0\
    );
\tmp_10_3_reg_1176[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_59_n_0\,
      I1 => tmp_22_reg_1095(12),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(12),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      O => \tmp_10_3_reg_1176[0]_i_35_n_0\
    );
\tmp_10_3_reg_1176[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_60_n_0\,
      I1 => tmp_22_reg_1095(10),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(10),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      O => \tmp_10_3_reg_1176[0]_i_36_n_0\
    );
\tmp_10_3_reg_1176[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_61_n_0\,
      I1 => tmp_22_reg_1095(8),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(8),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      O => \tmp_10_3_reg_1176[0]_i_37_n_0\
    );
\tmp_10_3_reg_1176[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(23),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(23),
      O => \tmp_10_3_reg_1176[0]_i_38_n_0\
    );
\tmp_10_3_reg_1176[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(21),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(21),
      O => \tmp_10_3_reg_1176[0]_i_39_n_0\
    );
\tmp_10_3_reg_1176[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => \tmp_10_3_reg_1176[0]_i_22_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      I3 => tmp_23_reg_1127(28),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(28),
      O => \tmp_10_3_reg_1176[0]_i_4_n_0\
    );
\tmp_10_3_reg_1176[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(19),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(19),
      O => \tmp_10_3_reg_1176[0]_i_40_n_0\
    );
\tmp_10_3_reg_1176[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(17),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(17),
      O => \tmp_10_3_reg_1176[0]_i_41_n_0\
    );
\tmp_10_3_reg_1176[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => tmp_23_reg_1127(23),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(23),
      O => \tmp_10_3_reg_1176[0]_i_42_n_0\
    );
\tmp_10_3_reg_1176[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => tmp_23_reg_1127(21),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(21),
      O => \tmp_10_3_reg_1176[0]_i_43_n_0\
    );
\tmp_10_3_reg_1176[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => tmp_23_reg_1127(19),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(19),
      O => \tmp_10_3_reg_1176[0]_i_44_n_0\
    );
\tmp_10_3_reg_1176[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => tmp_23_reg_1127(17),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(17),
      O => \tmp_10_3_reg_1176[0]_i_45_n_0\
    );
\tmp_10_3_reg_1176[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => \tmp_10_3_reg_1176[0]_i_62_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      I3 => tmp_23_reg_1127(6),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(6),
      O => \tmp_10_3_reg_1176[0]_i_46_n_0\
    );
\tmp_10_3_reg_1176[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => \tmp_10_3_reg_1176[0]_i_63_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      I3 => tmp_23_reg_1127(4),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(4),
      O => \tmp_10_3_reg_1176[0]_i_47_n_0\
    );
\tmp_10_3_reg_1176[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => \tmp_10_3_reg_1176[0]_i_64_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      I3 => tmp_23_reg_1127(2),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(2),
      O => \tmp_10_3_reg_1176[0]_i_48_n_0\
    );
\tmp_10_3_reg_1176[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => \tmp_10_3_reg_1176[0]_i_65_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      I3 => tmp_23_reg_1127(0),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(0),
      O => \tmp_10_3_reg_1176[0]_i_49_n_0\
    );
\tmp_10_3_reg_1176[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => \tmp_10_3_reg_1176[0]_i_23_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      I3 => tmp_23_reg_1127(26),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(26),
      O => \tmp_10_3_reg_1176[0]_i_5_n_0\
    );
\tmp_10_3_reg_1176[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_66_n_0\,
      I1 => tmp_22_reg_1095(6),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(6),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      O => \tmp_10_3_reg_1176[0]_i_50_n_0\
    );
\tmp_10_3_reg_1176[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_67_n_0\,
      I1 => tmp_22_reg_1095(4),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(4),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      O => \tmp_10_3_reg_1176[0]_i_51_n_0\
    );
\tmp_10_3_reg_1176[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_68_n_0\,
      I1 => tmp_22_reg_1095(2),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(2),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      O => \tmp_10_3_reg_1176[0]_i_52_n_0\
    );
\tmp_10_3_reg_1176[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_69_n_0\,
      I1 => tmp_22_reg_1095(0),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(0),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      O => \tmp_10_3_reg_1176[0]_i_53_n_0\
    );
\tmp_10_3_reg_1176[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(15),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(15),
      O => \tmp_10_3_reg_1176[0]_i_54_n_0\
    );
\tmp_10_3_reg_1176[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(13),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(13),
      O => \tmp_10_3_reg_1176[0]_i_55_n_0\
    );
\tmp_10_3_reg_1176[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(11),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(11),
      O => \tmp_10_3_reg_1176[0]_i_56_n_0\
    );
\tmp_10_3_reg_1176[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(9),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(9),
      O => \tmp_10_3_reg_1176[0]_i_57_n_0\
    );
\tmp_10_3_reg_1176[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => tmp_23_reg_1127(15),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(15),
      O => \tmp_10_3_reg_1176[0]_i_58_n_0\
    );
\tmp_10_3_reg_1176[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => tmp_23_reg_1127(13),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(13),
      O => \tmp_10_3_reg_1176[0]_i_59_n_0\
    );
\tmp_10_3_reg_1176[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => \tmp_10_3_reg_1176[0]_i_24_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      I3 => tmp_23_reg_1127(24),
      I4 => \tmp_10_3_reg_1176[0]_i_21_n_0\,
      I5 => tmp_22_reg_1095(24),
      O => \tmp_10_3_reg_1176[0]_i_6_n_0\
    );
\tmp_10_3_reg_1176[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => tmp_23_reg_1127(11),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(11),
      O => \tmp_10_3_reg_1176[0]_i_60_n_0\
    );
\tmp_10_3_reg_1176[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => tmp_23_reg_1127(9),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(9),
      O => \tmp_10_3_reg_1176[0]_i_61_n_0\
    );
\tmp_10_3_reg_1176[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(7),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(7),
      O => \tmp_10_3_reg_1176[0]_i_62_n_0\
    );
\tmp_10_3_reg_1176[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(5),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(5),
      O => \tmp_10_3_reg_1176[0]_i_63_n_0\
    );
\tmp_10_3_reg_1176[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(3),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(3),
      O => \tmp_10_3_reg_1176[0]_i_64_n_0\
    );
\tmp_10_3_reg_1176[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_22_reg_1095(1),
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1090(65),
      I3 => tmp_23_reg_1127(1),
      O => \tmp_10_3_reg_1176[0]_i_65_n_0\
    );
\tmp_10_3_reg_1176[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => tmp_23_reg_1127(7),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(7),
      O => \tmp_10_3_reg_1176[0]_i_66_n_0\
    );
\tmp_10_3_reg_1176[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => tmp_23_reg_1127(5),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(5),
      O => \tmp_10_3_reg_1176[0]_i_67_n_0\
    );
\tmp_10_3_reg_1176[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => tmp_23_reg_1127(3),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(3),
      O => \tmp_10_3_reg_1176[0]_i_68_n_0\
    );
\tmp_10_3_reg_1176[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => tmp_23_reg_1127(1),
      I2 => r_V_1_3_reg_1090(65),
      I3 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I4 => tmp_22_reg_1095(1),
      O => \tmp_10_3_reg_1176[0]_i_69_n_0\
    );
\tmp_10_3_reg_1176[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_25_n_0\,
      I1 => tmp_22_reg_1095(30),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(30),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      O => \tmp_10_3_reg_1176[0]_i_7_n_0\
    );
\tmp_10_3_reg_1176[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_26_n_0\,
      I1 => tmp_22_reg_1095(28),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(28),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      O => \tmp_10_3_reg_1176[0]_i_8_n_0\
    );
\tmp_10_3_reg_1176[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_3_reg_1176[0]_i_27_n_0\,
      I1 => tmp_22_reg_1095(26),
      I2 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I3 => r_V_1_3_reg_1090(65),
      I4 => tmp_23_reg_1127(26),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      O => \tmp_10_3_reg_1176[0]_i_9_n_0\
    );
\tmp_10_3_reg_1176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_3_fu_603_p2,
      Q => tmp5_demorgan_cast_fu_707_p1(3),
      R => '0'
    );
\tmp_10_3_reg_1176_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_3_reg_1176_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_3_fu_603_p2,
      CO(2) => \tmp_10_3_reg_1176_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_3_reg_1176_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_3_reg_1176_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1176[0]_i_3_n_0\,
      DI(2) => \tmp_10_3_reg_1176[0]_i_4_n_0\,
      DI(1) => \tmp_10_3_reg_1176[0]_i_5_n_0\,
      DI(0) => \tmp_10_3_reg_1176[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1176_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1176[0]_i_7_n_0\,
      S(2) => \tmp_10_3_reg_1176[0]_i_8_n_0\,
      S(1) => \tmp_10_3_reg_1176[0]_i_9_n_0\,
      S(0) => \tmp_10_3_reg_1176[0]_i_10_n_0\
    );
\tmp_10_3_reg_1176_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_3_reg_1176_reg[0]_i_29_n_0\,
      CO(3) => \tmp_10_3_reg_1176_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_3_reg_1176_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_3_reg_1176_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_3_reg_1176_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1176[0]_i_30_n_0\,
      DI(2) => \tmp_10_3_reg_1176[0]_i_31_n_0\,
      DI(1) => \tmp_10_3_reg_1176[0]_i_32_n_0\,
      DI(0) => \tmp_10_3_reg_1176[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1176_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1176[0]_i_34_n_0\,
      S(2) => \tmp_10_3_reg_1176[0]_i_35_n_0\,
      S(1) => \tmp_10_3_reg_1176[0]_i_36_n_0\,
      S(0) => \tmp_10_3_reg_1176[0]_i_37_n_0\
    );
\tmp_10_3_reg_1176_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_3_reg_1176_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_3_reg_1176_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_3_reg_1176_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_3_reg_1176_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_3_reg_1176_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1176[0]_i_12_n_0\,
      DI(2) => \tmp_10_3_reg_1176[0]_i_13_n_0\,
      DI(1) => \tmp_10_3_reg_1176[0]_i_14_n_0\,
      DI(0) => \tmp_10_3_reg_1176[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1176_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1176[0]_i_16_n_0\,
      S(2) => \tmp_10_3_reg_1176[0]_i_17_n_0\,
      S(1) => \tmp_10_3_reg_1176[0]_i_18_n_0\,
      S(0) => \tmp_10_3_reg_1176[0]_i_19_n_0\
    );
\tmp_10_3_reg_1176_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_3_reg_1176_reg[0]_i_29_n_0\,
      CO(2) => \tmp_10_3_reg_1176_reg[0]_i_29_n_1\,
      CO(1) => \tmp_10_3_reg_1176_reg[0]_i_29_n_2\,
      CO(0) => \tmp_10_3_reg_1176_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1176[0]_i_46_n_0\,
      DI(2) => \tmp_10_3_reg_1176[0]_i_47_n_0\,
      DI(1) => \tmp_10_3_reg_1176[0]_i_48_n_0\,
      DI(0) => \tmp_10_3_reg_1176[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1176_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1176[0]_i_50_n_0\,
      S(2) => \tmp_10_3_reg_1176[0]_i_51_n_0\,
      S(1) => \tmp_10_3_reg_1176[0]_i_52_n_0\,
      S(0) => \tmp_10_3_reg_1176[0]_i_53_n_0\
    );
\tmp_10_4_reg_1186[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_28_n_0\,
      I1 => tmp_26_reg_1137(24),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(24),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      O => \tmp_10_4_reg_1186[0]_i_10_n_0\
    );
\tmp_10_4_reg_1186[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => \tmp_10_4_reg_1186[0]_i_38_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      I3 => tmp_27_reg_1159(22),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(22),
      O => \tmp_10_4_reg_1186[0]_i_12_n_0\
    );
\tmp_10_4_reg_1186[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => \tmp_10_4_reg_1186[0]_i_39_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      I3 => tmp_27_reg_1159(20),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(20),
      O => \tmp_10_4_reg_1186[0]_i_13_n_0\
    );
\tmp_10_4_reg_1186[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => \tmp_10_4_reg_1186[0]_i_40_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      I3 => tmp_27_reg_1159(18),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(18),
      O => \tmp_10_4_reg_1186[0]_i_14_n_0\
    );
\tmp_10_4_reg_1186[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => \tmp_10_4_reg_1186[0]_i_41_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      I3 => tmp_27_reg_1159(16),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(16),
      O => \tmp_10_4_reg_1186[0]_i_15_n_0\
    );
\tmp_10_4_reg_1186[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_42_n_0\,
      I1 => tmp_26_reg_1137(22),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(22),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      O => \tmp_10_4_reg_1186[0]_i_16_n_0\
    );
\tmp_10_4_reg_1186[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_43_n_0\,
      I1 => tmp_26_reg_1137(20),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(20),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      O => \tmp_10_4_reg_1186[0]_i_17_n_0\
    );
\tmp_10_4_reg_1186[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_44_n_0\,
      I1 => tmp_26_reg_1137(18),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(18),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      O => \tmp_10_4_reg_1186[0]_i_18_n_0\
    );
\tmp_10_4_reg_1186[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_45_n_0\,
      I1 => tmp_26_reg_1137(16),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(16),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      O => \tmp_10_4_reg_1186[0]_i_19_n_0\
    );
\tmp_10_4_reg_1186[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(31),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(31),
      O => \tmp_10_4_reg_1186[0]_i_20_n_0\
    );
\tmp_10_4_reg_1186[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I1 => r_V_1_4_reg_1132(65),
      O => \tmp_10_4_reg_1186[0]_i_21_n_0\
    );
\tmp_10_4_reg_1186[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(29),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(29),
      O => \tmp_10_4_reg_1186[0]_i_22_n_0\
    );
\tmp_10_4_reg_1186[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(27),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(27),
      O => \tmp_10_4_reg_1186[0]_i_23_n_0\
    );
\tmp_10_4_reg_1186[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(25),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(25),
      O => \tmp_10_4_reg_1186[0]_i_24_n_0\
    );
\tmp_10_4_reg_1186[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => tmp_27_reg_1159(31),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(31),
      O => \tmp_10_4_reg_1186[0]_i_25_n_0\
    );
\tmp_10_4_reg_1186[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => tmp_27_reg_1159(29),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(29),
      O => \tmp_10_4_reg_1186[0]_i_26_n_0\
    );
\tmp_10_4_reg_1186[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => tmp_27_reg_1159(27),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(27),
      O => \tmp_10_4_reg_1186[0]_i_27_n_0\
    );
\tmp_10_4_reg_1186[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => tmp_27_reg_1159(25),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(25),
      O => \tmp_10_4_reg_1186[0]_i_28_n_0\
    );
\tmp_10_4_reg_1186[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => \tmp_10_4_reg_1186[0]_i_20_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      I3 => tmp_27_reg_1159(30),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(30),
      O => \tmp_10_4_reg_1186[0]_i_3_n_0\
    );
\tmp_10_4_reg_1186[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => \tmp_10_4_reg_1186[0]_i_54_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      I3 => tmp_27_reg_1159(14),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(14),
      O => \tmp_10_4_reg_1186[0]_i_30_n_0\
    );
\tmp_10_4_reg_1186[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => \tmp_10_4_reg_1186[0]_i_55_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      I3 => tmp_27_reg_1159(12),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(12),
      O => \tmp_10_4_reg_1186[0]_i_31_n_0\
    );
\tmp_10_4_reg_1186[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => \tmp_10_4_reg_1186[0]_i_56_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      I3 => tmp_27_reg_1159(10),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(10),
      O => \tmp_10_4_reg_1186[0]_i_32_n_0\
    );
\tmp_10_4_reg_1186[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => \tmp_10_4_reg_1186[0]_i_57_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      I3 => tmp_27_reg_1159(8),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(8),
      O => \tmp_10_4_reg_1186[0]_i_33_n_0\
    );
\tmp_10_4_reg_1186[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_58_n_0\,
      I1 => tmp_26_reg_1137(14),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(14),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      O => \tmp_10_4_reg_1186[0]_i_34_n_0\
    );
\tmp_10_4_reg_1186[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_59_n_0\,
      I1 => tmp_26_reg_1137(12),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(12),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      O => \tmp_10_4_reg_1186[0]_i_35_n_0\
    );
\tmp_10_4_reg_1186[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_60_n_0\,
      I1 => tmp_26_reg_1137(10),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(10),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      O => \tmp_10_4_reg_1186[0]_i_36_n_0\
    );
\tmp_10_4_reg_1186[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_61_n_0\,
      I1 => tmp_26_reg_1137(8),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(8),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      O => \tmp_10_4_reg_1186[0]_i_37_n_0\
    );
\tmp_10_4_reg_1186[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(23),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(23),
      O => \tmp_10_4_reg_1186[0]_i_38_n_0\
    );
\tmp_10_4_reg_1186[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(21),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(21),
      O => \tmp_10_4_reg_1186[0]_i_39_n_0\
    );
\tmp_10_4_reg_1186[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => \tmp_10_4_reg_1186[0]_i_22_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      I3 => tmp_27_reg_1159(28),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(28),
      O => \tmp_10_4_reg_1186[0]_i_4_n_0\
    );
\tmp_10_4_reg_1186[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(19),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(19),
      O => \tmp_10_4_reg_1186[0]_i_40_n_0\
    );
\tmp_10_4_reg_1186[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(17),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(17),
      O => \tmp_10_4_reg_1186[0]_i_41_n_0\
    );
\tmp_10_4_reg_1186[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => tmp_27_reg_1159(23),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(23),
      O => \tmp_10_4_reg_1186[0]_i_42_n_0\
    );
\tmp_10_4_reg_1186[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => tmp_27_reg_1159(21),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(21),
      O => \tmp_10_4_reg_1186[0]_i_43_n_0\
    );
\tmp_10_4_reg_1186[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => tmp_27_reg_1159(19),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(19),
      O => \tmp_10_4_reg_1186[0]_i_44_n_0\
    );
\tmp_10_4_reg_1186[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => tmp_27_reg_1159(17),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(17),
      O => \tmp_10_4_reg_1186[0]_i_45_n_0\
    );
\tmp_10_4_reg_1186[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => \tmp_10_4_reg_1186[0]_i_62_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      I3 => tmp_27_reg_1159(6),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(6),
      O => \tmp_10_4_reg_1186[0]_i_46_n_0\
    );
\tmp_10_4_reg_1186[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => \tmp_10_4_reg_1186[0]_i_63_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      I3 => tmp_27_reg_1159(4),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(4),
      O => \tmp_10_4_reg_1186[0]_i_47_n_0\
    );
\tmp_10_4_reg_1186[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => \tmp_10_4_reg_1186[0]_i_64_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      I3 => tmp_27_reg_1159(2),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(2),
      O => \tmp_10_4_reg_1186[0]_i_48_n_0\
    );
\tmp_10_4_reg_1186[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => \tmp_10_4_reg_1186[0]_i_65_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      I3 => tmp_27_reg_1159(0),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(0),
      O => \tmp_10_4_reg_1186[0]_i_49_n_0\
    );
\tmp_10_4_reg_1186[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => \tmp_10_4_reg_1186[0]_i_23_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      I3 => tmp_27_reg_1159(26),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(26),
      O => \tmp_10_4_reg_1186[0]_i_5_n_0\
    );
\tmp_10_4_reg_1186[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_66_n_0\,
      I1 => tmp_26_reg_1137(6),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(6),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      O => \tmp_10_4_reg_1186[0]_i_50_n_0\
    );
\tmp_10_4_reg_1186[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_67_n_0\,
      I1 => tmp_26_reg_1137(4),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(4),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      O => \tmp_10_4_reg_1186[0]_i_51_n_0\
    );
\tmp_10_4_reg_1186[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_68_n_0\,
      I1 => tmp_26_reg_1137(2),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(2),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      O => \tmp_10_4_reg_1186[0]_i_52_n_0\
    );
\tmp_10_4_reg_1186[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_69_n_0\,
      I1 => tmp_26_reg_1137(0),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(0),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      O => \tmp_10_4_reg_1186[0]_i_53_n_0\
    );
\tmp_10_4_reg_1186[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(15),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(15),
      O => \tmp_10_4_reg_1186[0]_i_54_n_0\
    );
\tmp_10_4_reg_1186[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(13),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(13),
      O => \tmp_10_4_reg_1186[0]_i_55_n_0\
    );
\tmp_10_4_reg_1186[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(11),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(11),
      O => \tmp_10_4_reg_1186[0]_i_56_n_0\
    );
\tmp_10_4_reg_1186[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(9),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(9),
      O => \tmp_10_4_reg_1186[0]_i_57_n_0\
    );
\tmp_10_4_reg_1186[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => tmp_27_reg_1159(15),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(15),
      O => \tmp_10_4_reg_1186[0]_i_58_n_0\
    );
\tmp_10_4_reg_1186[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => tmp_27_reg_1159(13),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(13),
      O => \tmp_10_4_reg_1186[0]_i_59_n_0\
    );
\tmp_10_4_reg_1186[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => \tmp_10_4_reg_1186[0]_i_24_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      I3 => tmp_27_reg_1159(24),
      I4 => \tmp_10_4_reg_1186[0]_i_21_n_0\,
      I5 => tmp_26_reg_1137(24),
      O => \tmp_10_4_reg_1186[0]_i_6_n_0\
    );
\tmp_10_4_reg_1186[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => tmp_27_reg_1159(11),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(11),
      O => \tmp_10_4_reg_1186[0]_i_60_n_0\
    );
\tmp_10_4_reg_1186[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => tmp_27_reg_1159(9),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(9),
      O => \tmp_10_4_reg_1186[0]_i_61_n_0\
    );
\tmp_10_4_reg_1186[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(7),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(7),
      O => \tmp_10_4_reg_1186[0]_i_62_n_0\
    );
\tmp_10_4_reg_1186[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(5),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(5),
      O => \tmp_10_4_reg_1186[0]_i_63_n_0\
    );
\tmp_10_4_reg_1186[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(3),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(3),
      O => \tmp_10_4_reg_1186[0]_i_64_n_0\
    );
\tmp_10_4_reg_1186[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_26_reg_1137(1),
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1132(65),
      I3 => tmp_27_reg_1159(1),
      O => \tmp_10_4_reg_1186[0]_i_65_n_0\
    );
\tmp_10_4_reg_1186[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => tmp_27_reg_1159(7),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(7),
      O => \tmp_10_4_reg_1186[0]_i_66_n_0\
    );
\tmp_10_4_reg_1186[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => tmp_27_reg_1159(5),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(5),
      O => \tmp_10_4_reg_1186[0]_i_67_n_0\
    );
\tmp_10_4_reg_1186[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => tmp_27_reg_1159(3),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(3),
      O => \tmp_10_4_reg_1186[0]_i_68_n_0\
    );
\tmp_10_4_reg_1186[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => tmp_27_reg_1159(1),
      I2 => r_V_1_4_reg_1132(65),
      I3 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I4 => tmp_26_reg_1137(1),
      O => \tmp_10_4_reg_1186[0]_i_69_n_0\
    );
\tmp_10_4_reg_1186[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_25_n_0\,
      I1 => tmp_26_reg_1137(30),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(30),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      O => \tmp_10_4_reg_1186[0]_i_7_n_0\
    );
\tmp_10_4_reg_1186[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_26_n_0\,
      I1 => tmp_26_reg_1137(28),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(28),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      O => \tmp_10_4_reg_1186[0]_i_8_n_0\
    );
\tmp_10_4_reg_1186[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_4_reg_1186[0]_i_27_n_0\,
      I1 => tmp_26_reg_1137(26),
      I2 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I3 => r_V_1_4_reg_1132(65),
      I4 => tmp_27_reg_1159(26),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      O => \tmp_10_4_reg_1186[0]_i_9_n_0\
    );
\tmp_10_4_reg_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => tmp_10_4_fu_632_p2,
      Q => tmp5_demorgan_cast_fu_707_p1(4),
      R => '0'
    );
\tmp_10_4_reg_1186_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_4_reg_1186_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_4_fu_632_p2,
      CO(2) => \tmp_10_4_reg_1186_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_4_reg_1186_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_4_reg_1186_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1186[0]_i_3_n_0\,
      DI(2) => \tmp_10_4_reg_1186[0]_i_4_n_0\,
      DI(1) => \tmp_10_4_reg_1186[0]_i_5_n_0\,
      DI(0) => \tmp_10_4_reg_1186[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1186_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1186[0]_i_7_n_0\,
      S(2) => \tmp_10_4_reg_1186[0]_i_8_n_0\,
      S(1) => \tmp_10_4_reg_1186[0]_i_9_n_0\,
      S(0) => \tmp_10_4_reg_1186[0]_i_10_n_0\
    );
\tmp_10_4_reg_1186_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_4_reg_1186_reg[0]_i_29_n_0\,
      CO(3) => \tmp_10_4_reg_1186_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_4_reg_1186_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_4_reg_1186_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_4_reg_1186_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1186[0]_i_30_n_0\,
      DI(2) => \tmp_10_4_reg_1186[0]_i_31_n_0\,
      DI(1) => \tmp_10_4_reg_1186[0]_i_32_n_0\,
      DI(0) => \tmp_10_4_reg_1186[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1186_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1186[0]_i_34_n_0\,
      S(2) => \tmp_10_4_reg_1186[0]_i_35_n_0\,
      S(1) => \tmp_10_4_reg_1186[0]_i_36_n_0\,
      S(0) => \tmp_10_4_reg_1186[0]_i_37_n_0\
    );
\tmp_10_4_reg_1186_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_4_reg_1186_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_4_reg_1186_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_4_reg_1186_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_4_reg_1186_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_4_reg_1186_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1186[0]_i_12_n_0\,
      DI(2) => \tmp_10_4_reg_1186[0]_i_13_n_0\,
      DI(1) => \tmp_10_4_reg_1186[0]_i_14_n_0\,
      DI(0) => \tmp_10_4_reg_1186[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1186_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1186[0]_i_16_n_0\,
      S(2) => \tmp_10_4_reg_1186[0]_i_17_n_0\,
      S(1) => \tmp_10_4_reg_1186[0]_i_18_n_0\,
      S(0) => \tmp_10_4_reg_1186[0]_i_19_n_0\
    );
\tmp_10_4_reg_1186_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_4_reg_1186_reg[0]_i_29_n_0\,
      CO(2) => \tmp_10_4_reg_1186_reg[0]_i_29_n_1\,
      CO(1) => \tmp_10_4_reg_1186_reg[0]_i_29_n_2\,
      CO(0) => \tmp_10_4_reg_1186_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1186[0]_i_46_n_0\,
      DI(2) => \tmp_10_4_reg_1186[0]_i_47_n_0\,
      DI(1) => \tmp_10_4_reg_1186[0]_i_48_n_0\,
      DI(0) => \tmp_10_4_reg_1186[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1186_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1186[0]_i_50_n_0\,
      S(2) => \tmp_10_4_reg_1186[0]_i_51_n_0\,
      S(1) => \tmp_10_4_reg_1186[0]_i_52_n_0\,
      S(0) => \tmp_10_4_reg_1186[0]_i_53_n_0\
    );
\tmp_10_5_reg_1197[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_28_n_0\,
      I1 => tmp_30_reg_1169(24),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(24),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      O => \tmp_10_5_reg_1197[0]_i_10_n_0\
    );
\tmp_10_5_reg_1197[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => \tmp_10_5_reg_1197[0]_i_38_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      I3 => tmp_31_reg_1181(22),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(22),
      O => \tmp_10_5_reg_1197[0]_i_12_n_0\
    );
\tmp_10_5_reg_1197[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => \tmp_10_5_reg_1197[0]_i_39_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      I3 => tmp_31_reg_1181(20),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(20),
      O => \tmp_10_5_reg_1197[0]_i_13_n_0\
    );
\tmp_10_5_reg_1197[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => \tmp_10_5_reg_1197[0]_i_40_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      I3 => tmp_31_reg_1181(18),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(18),
      O => \tmp_10_5_reg_1197[0]_i_14_n_0\
    );
\tmp_10_5_reg_1197[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => \tmp_10_5_reg_1197[0]_i_41_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      I3 => tmp_31_reg_1181(16),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(16),
      O => \tmp_10_5_reg_1197[0]_i_15_n_0\
    );
\tmp_10_5_reg_1197[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_42_n_0\,
      I1 => tmp_30_reg_1169(22),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(22),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(22),
      O => \tmp_10_5_reg_1197[0]_i_16_n_0\
    );
\tmp_10_5_reg_1197[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_43_n_0\,
      I1 => tmp_30_reg_1169(20),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(20),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(20),
      O => \tmp_10_5_reg_1197[0]_i_17_n_0\
    );
\tmp_10_5_reg_1197[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_44_n_0\,
      I1 => tmp_30_reg_1169(18),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(18),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(18),
      O => \tmp_10_5_reg_1197[0]_i_18_n_0\
    );
\tmp_10_5_reg_1197[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_45_n_0\,
      I1 => tmp_30_reg_1169(16),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(16),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(16),
      O => \tmp_10_5_reg_1197[0]_i_19_n_0\
    );
\tmp_10_5_reg_1197[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(31),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(31),
      O => \tmp_10_5_reg_1197[0]_i_20_n_0\
    );
\tmp_10_5_reg_1197[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I1 => r_V_1_5_reg_1164(65),
      O => \tmp_10_5_reg_1197[0]_i_21_n_0\
    );
\tmp_10_5_reg_1197[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(29),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(29),
      O => \tmp_10_5_reg_1197[0]_i_22_n_0\
    );
\tmp_10_5_reg_1197[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(27),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(27),
      O => \tmp_10_5_reg_1197[0]_i_23_n_0\
    );
\tmp_10_5_reg_1197[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(25),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(25),
      O => \tmp_10_5_reg_1197[0]_i_24_n_0\
    );
\tmp_10_5_reg_1197[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => tmp_31_reg_1181(31),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(31),
      O => \tmp_10_5_reg_1197[0]_i_25_n_0\
    );
\tmp_10_5_reg_1197[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => tmp_31_reg_1181(29),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(29),
      O => \tmp_10_5_reg_1197[0]_i_26_n_0\
    );
\tmp_10_5_reg_1197[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => tmp_31_reg_1181(27),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(27),
      O => \tmp_10_5_reg_1197[0]_i_27_n_0\
    );
\tmp_10_5_reg_1197[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => tmp_31_reg_1181(25),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(25),
      O => \tmp_10_5_reg_1197[0]_i_28_n_0\
    );
\tmp_10_5_reg_1197[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(31),
      I1 => \tmp_10_5_reg_1197[0]_i_20_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      I3 => tmp_31_reg_1181(30),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(30),
      O => \tmp_10_5_reg_1197[0]_i_3_n_0\
    );
\tmp_10_5_reg_1197[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => \tmp_10_5_reg_1197[0]_i_54_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      I3 => tmp_31_reg_1181(14),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(14),
      O => \tmp_10_5_reg_1197[0]_i_30_n_0\
    );
\tmp_10_5_reg_1197[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => \tmp_10_5_reg_1197[0]_i_55_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      I3 => tmp_31_reg_1181(12),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(12),
      O => \tmp_10_5_reg_1197[0]_i_31_n_0\
    );
\tmp_10_5_reg_1197[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => \tmp_10_5_reg_1197[0]_i_56_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      I3 => tmp_31_reg_1181(10),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(10),
      O => \tmp_10_5_reg_1197[0]_i_32_n_0\
    );
\tmp_10_5_reg_1197[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => \tmp_10_5_reg_1197[0]_i_57_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      I3 => tmp_31_reg_1181(8),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(8),
      O => \tmp_10_5_reg_1197[0]_i_33_n_0\
    );
\tmp_10_5_reg_1197[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_58_n_0\,
      I1 => tmp_30_reg_1169(14),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(14),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(14),
      O => \tmp_10_5_reg_1197[0]_i_34_n_0\
    );
\tmp_10_5_reg_1197[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_59_n_0\,
      I1 => tmp_30_reg_1169(12),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(12),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(12),
      O => \tmp_10_5_reg_1197[0]_i_35_n_0\
    );
\tmp_10_5_reg_1197[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_60_n_0\,
      I1 => tmp_30_reg_1169(10),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(10),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(10),
      O => \tmp_10_5_reg_1197[0]_i_36_n_0\
    );
\tmp_10_5_reg_1197[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_61_n_0\,
      I1 => tmp_30_reg_1169(8),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(8),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(8),
      O => \tmp_10_5_reg_1197[0]_i_37_n_0\
    );
\tmp_10_5_reg_1197[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(23),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(23),
      O => \tmp_10_5_reg_1197[0]_i_38_n_0\
    );
\tmp_10_5_reg_1197[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(21),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(21),
      O => \tmp_10_5_reg_1197[0]_i_39_n_0\
    );
\tmp_10_5_reg_1197[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(29),
      I1 => \tmp_10_5_reg_1197[0]_i_22_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      I3 => tmp_31_reg_1181(28),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(28),
      O => \tmp_10_5_reg_1197[0]_i_4_n_0\
    );
\tmp_10_5_reg_1197[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(19),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(19),
      O => \tmp_10_5_reg_1197[0]_i_40_n_0\
    );
\tmp_10_5_reg_1197[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(17),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(17),
      O => \tmp_10_5_reg_1197[0]_i_41_n_0\
    );
\tmp_10_5_reg_1197[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(23),
      I1 => tmp_31_reg_1181(23),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(23),
      O => \tmp_10_5_reg_1197[0]_i_42_n_0\
    );
\tmp_10_5_reg_1197[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(21),
      I1 => tmp_31_reg_1181(21),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(21),
      O => \tmp_10_5_reg_1197[0]_i_43_n_0\
    );
\tmp_10_5_reg_1197[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(19),
      I1 => tmp_31_reg_1181(19),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(19),
      O => \tmp_10_5_reg_1197[0]_i_44_n_0\
    );
\tmp_10_5_reg_1197[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(17),
      I1 => tmp_31_reg_1181(17),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(17),
      O => \tmp_10_5_reg_1197[0]_i_45_n_0\
    );
\tmp_10_5_reg_1197[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => \tmp_10_5_reg_1197[0]_i_62_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      I3 => tmp_31_reg_1181(6),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(6),
      O => \tmp_10_5_reg_1197[0]_i_46_n_0\
    );
\tmp_10_5_reg_1197[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => \tmp_10_5_reg_1197[0]_i_63_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      I3 => tmp_31_reg_1181(4),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(4),
      O => \tmp_10_5_reg_1197[0]_i_47_n_0\
    );
\tmp_10_5_reg_1197[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => \tmp_10_5_reg_1197[0]_i_64_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      I3 => tmp_31_reg_1181(2),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(2),
      O => \tmp_10_5_reg_1197[0]_i_48_n_0\
    );
\tmp_10_5_reg_1197[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => \tmp_10_5_reg_1197[0]_i_65_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      I3 => tmp_31_reg_1181(0),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(0),
      O => \tmp_10_5_reg_1197[0]_i_49_n_0\
    );
\tmp_10_5_reg_1197[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(27),
      I1 => \tmp_10_5_reg_1197[0]_i_23_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      I3 => tmp_31_reg_1181(26),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(26),
      O => \tmp_10_5_reg_1197[0]_i_5_n_0\
    );
\tmp_10_5_reg_1197[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_66_n_0\,
      I1 => tmp_30_reg_1169(6),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(6),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(6),
      O => \tmp_10_5_reg_1197[0]_i_50_n_0\
    );
\tmp_10_5_reg_1197[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_67_n_0\,
      I1 => tmp_30_reg_1169(4),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(4),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(4),
      O => \tmp_10_5_reg_1197[0]_i_51_n_0\
    );
\tmp_10_5_reg_1197[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_68_n_0\,
      I1 => tmp_30_reg_1169(2),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(2),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(2),
      O => \tmp_10_5_reg_1197[0]_i_52_n_0\
    );
\tmp_10_5_reg_1197[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_69_n_0\,
      I1 => tmp_30_reg_1169(0),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(0),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(0),
      O => \tmp_10_5_reg_1197[0]_i_53_n_0\
    );
\tmp_10_5_reg_1197[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(15),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(15),
      O => \tmp_10_5_reg_1197[0]_i_54_n_0\
    );
\tmp_10_5_reg_1197[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(13),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(13),
      O => \tmp_10_5_reg_1197[0]_i_55_n_0\
    );
\tmp_10_5_reg_1197[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(11),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(11),
      O => \tmp_10_5_reg_1197[0]_i_56_n_0\
    );
\tmp_10_5_reg_1197[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(9),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(9),
      O => \tmp_10_5_reg_1197[0]_i_57_n_0\
    );
\tmp_10_5_reg_1197[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(15),
      I1 => tmp_31_reg_1181(15),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(15),
      O => \tmp_10_5_reg_1197[0]_i_58_n_0\
    );
\tmp_10_5_reg_1197[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(13),
      I1 => tmp_31_reg_1181(13),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(13),
      O => \tmp_10_5_reg_1197[0]_i_59_n_0\
    );
\tmp_10_5_reg_1197[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(25),
      I1 => \tmp_10_5_reg_1197[0]_i_24_n_0\,
      I2 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(24),
      I3 => tmp_31_reg_1181(24),
      I4 => \tmp_10_5_reg_1197[0]_i_21_n_0\,
      I5 => tmp_30_reg_1169(24),
      O => \tmp_10_5_reg_1197[0]_i_6_n_0\
    );
\tmp_10_5_reg_1197[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(11),
      I1 => tmp_31_reg_1181(11),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(11),
      O => \tmp_10_5_reg_1197[0]_i_60_n_0\
    );
\tmp_10_5_reg_1197[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(9),
      I1 => tmp_31_reg_1181(9),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(9),
      O => \tmp_10_5_reg_1197[0]_i_61_n_0\
    );
\tmp_10_5_reg_1197[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(7),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(7),
      O => \tmp_10_5_reg_1197[0]_i_62_n_0\
    );
\tmp_10_5_reg_1197[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(5),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(5),
      O => \tmp_10_5_reg_1197[0]_i_63_n_0\
    );
\tmp_10_5_reg_1197[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(3),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(3),
      O => \tmp_10_5_reg_1197[0]_i_64_n_0\
    );
\tmp_10_5_reg_1197[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_30_reg_1169(1),
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1164(65),
      I3 => tmp_31_reg_1181(1),
      O => \tmp_10_5_reg_1197[0]_i_65_n_0\
    );
\tmp_10_5_reg_1197[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(7),
      I1 => tmp_31_reg_1181(7),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(7),
      O => \tmp_10_5_reg_1197[0]_i_66_n_0\
    );
\tmp_10_5_reg_1197[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(5),
      I1 => tmp_31_reg_1181(5),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(5),
      O => \tmp_10_5_reg_1197[0]_i_67_n_0\
    );
\tmp_10_5_reg_1197[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(3),
      I1 => tmp_31_reg_1181(3),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(3),
      O => \tmp_10_5_reg_1197[0]_i_68_n_0\
    );
\tmp_10_5_reg_1197[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(1),
      I1 => tmp_31_reg_1181(1),
      I2 => r_V_1_5_reg_1164(65),
      I3 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I4 => tmp_30_reg_1169(1),
      O => \tmp_10_5_reg_1197[0]_i_69_n_0\
    );
\tmp_10_5_reg_1197[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_25_n_0\,
      I1 => tmp_30_reg_1169(30),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(30),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(30),
      O => \tmp_10_5_reg_1197[0]_i_7_n_0\
    );
\tmp_10_5_reg_1197[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_26_n_0\,
      I1 => tmp_30_reg_1169(28),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(28),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(28),
      O => \tmp_10_5_reg_1197[0]_i_8_n_0\
    );
\tmp_10_5_reg_1197[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_5_reg_1197[0]_i_27_n_0\,
      I1 => tmp_30_reg_1169(26),
      I2 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I3 => r_V_1_5_reg_1164(65),
      I4 => tmp_31_reg_1181(26),
      I5 => ap_reg_pp0_iter2_accumulator_V_load_reg_825(26),
      O => \tmp_10_5_reg_1197[0]_i_9_n_0\
    );
\tmp_10_5_reg_1197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => tmp_10_5_fu_667_p2,
      Q => tmp9_demorgan_fu_722_p4(5),
      R => '0'
    );
\tmp_10_5_reg_1197_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_5_reg_1197_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_5_fu_667_p2,
      CO(2) => \tmp_10_5_reg_1197_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_5_reg_1197_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_5_reg_1197_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1197[0]_i_3_n_0\,
      DI(2) => \tmp_10_5_reg_1197[0]_i_4_n_0\,
      DI(1) => \tmp_10_5_reg_1197[0]_i_5_n_0\,
      DI(0) => \tmp_10_5_reg_1197[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1197_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1197[0]_i_7_n_0\,
      S(2) => \tmp_10_5_reg_1197[0]_i_8_n_0\,
      S(1) => \tmp_10_5_reg_1197[0]_i_9_n_0\,
      S(0) => \tmp_10_5_reg_1197[0]_i_10_n_0\
    );
\tmp_10_5_reg_1197_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_5_reg_1197_reg[0]_i_29_n_0\,
      CO(3) => \tmp_10_5_reg_1197_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_5_reg_1197_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_5_reg_1197_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_5_reg_1197_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1197[0]_i_30_n_0\,
      DI(2) => \tmp_10_5_reg_1197[0]_i_31_n_0\,
      DI(1) => \tmp_10_5_reg_1197[0]_i_32_n_0\,
      DI(0) => \tmp_10_5_reg_1197[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1197_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1197[0]_i_34_n_0\,
      S(2) => \tmp_10_5_reg_1197[0]_i_35_n_0\,
      S(1) => \tmp_10_5_reg_1197[0]_i_36_n_0\,
      S(0) => \tmp_10_5_reg_1197[0]_i_37_n_0\
    );
\tmp_10_5_reg_1197_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_5_reg_1197_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_5_reg_1197_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_5_reg_1197_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_5_reg_1197_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_5_reg_1197_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1197[0]_i_12_n_0\,
      DI(2) => \tmp_10_5_reg_1197[0]_i_13_n_0\,
      DI(1) => \tmp_10_5_reg_1197[0]_i_14_n_0\,
      DI(0) => \tmp_10_5_reg_1197[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1197_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1197[0]_i_16_n_0\,
      S(2) => \tmp_10_5_reg_1197[0]_i_17_n_0\,
      S(1) => \tmp_10_5_reg_1197[0]_i_18_n_0\,
      S(0) => \tmp_10_5_reg_1197[0]_i_19_n_0\
    );
\tmp_10_5_reg_1197_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_5_reg_1197_reg[0]_i_29_n_0\,
      CO(2) => \tmp_10_5_reg_1197_reg[0]_i_29_n_1\,
      CO(1) => \tmp_10_5_reg_1197_reg[0]_i_29_n_2\,
      CO(0) => \tmp_10_5_reg_1197_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1197[0]_i_46_n_0\,
      DI(2) => \tmp_10_5_reg_1197[0]_i_47_n_0\,
      DI(1) => \tmp_10_5_reg_1197[0]_i_48_n_0\,
      DI(0) => \tmp_10_5_reg_1197[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1197_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1197[0]_i_50_n_0\,
      S(2) => \tmp_10_5_reg_1197[0]_i_51_n_0\,
      S(1) => \tmp_10_5_reg_1197[0]_i_52_n_0\,
      S(0) => \tmp_10_5_reg_1197[0]_i_53_n_0\
    );
\tmp_10_reg_1080[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_28_n_0\,
      I1 => tmp_9_reg_979(24),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(24),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      O => \tmp_10_reg_1080[0]_i_10_n_0\
    );
\tmp_10_reg_1080[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      I1 => \tmp_10_reg_1080[0]_i_38_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      I3 => tmp_11_reg_1006(22),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(22),
      O => \tmp_10_reg_1080[0]_i_12_n_0\
    );
\tmp_10_reg_1080[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      I1 => \tmp_10_reg_1080[0]_i_39_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      I3 => tmp_11_reg_1006(20),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(20),
      O => \tmp_10_reg_1080[0]_i_13_n_0\
    );
\tmp_10_reg_1080[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      I1 => \tmp_10_reg_1080[0]_i_40_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      I3 => tmp_11_reg_1006(18),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(18),
      O => \tmp_10_reg_1080[0]_i_14_n_0\
    );
\tmp_10_reg_1080[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      I1 => \tmp_10_reg_1080[0]_i_41_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      I3 => tmp_11_reg_1006(16),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(16),
      O => \tmp_10_reg_1080[0]_i_15_n_0\
    );
\tmp_10_reg_1080[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_42_n_0\,
      I1 => tmp_9_reg_979(22),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(22),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      O => \tmp_10_reg_1080[0]_i_16_n_0\
    );
\tmp_10_reg_1080[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_43_n_0\,
      I1 => tmp_9_reg_979(20),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(20),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      O => \tmp_10_reg_1080[0]_i_17_n_0\
    );
\tmp_10_reg_1080[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_44_n_0\,
      I1 => tmp_9_reg_979(18),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(18),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      O => \tmp_10_reg_1080[0]_i_18_n_0\
    );
\tmp_10_reg_1080[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_45_n_0\,
      I1 => tmp_9_reg_979(16),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(16),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      O => \tmp_10_reg_1080[0]_i_19_n_0\
    );
\tmp_10_reg_1080[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(31),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(31),
      O => \tmp_10_reg_1080[0]_i_20_n_0\
    );
\tmp_10_reg_1080[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_5_reg_946_reg_n_0_[0]\,
      I1 => r_V_1_reg_974(65),
      O => \tmp_10_reg_1080[0]_i_21_n_0\
    );
\tmp_10_reg_1080[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(29),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(29),
      O => \tmp_10_reg_1080[0]_i_22_n_0\
    );
\tmp_10_reg_1080[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(27),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(27),
      O => \tmp_10_reg_1080[0]_i_23_n_0\
    );
\tmp_10_reg_1080[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(25),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(25),
      O => \tmp_10_reg_1080[0]_i_24_n_0\
    );
\tmp_10_reg_1080[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      I1 => tmp_11_reg_1006(31),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(31),
      O => \tmp_10_reg_1080[0]_i_25_n_0\
    );
\tmp_10_reg_1080[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      I1 => tmp_11_reg_1006(29),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(29),
      O => \tmp_10_reg_1080[0]_i_26_n_0\
    );
\tmp_10_reg_1080[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      I1 => tmp_11_reg_1006(27),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(27),
      O => \tmp_10_reg_1080[0]_i_27_n_0\
    );
\tmp_10_reg_1080[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      I1 => tmp_11_reg_1006(25),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(25),
      O => \tmp_10_reg_1080[0]_i_28_n_0\
    );
\tmp_10_reg_1080[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      I1 => \tmp_10_reg_1080[0]_i_20_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      I3 => tmp_11_reg_1006(30),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(30),
      O => \tmp_10_reg_1080[0]_i_3_n_0\
    );
\tmp_10_reg_1080[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      I1 => \tmp_10_reg_1080[0]_i_54_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      I3 => tmp_11_reg_1006(14),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(14),
      O => \tmp_10_reg_1080[0]_i_30_n_0\
    );
\tmp_10_reg_1080[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      I1 => \tmp_10_reg_1080[0]_i_55_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      I3 => tmp_11_reg_1006(12),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(12),
      O => \tmp_10_reg_1080[0]_i_31_n_0\
    );
\tmp_10_reg_1080[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      I1 => \tmp_10_reg_1080[0]_i_56_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      I3 => tmp_11_reg_1006(10),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(10),
      O => \tmp_10_reg_1080[0]_i_32_n_0\
    );
\tmp_10_reg_1080[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      I1 => \tmp_10_reg_1080[0]_i_57_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      I3 => tmp_11_reg_1006(8),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(8),
      O => \tmp_10_reg_1080[0]_i_33_n_0\
    );
\tmp_10_reg_1080[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_58_n_0\,
      I1 => tmp_9_reg_979(14),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(14),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      O => \tmp_10_reg_1080[0]_i_34_n_0\
    );
\tmp_10_reg_1080[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_59_n_0\,
      I1 => tmp_9_reg_979(12),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(12),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      O => \tmp_10_reg_1080[0]_i_35_n_0\
    );
\tmp_10_reg_1080[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_60_n_0\,
      I1 => tmp_9_reg_979(10),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(10),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      O => \tmp_10_reg_1080[0]_i_36_n_0\
    );
\tmp_10_reg_1080[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_61_n_0\,
      I1 => tmp_9_reg_979(8),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(8),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      O => \tmp_10_reg_1080[0]_i_37_n_0\
    );
\tmp_10_reg_1080[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(23),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(23),
      O => \tmp_10_reg_1080[0]_i_38_n_0\
    );
\tmp_10_reg_1080[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(21),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(21),
      O => \tmp_10_reg_1080[0]_i_39_n_0\
    );
\tmp_10_reg_1080[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      I1 => \tmp_10_reg_1080[0]_i_22_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      I3 => tmp_11_reg_1006(28),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(28),
      O => \tmp_10_reg_1080[0]_i_4_n_0\
    );
\tmp_10_reg_1080[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(19),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(19),
      O => \tmp_10_reg_1080[0]_i_40_n_0\
    );
\tmp_10_reg_1080[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(17),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(17),
      O => \tmp_10_reg_1080[0]_i_41_n_0\
    );
\tmp_10_reg_1080[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      I1 => tmp_11_reg_1006(23),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(23),
      O => \tmp_10_reg_1080[0]_i_42_n_0\
    );
\tmp_10_reg_1080[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      I1 => tmp_11_reg_1006(21),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(21),
      O => \tmp_10_reg_1080[0]_i_43_n_0\
    );
\tmp_10_reg_1080[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      I1 => tmp_11_reg_1006(19),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(19),
      O => \tmp_10_reg_1080[0]_i_44_n_0\
    );
\tmp_10_reg_1080[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      I1 => tmp_11_reg_1006(17),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(17),
      O => \tmp_10_reg_1080[0]_i_45_n_0\
    );
\tmp_10_reg_1080[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      I1 => \tmp_10_reg_1080[0]_i_62_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      I3 => tmp_11_reg_1006(6),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(6),
      O => \tmp_10_reg_1080[0]_i_46_n_0\
    );
\tmp_10_reg_1080[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      I1 => \tmp_10_reg_1080[0]_i_63_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      I3 => tmp_11_reg_1006(4),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(4),
      O => \tmp_10_reg_1080[0]_i_47_n_0\
    );
\tmp_10_reg_1080[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      I1 => \tmp_10_reg_1080[0]_i_64_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      I3 => tmp_11_reg_1006(2),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(2),
      O => \tmp_10_reg_1080[0]_i_48_n_0\
    );
\tmp_10_reg_1080[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      I1 => \tmp_10_reg_1080[0]_i_65_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      I3 => tmp_11_reg_1006(0),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(0),
      O => \tmp_10_reg_1080[0]_i_49_n_0\
    );
\tmp_10_reg_1080[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      I1 => \tmp_10_reg_1080[0]_i_23_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      I3 => tmp_11_reg_1006(26),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(26),
      O => \tmp_10_reg_1080[0]_i_5_n_0\
    );
\tmp_10_reg_1080[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_66_n_0\,
      I1 => tmp_9_reg_979(6),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(6),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      O => \tmp_10_reg_1080[0]_i_50_n_0\
    );
\tmp_10_reg_1080[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_67_n_0\,
      I1 => tmp_9_reg_979(4),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(4),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      O => \tmp_10_reg_1080[0]_i_51_n_0\
    );
\tmp_10_reg_1080[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_68_n_0\,
      I1 => tmp_9_reg_979(2),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(2),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      O => \tmp_10_reg_1080[0]_i_52_n_0\
    );
\tmp_10_reg_1080[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_69_n_0\,
      I1 => tmp_9_reg_979(0),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(0),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      O => \tmp_10_reg_1080[0]_i_53_n_0\
    );
\tmp_10_reg_1080[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(15),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(15),
      O => \tmp_10_reg_1080[0]_i_54_n_0\
    );
\tmp_10_reg_1080[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(13),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(13),
      O => \tmp_10_reg_1080[0]_i_55_n_0\
    );
\tmp_10_reg_1080[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(11),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(11),
      O => \tmp_10_reg_1080[0]_i_56_n_0\
    );
\tmp_10_reg_1080[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(9),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(9),
      O => \tmp_10_reg_1080[0]_i_57_n_0\
    );
\tmp_10_reg_1080[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      I1 => tmp_11_reg_1006(15),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(15),
      O => \tmp_10_reg_1080[0]_i_58_n_0\
    );
\tmp_10_reg_1080[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      I1 => tmp_11_reg_1006(13),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(13),
      O => \tmp_10_reg_1080[0]_i_59_n_0\
    );
\tmp_10_reg_1080[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      I1 => \tmp_10_reg_1080[0]_i_24_n_0\,
      I2 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      I3 => tmp_11_reg_1006(24),
      I4 => \tmp_10_reg_1080[0]_i_21_n_0\,
      I5 => tmp_9_reg_979(24),
      O => \tmp_10_reg_1080[0]_i_6_n_0\
    );
\tmp_10_reg_1080[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      I1 => tmp_11_reg_1006(11),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(11),
      O => \tmp_10_reg_1080[0]_i_60_n_0\
    );
\tmp_10_reg_1080[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      I1 => tmp_11_reg_1006(9),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(9),
      O => \tmp_10_reg_1080[0]_i_61_n_0\
    );
\tmp_10_reg_1080[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(7),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(7),
      O => \tmp_10_reg_1080[0]_i_62_n_0\
    );
\tmp_10_reg_1080[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(5),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(5),
      O => \tmp_10_reg_1080[0]_i_63_n_0\
    );
\tmp_10_reg_1080[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(3),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(3),
      O => \tmp_10_reg_1080[0]_i_64_n_0\
    );
\tmp_10_reg_1080[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_9_reg_979(1),
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => r_V_1_reg_974(65),
      I3 => tmp_11_reg_1006(1),
      O => \tmp_10_reg_1080[0]_i_65_n_0\
    );
\tmp_10_reg_1080[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      I1 => tmp_11_reg_1006(7),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(7),
      O => \tmp_10_reg_1080[0]_i_66_n_0\
    );
\tmp_10_reg_1080[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      I1 => tmp_11_reg_1006(5),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(5),
      O => \tmp_10_reg_1080[0]_i_67_n_0\
    );
\tmp_10_reg_1080[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      I1 => tmp_11_reg_1006(3),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(3),
      O => \tmp_10_reg_1080[0]_i_68_n_0\
    );
\tmp_10_reg_1080[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      I1 => tmp_11_reg_1006(1),
      I2 => r_V_1_reg_974(65),
      I3 => \tmp_5_reg_946_reg_n_0_[0]\,
      I4 => tmp_9_reg_979(1),
      O => \tmp_10_reg_1080[0]_i_69_n_0\
    );
\tmp_10_reg_1080[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_25_n_0\,
      I1 => tmp_9_reg_979(30),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(30),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      O => \tmp_10_reg_1080[0]_i_7_n_0\
    );
\tmp_10_reg_1080[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_26_n_0\,
      I1 => tmp_9_reg_979(28),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(28),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      O => \tmp_10_reg_1080[0]_i_8_n_0\
    );
\tmp_10_reg_1080[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => \tmp_10_reg_1080[0]_i_27_n_0\,
      I1 => tmp_9_reg_979(26),
      I2 => \tmp_5_reg_946_reg_n_0_[0]\,
      I3 => r_V_1_reg_974(65),
      I4 => tmp_11_reg_1006(26),
      I5 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      O => \tmp_10_reg_1080[0]_i_9_n_0\
    );
\tmp_10_reg_1080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => tmp_10_fu_456_p2,
      Q => tmp9_demorgan_fu_722_p4(0),
      R => '0'
    );
\tmp_10_reg_1080_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_1080_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_fu_456_p2,
      CO(2) => \tmp_10_reg_1080_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_reg_1080_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_reg_1080_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_1080[0]_i_3_n_0\,
      DI(2) => \tmp_10_reg_1080[0]_i_4_n_0\,
      DI(1) => \tmp_10_reg_1080[0]_i_5_n_0\,
      DI(0) => \tmp_10_reg_1080[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_reg_1080_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_1080[0]_i_7_n_0\,
      S(2) => \tmp_10_reg_1080[0]_i_8_n_0\,
      S(1) => \tmp_10_reg_1080[0]_i_9_n_0\,
      S(0) => \tmp_10_reg_1080[0]_i_10_n_0\
    );
\tmp_10_reg_1080_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_1080_reg[0]_i_29_n_0\,
      CO(3) => \tmp_10_reg_1080_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_reg_1080_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_reg_1080_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_reg_1080_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_1080[0]_i_30_n_0\,
      DI(2) => \tmp_10_reg_1080[0]_i_31_n_0\,
      DI(1) => \tmp_10_reg_1080[0]_i_32_n_0\,
      DI(0) => \tmp_10_reg_1080[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_10_reg_1080_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_1080[0]_i_34_n_0\,
      S(2) => \tmp_10_reg_1080[0]_i_35_n_0\,
      S(1) => \tmp_10_reg_1080[0]_i_36_n_0\,
      S(0) => \tmp_10_reg_1080[0]_i_37_n_0\
    );
\tmp_10_reg_1080_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_1080_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_reg_1080_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_reg_1080_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_reg_1080_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_reg_1080_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_1080[0]_i_12_n_0\,
      DI(2) => \tmp_10_reg_1080[0]_i_13_n_0\,
      DI(1) => \tmp_10_reg_1080[0]_i_14_n_0\,
      DI(0) => \tmp_10_reg_1080[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_reg_1080_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_1080[0]_i_16_n_0\,
      S(2) => \tmp_10_reg_1080[0]_i_17_n_0\,
      S(1) => \tmp_10_reg_1080[0]_i_18_n_0\,
      S(0) => \tmp_10_reg_1080[0]_i_19_n_0\
    );
\tmp_10_reg_1080_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_reg_1080_reg[0]_i_29_n_0\,
      CO(2) => \tmp_10_reg_1080_reg[0]_i_29_n_1\,
      CO(1) => \tmp_10_reg_1080_reg[0]_i_29_n_2\,
      CO(0) => \tmp_10_reg_1080_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_1080[0]_i_46_n_0\,
      DI(2) => \tmp_10_reg_1080[0]_i_47_n_0\,
      DI(1) => \tmp_10_reg_1080[0]_i_48_n_0\,
      DI(0) => \tmp_10_reg_1080[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_10_reg_1080_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_1080[0]_i_50_n_0\,
      S(2) => \tmp_10_reg_1080[0]_i_51_n_0\,
      S(1) => \tmp_10_reg_1080[0]_i_52_n_0\,
      S(0) => \tmp_10_reg_1080[0]_i_53_n_0\
    );
\tmp_11_reg_1006[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_9_reg_979(0),
      O => tmp_11_fu_373_p2(0)
    );
\tmp_11_reg_1006[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      O => tmp_11_reg_10060
    );
\tmp_11_reg_1006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(0),
      Q => tmp_11_reg_1006(0),
      R => '0'
    );
\tmp_11_reg_1006_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(10),
      Q => tmp_11_reg_1006(10),
      R => '0'
    );
\tmp_11_reg_1006_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(11),
      Q => tmp_11_reg_1006(11),
      R => '0'
    );
\tmp_11_reg_1006_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(12),
      Q => tmp_11_reg_1006(12),
      R => '0'
    );
\tmp_11_reg_1006_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[8]_i_1_n_0\,
      CO(3) => \tmp_11_reg_1006_reg[12]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[12]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[12]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(12 downto 9),
      S(3 downto 0) => tmp_9_reg_979(12 downto 9)
    );
\tmp_11_reg_1006_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(13),
      Q => tmp_11_reg_1006(13),
      R => '0'
    );
\tmp_11_reg_1006_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(14),
      Q => tmp_11_reg_1006(14),
      R => '0'
    );
\tmp_11_reg_1006_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(15),
      Q => tmp_11_reg_1006(15),
      R => '0'
    );
\tmp_11_reg_1006_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(16),
      Q => tmp_11_reg_1006(16),
      R => '0'
    );
\tmp_11_reg_1006_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[12]_i_1_n_0\,
      CO(3) => \tmp_11_reg_1006_reg[16]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[16]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[16]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(16 downto 13),
      S(3 downto 0) => tmp_9_reg_979(16 downto 13)
    );
\tmp_11_reg_1006_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(17),
      Q => tmp_11_reg_1006(17),
      R => '0'
    );
\tmp_11_reg_1006_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(18),
      Q => tmp_11_reg_1006(18),
      R => '0'
    );
\tmp_11_reg_1006_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(19),
      Q => tmp_11_reg_1006(19),
      R => '0'
    );
\tmp_11_reg_1006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(1),
      Q => tmp_11_reg_1006(1),
      R => '0'
    );
\tmp_11_reg_1006_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(20),
      Q => tmp_11_reg_1006(20),
      R => '0'
    );
\tmp_11_reg_1006_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[16]_i_1_n_0\,
      CO(3) => \tmp_11_reg_1006_reg[20]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[20]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[20]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(20 downto 17),
      S(3 downto 0) => tmp_9_reg_979(20 downto 17)
    );
\tmp_11_reg_1006_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(21),
      Q => tmp_11_reg_1006(21),
      R => '0'
    );
\tmp_11_reg_1006_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(22),
      Q => tmp_11_reg_1006(22),
      R => '0'
    );
\tmp_11_reg_1006_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(23),
      Q => tmp_11_reg_1006(23),
      R => '0'
    );
\tmp_11_reg_1006_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(24),
      Q => tmp_11_reg_1006(24),
      R => '0'
    );
\tmp_11_reg_1006_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[20]_i_1_n_0\,
      CO(3) => \tmp_11_reg_1006_reg[24]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[24]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[24]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(24 downto 21),
      S(3 downto 0) => tmp_9_reg_979(24 downto 21)
    );
\tmp_11_reg_1006_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(25),
      Q => tmp_11_reg_1006(25),
      R => '0'
    );
\tmp_11_reg_1006_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(26),
      Q => tmp_11_reg_1006(26),
      R => '0'
    );
\tmp_11_reg_1006_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(27),
      Q => tmp_11_reg_1006(27),
      R => '0'
    );
\tmp_11_reg_1006_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(28),
      Q => tmp_11_reg_1006(28),
      R => '0'
    );
\tmp_11_reg_1006_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[24]_i_1_n_0\,
      CO(3) => \tmp_11_reg_1006_reg[28]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[28]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[28]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(28 downto 25),
      S(3 downto 0) => tmp_9_reg_979(28 downto 25)
    );
\tmp_11_reg_1006_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(29),
      Q => tmp_11_reg_1006(29),
      R => '0'
    );
\tmp_11_reg_1006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(2),
      Q => tmp_11_reg_1006(2),
      R => '0'
    );
\tmp_11_reg_1006_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(30),
      Q => tmp_11_reg_1006(30),
      R => '0'
    );
\tmp_11_reg_1006_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(31),
      Q => tmp_11_reg_1006(31),
      R => '0'
    );
\tmp_11_reg_1006_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_11_reg_1006_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_11_reg_1006_reg[31]_i_2_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_11_reg_1006_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_11_fu_373_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_9_reg_979(31 downto 29)
    );
\tmp_11_reg_1006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(3),
      Q => tmp_11_reg_1006(3),
      R => '0'
    );
\tmp_11_reg_1006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(4),
      Q => tmp_11_reg_1006(4),
      R => '0'
    );
\tmp_11_reg_1006_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_11_reg_1006_reg[4]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[4]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[4]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[4]_i_1_n_3\,
      CYINIT => tmp_9_reg_979(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(4 downto 1),
      S(3 downto 0) => tmp_9_reg_979(4 downto 1)
    );
\tmp_11_reg_1006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(5),
      Q => tmp_11_reg_1006(5),
      R => '0'
    );
\tmp_11_reg_1006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(6),
      Q => tmp_11_reg_1006(6),
      R => '0'
    );
\tmp_11_reg_1006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(7),
      Q => tmp_11_reg_1006(7),
      R => '0'
    );
\tmp_11_reg_1006_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(8),
      Q => tmp_11_reg_1006(8),
      R => '0'
    );
\tmp_11_reg_1006_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1006_reg[4]_i_1_n_0\,
      CO(3) => \tmp_11_reg_1006_reg[8]_i_1_n_0\,
      CO(2) => \tmp_11_reg_1006_reg[8]_i_1_n_1\,
      CO(1) => \tmp_11_reg_1006_reg[8]_i_1_n_2\,
      CO(0) => \tmp_11_reg_1006_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_fu_373_p2(8 downto 5),
      S(3 downto 0) => tmp_9_reg_979(8 downto 5)
    );
\tmp_11_reg_1006_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_reg_10060,
      D => tmp_11_fu_373_p2(9),
      Q => tmp_11_reg_1006(9),
      R => '0'
    );
\tmp_14_reg_1016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(31),
      Q => tmp_14_reg_1016(0),
      R => '0'
    );
\tmp_14_reg_1016_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(41),
      Q => tmp_14_reg_1016(10),
      R => '0'
    );
\tmp_14_reg_1016_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(42),
      Q => tmp_14_reg_1016(11),
      R => '0'
    );
\tmp_14_reg_1016_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(43),
      Q => tmp_14_reg_1016(12),
      R => '0'
    );
\tmp_14_reg_1016_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(44),
      Q => tmp_14_reg_1016(13),
      R => '0'
    );
\tmp_14_reg_1016_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(45),
      Q => tmp_14_reg_1016(14),
      R => '0'
    );
\tmp_14_reg_1016_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(46),
      Q => tmp_14_reg_1016(15),
      R => '0'
    );
\tmp_14_reg_1016_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(47),
      Q => tmp_14_reg_1016(16),
      R => '0'
    );
\tmp_14_reg_1016_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(48),
      Q => tmp_14_reg_1016(17),
      R => '0'
    );
\tmp_14_reg_1016_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(49),
      Q => tmp_14_reg_1016(18),
      R => '0'
    );
\tmp_14_reg_1016_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(50),
      Q => tmp_14_reg_1016(19),
      R => '0'
    );
\tmp_14_reg_1016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(32),
      Q => tmp_14_reg_1016(1),
      R => '0'
    );
\tmp_14_reg_1016_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(51),
      Q => tmp_14_reg_1016(20),
      R => '0'
    );
\tmp_14_reg_1016_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(52),
      Q => tmp_14_reg_1016(21),
      R => '0'
    );
\tmp_14_reg_1016_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(53),
      Q => tmp_14_reg_1016(22),
      R => '0'
    );
\tmp_14_reg_1016_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(54),
      Q => tmp_14_reg_1016(23),
      R => '0'
    );
\tmp_14_reg_1016_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(55),
      Q => tmp_14_reg_1016(24),
      R => '0'
    );
\tmp_14_reg_1016_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(56),
      Q => tmp_14_reg_1016(25),
      R => '0'
    );
\tmp_14_reg_1016_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(57),
      Q => tmp_14_reg_1016(26),
      R => '0'
    );
\tmp_14_reg_1016_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(58),
      Q => tmp_14_reg_1016(27),
      R => '0'
    );
\tmp_14_reg_1016_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(59),
      Q => tmp_14_reg_1016(28),
      R => '0'
    );
\tmp_14_reg_1016_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(60),
      Q => tmp_14_reg_1016(29),
      R => '0'
    );
\tmp_14_reg_1016_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(33),
      Q => tmp_14_reg_1016(2),
      R => '0'
    );
\tmp_14_reg_1016_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(61),
      Q => tmp_14_reg_1016(30),
      R => '0'
    );
\tmp_14_reg_1016_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(62),
      Q => tmp_14_reg_1016(31),
      R => '0'
    );
\tmp_14_reg_1016_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(34),
      Q => tmp_14_reg_1016(3),
      R => '0'
    );
\tmp_14_reg_1016_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(35),
      Q => tmp_14_reg_1016(4),
      R => '0'
    );
\tmp_14_reg_1016_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(36),
      Q => tmp_14_reg_1016(5),
      R => '0'
    );
\tmp_14_reg_1016_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(37),
      Q => tmp_14_reg_1016(6),
      R => '0'
    );
\tmp_14_reg_1016_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(38),
      Q => tmp_14_reg_1016(7),
      R => '0'
    );
\tmp_14_reg_1016_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(39),
      Q => tmp_14_reg_1016(8),
      R => '0'
    );
\tmp_14_reg_1016_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => grp_fu_359_p2(40),
      Q => tmp_14_reg_1016(9),
      R => '0'
    );
\tmp_15_reg_1043[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_reg_1016(0),
      O => tmp_15_fu_424_p2(0)
    );
\tmp_15_reg_1043[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      O => tmp_15_reg_10430
    );
\tmp_15_reg_1043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(0),
      Q => tmp_15_reg_1043(0),
      R => '0'
    );
\tmp_15_reg_1043_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(10),
      Q => tmp_15_reg_1043(10),
      R => '0'
    );
\tmp_15_reg_1043_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(11),
      Q => tmp_15_reg_1043(11),
      R => '0'
    );
\tmp_15_reg_1043_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(12),
      Q => tmp_15_reg_1043(12),
      R => '0'
    );
\tmp_15_reg_1043_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[8]_i_1_n_0\,
      CO(3) => \tmp_15_reg_1043_reg[12]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[12]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[12]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(12 downto 9),
      S(3 downto 0) => tmp_14_reg_1016(12 downto 9)
    );
\tmp_15_reg_1043_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(13),
      Q => tmp_15_reg_1043(13),
      R => '0'
    );
\tmp_15_reg_1043_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(14),
      Q => tmp_15_reg_1043(14),
      R => '0'
    );
\tmp_15_reg_1043_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(15),
      Q => tmp_15_reg_1043(15),
      R => '0'
    );
\tmp_15_reg_1043_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(16),
      Q => tmp_15_reg_1043(16),
      R => '0'
    );
\tmp_15_reg_1043_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[12]_i_1_n_0\,
      CO(3) => \tmp_15_reg_1043_reg[16]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[16]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[16]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(16 downto 13),
      S(3 downto 0) => tmp_14_reg_1016(16 downto 13)
    );
\tmp_15_reg_1043_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(17),
      Q => tmp_15_reg_1043(17),
      R => '0'
    );
\tmp_15_reg_1043_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(18),
      Q => tmp_15_reg_1043(18),
      R => '0'
    );
\tmp_15_reg_1043_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(19),
      Q => tmp_15_reg_1043(19),
      R => '0'
    );
\tmp_15_reg_1043_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(1),
      Q => tmp_15_reg_1043(1),
      R => '0'
    );
\tmp_15_reg_1043_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(20),
      Q => tmp_15_reg_1043(20),
      R => '0'
    );
\tmp_15_reg_1043_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[16]_i_1_n_0\,
      CO(3) => \tmp_15_reg_1043_reg[20]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[20]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[20]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(20 downto 17),
      S(3 downto 0) => tmp_14_reg_1016(20 downto 17)
    );
\tmp_15_reg_1043_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(21),
      Q => tmp_15_reg_1043(21),
      R => '0'
    );
\tmp_15_reg_1043_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(22),
      Q => tmp_15_reg_1043(22),
      R => '0'
    );
\tmp_15_reg_1043_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(23),
      Q => tmp_15_reg_1043(23),
      R => '0'
    );
\tmp_15_reg_1043_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(24),
      Q => tmp_15_reg_1043(24),
      R => '0'
    );
\tmp_15_reg_1043_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[20]_i_1_n_0\,
      CO(3) => \tmp_15_reg_1043_reg[24]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[24]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[24]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(24 downto 21),
      S(3 downto 0) => tmp_14_reg_1016(24 downto 21)
    );
\tmp_15_reg_1043_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(25),
      Q => tmp_15_reg_1043(25),
      R => '0'
    );
\tmp_15_reg_1043_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(26),
      Q => tmp_15_reg_1043(26),
      R => '0'
    );
\tmp_15_reg_1043_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(27),
      Q => tmp_15_reg_1043(27),
      R => '0'
    );
\tmp_15_reg_1043_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(28),
      Q => tmp_15_reg_1043(28),
      R => '0'
    );
\tmp_15_reg_1043_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[24]_i_1_n_0\,
      CO(3) => \tmp_15_reg_1043_reg[28]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[28]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[28]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(28 downto 25),
      S(3 downto 0) => tmp_14_reg_1016(28 downto 25)
    );
\tmp_15_reg_1043_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(29),
      Q => tmp_15_reg_1043(29),
      R => '0'
    );
\tmp_15_reg_1043_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(2),
      Q => tmp_15_reg_1043(2),
      R => '0'
    );
\tmp_15_reg_1043_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(30),
      Q => tmp_15_reg_1043(30),
      R => '0'
    );
\tmp_15_reg_1043_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(31),
      Q => tmp_15_reg_1043(31),
      R => '0'
    );
\tmp_15_reg_1043_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_15_reg_1043_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_15_reg_1043_reg[31]_i_2_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_15_reg_1043_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_15_fu_424_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_14_reg_1016(31 downto 29)
    );
\tmp_15_reg_1043_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(3),
      Q => tmp_15_reg_1043(3),
      R => '0'
    );
\tmp_15_reg_1043_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(4),
      Q => tmp_15_reg_1043(4),
      R => '0'
    );
\tmp_15_reg_1043_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_1043_reg[4]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[4]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[4]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[4]_i_1_n_3\,
      CYINIT => tmp_14_reg_1016(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(4 downto 1),
      S(3 downto 0) => tmp_14_reg_1016(4 downto 1)
    );
\tmp_15_reg_1043_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(5),
      Q => tmp_15_reg_1043(5),
      R => '0'
    );
\tmp_15_reg_1043_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(6),
      Q => tmp_15_reg_1043(6),
      R => '0'
    );
\tmp_15_reg_1043_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(7),
      Q => tmp_15_reg_1043(7),
      R => '0'
    );
\tmp_15_reg_1043_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(8),
      Q => tmp_15_reg_1043(8),
      R => '0'
    );
\tmp_15_reg_1043_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1043_reg[4]_i_1_n_0\,
      CO(3) => \tmp_15_reg_1043_reg[8]_i_1_n_0\,
      CO(2) => \tmp_15_reg_1043_reg[8]_i_1_n_1\,
      CO(1) => \tmp_15_reg_1043_reg[8]_i_1_n_2\,
      CO(0) => \tmp_15_reg_1043_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_15_fu_424_p2(8 downto 5),
      S(3 downto 0) => tmp_14_reg_1016(8 downto 5)
    );
\tmp_15_reg_1043_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_10430,
      D => tmp_15_fu_424_p2(9),
      Q => tmp_15_reg_1043(9),
      R => '0'
    );
\tmp_18_reg_1053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(31),
      Q => tmp_18_reg_1053(0),
      R => '0'
    );
\tmp_18_reg_1053_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(41),
      Q => tmp_18_reg_1053(10),
      R => '0'
    );
\tmp_18_reg_1053_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(42),
      Q => tmp_18_reg_1053(11),
      R => '0'
    );
\tmp_18_reg_1053_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(43),
      Q => tmp_18_reg_1053(12),
      R => '0'
    );
\tmp_18_reg_1053_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(44),
      Q => tmp_18_reg_1053(13),
      R => '0'
    );
\tmp_18_reg_1053_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(45),
      Q => tmp_18_reg_1053(14),
      R => '0'
    );
\tmp_18_reg_1053_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(46),
      Q => tmp_18_reg_1053(15),
      R => '0'
    );
\tmp_18_reg_1053_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(47),
      Q => tmp_18_reg_1053(16),
      R => '0'
    );
\tmp_18_reg_1053_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(48),
      Q => tmp_18_reg_1053(17),
      R => '0'
    );
\tmp_18_reg_1053_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(49),
      Q => tmp_18_reg_1053(18),
      R => '0'
    );
\tmp_18_reg_1053_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(50),
      Q => tmp_18_reg_1053(19),
      R => '0'
    );
\tmp_18_reg_1053_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(32),
      Q => tmp_18_reg_1053(1),
      R => '0'
    );
\tmp_18_reg_1053_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(51),
      Q => tmp_18_reg_1053(20),
      R => '0'
    );
\tmp_18_reg_1053_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(52),
      Q => tmp_18_reg_1053(21),
      R => '0'
    );
\tmp_18_reg_1053_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(53),
      Q => tmp_18_reg_1053(22),
      R => '0'
    );
\tmp_18_reg_1053_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(54),
      Q => tmp_18_reg_1053(23),
      R => '0'
    );
\tmp_18_reg_1053_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(55),
      Q => tmp_18_reg_1053(24),
      R => '0'
    );
\tmp_18_reg_1053_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(56),
      Q => tmp_18_reg_1053(25),
      R => '0'
    );
\tmp_18_reg_1053_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(57),
      Q => tmp_18_reg_1053(26),
      R => '0'
    );
\tmp_18_reg_1053_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(58),
      Q => tmp_18_reg_1053(27),
      R => '0'
    );
\tmp_18_reg_1053_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(59),
      Q => tmp_18_reg_1053(28),
      R => '0'
    );
\tmp_18_reg_1053_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(60),
      Q => tmp_18_reg_1053(29),
      R => '0'
    );
\tmp_18_reg_1053_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(33),
      Q => tmp_18_reg_1053(2),
      R => '0'
    );
\tmp_18_reg_1053_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(61),
      Q => tmp_18_reg_1053(30),
      R => '0'
    );
\tmp_18_reg_1053_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(62),
      Q => tmp_18_reg_1053(31),
      R => '0'
    );
\tmp_18_reg_1053_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(34),
      Q => tmp_18_reg_1053(3),
      R => '0'
    );
\tmp_18_reg_1053_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(35),
      Q => tmp_18_reg_1053(4),
      R => '0'
    );
\tmp_18_reg_1053_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(36),
      Q => tmp_18_reg_1053(5),
      R => '0'
    );
\tmp_18_reg_1053_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(37),
      Q => tmp_18_reg_1053(6),
      R => '0'
    );
\tmp_18_reg_1053_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(38),
      Q => tmp_18_reg_1053(7),
      R => '0'
    );
\tmp_18_reg_1053_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(39),
      Q => tmp_18_reg_1053(8),
      R => '0'
    );
\tmp_18_reg_1053_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => grp_fu_391_p2(40),
      Q => tmp_18_reg_1053(9),
      R => '0'
    );
\tmp_19_reg_1085[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_18_reg_1053(0),
      O => tmp_19_fu_480_p2(0)
    );
\tmp_19_reg_1085[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      O => tmp_19_reg_10850
    );
\tmp_19_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(0),
      Q => tmp_19_reg_1085(0),
      R => '0'
    );
\tmp_19_reg_1085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(10),
      Q => tmp_19_reg_1085(10),
      R => '0'
    );
\tmp_19_reg_1085_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(11),
      Q => tmp_19_reg_1085(11),
      R => '0'
    );
\tmp_19_reg_1085_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(12),
      Q => tmp_19_reg_1085(12),
      R => '0'
    );
\tmp_19_reg_1085_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[8]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1085_reg[12]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[12]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[12]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(12 downto 9),
      S(3 downto 0) => tmp_18_reg_1053(12 downto 9)
    );
\tmp_19_reg_1085_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(13),
      Q => tmp_19_reg_1085(13),
      R => '0'
    );
\tmp_19_reg_1085_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(14),
      Q => tmp_19_reg_1085(14),
      R => '0'
    );
\tmp_19_reg_1085_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(15),
      Q => tmp_19_reg_1085(15),
      R => '0'
    );
\tmp_19_reg_1085_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(16),
      Q => tmp_19_reg_1085(16),
      R => '0'
    );
\tmp_19_reg_1085_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[12]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1085_reg[16]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[16]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[16]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(16 downto 13),
      S(3 downto 0) => tmp_18_reg_1053(16 downto 13)
    );
\tmp_19_reg_1085_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(17),
      Q => tmp_19_reg_1085(17),
      R => '0'
    );
\tmp_19_reg_1085_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(18),
      Q => tmp_19_reg_1085(18),
      R => '0'
    );
\tmp_19_reg_1085_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(19),
      Q => tmp_19_reg_1085(19),
      R => '0'
    );
\tmp_19_reg_1085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(1),
      Q => tmp_19_reg_1085(1),
      R => '0'
    );
\tmp_19_reg_1085_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(20),
      Q => tmp_19_reg_1085(20),
      R => '0'
    );
\tmp_19_reg_1085_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[16]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1085_reg[20]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[20]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[20]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(20 downto 17),
      S(3 downto 0) => tmp_18_reg_1053(20 downto 17)
    );
\tmp_19_reg_1085_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(21),
      Q => tmp_19_reg_1085(21),
      R => '0'
    );
\tmp_19_reg_1085_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(22),
      Q => tmp_19_reg_1085(22),
      R => '0'
    );
\tmp_19_reg_1085_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(23),
      Q => tmp_19_reg_1085(23),
      R => '0'
    );
\tmp_19_reg_1085_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(24),
      Q => tmp_19_reg_1085(24),
      R => '0'
    );
\tmp_19_reg_1085_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[20]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1085_reg[24]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[24]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[24]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(24 downto 21),
      S(3 downto 0) => tmp_18_reg_1053(24 downto 21)
    );
\tmp_19_reg_1085_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(25),
      Q => tmp_19_reg_1085(25),
      R => '0'
    );
\tmp_19_reg_1085_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(26),
      Q => tmp_19_reg_1085(26),
      R => '0'
    );
\tmp_19_reg_1085_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(27),
      Q => tmp_19_reg_1085(27),
      R => '0'
    );
\tmp_19_reg_1085_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(28),
      Q => tmp_19_reg_1085(28),
      R => '0'
    );
\tmp_19_reg_1085_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[24]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1085_reg[28]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[28]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[28]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(28 downto 25),
      S(3 downto 0) => tmp_18_reg_1053(28 downto 25)
    );
\tmp_19_reg_1085_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(29),
      Q => tmp_19_reg_1085(29),
      R => '0'
    );
\tmp_19_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(2),
      Q => tmp_19_reg_1085(2),
      R => '0'
    );
\tmp_19_reg_1085_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(30),
      Q => tmp_19_reg_1085(30),
      R => '0'
    );
\tmp_19_reg_1085_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(31),
      Q => tmp_19_reg_1085(31),
      R => '0'
    );
\tmp_19_reg_1085_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_19_reg_1085_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_19_reg_1085_reg[31]_i_2_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_19_reg_1085_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_19_fu_480_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_18_reg_1053(31 downto 29)
    );
\tmp_19_reg_1085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(3),
      Q => tmp_19_reg_1085(3),
      R => '0'
    );
\tmp_19_reg_1085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(4),
      Q => tmp_19_reg_1085(4),
      R => '0'
    );
\tmp_19_reg_1085_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_reg_1085_reg[4]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[4]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[4]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[4]_i_1_n_3\,
      CYINIT => tmp_18_reg_1053(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(4 downto 1),
      S(3 downto 0) => tmp_18_reg_1053(4 downto 1)
    );
\tmp_19_reg_1085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(5),
      Q => tmp_19_reg_1085(5),
      R => '0'
    );
\tmp_19_reg_1085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(6),
      Q => tmp_19_reg_1085(6),
      R => '0'
    );
\tmp_19_reg_1085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(7),
      Q => tmp_19_reg_1085(7),
      R => '0'
    );
\tmp_19_reg_1085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(8),
      Q => tmp_19_reg_1085(8),
      R => '0'
    );
\tmp_19_reg_1085_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1085_reg[4]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1085_reg[8]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1085_reg[8]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1085_reg[8]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1085_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_19_fu_480_p2(8 downto 5),
      S(3 downto 0) => tmp_18_reg_1053(8 downto 5)
    );
\tmp_19_reg_1085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_10850,
      D => tmp_19_fu_480_p2(9),
      Q => tmp_19_reg_1085(9),
      R => '0'
    );
\tmp_22_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(31),
      Q => tmp_22_reg_1095(0),
      R => '0'
    );
\tmp_22_reg_1095_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(41),
      Q => tmp_22_reg_1095(10),
      R => '0'
    );
\tmp_22_reg_1095_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(42),
      Q => tmp_22_reg_1095(11),
      R => '0'
    );
\tmp_22_reg_1095_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(43),
      Q => tmp_22_reg_1095(12),
      R => '0'
    );
\tmp_22_reg_1095_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(44),
      Q => tmp_22_reg_1095(13),
      R => '0'
    );
\tmp_22_reg_1095_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(45),
      Q => tmp_22_reg_1095(14),
      R => '0'
    );
\tmp_22_reg_1095_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(46),
      Q => tmp_22_reg_1095(15),
      R => '0'
    );
\tmp_22_reg_1095_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(47),
      Q => tmp_22_reg_1095(16),
      R => '0'
    );
\tmp_22_reg_1095_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(48),
      Q => tmp_22_reg_1095(17),
      R => '0'
    );
\tmp_22_reg_1095_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(49),
      Q => tmp_22_reg_1095(18),
      R => '0'
    );
\tmp_22_reg_1095_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(50),
      Q => tmp_22_reg_1095(19),
      R => '0'
    );
\tmp_22_reg_1095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(32),
      Q => tmp_22_reg_1095(1),
      R => '0'
    );
\tmp_22_reg_1095_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(51),
      Q => tmp_22_reg_1095(20),
      R => '0'
    );
\tmp_22_reg_1095_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(52),
      Q => tmp_22_reg_1095(21),
      R => '0'
    );
\tmp_22_reg_1095_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(53),
      Q => tmp_22_reg_1095(22),
      R => '0'
    );
\tmp_22_reg_1095_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(54),
      Q => tmp_22_reg_1095(23),
      R => '0'
    );
\tmp_22_reg_1095_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(55),
      Q => tmp_22_reg_1095(24),
      R => '0'
    );
\tmp_22_reg_1095_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(56),
      Q => tmp_22_reg_1095(25),
      R => '0'
    );
\tmp_22_reg_1095_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(57),
      Q => tmp_22_reg_1095(26),
      R => '0'
    );
\tmp_22_reg_1095_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(58),
      Q => tmp_22_reg_1095(27),
      R => '0'
    );
\tmp_22_reg_1095_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(59),
      Q => tmp_22_reg_1095(28),
      R => '0'
    );
\tmp_22_reg_1095_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(60),
      Q => tmp_22_reg_1095(29),
      R => '0'
    );
\tmp_22_reg_1095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(33),
      Q => tmp_22_reg_1095(2),
      R => '0'
    );
\tmp_22_reg_1095_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(61),
      Q => tmp_22_reg_1095(30),
      R => '0'
    );
\tmp_22_reg_1095_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(62),
      Q => tmp_22_reg_1095(31),
      R => '0'
    );
\tmp_22_reg_1095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(34),
      Q => tmp_22_reg_1095(3),
      R => '0'
    );
\tmp_22_reg_1095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(35),
      Q => tmp_22_reg_1095(4),
      R => '0'
    );
\tmp_22_reg_1095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(36),
      Q => tmp_22_reg_1095(5),
      R => '0'
    );
\tmp_22_reg_1095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(37),
      Q => tmp_22_reg_1095(6),
      R => '0'
    );
\tmp_22_reg_1095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(38),
      Q => tmp_22_reg_1095(7),
      R => '0'
    );
\tmp_22_reg_1095_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(39),
      Q => tmp_22_reg_1095(8),
      R => '0'
    );
\tmp_22_reg_1095_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => grp_fu_442_p2(40),
      Q => tmp_22_reg_1095(9),
      R => '0'
    );
\tmp_23_reg_1127[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_22_reg_1095(0),
      O => tmp_23_fu_536_p2(0)
    );
\tmp_23_reg_1127[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      O => tmp_23_reg_11270
    );
\tmp_23_reg_1127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(0),
      Q => tmp_23_reg_1127(0),
      R => '0'
    );
\tmp_23_reg_1127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(10),
      Q => tmp_23_reg_1127(10),
      R => '0'
    );
\tmp_23_reg_1127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(11),
      Q => tmp_23_reg_1127(11),
      R => '0'
    );
\tmp_23_reg_1127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(12),
      Q => tmp_23_reg_1127(12),
      R => '0'
    );
\tmp_23_reg_1127_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[8]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1127_reg[12]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[12]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[12]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(12 downto 9),
      S(3 downto 0) => tmp_22_reg_1095(12 downto 9)
    );
\tmp_23_reg_1127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(13),
      Q => tmp_23_reg_1127(13),
      R => '0'
    );
\tmp_23_reg_1127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(14),
      Q => tmp_23_reg_1127(14),
      R => '0'
    );
\tmp_23_reg_1127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(15),
      Q => tmp_23_reg_1127(15),
      R => '0'
    );
\tmp_23_reg_1127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(16),
      Q => tmp_23_reg_1127(16),
      R => '0'
    );
\tmp_23_reg_1127_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[12]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1127_reg[16]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[16]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[16]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(16 downto 13),
      S(3 downto 0) => tmp_22_reg_1095(16 downto 13)
    );
\tmp_23_reg_1127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(17),
      Q => tmp_23_reg_1127(17),
      R => '0'
    );
\tmp_23_reg_1127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(18),
      Q => tmp_23_reg_1127(18),
      R => '0'
    );
\tmp_23_reg_1127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(19),
      Q => tmp_23_reg_1127(19),
      R => '0'
    );
\tmp_23_reg_1127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(1),
      Q => tmp_23_reg_1127(1),
      R => '0'
    );
\tmp_23_reg_1127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(20),
      Q => tmp_23_reg_1127(20),
      R => '0'
    );
\tmp_23_reg_1127_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[16]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1127_reg[20]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[20]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[20]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(20 downto 17),
      S(3 downto 0) => tmp_22_reg_1095(20 downto 17)
    );
\tmp_23_reg_1127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(21),
      Q => tmp_23_reg_1127(21),
      R => '0'
    );
\tmp_23_reg_1127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(22),
      Q => tmp_23_reg_1127(22),
      R => '0'
    );
\tmp_23_reg_1127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(23),
      Q => tmp_23_reg_1127(23),
      R => '0'
    );
\tmp_23_reg_1127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(24),
      Q => tmp_23_reg_1127(24),
      R => '0'
    );
\tmp_23_reg_1127_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[20]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1127_reg[24]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[24]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[24]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(24 downto 21),
      S(3 downto 0) => tmp_22_reg_1095(24 downto 21)
    );
\tmp_23_reg_1127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(25),
      Q => tmp_23_reg_1127(25),
      R => '0'
    );
\tmp_23_reg_1127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(26),
      Q => tmp_23_reg_1127(26),
      R => '0'
    );
\tmp_23_reg_1127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(27),
      Q => tmp_23_reg_1127(27),
      R => '0'
    );
\tmp_23_reg_1127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(28),
      Q => tmp_23_reg_1127(28),
      R => '0'
    );
\tmp_23_reg_1127_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[24]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1127_reg[28]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[28]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[28]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(28 downto 25),
      S(3 downto 0) => tmp_22_reg_1095(28 downto 25)
    );
\tmp_23_reg_1127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(29),
      Q => tmp_23_reg_1127(29),
      R => '0'
    );
\tmp_23_reg_1127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(2),
      Q => tmp_23_reg_1127(2),
      R => '0'
    );
\tmp_23_reg_1127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(30),
      Q => tmp_23_reg_1127(30),
      R => '0'
    );
\tmp_23_reg_1127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(31),
      Q => tmp_23_reg_1127(31),
      R => '0'
    );
\tmp_23_reg_1127_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_23_reg_1127_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_23_reg_1127_reg[31]_i_2_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_23_reg_1127_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_23_fu_536_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_22_reg_1095(31 downto 29)
    );
\tmp_23_reg_1127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(3),
      Q => tmp_23_reg_1127(3),
      R => '0'
    );
\tmp_23_reg_1127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(4),
      Q => tmp_23_reg_1127(4),
      R => '0'
    );
\tmp_23_reg_1127_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_23_reg_1127_reg[4]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[4]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[4]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[4]_i_1_n_3\,
      CYINIT => tmp_22_reg_1095(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(4 downto 1),
      S(3 downto 0) => tmp_22_reg_1095(4 downto 1)
    );
\tmp_23_reg_1127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(5),
      Q => tmp_23_reg_1127(5),
      R => '0'
    );
\tmp_23_reg_1127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(6),
      Q => tmp_23_reg_1127(6),
      R => '0'
    );
\tmp_23_reg_1127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(7),
      Q => tmp_23_reg_1127(7),
      R => '0'
    );
\tmp_23_reg_1127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(8),
      Q => tmp_23_reg_1127(8),
      R => '0'
    );
\tmp_23_reg_1127_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1127_reg[4]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1127_reg[8]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1127_reg[8]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1127_reg[8]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1127_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_536_p2(8 downto 5),
      S(3 downto 0) => tmp_22_reg_1095(8 downto 5)
    );
\tmp_23_reg_1127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_11270,
      D => tmp_23_fu_536_p2(9),
      Q => tmp_23_reg_1127(9),
      R => '0'
    );
\tmp_26_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(31),
      Q => tmp_26_reg_1137(0),
      R => '0'
    );
\tmp_26_reg_1137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(41),
      Q => tmp_26_reg_1137(10),
      R => '0'
    );
\tmp_26_reg_1137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(42),
      Q => tmp_26_reg_1137(11),
      R => '0'
    );
\tmp_26_reg_1137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(43),
      Q => tmp_26_reg_1137(12),
      R => '0'
    );
\tmp_26_reg_1137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(44),
      Q => tmp_26_reg_1137(13),
      R => '0'
    );
\tmp_26_reg_1137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(45),
      Q => tmp_26_reg_1137(14),
      R => '0'
    );
\tmp_26_reg_1137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(46),
      Q => tmp_26_reg_1137(15),
      R => '0'
    );
\tmp_26_reg_1137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(47),
      Q => tmp_26_reg_1137(16),
      R => '0'
    );
\tmp_26_reg_1137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(48),
      Q => tmp_26_reg_1137(17),
      R => '0'
    );
\tmp_26_reg_1137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(49),
      Q => tmp_26_reg_1137(18),
      R => '0'
    );
\tmp_26_reg_1137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(50),
      Q => tmp_26_reg_1137(19),
      R => '0'
    );
\tmp_26_reg_1137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(32),
      Q => tmp_26_reg_1137(1),
      R => '0'
    );
\tmp_26_reg_1137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(51),
      Q => tmp_26_reg_1137(20),
      R => '0'
    );
\tmp_26_reg_1137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(52),
      Q => tmp_26_reg_1137(21),
      R => '0'
    );
\tmp_26_reg_1137_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(53),
      Q => tmp_26_reg_1137(22),
      R => '0'
    );
\tmp_26_reg_1137_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(54),
      Q => tmp_26_reg_1137(23),
      R => '0'
    );
\tmp_26_reg_1137_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(55),
      Q => tmp_26_reg_1137(24),
      R => '0'
    );
\tmp_26_reg_1137_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(56),
      Q => tmp_26_reg_1137(25),
      R => '0'
    );
\tmp_26_reg_1137_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(57),
      Q => tmp_26_reg_1137(26),
      R => '0'
    );
\tmp_26_reg_1137_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(58),
      Q => tmp_26_reg_1137(27),
      R => '0'
    );
\tmp_26_reg_1137_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(59),
      Q => tmp_26_reg_1137(28),
      R => '0'
    );
\tmp_26_reg_1137_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(60),
      Q => tmp_26_reg_1137(29),
      R => '0'
    );
\tmp_26_reg_1137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(33),
      Q => tmp_26_reg_1137(2),
      R => '0'
    );
\tmp_26_reg_1137_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(61),
      Q => tmp_26_reg_1137(30),
      R => '0'
    );
\tmp_26_reg_1137_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(62),
      Q => tmp_26_reg_1137(31),
      R => '0'
    );
\tmp_26_reg_1137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(34),
      Q => tmp_26_reg_1137(3),
      R => '0'
    );
\tmp_26_reg_1137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(35),
      Q => tmp_26_reg_1137(4),
      R => '0'
    );
\tmp_26_reg_1137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(36),
      Q => tmp_26_reg_1137(5),
      R => '0'
    );
\tmp_26_reg_1137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(37),
      Q => tmp_26_reg_1137(6),
      R => '0'
    );
\tmp_26_reg_1137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(38),
      Q => tmp_26_reg_1137(7),
      R => '0'
    );
\tmp_26_reg_1137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(39),
      Q => tmp_26_reg_1137(8),
      R => '0'
    );
\tmp_26_reg_1137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => grp_fu_498_p2(40),
      Q => tmp_26_reg_1137(9),
      R => '0'
    );
\tmp_27_reg_1159[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_26_reg_1137(0),
      O => tmp_27_fu_588_p2(0)
    );
\tmp_27_reg_1159[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      O => tmp_27_reg_11590
    );
\tmp_27_reg_1159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(0),
      Q => tmp_27_reg_1159(0),
      R => '0'
    );
\tmp_27_reg_1159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(10),
      Q => tmp_27_reg_1159(10),
      R => '0'
    );
\tmp_27_reg_1159_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(11),
      Q => tmp_27_reg_1159(11),
      R => '0'
    );
\tmp_27_reg_1159_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(12),
      Q => tmp_27_reg_1159(12),
      R => '0'
    );
\tmp_27_reg_1159_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[8]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1159_reg[12]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[12]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[12]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(12 downto 9),
      S(3 downto 0) => tmp_26_reg_1137(12 downto 9)
    );
\tmp_27_reg_1159_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(13),
      Q => tmp_27_reg_1159(13),
      R => '0'
    );
\tmp_27_reg_1159_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(14),
      Q => tmp_27_reg_1159(14),
      R => '0'
    );
\tmp_27_reg_1159_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(15),
      Q => tmp_27_reg_1159(15),
      R => '0'
    );
\tmp_27_reg_1159_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(16),
      Q => tmp_27_reg_1159(16),
      R => '0'
    );
\tmp_27_reg_1159_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[12]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1159_reg[16]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[16]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[16]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(16 downto 13),
      S(3 downto 0) => tmp_26_reg_1137(16 downto 13)
    );
\tmp_27_reg_1159_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(17),
      Q => tmp_27_reg_1159(17),
      R => '0'
    );
\tmp_27_reg_1159_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(18),
      Q => tmp_27_reg_1159(18),
      R => '0'
    );
\tmp_27_reg_1159_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(19),
      Q => tmp_27_reg_1159(19),
      R => '0'
    );
\tmp_27_reg_1159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(1),
      Q => tmp_27_reg_1159(1),
      R => '0'
    );
\tmp_27_reg_1159_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(20),
      Q => tmp_27_reg_1159(20),
      R => '0'
    );
\tmp_27_reg_1159_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[16]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1159_reg[20]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[20]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[20]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(20 downto 17),
      S(3 downto 0) => tmp_26_reg_1137(20 downto 17)
    );
\tmp_27_reg_1159_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(21),
      Q => tmp_27_reg_1159(21),
      R => '0'
    );
\tmp_27_reg_1159_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(22),
      Q => tmp_27_reg_1159(22),
      R => '0'
    );
\tmp_27_reg_1159_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(23),
      Q => tmp_27_reg_1159(23),
      R => '0'
    );
\tmp_27_reg_1159_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(24),
      Q => tmp_27_reg_1159(24),
      R => '0'
    );
\tmp_27_reg_1159_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[20]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1159_reg[24]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[24]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[24]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(24 downto 21),
      S(3 downto 0) => tmp_26_reg_1137(24 downto 21)
    );
\tmp_27_reg_1159_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(25),
      Q => tmp_27_reg_1159(25),
      R => '0'
    );
\tmp_27_reg_1159_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(26),
      Q => tmp_27_reg_1159(26),
      R => '0'
    );
\tmp_27_reg_1159_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(27),
      Q => tmp_27_reg_1159(27),
      R => '0'
    );
\tmp_27_reg_1159_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(28),
      Q => tmp_27_reg_1159(28),
      R => '0'
    );
\tmp_27_reg_1159_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[24]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1159_reg[28]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[28]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[28]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(28 downto 25),
      S(3 downto 0) => tmp_26_reg_1137(28 downto 25)
    );
\tmp_27_reg_1159_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(29),
      Q => tmp_27_reg_1159(29),
      R => '0'
    );
\tmp_27_reg_1159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(2),
      Q => tmp_27_reg_1159(2),
      R => '0'
    );
\tmp_27_reg_1159_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(30),
      Q => tmp_27_reg_1159(30),
      R => '0'
    );
\tmp_27_reg_1159_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(31),
      Q => tmp_27_reg_1159(31),
      R => '0'
    );
\tmp_27_reg_1159_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_27_reg_1159_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_27_reg_1159_reg[31]_i_2_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_27_reg_1159_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_27_fu_588_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_26_reg_1137(31 downto 29)
    );
\tmp_27_reg_1159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(3),
      Q => tmp_27_reg_1159(3),
      R => '0'
    );
\tmp_27_reg_1159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(4),
      Q => tmp_27_reg_1159(4),
      R => '0'
    );
\tmp_27_reg_1159_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_27_reg_1159_reg[4]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[4]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[4]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[4]_i_1_n_3\,
      CYINIT => tmp_26_reg_1137(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(4 downto 1),
      S(3 downto 0) => tmp_26_reg_1137(4 downto 1)
    );
\tmp_27_reg_1159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(5),
      Q => tmp_27_reg_1159(5),
      R => '0'
    );
\tmp_27_reg_1159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(6),
      Q => tmp_27_reg_1159(6),
      R => '0'
    );
\tmp_27_reg_1159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(7),
      Q => tmp_27_reg_1159(7),
      R => '0'
    );
\tmp_27_reg_1159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(8),
      Q => tmp_27_reg_1159(8),
      R => '0'
    );
\tmp_27_reg_1159_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1159_reg[4]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1159_reg[8]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1159_reg[8]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1159_reg[8]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1159_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_27_fu_588_p2(8 downto 5),
      S(3 downto 0) => tmp_26_reg_1137(8 downto 5)
    );
\tmp_27_reg_1159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_27_reg_11590,
      D => tmp_27_fu_588_p2(9),
      Q => tmp_27_reg_1159(9),
      R => '0'
    );
\tmp_30_reg_1169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(31),
      Q => tmp_30_reg_1169(0),
      R => '0'
    );
\tmp_30_reg_1169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(41),
      Q => tmp_30_reg_1169(10),
      R => '0'
    );
\tmp_30_reg_1169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(42),
      Q => tmp_30_reg_1169(11),
      R => '0'
    );
\tmp_30_reg_1169_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(43),
      Q => tmp_30_reg_1169(12),
      R => '0'
    );
\tmp_30_reg_1169_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(44),
      Q => tmp_30_reg_1169(13),
      R => '0'
    );
\tmp_30_reg_1169_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(45),
      Q => tmp_30_reg_1169(14),
      R => '0'
    );
\tmp_30_reg_1169_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(46),
      Q => tmp_30_reg_1169(15),
      R => '0'
    );
\tmp_30_reg_1169_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(47),
      Q => tmp_30_reg_1169(16),
      R => '0'
    );
\tmp_30_reg_1169_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(48),
      Q => tmp_30_reg_1169(17),
      R => '0'
    );
\tmp_30_reg_1169_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(49),
      Q => tmp_30_reg_1169(18),
      R => '0'
    );
\tmp_30_reg_1169_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(50),
      Q => tmp_30_reg_1169(19),
      R => '0'
    );
\tmp_30_reg_1169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(32),
      Q => tmp_30_reg_1169(1),
      R => '0'
    );
\tmp_30_reg_1169_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(51),
      Q => tmp_30_reg_1169(20),
      R => '0'
    );
\tmp_30_reg_1169_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(52),
      Q => tmp_30_reg_1169(21),
      R => '0'
    );
\tmp_30_reg_1169_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(53),
      Q => tmp_30_reg_1169(22),
      R => '0'
    );
\tmp_30_reg_1169_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(54),
      Q => tmp_30_reg_1169(23),
      R => '0'
    );
\tmp_30_reg_1169_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(55),
      Q => tmp_30_reg_1169(24),
      R => '0'
    );
\tmp_30_reg_1169_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(56),
      Q => tmp_30_reg_1169(25),
      R => '0'
    );
\tmp_30_reg_1169_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(57),
      Q => tmp_30_reg_1169(26),
      R => '0'
    );
\tmp_30_reg_1169_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(58),
      Q => tmp_30_reg_1169(27),
      R => '0'
    );
\tmp_30_reg_1169_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(59),
      Q => tmp_30_reg_1169(28),
      R => '0'
    );
\tmp_30_reg_1169_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(60),
      Q => tmp_30_reg_1169(29),
      R => '0'
    );
\tmp_30_reg_1169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(33),
      Q => tmp_30_reg_1169(2),
      R => '0'
    );
\tmp_30_reg_1169_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(61),
      Q => tmp_30_reg_1169(30),
      R => '0'
    );
\tmp_30_reg_1169_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(62),
      Q => tmp_30_reg_1169(31),
      R => '0'
    );
\tmp_30_reg_1169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(34),
      Q => tmp_30_reg_1169(3),
      R => '0'
    );
\tmp_30_reg_1169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(35),
      Q => tmp_30_reg_1169(4),
      R => '0'
    );
\tmp_30_reg_1169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(36),
      Q => tmp_30_reg_1169(5),
      R => '0'
    );
\tmp_30_reg_1169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(37),
      Q => tmp_30_reg_1169(6),
      R => '0'
    );
\tmp_30_reg_1169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(38),
      Q => tmp_30_reg_1169(7),
      R => '0'
    );
\tmp_30_reg_1169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(39),
      Q => tmp_30_reg_1169(8),
      R => '0'
    );
\tmp_30_reg_1169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => grp_fu_554_p2(40),
      Q => tmp_30_reg_1169(9),
      R => '0'
    );
\tmp_31_reg_1181[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_30_reg_1169(0),
      O => tmp_31_fu_627_p2(0)
    );
\tmp_31_reg_1181[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      O => tmp_31_reg_11810
    );
\tmp_31_reg_1181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(0),
      Q => tmp_31_reg_1181(0),
      R => '0'
    );
\tmp_31_reg_1181_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(10),
      Q => tmp_31_reg_1181(10),
      R => '0'
    );
\tmp_31_reg_1181_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(11),
      Q => tmp_31_reg_1181(11),
      R => '0'
    );
\tmp_31_reg_1181_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(12),
      Q => tmp_31_reg_1181(12),
      R => '0'
    );
\tmp_31_reg_1181_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[8]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1181_reg[12]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[12]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[12]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(12 downto 9),
      S(3 downto 0) => tmp_30_reg_1169(12 downto 9)
    );
\tmp_31_reg_1181_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(13),
      Q => tmp_31_reg_1181(13),
      R => '0'
    );
\tmp_31_reg_1181_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(14),
      Q => tmp_31_reg_1181(14),
      R => '0'
    );
\tmp_31_reg_1181_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(15),
      Q => tmp_31_reg_1181(15),
      R => '0'
    );
\tmp_31_reg_1181_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(16),
      Q => tmp_31_reg_1181(16),
      R => '0'
    );
\tmp_31_reg_1181_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[12]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1181_reg[16]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[16]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[16]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(16 downto 13),
      S(3 downto 0) => tmp_30_reg_1169(16 downto 13)
    );
\tmp_31_reg_1181_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(17),
      Q => tmp_31_reg_1181(17),
      R => '0'
    );
\tmp_31_reg_1181_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(18),
      Q => tmp_31_reg_1181(18),
      R => '0'
    );
\tmp_31_reg_1181_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(19),
      Q => tmp_31_reg_1181(19),
      R => '0'
    );
\tmp_31_reg_1181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(1),
      Q => tmp_31_reg_1181(1),
      R => '0'
    );
\tmp_31_reg_1181_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(20),
      Q => tmp_31_reg_1181(20),
      R => '0'
    );
\tmp_31_reg_1181_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[16]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1181_reg[20]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[20]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[20]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(20 downto 17),
      S(3 downto 0) => tmp_30_reg_1169(20 downto 17)
    );
\tmp_31_reg_1181_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(21),
      Q => tmp_31_reg_1181(21),
      R => '0'
    );
\tmp_31_reg_1181_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(22),
      Q => tmp_31_reg_1181(22),
      R => '0'
    );
\tmp_31_reg_1181_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(23),
      Q => tmp_31_reg_1181(23),
      R => '0'
    );
\tmp_31_reg_1181_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(24),
      Q => tmp_31_reg_1181(24),
      R => '0'
    );
\tmp_31_reg_1181_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[20]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1181_reg[24]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[24]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[24]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(24 downto 21),
      S(3 downto 0) => tmp_30_reg_1169(24 downto 21)
    );
\tmp_31_reg_1181_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(25),
      Q => tmp_31_reg_1181(25),
      R => '0'
    );
\tmp_31_reg_1181_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(26),
      Q => tmp_31_reg_1181(26),
      R => '0'
    );
\tmp_31_reg_1181_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(27),
      Q => tmp_31_reg_1181(27),
      R => '0'
    );
\tmp_31_reg_1181_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(28),
      Q => tmp_31_reg_1181(28),
      R => '0'
    );
\tmp_31_reg_1181_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[24]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1181_reg[28]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[28]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[28]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(28 downto 25),
      S(3 downto 0) => tmp_30_reg_1169(28 downto 25)
    );
\tmp_31_reg_1181_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(29),
      Q => tmp_31_reg_1181(29),
      R => '0'
    );
\tmp_31_reg_1181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(2),
      Q => tmp_31_reg_1181(2),
      R => '0'
    );
\tmp_31_reg_1181_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(30),
      Q => tmp_31_reg_1181(30),
      R => '0'
    );
\tmp_31_reg_1181_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(31),
      Q => tmp_31_reg_1181(31),
      R => '0'
    );
\tmp_31_reg_1181_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_31_reg_1181_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_31_reg_1181_reg[31]_i_2_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_31_reg_1181_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_31_fu_627_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_30_reg_1169(31 downto 29)
    );
\tmp_31_reg_1181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(3),
      Q => tmp_31_reg_1181(3),
      R => '0'
    );
\tmp_31_reg_1181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(4),
      Q => tmp_31_reg_1181(4),
      R => '0'
    );
\tmp_31_reg_1181_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_31_reg_1181_reg[4]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[4]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[4]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[4]_i_1_n_3\,
      CYINIT => tmp_30_reg_1169(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(4 downto 1),
      S(3 downto 0) => tmp_30_reg_1169(4 downto 1)
    );
\tmp_31_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(5),
      Q => tmp_31_reg_1181(5),
      R => '0'
    );
\tmp_31_reg_1181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(6),
      Q => tmp_31_reg_1181(6),
      R => '0'
    );
\tmp_31_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(7),
      Q => tmp_31_reg_1181(7),
      R => '0'
    );
\tmp_31_reg_1181_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(8),
      Q => tmp_31_reg_1181(8),
      R => '0'
    );
\tmp_31_reg_1181_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_1181_reg[4]_i_1_n_0\,
      CO(3) => \tmp_31_reg_1181_reg[8]_i_1_n_0\,
      CO(2) => \tmp_31_reg_1181_reg[8]_i_1_n_1\,
      CO(1) => \tmp_31_reg_1181_reg[8]_i_1_n_2\,
      CO(0) => \tmp_31_reg_1181_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_31_fu_627_p2(8 downto 5),
      S(3 downto 0) => tmp_30_reg_1169(8 downto 5)
    );
\tmp_31_reg_1181_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_31_reg_11810,
      D => tmp_31_fu_627_p2(9),
      Q => tmp_31_reg_1181(9),
      R => '0'
    );
\tmp_35_reg_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(0),
      Q => tmp_35_reg_926(0),
      R => '0'
    );
\tmp_35_reg_926_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(10),
      Q => tmp_35_reg_926(10),
      R => '0'
    );
\tmp_35_reg_926_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(11),
      Q => tmp_35_reg_926(11),
      R => '0'
    );
\tmp_35_reg_926_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(12),
      Q => tmp_35_reg_926(12),
      R => '0'
    );
\tmp_35_reg_926_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(13),
      Q => tmp_35_reg_926(13),
      R => '0'
    );
\tmp_35_reg_926_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(14),
      Q => tmp_35_reg_926(14),
      R => '0'
    );
\tmp_35_reg_926_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(15),
      Q => tmp_35_reg_926(15),
      R => '0'
    );
\tmp_35_reg_926_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(16),
      Q => tmp_35_reg_926(16),
      R => '0'
    );
\tmp_35_reg_926_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(17),
      Q => tmp_35_reg_926(17),
      R => '0'
    );
\tmp_35_reg_926_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(18),
      Q => tmp_35_reg_926(18),
      R => '0'
    );
\tmp_35_reg_926_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(19),
      Q => tmp_35_reg_926(19),
      R => '0'
    );
\tmp_35_reg_926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(1),
      Q => tmp_35_reg_926(1),
      R => '0'
    );
\tmp_35_reg_926_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(20),
      Q => tmp_35_reg_926(20),
      R => '0'
    );
\tmp_35_reg_926_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(21),
      Q => tmp_35_reg_926(21),
      R => '0'
    );
\tmp_35_reg_926_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(22),
      Q => tmp_35_reg_926(22),
      R => '0'
    );
\tmp_35_reg_926_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(23),
      Q => tmp_35_reg_926(23),
      R => '0'
    );
\tmp_35_reg_926_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(24),
      Q => tmp_35_reg_926(24),
      R => '0'
    );
\tmp_35_reg_926_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(25),
      Q => tmp_35_reg_926(25),
      R => '0'
    );
\tmp_35_reg_926_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(26),
      Q => tmp_35_reg_926(26),
      R => '0'
    );
\tmp_35_reg_926_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(27),
      Q => tmp_35_reg_926(27),
      R => '0'
    );
\tmp_35_reg_926_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(28),
      Q => tmp_35_reg_926(28),
      R => '0'
    );
\tmp_35_reg_926_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(29),
      Q => tmp_35_reg_926(29),
      R => '0'
    );
\tmp_35_reg_926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(2),
      Q => tmp_35_reg_926(2),
      R => '0'
    );
\tmp_35_reg_926_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(30),
      Q => tmp_35_reg_926(30),
      R => '0'
    );
\tmp_35_reg_926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(3),
      Q => tmp_35_reg_926(3),
      R => '0'
    );
\tmp_35_reg_926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(4),
      Q => tmp_35_reg_926(4),
      R => '0'
    );
\tmp_35_reg_926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(5),
      Q => tmp_35_reg_926(5),
      R => '0'
    );
\tmp_35_reg_926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(6),
      Q => tmp_35_reg_926(6),
      R => '0'
    );
\tmp_35_reg_926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(7),
      Q => tmp_35_reg_926(7),
      R => '0'
    );
\tmp_35_reg_926_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(8),
      Q => tmp_35_reg_926(8),
      R => '0'
    );
\tmp_35_reg_926_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg\(9),
      Q => tmp_35_reg_926(9),
      R => '0'
    );
\tmp_37_reg_956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(0),
      Q => tmp_37_reg_956(0),
      R => '0'
    );
\tmp_37_reg_956_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(10),
      Q => tmp_37_reg_956(10),
      R => '0'
    );
\tmp_37_reg_956_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(11),
      Q => tmp_37_reg_956(11),
      R => '0'
    );
\tmp_37_reg_956_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(12),
      Q => tmp_37_reg_956(12),
      R => '0'
    );
\tmp_37_reg_956_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(13),
      Q => tmp_37_reg_956(13),
      R => '0'
    );
\tmp_37_reg_956_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(14),
      Q => tmp_37_reg_956(14),
      R => '0'
    );
\tmp_37_reg_956_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(15),
      Q => tmp_37_reg_956(15),
      R => '0'
    );
\tmp_37_reg_956_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(16),
      Q => tmp_37_reg_956(16),
      R => '0'
    );
\tmp_37_reg_956_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(17),
      Q => tmp_37_reg_956(17),
      R => '0'
    );
\tmp_37_reg_956_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(18),
      Q => tmp_37_reg_956(18),
      R => '0'
    );
\tmp_37_reg_956_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(19),
      Q => tmp_37_reg_956(19),
      R => '0'
    );
\tmp_37_reg_956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(1),
      Q => tmp_37_reg_956(1),
      R => '0'
    );
\tmp_37_reg_956_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(20),
      Q => tmp_37_reg_956(20),
      R => '0'
    );
\tmp_37_reg_956_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(21),
      Q => tmp_37_reg_956(21),
      R => '0'
    );
\tmp_37_reg_956_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(22),
      Q => tmp_37_reg_956(22),
      R => '0'
    );
\tmp_37_reg_956_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(23),
      Q => tmp_37_reg_956(23),
      R => '0'
    );
\tmp_37_reg_956_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(24),
      Q => tmp_37_reg_956(24),
      R => '0'
    );
\tmp_37_reg_956_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(25),
      Q => tmp_37_reg_956(25),
      R => '0'
    );
\tmp_37_reg_956_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(26),
      Q => tmp_37_reg_956(26),
      R => '0'
    );
\tmp_37_reg_956_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(27),
      Q => tmp_37_reg_956(27),
      R => '0'
    );
\tmp_37_reg_956_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(28),
      Q => tmp_37_reg_956(28),
      R => '0'
    );
\tmp_37_reg_956_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(29),
      Q => tmp_37_reg_956(29),
      R => '0'
    );
\tmp_37_reg_956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(2),
      Q => tmp_37_reg_956(2),
      R => '0'
    );
\tmp_37_reg_956_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(30),
      Q => tmp_37_reg_956(30),
      R => '0'
    );
\tmp_37_reg_956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(3),
      Q => tmp_37_reg_956(3),
      R => '0'
    );
\tmp_37_reg_956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(4),
      Q => tmp_37_reg_956(4),
      R => '0'
    );
\tmp_37_reg_956_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(5),
      Q => tmp_37_reg_956(5),
      R => '0'
    );
\tmp_37_reg_956_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(6),
      Q => tmp_37_reg_956(6),
      R => '0'
    );
\tmp_37_reg_956_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(7),
      Q => tmp_37_reg_956(7),
      R => '0'
    );
\tmp_37_reg_956_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(8),
      Q => tmp_37_reg_956(8),
      R => '0'
    );
\tmp_37_reg_956_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0\(9),
      Q => tmp_37_reg_956(9),
      R => '0'
    );
\tmp_39_reg_1001_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(0),
      Q => tmp_39_reg_1001(0),
      R => '0'
    );
\tmp_39_reg_1001_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(10),
      Q => tmp_39_reg_1001(10),
      R => '0'
    );
\tmp_39_reg_1001_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(11),
      Q => tmp_39_reg_1001(11),
      R => '0'
    );
\tmp_39_reg_1001_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(12),
      Q => tmp_39_reg_1001(12),
      R => '0'
    );
\tmp_39_reg_1001_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(13),
      Q => tmp_39_reg_1001(13),
      R => '0'
    );
\tmp_39_reg_1001_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(14),
      Q => tmp_39_reg_1001(14),
      R => '0'
    );
\tmp_39_reg_1001_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(15),
      Q => tmp_39_reg_1001(15),
      R => '0'
    );
\tmp_39_reg_1001_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(16),
      Q => tmp_39_reg_1001(16),
      R => '0'
    );
\tmp_39_reg_1001_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(17),
      Q => tmp_39_reg_1001(17),
      R => '0'
    );
\tmp_39_reg_1001_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(18),
      Q => tmp_39_reg_1001(18),
      R => '0'
    );
\tmp_39_reg_1001_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(19),
      Q => tmp_39_reg_1001(19),
      R => '0'
    );
\tmp_39_reg_1001_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(1),
      Q => tmp_39_reg_1001(1),
      R => '0'
    );
\tmp_39_reg_1001_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(20),
      Q => tmp_39_reg_1001(20),
      R => '0'
    );
\tmp_39_reg_1001_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(21),
      Q => tmp_39_reg_1001(21),
      R => '0'
    );
\tmp_39_reg_1001_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(22),
      Q => tmp_39_reg_1001(22),
      R => '0'
    );
\tmp_39_reg_1001_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(23),
      Q => tmp_39_reg_1001(23),
      R => '0'
    );
\tmp_39_reg_1001_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(24),
      Q => tmp_39_reg_1001(24),
      R => '0'
    );
\tmp_39_reg_1001_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(25),
      Q => tmp_39_reg_1001(25),
      R => '0'
    );
\tmp_39_reg_1001_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(26),
      Q => tmp_39_reg_1001(26),
      R => '0'
    );
\tmp_39_reg_1001_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(27),
      Q => tmp_39_reg_1001(27),
      R => '0'
    );
\tmp_39_reg_1001_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(28),
      Q => tmp_39_reg_1001(28),
      R => '0'
    );
\tmp_39_reg_1001_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(29),
      Q => tmp_39_reg_1001(29),
      R => '0'
    );
\tmp_39_reg_1001_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(2),
      Q => tmp_39_reg_1001(2),
      R => '0'
    );
\tmp_39_reg_1001_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(30),
      Q => tmp_39_reg_1001(30),
      R => '0'
    );
\tmp_39_reg_1001_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(3),
      Q => tmp_39_reg_1001(3),
      R => '0'
    );
\tmp_39_reg_1001_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(4),
      Q => tmp_39_reg_1001(4),
      R => '0'
    );
\tmp_39_reg_1001_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(5),
      Q => tmp_39_reg_1001(5),
      R => '0'
    );
\tmp_39_reg_1001_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(6),
      Q => tmp_39_reg_1001(6),
      R => '0'
    );
\tmp_39_reg_1001_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(7),
      Q => tmp_39_reg_1001(7),
      R => '0'
    );
\tmp_39_reg_1001_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(8),
      Q => tmp_39_reg_1001(8),
      R => '0'
    );
\tmp_39_reg_1001_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1\(9),
      Q => tmp_39_reg_1001(9),
      R => '0'
    );
\tmp_3_reg_843[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[24]\,
      I1 => period_V_read_reg_789(24),
      I2 => \accumulator_V_reg_n_0_[25]\,
      I3 => period_V_read_reg_789(25),
      O => \tmp_3_reg_843[0]_i_10_n_0\
    );
\tmp_3_reg_843[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[22]\,
      I1 => period_V_read_reg_789(22),
      I2 => period_V_read_reg_789(23),
      I3 => \accumulator_V_reg_n_0_[23]\,
      O => \tmp_3_reg_843[0]_i_12_n_0\
    );
\tmp_3_reg_843[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[20]\,
      I1 => period_V_read_reg_789(20),
      I2 => period_V_read_reg_789(21),
      I3 => \accumulator_V_reg_n_0_[21]\,
      O => \tmp_3_reg_843[0]_i_13_n_0\
    );
\tmp_3_reg_843[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[18]\,
      I1 => period_V_read_reg_789(18),
      I2 => period_V_read_reg_789(19),
      I3 => \accumulator_V_reg_n_0_[19]\,
      O => \tmp_3_reg_843[0]_i_14_n_0\
    );
\tmp_3_reg_843[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[16]\,
      I1 => period_V_read_reg_789(16),
      I2 => period_V_read_reg_789(17),
      I3 => \accumulator_V_reg_n_0_[17]\,
      O => \tmp_3_reg_843[0]_i_15_n_0\
    );
\tmp_3_reg_843[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[22]\,
      I1 => period_V_read_reg_789(22),
      I2 => \accumulator_V_reg_n_0_[23]\,
      I3 => period_V_read_reg_789(23),
      O => \tmp_3_reg_843[0]_i_16_n_0\
    );
\tmp_3_reg_843[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[20]\,
      I1 => period_V_read_reg_789(20),
      I2 => \accumulator_V_reg_n_0_[21]\,
      I3 => period_V_read_reg_789(21),
      O => \tmp_3_reg_843[0]_i_17_n_0\
    );
\tmp_3_reg_843[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[18]\,
      I1 => period_V_read_reg_789(18),
      I2 => \accumulator_V_reg_n_0_[19]\,
      I3 => period_V_read_reg_789(19),
      O => \tmp_3_reg_843[0]_i_18_n_0\
    );
\tmp_3_reg_843[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[16]\,
      I1 => period_V_read_reg_789(16),
      I2 => \accumulator_V_reg_n_0_[17]\,
      I3 => period_V_read_reg_789(17),
      O => \tmp_3_reg_843[0]_i_19_n_0\
    );
\tmp_3_reg_843[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[14]\,
      I1 => period_V_read_reg_789(14),
      I2 => period_V_read_reg_789(15),
      I3 => \accumulator_V_reg_n_0_[15]\,
      O => \tmp_3_reg_843[0]_i_21_n_0\
    );
\tmp_3_reg_843[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[12]\,
      I1 => period_V_read_reg_789(12),
      I2 => period_V_read_reg_789(13),
      I3 => \accumulator_V_reg_n_0_[13]\,
      O => \tmp_3_reg_843[0]_i_22_n_0\
    );
\tmp_3_reg_843[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[10]\,
      I1 => period_V_read_reg_789(10),
      I2 => period_V_read_reg_789(11),
      I3 => \accumulator_V_reg_n_0_[11]\,
      O => \tmp_3_reg_843[0]_i_23_n_0\
    );
\tmp_3_reg_843[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[8]\,
      I1 => period_V_read_reg_789(8),
      I2 => period_V_read_reg_789(9),
      I3 => \accumulator_V_reg_n_0_[9]\,
      O => \tmp_3_reg_843[0]_i_24_n_0\
    );
\tmp_3_reg_843[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[14]\,
      I1 => period_V_read_reg_789(14),
      I2 => \accumulator_V_reg_n_0_[15]\,
      I3 => period_V_read_reg_789(15),
      O => \tmp_3_reg_843[0]_i_25_n_0\
    );
\tmp_3_reg_843[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[12]\,
      I1 => period_V_read_reg_789(12),
      I2 => \accumulator_V_reg_n_0_[13]\,
      I3 => period_V_read_reg_789(13),
      O => \tmp_3_reg_843[0]_i_26_n_0\
    );
\tmp_3_reg_843[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[10]\,
      I1 => period_V_read_reg_789(10),
      I2 => \accumulator_V_reg_n_0_[11]\,
      I3 => period_V_read_reg_789(11),
      O => \tmp_3_reg_843[0]_i_27_n_0\
    );
\tmp_3_reg_843[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[8]\,
      I1 => period_V_read_reg_789(8),
      I2 => \accumulator_V_reg_n_0_[9]\,
      I3 => period_V_read_reg_789(9),
      O => \tmp_3_reg_843[0]_i_28_n_0\
    );
\tmp_3_reg_843[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[6]\,
      I1 => period_V_read_reg_789(6),
      I2 => period_V_read_reg_789(7),
      I3 => \accumulator_V_reg_n_0_[7]\,
      O => \tmp_3_reg_843[0]_i_29_n_0\
    );
\tmp_3_reg_843[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[30]\,
      I1 => period_V_read_reg_789(30),
      I2 => period_V_read_reg_789(31),
      I3 => \accumulator_V_reg_n_0_[31]\,
      O => \tmp_3_reg_843[0]_i_3_n_0\
    );
\tmp_3_reg_843[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[4]\,
      I1 => period_V_read_reg_789(4),
      I2 => period_V_read_reg_789(5),
      I3 => \accumulator_V_reg_n_0_[5]\,
      O => \tmp_3_reg_843[0]_i_30_n_0\
    );
\tmp_3_reg_843[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[2]\,
      I1 => period_V_read_reg_789(2),
      I2 => period_V_read_reg_789(3),
      I3 => \accumulator_V_reg_n_0_[3]\,
      O => \tmp_3_reg_843[0]_i_31_n_0\
    );
\tmp_3_reg_843[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[0]\,
      I1 => period_V_read_reg_789(0),
      I2 => period_V_read_reg_789(1),
      I3 => \accumulator_V_reg_n_0_[1]\,
      O => \tmp_3_reg_843[0]_i_32_n_0\
    );
\tmp_3_reg_843[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[6]\,
      I1 => period_V_read_reg_789(6),
      I2 => \accumulator_V_reg_n_0_[7]\,
      I3 => period_V_read_reg_789(7),
      O => \tmp_3_reg_843[0]_i_33_n_0\
    );
\tmp_3_reg_843[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[4]\,
      I1 => period_V_read_reg_789(4),
      I2 => \accumulator_V_reg_n_0_[5]\,
      I3 => period_V_read_reg_789(5),
      O => \tmp_3_reg_843[0]_i_34_n_0\
    );
\tmp_3_reg_843[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[2]\,
      I1 => period_V_read_reg_789(2),
      I2 => \accumulator_V_reg_n_0_[3]\,
      I3 => period_V_read_reg_789(3),
      O => \tmp_3_reg_843[0]_i_35_n_0\
    );
\tmp_3_reg_843[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[0]\,
      I1 => period_V_read_reg_789(0),
      I2 => \accumulator_V_reg_n_0_[1]\,
      I3 => period_V_read_reg_789(1),
      O => \tmp_3_reg_843[0]_i_36_n_0\
    );
\tmp_3_reg_843[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[28]\,
      I1 => period_V_read_reg_789(28),
      I2 => period_V_read_reg_789(29),
      I3 => \accumulator_V_reg_n_0_[29]\,
      O => \tmp_3_reg_843[0]_i_4_n_0\
    );
\tmp_3_reg_843[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[26]\,
      I1 => period_V_read_reg_789(26),
      I2 => period_V_read_reg_789(27),
      I3 => \accumulator_V_reg_n_0_[27]\,
      O => \tmp_3_reg_843[0]_i_5_n_0\
    );
\tmp_3_reg_843[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[24]\,
      I1 => period_V_read_reg_789(24),
      I2 => period_V_read_reg_789(25),
      I3 => \accumulator_V_reg_n_0_[25]\,
      O => \tmp_3_reg_843[0]_i_6_n_0\
    );
\tmp_3_reg_843[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[30]\,
      I1 => period_V_read_reg_789(30),
      I2 => \accumulator_V_reg_n_0_[31]\,
      I3 => period_V_read_reg_789(31),
      O => \tmp_3_reg_843[0]_i_7_n_0\
    );
\tmp_3_reg_843[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[28]\,
      I1 => period_V_read_reg_789(28),
      I2 => \accumulator_V_reg_n_0_[29]\,
      I3 => period_V_read_reg_789(29),
      O => \tmp_3_reg_843[0]_i_8_n_0\
    );
\tmp_3_reg_843[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \accumulator_V_reg_n_0_[26]\,
      I1 => period_V_read_reg_789(26),
      I2 => \accumulator_V_reg_n_0_[27]\,
      I3 => period_V_read_reg_789(27),
      O => \tmp_3_reg_843[0]_i_9_n_0\
    );
\tmp_3_reg_843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => tmp_3_fu_214_p2,
      Q => tmp_3_reg_843,
      R => '0'
    );
\tmp_3_reg_843_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_843_reg[0]_i_2_n_0\,
      CO(3) => tmp_3_fu_214_p2,
      CO(2) => \tmp_3_reg_843_reg[0]_i_1_n_1\,
      CO(1) => \tmp_3_reg_843_reg[0]_i_1_n_2\,
      CO(0) => \tmp_3_reg_843_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_843[0]_i_3_n_0\,
      DI(2) => \tmp_3_reg_843[0]_i_4_n_0\,
      DI(1) => \tmp_3_reg_843[0]_i_5_n_0\,
      DI(0) => \tmp_3_reg_843[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_843_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_843[0]_i_7_n_0\,
      S(2) => \tmp_3_reg_843[0]_i_8_n_0\,
      S(1) => \tmp_3_reg_843[0]_i_9_n_0\,
      S(0) => \tmp_3_reg_843[0]_i_10_n_0\
    );
\tmp_3_reg_843_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_843_reg[0]_i_20_n_0\,
      CO(3) => \tmp_3_reg_843_reg[0]_i_11_n_0\,
      CO(2) => \tmp_3_reg_843_reg[0]_i_11_n_1\,
      CO(1) => \tmp_3_reg_843_reg[0]_i_11_n_2\,
      CO(0) => \tmp_3_reg_843_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_843[0]_i_21_n_0\,
      DI(2) => \tmp_3_reg_843[0]_i_22_n_0\,
      DI(1) => \tmp_3_reg_843[0]_i_23_n_0\,
      DI(0) => \tmp_3_reg_843[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_843_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_843[0]_i_25_n_0\,
      S(2) => \tmp_3_reg_843[0]_i_26_n_0\,
      S(1) => \tmp_3_reg_843[0]_i_27_n_0\,
      S(0) => \tmp_3_reg_843[0]_i_28_n_0\
    );
\tmp_3_reg_843_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_843_reg[0]_i_11_n_0\,
      CO(3) => \tmp_3_reg_843_reg[0]_i_2_n_0\,
      CO(2) => \tmp_3_reg_843_reg[0]_i_2_n_1\,
      CO(1) => \tmp_3_reg_843_reg[0]_i_2_n_2\,
      CO(0) => \tmp_3_reg_843_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_843[0]_i_12_n_0\,
      DI(2) => \tmp_3_reg_843[0]_i_13_n_0\,
      DI(1) => \tmp_3_reg_843[0]_i_14_n_0\,
      DI(0) => \tmp_3_reg_843[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_843_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_843[0]_i_16_n_0\,
      S(2) => \tmp_3_reg_843[0]_i_17_n_0\,
      S(1) => \tmp_3_reg_843[0]_i_18_n_0\,
      S(0) => \tmp_3_reg_843[0]_i_19_n_0\
    );
\tmp_3_reg_843_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_reg_843_reg[0]_i_20_n_0\,
      CO(2) => \tmp_3_reg_843_reg[0]_i_20_n_1\,
      CO(1) => \tmp_3_reg_843_reg[0]_i_20_n_2\,
      CO(0) => \tmp_3_reg_843_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_843[0]_i_29_n_0\,
      DI(2) => \tmp_3_reg_843[0]_i_30_n_0\,
      DI(1) => \tmp_3_reg_843[0]_i_31_n_0\,
      DI(0) => \tmp_3_reg_843[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_843_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_843[0]_i_33_n_0\,
      S(2) => \tmp_3_reg_843[0]_i_34_n_0\,
      S(1) => \tmp_3_reg_843[0]_i_35_n_0\,
      S(0) => \tmp_3_reg_843[0]_i_36_n_0\
    );
\tmp_41_reg_1038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(0),
      Q => tmp_41_reg_1038(0),
      R => '0'
    );
\tmp_41_reg_1038_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(10),
      Q => tmp_41_reg_1038(10),
      R => '0'
    );
\tmp_41_reg_1038_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(11),
      Q => tmp_41_reg_1038(11),
      R => '0'
    );
\tmp_41_reg_1038_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(12),
      Q => tmp_41_reg_1038(12),
      R => '0'
    );
\tmp_41_reg_1038_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(13),
      Q => tmp_41_reg_1038(13),
      R => '0'
    );
\tmp_41_reg_1038_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(14),
      Q => tmp_41_reg_1038(14),
      R => '0'
    );
\tmp_41_reg_1038_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(15),
      Q => tmp_41_reg_1038(15),
      R => '0'
    );
\tmp_41_reg_1038_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(16),
      Q => tmp_41_reg_1038(16),
      R => '0'
    );
\tmp_41_reg_1038_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(17),
      Q => tmp_41_reg_1038(17),
      R => '0'
    );
\tmp_41_reg_1038_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(18),
      Q => tmp_41_reg_1038(18),
      R => '0'
    );
\tmp_41_reg_1038_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(19),
      Q => tmp_41_reg_1038(19),
      R => '0'
    );
\tmp_41_reg_1038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(1),
      Q => tmp_41_reg_1038(1),
      R => '0'
    );
\tmp_41_reg_1038_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(20),
      Q => tmp_41_reg_1038(20),
      R => '0'
    );
\tmp_41_reg_1038_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(21),
      Q => tmp_41_reg_1038(21),
      R => '0'
    );
\tmp_41_reg_1038_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(22),
      Q => tmp_41_reg_1038(22),
      R => '0'
    );
\tmp_41_reg_1038_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(23),
      Q => tmp_41_reg_1038(23),
      R => '0'
    );
\tmp_41_reg_1038_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(24),
      Q => tmp_41_reg_1038(24),
      R => '0'
    );
\tmp_41_reg_1038_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(25),
      Q => tmp_41_reg_1038(25),
      R => '0'
    );
\tmp_41_reg_1038_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(26),
      Q => tmp_41_reg_1038(26),
      R => '0'
    );
\tmp_41_reg_1038_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(27),
      Q => tmp_41_reg_1038(27),
      R => '0'
    );
\tmp_41_reg_1038_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(28),
      Q => tmp_41_reg_1038(28),
      R => '0'
    );
\tmp_41_reg_1038_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(29),
      Q => tmp_41_reg_1038(29),
      R => '0'
    );
\tmp_41_reg_1038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(2),
      Q => tmp_41_reg_1038(2),
      R => '0'
    );
\tmp_41_reg_1038_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(30),
      Q => tmp_41_reg_1038(30),
      R => '0'
    );
\tmp_41_reg_1038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(3),
      Q => tmp_41_reg_1038(3),
      R => '0'
    );
\tmp_41_reg_1038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(4),
      Q => tmp_41_reg_1038(4),
      R => '0'
    );
\tmp_41_reg_1038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(5),
      Q => tmp_41_reg_1038(5),
      R => '0'
    );
\tmp_41_reg_1038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(6),
      Q => tmp_41_reg_1038(6),
      R => '0'
    );
\tmp_41_reg_1038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(7),
      Q => tmp_41_reg_1038(7),
      R => '0'
    );
\tmp_41_reg_1038_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(8),
      Q => tmp_41_reg_1038(8),
      R => '0'
    );
\tmp_41_reg_1038_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2\(9),
      Q => tmp_41_reg_1038(9),
      R => '0'
    );
\tmp_43_reg_1075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(0),
      Q => tmp_43_reg_1075(0),
      R => '0'
    );
\tmp_43_reg_1075_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(10),
      Q => tmp_43_reg_1075(10),
      R => '0'
    );
\tmp_43_reg_1075_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(11),
      Q => tmp_43_reg_1075(11),
      R => '0'
    );
\tmp_43_reg_1075_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(12),
      Q => tmp_43_reg_1075(12),
      R => '0'
    );
\tmp_43_reg_1075_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(13),
      Q => tmp_43_reg_1075(13),
      R => '0'
    );
\tmp_43_reg_1075_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(14),
      Q => tmp_43_reg_1075(14),
      R => '0'
    );
\tmp_43_reg_1075_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(15),
      Q => tmp_43_reg_1075(15),
      R => '0'
    );
\tmp_43_reg_1075_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(16),
      Q => tmp_43_reg_1075(16),
      R => '0'
    );
\tmp_43_reg_1075_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(17),
      Q => tmp_43_reg_1075(17),
      R => '0'
    );
\tmp_43_reg_1075_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(18),
      Q => tmp_43_reg_1075(18),
      R => '0'
    );
\tmp_43_reg_1075_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(19),
      Q => tmp_43_reg_1075(19),
      R => '0'
    );
\tmp_43_reg_1075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(1),
      Q => tmp_43_reg_1075(1),
      R => '0'
    );
\tmp_43_reg_1075_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(20),
      Q => tmp_43_reg_1075(20),
      R => '0'
    );
\tmp_43_reg_1075_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(21),
      Q => tmp_43_reg_1075(21),
      R => '0'
    );
\tmp_43_reg_1075_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(22),
      Q => tmp_43_reg_1075(22),
      R => '0'
    );
\tmp_43_reg_1075_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(23),
      Q => tmp_43_reg_1075(23),
      R => '0'
    );
\tmp_43_reg_1075_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(24),
      Q => tmp_43_reg_1075(24),
      R => '0'
    );
\tmp_43_reg_1075_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(25),
      Q => tmp_43_reg_1075(25),
      R => '0'
    );
\tmp_43_reg_1075_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(26),
      Q => tmp_43_reg_1075(26),
      R => '0'
    );
\tmp_43_reg_1075_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(27),
      Q => tmp_43_reg_1075(27),
      R => '0'
    );
\tmp_43_reg_1075_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(28),
      Q => tmp_43_reg_1075(28),
      R => '0'
    );
\tmp_43_reg_1075_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(29),
      Q => tmp_43_reg_1075(29),
      R => '0'
    );
\tmp_43_reg_1075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(2),
      Q => tmp_43_reg_1075(2),
      R => '0'
    );
\tmp_43_reg_1075_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(30),
      Q => tmp_43_reg_1075(30),
      R => '0'
    );
\tmp_43_reg_1075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(3),
      Q => tmp_43_reg_1075(3),
      R => '0'
    );
\tmp_43_reg_1075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(4),
      Q => tmp_43_reg_1075(4),
      R => '0'
    );
\tmp_43_reg_1075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(5),
      Q => tmp_43_reg_1075(5),
      R => '0'
    );
\tmp_43_reg_1075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(6),
      Q => tmp_43_reg_1075(6),
      R => '0'
    );
\tmp_43_reg_1075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(7),
      Q => tmp_43_reg_1075(7),
      R => '0'
    );
\tmp_43_reg_1075_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(8),
      Q => tmp_43_reg_1075(8),
      R => '0'
    );
\tmp_43_reg_1075_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3\(9),
      Q => tmp_43_reg_1075(9),
      R => '0'
    );
\tmp_45_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(0),
      Q => tmp_45_reg_1117(0),
      R => '0'
    );
\tmp_45_reg_1117_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(10),
      Q => tmp_45_reg_1117(10),
      R => '0'
    );
\tmp_45_reg_1117_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(11),
      Q => tmp_45_reg_1117(11),
      R => '0'
    );
\tmp_45_reg_1117_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(12),
      Q => tmp_45_reg_1117(12),
      R => '0'
    );
\tmp_45_reg_1117_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(13),
      Q => tmp_45_reg_1117(13),
      R => '0'
    );
\tmp_45_reg_1117_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(14),
      Q => tmp_45_reg_1117(14),
      R => '0'
    );
\tmp_45_reg_1117_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(15),
      Q => tmp_45_reg_1117(15),
      R => '0'
    );
\tmp_45_reg_1117_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(16),
      Q => tmp_45_reg_1117(16),
      R => '0'
    );
\tmp_45_reg_1117_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(17),
      Q => tmp_45_reg_1117(17),
      R => '0'
    );
\tmp_45_reg_1117_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(18),
      Q => tmp_45_reg_1117(18),
      R => '0'
    );
\tmp_45_reg_1117_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(19),
      Q => tmp_45_reg_1117(19),
      R => '0'
    );
\tmp_45_reg_1117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(1),
      Q => tmp_45_reg_1117(1),
      R => '0'
    );
\tmp_45_reg_1117_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(20),
      Q => tmp_45_reg_1117(20),
      R => '0'
    );
\tmp_45_reg_1117_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(21),
      Q => tmp_45_reg_1117(21),
      R => '0'
    );
\tmp_45_reg_1117_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(22),
      Q => tmp_45_reg_1117(22),
      R => '0'
    );
\tmp_45_reg_1117_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(23),
      Q => tmp_45_reg_1117(23),
      R => '0'
    );
\tmp_45_reg_1117_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(24),
      Q => tmp_45_reg_1117(24),
      R => '0'
    );
\tmp_45_reg_1117_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(25),
      Q => tmp_45_reg_1117(25),
      R => '0'
    );
\tmp_45_reg_1117_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(26),
      Q => tmp_45_reg_1117(26),
      R => '0'
    );
\tmp_45_reg_1117_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(27),
      Q => tmp_45_reg_1117(27),
      R => '0'
    );
\tmp_45_reg_1117_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(28),
      Q => tmp_45_reg_1117(28),
      R => '0'
    );
\tmp_45_reg_1117_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(29),
      Q => tmp_45_reg_1117(29),
      R => '0'
    );
\tmp_45_reg_1117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(2),
      Q => tmp_45_reg_1117(2),
      R => '0'
    );
\tmp_45_reg_1117_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(30),
      Q => tmp_45_reg_1117(30),
      R => '0'
    );
\tmp_45_reg_1117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(3),
      Q => tmp_45_reg_1117(3),
      R => '0'
    );
\tmp_45_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(4),
      Q => tmp_45_reg_1117(4),
      R => '0'
    );
\tmp_45_reg_1117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(5),
      Q => tmp_45_reg_1117(5),
      R => '0'
    );
\tmp_45_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(6),
      Q => tmp_45_reg_1117(6),
      R => '0'
    );
\tmp_45_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(7),
      Q => tmp_45_reg_1117(7),
      R => '0'
    );
\tmp_45_reg_1117_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(8),
      Q => tmp_45_reg_1117(8),
      R => '0'
    );
\tmp_45_reg_1117_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4\(9),
      Q => tmp_45_reg_1117(9),
      R => '0'
    );
\tmp_5_1_reg_991[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => \tmp_5_1_reg_991_reg_n_0_[0]\,
      I2 => \tmp_5_1_reg_991[0]_i_2_n_0\,
      I3 => \tmp_5_1_reg_991[0]_i_3_n_0\,
      I4 => \tmp_5_1_reg_991[0]_i_4_n_0\,
      I5 => \tmp_5_1_reg_991[0]_i_5_n_0\,
      O => \tmp_5_1_reg_991[0]_i_1_n_0\
    );
\tmp_5_1_reg_991[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_37_reg_956(13),
      I1 => tmp_37_reg_956(17),
      I2 => tmp_37_reg_956(26),
      I3 => tmp_37_reg_956(24),
      I4 => \tmp_5_1_reg_991[0]_i_6_n_0\,
      O => \tmp_5_1_reg_991[0]_i_2_n_0\
    );
\tmp_5_1_reg_991[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_37_reg_956(25),
      I1 => tmp_37_reg_956(22),
      I2 => tmp_37_reg_956(12),
      I3 => tmp_37_reg_956(29),
      I4 => \tmp_5_1_reg_991[0]_i_7_n_0\,
      O => \tmp_5_1_reg_991[0]_i_3_n_0\
    );
\tmp_5_1_reg_991[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_37_reg_956(4),
      I1 => tmp_37_reg_956(11),
      I2 => tmp_37_reg_956(30),
      I3 => tmp_37_reg_956(27),
      I4 => \tmp_5_1_reg_991[0]_i_8_n_0\,
      O => \tmp_5_1_reg_991[0]_i_4_n_0\
    );
\tmp_5_1_reg_991[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_37_reg_956(6),
      I1 => tmp_37_reg_956(16),
      I2 => tmp_37_reg_956(14),
      I3 => tmp_37_reg_956(18),
      I4 => \tmp_5_1_reg_991[0]_i_9_n_0\,
      O => \tmp_5_1_reg_991[0]_i_5_n_0\
    );
\tmp_5_1_reg_991[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_37_reg_956(21),
      I1 => tmp_37_reg_956(19),
      I2 => tmp_37_reg_956(28),
      I3 => tmp_37_reg_956(23),
      O => \tmp_5_1_reg_991[0]_i_6_n_0\
    );
\tmp_5_1_reg_991[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_37_reg_956(9),
      I1 => tmp_37_reg_956(3),
      I2 => tmp_37_reg_956(7),
      I3 => tmp_37_reg_956(1),
      O => \tmp_5_1_reg_991[0]_i_7_n_0\
    );
\tmp_5_1_reg_991[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => tmp_37_reg_956(10),
      I2 => tmp_37_reg_956(0),
      I3 => tmp_37_reg_956(2),
      O => \tmp_5_1_reg_991[0]_i_8_n_0\
    );
\tmp_5_1_reg_991[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_37_reg_956(20),
      I1 => tmp_37_reg_956(8),
      I2 => tmp_37_reg_956(15),
      I3 => tmp_37_reg_956(5),
      O => \tmp_5_1_reg_991[0]_i_9_n_0\
    );
\tmp_5_1_reg_991_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_1_reg_991[0]_i_1_n_0\,
      Q => \tmp_5_1_reg_991_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_2_reg_1028[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      I2 => \tmp_5_2_reg_1028[0]_i_2_n_0\,
      I3 => \tmp_5_2_reg_1028[0]_i_3_n_0\,
      I4 => \tmp_5_2_reg_1028[0]_i_4_n_0\,
      I5 => \tmp_5_2_reg_1028[0]_i_5_n_0\,
      O => \tmp_5_2_reg_1028[0]_i_1_n_0\
    );
\tmp_5_2_reg_1028[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_39_reg_1001(13),
      I1 => tmp_39_reg_1001(17),
      I2 => tmp_39_reg_1001(26),
      I3 => tmp_39_reg_1001(24),
      I4 => \tmp_5_2_reg_1028[0]_i_6_n_0\,
      O => \tmp_5_2_reg_1028[0]_i_2_n_0\
    );
\tmp_5_2_reg_1028[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_39_reg_1001(25),
      I1 => tmp_39_reg_1001(22),
      I2 => tmp_39_reg_1001(12),
      I3 => tmp_39_reg_1001(29),
      I4 => \tmp_5_2_reg_1028[0]_i_7_n_0\,
      O => \tmp_5_2_reg_1028[0]_i_3_n_0\
    );
\tmp_5_2_reg_1028[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_39_reg_1001(4),
      I1 => tmp_39_reg_1001(11),
      I2 => tmp_39_reg_1001(30),
      I3 => tmp_39_reg_1001(27),
      I4 => \tmp_5_2_reg_1028[0]_i_8_n_0\,
      O => \tmp_5_2_reg_1028[0]_i_4_n_0\
    );
\tmp_5_2_reg_1028[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_39_reg_1001(6),
      I1 => tmp_39_reg_1001(16),
      I2 => tmp_39_reg_1001(14),
      I3 => tmp_39_reg_1001(18),
      I4 => \tmp_5_2_reg_1028[0]_i_9_n_0\,
      O => \tmp_5_2_reg_1028[0]_i_5_n_0\
    );
\tmp_5_2_reg_1028[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_39_reg_1001(21),
      I1 => tmp_39_reg_1001(19),
      I2 => tmp_39_reg_1001(28),
      I3 => tmp_39_reg_1001(23),
      O => \tmp_5_2_reg_1028[0]_i_6_n_0\
    );
\tmp_5_2_reg_1028[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_39_reg_1001(9),
      I1 => tmp_39_reg_1001(3),
      I2 => tmp_39_reg_1001(7),
      I3 => tmp_39_reg_1001(1),
      O => \tmp_5_2_reg_1028[0]_i_7_n_0\
    );
\tmp_5_2_reg_1028[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => tmp_39_reg_1001(10),
      I2 => tmp_39_reg_1001(0),
      I3 => tmp_39_reg_1001(2),
      O => \tmp_5_2_reg_1028[0]_i_8_n_0\
    );
\tmp_5_2_reg_1028[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_39_reg_1001(20),
      I1 => tmp_39_reg_1001(8),
      I2 => tmp_39_reg_1001(15),
      I3 => tmp_39_reg_1001(5),
      O => \tmp_5_2_reg_1028[0]_i_9_n_0\
    );
\tmp_5_2_reg_1028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_2_reg_1028[0]_i_1_n_0\,
      Q => \tmp_5_2_reg_1028_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_3_reg_1065[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I1 => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      I2 => \tmp_5_3_reg_1065[0]_i_2_n_0\,
      I3 => \tmp_5_3_reg_1065[0]_i_3_n_0\,
      I4 => \tmp_5_3_reg_1065[0]_i_4_n_0\,
      I5 => \tmp_5_3_reg_1065[0]_i_5_n_0\,
      O => \tmp_5_3_reg_1065[0]_i_1_n_0\
    );
\tmp_5_3_reg_1065[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_41_reg_1038(13),
      I1 => tmp_41_reg_1038(17),
      I2 => tmp_41_reg_1038(26),
      I3 => tmp_41_reg_1038(24),
      I4 => \tmp_5_3_reg_1065[0]_i_6_n_0\,
      O => \tmp_5_3_reg_1065[0]_i_2_n_0\
    );
\tmp_5_3_reg_1065[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_41_reg_1038(25),
      I1 => tmp_41_reg_1038(22),
      I2 => tmp_41_reg_1038(12),
      I3 => tmp_41_reg_1038(29),
      I4 => \tmp_5_3_reg_1065[0]_i_7_n_0\,
      O => \tmp_5_3_reg_1065[0]_i_3_n_0\
    );
\tmp_5_3_reg_1065[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_41_reg_1038(4),
      I1 => tmp_41_reg_1038(11),
      I2 => tmp_41_reg_1038(30),
      I3 => tmp_41_reg_1038(27),
      I4 => \tmp_5_3_reg_1065[0]_i_8_n_0\,
      O => \tmp_5_3_reg_1065[0]_i_4_n_0\
    );
\tmp_5_3_reg_1065[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_41_reg_1038(6),
      I1 => tmp_41_reg_1038(16),
      I2 => tmp_41_reg_1038(14),
      I3 => tmp_41_reg_1038(18),
      I4 => \tmp_5_3_reg_1065[0]_i_9_n_0\,
      O => \tmp_5_3_reg_1065[0]_i_5_n_0\
    );
\tmp_5_3_reg_1065[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_41_reg_1038(21),
      I1 => tmp_41_reg_1038(19),
      I2 => tmp_41_reg_1038(28),
      I3 => tmp_41_reg_1038(23),
      O => \tmp_5_3_reg_1065[0]_i_6_n_0\
    );
\tmp_5_3_reg_1065[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_41_reg_1038(9),
      I1 => tmp_41_reg_1038(3),
      I2 => tmp_41_reg_1038(7),
      I3 => tmp_41_reg_1038(1),
      O => \tmp_5_3_reg_1065[0]_i_7_n_0\
    );
\tmp_5_3_reg_1065[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_reg_pp0_iter1_min_duty_V_read_reg_8020,
      I1 => tmp_41_reg_1038(10),
      I2 => tmp_41_reg_1038(0),
      I3 => tmp_41_reg_1038(2),
      O => \tmp_5_3_reg_1065[0]_i_8_n_0\
    );
\tmp_5_3_reg_1065[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_41_reg_1038(20),
      I1 => tmp_41_reg_1038(8),
      I2 => tmp_41_reg_1038(15),
      I3 => tmp_41_reg_1038(5),
      O => \tmp_5_3_reg_1065[0]_i_9_n_0\
    );
\tmp_5_3_reg_1065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_3_reg_1065[0]_i_1_n_0\,
      Q => \tmp_5_3_reg_1065_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_4_reg_1107[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      I2 => \tmp_5_4_reg_1107[0]_i_2_n_0\,
      I3 => \tmp_5_4_reg_1107[0]_i_3_n_0\,
      I4 => \tmp_5_4_reg_1107[0]_i_4_n_0\,
      I5 => \tmp_5_4_reg_1107[0]_i_5_n_0\,
      O => \tmp_5_4_reg_1107[0]_i_1_n_0\
    );
\tmp_5_4_reg_1107[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_43_reg_1075(13),
      I1 => tmp_43_reg_1075(17),
      I2 => tmp_43_reg_1075(26),
      I3 => tmp_43_reg_1075(24),
      I4 => \tmp_5_4_reg_1107[0]_i_6_n_0\,
      O => \tmp_5_4_reg_1107[0]_i_2_n_0\
    );
\tmp_5_4_reg_1107[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_43_reg_1075(25),
      I1 => tmp_43_reg_1075(22),
      I2 => tmp_43_reg_1075(12),
      I3 => tmp_43_reg_1075(29),
      I4 => \tmp_5_4_reg_1107[0]_i_7_n_0\,
      O => \tmp_5_4_reg_1107[0]_i_3_n_0\
    );
\tmp_5_4_reg_1107[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_43_reg_1075(4),
      I1 => tmp_43_reg_1075(11),
      I2 => tmp_43_reg_1075(30),
      I3 => tmp_43_reg_1075(27),
      I4 => \tmp_5_4_reg_1107[0]_i_8_n_0\,
      O => \tmp_5_4_reg_1107[0]_i_4_n_0\
    );
\tmp_5_4_reg_1107[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_43_reg_1075(6),
      I1 => tmp_43_reg_1075(16),
      I2 => tmp_43_reg_1075(14),
      I3 => tmp_43_reg_1075(18),
      I4 => \tmp_5_4_reg_1107[0]_i_9_n_0\,
      O => \tmp_5_4_reg_1107[0]_i_5_n_0\
    );
\tmp_5_4_reg_1107[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_43_reg_1075(21),
      I1 => tmp_43_reg_1075(19),
      I2 => tmp_43_reg_1075(28),
      I3 => tmp_43_reg_1075(23),
      O => \tmp_5_4_reg_1107[0]_i_6_n_0\
    );
\tmp_5_4_reg_1107[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_43_reg_1075(9),
      I1 => tmp_43_reg_1075(3),
      I2 => tmp_43_reg_1075(7),
      I3 => tmp_43_reg_1075(1),
      O => \tmp_5_4_reg_1107[0]_i_7_n_0\
    );
\tmp_5_4_reg_1107[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => tmp_43_reg_1075(10),
      I2 => tmp_43_reg_1075(0),
      I3 => tmp_43_reg_1075(2),
      O => \tmp_5_4_reg_1107[0]_i_8_n_0\
    );
\tmp_5_4_reg_1107[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_43_reg_1075(20),
      I1 => tmp_43_reg_1075(8),
      I2 => tmp_43_reg_1075(15),
      I3 => tmp_43_reg_1075(5),
      O => \tmp_5_4_reg_1107[0]_i_9_n_0\
    );
\tmp_5_4_reg_1107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_4_reg_1107[0]_i_1_n_0\,
      Q => \tmp_5_4_reg_1107_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_5_reg_1149[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      I2 => \tmp_5_5_reg_1149[0]_i_2_n_0\,
      I3 => \tmp_5_5_reg_1149[0]_i_3_n_0\,
      I4 => \tmp_5_5_reg_1149[0]_i_4_n_0\,
      I5 => \tmp_5_5_reg_1149[0]_i_5_n_0\,
      O => \tmp_5_5_reg_1149[0]_i_1_n_0\
    );
\tmp_5_5_reg_1149[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_45_reg_1117(13),
      I1 => tmp_45_reg_1117(17),
      I2 => tmp_45_reg_1117(26),
      I3 => tmp_45_reg_1117(24),
      I4 => \tmp_5_5_reg_1149[0]_i_6_n_0\,
      O => \tmp_5_5_reg_1149[0]_i_2_n_0\
    );
\tmp_5_5_reg_1149[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_45_reg_1117(25),
      I1 => tmp_45_reg_1117(22),
      I2 => tmp_45_reg_1117(12),
      I3 => tmp_45_reg_1117(29),
      I4 => \tmp_5_5_reg_1149[0]_i_7_n_0\,
      O => \tmp_5_5_reg_1149[0]_i_3_n_0\
    );
\tmp_5_5_reg_1149[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_45_reg_1117(4),
      I1 => tmp_45_reg_1117(11),
      I2 => tmp_45_reg_1117(30),
      I3 => tmp_45_reg_1117(27),
      I4 => \tmp_5_5_reg_1149[0]_i_8_n_0\,
      O => \tmp_5_5_reg_1149[0]_i_4_n_0\
    );
\tmp_5_5_reg_1149[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_45_reg_1117(6),
      I1 => tmp_45_reg_1117(16),
      I2 => tmp_45_reg_1117(14),
      I3 => tmp_45_reg_1117(18),
      I4 => \tmp_5_5_reg_1149[0]_i_9_n_0\,
      O => \tmp_5_5_reg_1149[0]_i_5_n_0\
    );
\tmp_5_5_reg_1149[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_45_reg_1117(21),
      I1 => tmp_45_reg_1117(19),
      I2 => tmp_45_reg_1117(28),
      I3 => tmp_45_reg_1117(23),
      O => \tmp_5_5_reg_1149[0]_i_6_n_0\
    );
\tmp_5_5_reg_1149[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_45_reg_1117(9),
      I1 => tmp_45_reg_1117(3),
      I2 => tmp_45_reg_1117(7),
      I3 => tmp_45_reg_1117(1),
      O => \tmp_5_5_reg_1149[0]_i_7_n_0\
    );
\tmp_5_5_reg_1149[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => tmp_45_reg_1117(10),
      I2 => tmp_45_reg_1117(0),
      I3 => tmp_45_reg_1117(2),
      O => \tmp_5_5_reg_1149[0]_i_8_n_0\
    );
\tmp_5_5_reg_1149[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_45_reg_1117(20),
      I1 => tmp_45_reg_1117(8),
      I2 => tmp_45_reg_1117(15),
      I3 => tmp_45_reg_1117(5),
      O => \tmp_5_5_reg_1149[0]_i_9_n_0\
    );
\tmp_5_5_reg_1149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_5_reg_1149[0]_i_1_n_0\,
      Q => \tmp_5_5_reg_1149_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_reg_946[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \tmp_5_reg_946_reg_n_0_[0]\,
      I2 => \tmp_5_reg_946[0]_i_2_n_0\,
      I3 => \tmp_5_reg_946[0]_i_3_n_0\,
      I4 => \tmp_5_reg_946[0]_i_4_n_0\,
      I5 => \tmp_5_reg_946[0]_i_5_n_0\,
      O => \tmp_5_reg_946[0]_i_1_n_0\
    );
\tmp_5_reg_946[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_35_reg_926(13),
      I1 => tmp_35_reg_926(17),
      I2 => tmp_35_reg_926(26),
      I3 => tmp_35_reg_926(24),
      I4 => \tmp_5_reg_946[0]_i_6_n_0\,
      O => \tmp_5_reg_946[0]_i_2_n_0\
    );
\tmp_5_reg_946[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_35_reg_926(25),
      I1 => tmp_35_reg_926(22),
      I2 => tmp_35_reg_926(12),
      I3 => tmp_35_reg_926(29),
      I4 => \tmp_5_reg_946[0]_i_7_n_0\,
      O => \tmp_5_reg_946[0]_i_3_n_0\
    );
\tmp_5_reg_946[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_35_reg_926(4),
      I1 => tmp_35_reg_926(11),
      I2 => tmp_35_reg_926(30),
      I3 => tmp_35_reg_926(27),
      I4 => \tmp_5_reg_946[0]_i_8_n_0\,
      O => \tmp_5_reg_946[0]_i_4_n_0\
    );
\tmp_5_reg_946[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_35_reg_926(6),
      I1 => tmp_35_reg_926(16),
      I2 => tmp_35_reg_926(14),
      I3 => tmp_35_reg_926(18),
      I4 => \tmp_5_reg_946[0]_i_9_n_0\,
      O => \tmp_5_reg_946[0]_i_5_n_0\
    );
\tmp_5_reg_946[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_35_reg_926(21),
      I1 => tmp_35_reg_926(19),
      I2 => tmp_35_reg_926(28),
      I3 => tmp_35_reg_926(23),
      O => \tmp_5_reg_946[0]_i_6_n_0\
    );
\tmp_5_reg_946[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_35_reg_926(9),
      I1 => tmp_35_reg_926(3),
      I2 => tmp_35_reg_926(7),
      I3 => tmp_35_reg_926(1),
      O => \tmp_5_reg_946[0]_i_7_n_0\
    );
\tmp_5_reg_946[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => tmp_35_reg_926(10),
      I2 => tmp_35_reg_926(0),
      I3 => tmp_35_reg_926(2),
      O => \tmp_5_reg_946[0]_i_8_n_0\
    );
\tmp_5_reg_946[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_35_reg_926(20),
      I1 => tmp_35_reg_926(8),
      I2 => tmp_35_reg_926(15),
      I3 => tmp_35_reg_926(5),
      O => \tmp_5_reg_946[0]_i_9_n_0\
    );
\tmp_5_reg_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_reg_946[0]_i_1_n_0\,
      Q => \tmp_5_reg_946_reg_n_0_[0]\,
      R => '0'
    );
\tmp_6_reg_838[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(24),
      I1 => \accumulator_V_reg_n_0_[24]\,
      I2 => max_duty_V_read_reg_795(25),
      I3 => \accumulator_V_reg_n_0_[25]\,
      O => \tmp_6_reg_838[0]_i_10_n_0\
    );
\tmp_6_reg_838[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(22),
      I1 => \accumulator_V_reg_n_0_[22]\,
      I2 => \accumulator_V_reg_n_0_[23]\,
      I3 => max_duty_V_read_reg_795(23),
      O => \tmp_6_reg_838[0]_i_12_n_0\
    );
\tmp_6_reg_838[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(20),
      I1 => \accumulator_V_reg_n_0_[20]\,
      I2 => \accumulator_V_reg_n_0_[21]\,
      I3 => max_duty_V_read_reg_795(21),
      O => \tmp_6_reg_838[0]_i_13_n_0\
    );
\tmp_6_reg_838[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(18),
      I1 => \accumulator_V_reg_n_0_[18]\,
      I2 => \accumulator_V_reg_n_0_[19]\,
      I3 => max_duty_V_read_reg_795(19),
      O => \tmp_6_reg_838[0]_i_14_n_0\
    );
\tmp_6_reg_838[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(16),
      I1 => \accumulator_V_reg_n_0_[16]\,
      I2 => \accumulator_V_reg_n_0_[17]\,
      I3 => max_duty_V_read_reg_795(17),
      O => \tmp_6_reg_838[0]_i_15_n_0\
    );
\tmp_6_reg_838[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(22),
      I1 => \accumulator_V_reg_n_0_[22]\,
      I2 => max_duty_V_read_reg_795(23),
      I3 => \accumulator_V_reg_n_0_[23]\,
      O => \tmp_6_reg_838[0]_i_16_n_0\
    );
\tmp_6_reg_838[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(20),
      I1 => \accumulator_V_reg_n_0_[20]\,
      I2 => max_duty_V_read_reg_795(21),
      I3 => \accumulator_V_reg_n_0_[21]\,
      O => \tmp_6_reg_838[0]_i_17_n_0\
    );
\tmp_6_reg_838[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(18),
      I1 => \accumulator_V_reg_n_0_[18]\,
      I2 => max_duty_V_read_reg_795(19),
      I3 => \accumulator_V_reg_n_0_[19]\,
      O => \tmp_6_reg_838[0]_i_18_n_0\
    );
\tmp_6_reg_838[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(16),
      I1 => \accumulator_V_reg_n_0_[16]\,
      I2 => max_duty_V_read_reg_795(17),
      I3 => \accumulator_V_reg_n_0_[17]\,
      O => \tmp_6_reg_838[0]_i_19_n_0\
    );
\tmp_6_reg_838[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(14),
      I1 => \accumulator_V_reg_n_0_[14]\,
      I2 => \accumulator_V_reg_n_0_[15]\,
      I3 => max_duty_V_read_reg_795(15),
      O => \tmp_6_reg_838[0]_i_21_n_0\
    );
\tmp_6_reg_838[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(12),
      I1 => \accumulator_V_reg_n_0_[12]\,
      I2 => \accumulator_V_reg_n_0_[13]\,
      I3 => max_duty_V_read_reg_795(13),
      O => \tmp_6_reg_838[0]_i_22_n_0\
    );
\tmp_6_reg_838[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(10),
      I1 => \accumulator_V_reg_n_0_[10]\,
      I2 => \accumulator_V_reg_n_0_[11]\,
      I3 => max_duty_V_read_reg_795(11),
      O => \tmp_6_reg_838[0]_i_23_n_0\
    );
\tmp_6_reg_838[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(8),
      I1 => \accumulator_V_reg_n_0_[8]\,
      I2 => \accumulator_V_reg_n_0_[9]\,
      I3 => max_duty_V_read_reg_795(9),
      O => \tmp_6_reg_838[0]_i_24_n_0\
    );
\tmp_6_reg_838[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(14),
      I1 => \accumulator_V_reg_n_0_[14]\,
      I2 => max_duty_V_read_reg_795(15),
      I3 => \accumulator_V_reg_n_0_[15]\,
      O => \tmp_6_reg_838[0]_i_25_n_0\
    );
\tmp_6_reg_838[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(12),
      I1 => \accumulator_V_reg_n_0_[12]\,
      I2 => max_duty_V_read_reg_795(13),
      I3 => \accumulator_V_reg_n_0_[13]\,
      O => \tmp_6_reg_838[0]_i_26_n_0\
    );
\tmp_6_reg_838[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(10),
      I1 => \accumulator_V_reg_n_0_[10]\,
      I2 => max_duty_V_read_reg_795(11),
      I3 => \accumulator_V_reg_n_0_[11]\,
      O => \tmp_6_reg_838[0]_i_27_n_0\
    );
\tmp_6_reg_838[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(8),
      I1 => \accumulator_V_reg_n_0_[8]\,
      I2 => max_duty_V_read_reg_795(9),
      I3 => \accumulator_V_reg_n_0_[9]\,
      O => \tmp_6_reg_838[0]_i_28_n_0\
    );
\tmp_6_reg_838[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(6),
      I1 => \accumulator_V_reg_n_0_[6]\,
      I2 => \accumulator_V_reg_n_0_[7]\,
      I3 => max_duty_V_read_reg_795(7),
      O => \tmp_6_reg_838[0]_i_29_n_0\
    );
\tmp_6_reg_838[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(30),
      I1 => \accumulator_V_reg_n_0_[30]\,
      I2 => \accumulator_V_reg_n_0_[31]\,
      I3 => max_duty_V_read_reg_795(31),
      O => \tmp_6_reg_838[0]_i_3_n_0\
    );
\tmp_6_reg_838[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(4),
      I1 => \accumulator_V_reg_n_0_[4]\,
      I2 => \accumulator_V_reg_n_0_[5]\,
      I3 => max_duty_V_read_reg_795(5),
      O => \tmp_6_reg_838[0]_i_30_n_0\
    );
\tmp_6_reg_838[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(2),
      I1 => \accumulator_V_reg_n_0_[2]\,
      I2 => \accumulator_V_reg_n_0_[3]\,
      I3 => max_duty_V_read_reg_795(3),
      O => \tmp_6_reg_838[0]_i_31_n_0\
    );
\tmp_6_reg_838[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(0),
      I1 => \accumulator_V_reg_n_0_[0]\,
      I2 => \accumulator_V_reg_n_0_[1]\,
      I3 => max_duty_V_read_reg_795(1),
      O => \tmp_6_reg_838[0]_i_32_n_0\
    );
\tmp_6_reg_838[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(6),
      I1 => \accumulator_V_reg_n_0_[6]\,
      I2 => max_duty_V_read_reg_795(7),
      I3 => \accumulator_V_reg_n_0_[7]\,
      O => \tmp_6_reg_838[0]_i_33_n_0\
    );
\tmp_6_reg_838[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(4),
      I1 => \accumulator_V_reg_n_0_[4]\,
      I2 => max_duty_V_read_reg_795(5),
      I3 => \accumulator_V_reg_n_0_[5]\,
      O => \tmp_6_reg_838[0]_i_34_n_0\
    );
\tmp_6_reg_838[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(2),
      I1 => \accumulator_V_reg_n_0_[2]\,
      I2 => max_duty_V_read_reg_795(3),
      I3 => \accumulator_V_reg_n_0_[3]\,
      O => \tmp_6_reg_838[0]_i_35_n_0\
    );
\tmp_6_reg_838[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(0),
      I1 => \accumulator_V_reg_n_0_[0]\,
      I2 => max_duty_V_read_reg_795(1),
      I3 => \accumulator_V_reg_n_0_[1]\,
      O => \tmp_6_reg_838[0]_i_36_n_0\
    );
\tmp_6_reg_838[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(28),
      I1 => \accumulator_V_reg_n_0_[28]\,
      I2 => \accumulator_V_reg_n_0_[29]\,
      I3 => max_duty_V_read_reg_795(29),
      O => \tmp_6_reg_838[0]_i_4_n_0\
    );
\tmp_6_reg_838[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(26),
      I1 => \accumulator_V_reg_n_0_[26]\,
      I2 => \accumulator_V_reg_n_0_[27]\,
      I3 => max_duty_V_read_reg_795(27),
      O => \tmp_6_reg_838[0]_i_5_n_0\
    );
\tmp_6_reg_838[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_duty_V_read_reg_795(24),
      I1 => \accumulator_V_reg_n_0_[24]\,
      I2 => \accumulator_V_reg_n_0_[25]\,
      I3 => max_duty_V_read_reg_795(25),
      O => \tmp_6_reg_838[0]_i_6_n_0\
    );
\tmp_6_reg_838[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(30),
      I1 => \accumulator_V_reg_n_0_[30]\,
      I2 => max_duty_V_read_reg_795(31),
      I3 => \accumulator_V_reg_n_0_[31]\,
      O => \tmp_6_reg_838[0]_i_7_n_0\
    );
\tmp_6_reg_838[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(28),
      I1 => \accumulator_V_reg_n_0_[28]\,
      I2 => max_duty_V_read_reg_795(29),
      I3 => \accumulator_V_reg_n_0_[29]\,
      O => \tmp_6_reg_838[0]_i_8_n_0\
    );
\tmp_6_reg_838[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_795(26),
      I1 => \accumulator_V_reg_n_0_[26]\,
      I2 => max_duty_V_read_reg_795(27),
      I3 => \accumulator_V_reg_n_0_[27]\,
      O => \tmp_6_reg_838[0]_i_9_n_0\
    );
\tmp_6_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => tmp_6_fu_193_p2,
      Q => tmp_6_reg_838,
      R => '0'
    );
\tmp_6_reg_838_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_838_reg[0]_i_2_n_0\,
      CO(3) => tmp_6_fu_193_p2,
      CO(2) => \tmp_6_reg_838_reg[0]_i_1_n_1\,
      CO(1) => \tmp_6_reg_838_reg[0]_i_1_n_2\,
      CO(0) => \tmp_6_reg_838_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_reg_838[0]_i_3_n_0\,
      DI(2) => \tmp_6_reg_838[0]_i_4_n_0\,
      DI(1) => \tmp_6_reg_838[0]_i_5_n_0\,
      DI(0) => \tmp_6_reg_838[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_6_reg_838_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_6_reg_838[0]_i_7_n_0\,
      S(2) => \tmp_6_reg_838[0]_i_8_n_0\,
      S(1) => \tmp_6_reg_838[0]_i_9_n_0\,
      S(0) => \tmp_6_reg_838[0]_i_10_n_0\
    );
\tmp_6_reg_838_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_838_reg[0]_i_20_n_0\,
      CO(3) => \tmp_6_reg_838_reg[0]_i_11_n_0\,
      CO(2) => \tmp_6_reg_838_reg[0]_i_11_n_1\,
      CO(1) => \tmp_6_reg_838_reg[0]_i_11_n_2\,
      CO(0) => \tmp_6_reg_838_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_reg_838[0]_i_21_n_0\,
      DI(2) => \tmp_6_reg_838[0]_i_22_n_0\,
      DI(1) => \tmp_6_reg_838[0]_i_23_n_0\,
      DI(0) => \tmp_6_reg_838[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_6_reg_838_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_6_reg_838[0]_i_25_n_0\,
      S(2) => \tmp_6_reg_838[0]_i_26_n_0\,
      S(1) => \tmp_6_reg_838[0]_i_27_n_0\,
      S(0) => \tmp_6_reg_838[0]_i_28_n_0\
    );
\tmp_6_reg_838_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_838_reg[0]_i_11_n_0\,
      CO(3) => \tmp_6_reg_838_reg[0]_i_2_n_0\,
      CO(2) => \tmp_6_reg_838_reg[0]_i_2_n_1\,
      CO(1) => \tmp_6_reg_838_reg[0]_i_2_n_2\,
      CO(0) => \tmp_6_reg_838_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_reg_838[0]_i_12_n_0\,
      DI(2) => \tmp_6_reg_838[0]_i_13_n_0\,
      DI(1) => \tmp_6_reg_838[0]_i_14_n_0\,
      DI(0) => \tmp_6_reg_838[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_6_reg_838_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_6_reg_838[0]_i_16_n_0\,
      S(2) => \tmp_6_reg_838[0]_i_17_n_0\,
      S(1) => \tmp_6_reg_838[0]_i_18_n_0\,
      S(0) => \tmp_6_reg_838[0]_i_19_n_0\
    );
\tmp_6_reg_838_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_6_reg_838_reg[0]_i_20_n_0\,
      CO(2) => \tmp_6_reg_838_reg[0]_i_20_n_1\,
      CO(1) => \tmp_6_reg_838_reg[0]_i_20_n_2\,
      CO(0) => \tmp_6_reg_838_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_reg_838[0]_i_29_n_0\,
      DI(2) => \tmp_6_reg_838[0]_i_30_n_0\,
      DI(1) => \tmp_6_reg_838[0]_i_31_n_0\,
      DI(0) => \tmp_6_reg_838[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_6_reg_838_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_6_reg_838[0]_i_33_n_0\,
      S(2) => \tmp_6_reg_838[0]_i_34_n_0\,
      S(1) => \tmp_6_reg_838[0]_i_35_n_0\,
      S(0) => \tmp_6_reg_838[0]_i_36_n_0\
    );
\tmp_9_reg_979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(31),
      Q => tmp_9_reg_979(0),
      R => '0'
    );
\tmp_9_reg_979_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(41),
      Q => tmp_9_reg_979(10),
      R => '0'
    );
\tmp_9_reg_979_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(42),
      Q => tmp_9_reg_979(11),
      R => '0'
    );
\tmp_9_reg_979_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(43),
      Q => tmp_9_reg_979(12),
      R => '0'
    );
\tmp_9_reg_979_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(44),
      Q => tmp_9_reg_979(13),
      R => '0'
    );
\tmp_9_reg_979_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(45),
      Q => tmp_9_reg_979(14),
      R => '0'
    );
\tmp_9_reg_979_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(46),
      Q => tmp_9_reg_979(15),
      R => '0'
    );
\tmp_9_reg_979_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(47),
      Q => tmp_9_reg_979(16),
      R => '0'
    );
\tmp_9_reg_979_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(48),
      Q => tmp_9_reg_979(17),
      R => '0'
    );
\tmp_9_reg_979_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(49),
      Q => tmp_9_reg_979(18),
      R => '0'
    );
\tmp_9_reg_979_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(50),
      Q => tmp_9_reg_979(19),
      R => '0'
    );
\tmp_9_reg_979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(32),
      Q => tmp_9_reg_979(1),
      R => '0'
    );
\tmp_9_reg_979_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(51),
      Q => tmp_9_reg_979(20),
      R => '0'
    );
\tmp_9_reg_979_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(52),
      Q => tmp_9_reg_979(21),
      R => '0'
    );
\tmp_9_reg_979_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(53),
      Q => tmp_9_reg_979(22),
      R => '0'
    );
\tmp_9_reg_979_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(54),
      Q => tmp_9_reg_979(23),
      R => '0'
    );
\tmp_9_reg_979_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(55),
      Q => tmp_9_reg_979(24),
      R => '0'
    );
\tmp_9_reg_979_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(56),
      Q => tmp_9_reg_979(25),
      R => '0'
    );
\tmp_9_reg_979_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(57),
      Q => tmp_9_reg_979(26),
      R => '0'
    );
\tmp_9_reg_979_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(58),
      Q => tmp_9_reg_979(27),
      R => '0'
    );
\tmp_9_reg_979_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(59),
      Q => tmp_9_reg_979(28),
      R => '0'
    );
\tmp_9_reg_979_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(60),
      Q => tmp_9_reg_979(29),
      R => '0'
    );
\tmp_9_reg_979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(33),
      Q => tmp_9_reg_979(2),
      R => '0'
    );
\tmp_9_reg_979_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(61),
      Q => tmp_9_reg_979(30),
      R => '0'
    );
\tmp_9_reg_979_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(62),
      Q => tmp_9_reg_979(31),
      R => '0'
    );
\tmp_9_reg_979_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(34),
      Q => tmp_9_reg_979(3),
      R => '0'
    );
\tmp_9_reg_979_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(35),
      Q => tmp_9_reg_979(4),
      R => '0'
    );
\tmp_9_reg_979_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(36),
      Q => tmp_9_reg_979(5),
      R => '0'
    );
\tmp_9_reg_979_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(37),
      Q => tmp_9_reg_979(6),
      R => '0'
    );
\tmp_9_reg_979_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(38),
      Q => tmp_9_reg_979(7),
      R => '0'
    );
\tmp_9_reg_979_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(39),
      Q => tmp_9_reg_979(8),
      R => '0'
    );
\tmp_9_reg_979_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => grp_fu_318_p2(40),
      Q => tmp_9_reg_979(9),
      R => '0'
    );
\tmp_cast_reg_936_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(31),
      Q => tmp_cast_reg_936(31),
      R => '0'
    );
\tmp_cast_reg_936_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(32),
      Q => tmp_cast_reg_936(32),
      R => '0'
    );
\tmp_cast_reg_936_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(33),
      Q => tmp_cast_reg_936(33),
      R => '0'
    );
\tmp_cast_reg_936_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(34),
      Q => tmp_cast_reg_936(34),
      R => '0'
    );
\tmp_cast_reg_936_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(35),
      Q => tmp_cast_reg_936(35),
      R => '0'
    );
\tmp_cast_reg_936_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(36),
      Q => tmp_cast_reg_936(36),
      R => '0'
    );
\tmp_cast_reg_936_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(37),
      Q => tmp_cast_reg_936(37),
      R => '0'
    );
\tmp_cast_reg_936_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(38),
      Q => tmp_cast_reg_936(38),
      R => '0'
    );
\tmp_cast_reg_936_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(39),
      Q => tmp_cast_reg_936(39),
      R => '0'
    );
\tmp_cast_reg_936_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(40),
      Q => tmp_cast_reg_936(40),
      R => '0'
    );
\tmp_cast_reg_936_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(41),
      Q => tmp_cast_reg_936(41),
      R => '0'
    );
\tmp_cast_reg_936_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(42),
      Q => tmp_cast_reg_936(42),
      R => '0'
    );
\tmp_cast_reg_936_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(43),
      Q => tmp_cast_reg_936(43),
      R => '0'
    );
\tmp_cast_reg_936_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(44),
      Q => tmp_cast_reg_936(44),
      R => '0'
    );
\tmp_cast_reg_936_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(45),
      Q => tmp_cast_reg_936(45),
      R => '0'
    );
\tmp_cast_reg_936_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(46),
      Q => tmp_cast_reg_936(46),
      R => '0'
    );
\tmp_cast_reg_936_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(47),
      Q => tmp_cast_reg_936(47),
      R => '0'
    );
\tmp_cast_reg_936_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(48),
      Q => tmp_cast_reg_936(48),
      R => '0'
    );
\tmp_cast_reg_936_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(49),
      Q => tmp_cast_reg_936(49),
      R => '0'
    );
\tmp_cast_reg_936_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(50),
      Q => tmp_cast_reg_936(50),
      R => '0'
    );
\tmp_cast_reg_936_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(51),
      Q => tmp_cast_reg_936(51),
      R => '0'
    );
\tmp_cast_reg_936_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(52),
      Q => tmp_cast_reg_936(52),
      R => '0'
    );
\tmp_cast_reg_936_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(53),
      Q => tmp_cast_reg_936(53),
      R => '0'
    );
\tmp_cast_reg_936_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(54),
      Q => tmp_cast_reg_936(54),
      R => '0'
    );
\tmp_cast_reg_936_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(55),
      Q => tmp_cast_reg_936(55),
      R => '0'
    );
\tmp_cast_reg_936_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(56),
      Q => tmp_cast_reg_936(56),
      R => '0'
    );
\tmp_cast_reg_936_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(57),
      Q => tmp_cast_reg_936(57),
      R => '0'
    );
\tmp_cast_reg_936_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(58),
      Q => tmp_cast_reg_936(58),
      R => '0'
    );
\tmp_cast_reg_936_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(59),
      Q => tmp_cast_reg_936(59),
      R => '0'
    );
\tmp_cast_reg_936_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(60),
      Q => tmp_cast_reg_936(60),
      R => '0'
    );
\tmp_cast_reg_936_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(61),
      Q => tmp_cast_reg_936(61),
      R => '0'
    );
\tmp_cast_reg_936_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_s_fu_307_p3(62),
      Q => tmp_cast_reg_936(62),
      R => '0'
    );
\tmp_reg_961[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(55),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      I2 => tmp_s_fu_307_p3(56),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      O => \tmp_reg_961[0]_i_10_n_0\
    );
\tmp_reg_961[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(53),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      I2 => tmp_s_fu_307_p3(54),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      O => \tmp_reg_961[0]_i_12_n_0\
    );
\tmp_reg_961[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(51),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      I2 => tmp_s_fu_307_p3(52),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      O => \tmp_reg_961[0]_i_13_n_0\
    );
\tmp_reg_961[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(49),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      I2 => tmp_s_fu_307_p3(50),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      O => \tmp_reg_961[0]_i_14_n_0\
    );
\tmp_reg_961[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(47),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      I2 => tmp_s_fu_307_p3(48),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      O => \tmp_reg_961[0]_i_15_n_0\
    );
\tmp_reg_961[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(53),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(22),
      I2 => tmp_s_fu_307_p3(54),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(23),
      O => \tmp_reg_961[0]_i_16_n_0\
    );
\tmp_reg_961[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(51),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(20),
      I2 => tmp_s_fu_307_p3(52),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(21),
      O => \tmp_reg_961[0]_i_17_n_0\
    );
\tmp_reg_961[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(49),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(18),
      I2 => tmp_s_fu_307_p3(50),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(19),
      O => \tmp_reg_961[0]_i_18_n_0\
    );
\tmp_reg_961[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(47),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(16),
      I2 => tmp_s_fu_307_p3(48),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(17),
      O => \tmp_reg_961[0]_i_19_n_0\
    );
\tmp_reg_961[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(45),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      I2 => tmp_s_fu_307_p3(46),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      O => \tmp_reg_961[0]_i_21_n_0\
    );
\tmp_reg_961[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(43),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      I2 => tmp_s_fu_307_p3(44),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      O => \tmp_reg_961[0]_i_22_n_0\
    );
\tmp_reg_961[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(41),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      I2 => tmp_s_fu_307_p3(42),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      O => \tmp_reg_961[0]_i_23_n_0\
    );
\tmp_reg_961[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(39),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      I2 => tmp_s_fu_307_p3(40),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      O => \tmp_reg_961[0]_i_24_n_0\
    );
\tmp_reg_961[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(45),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(14),
      I2 => tmp_s_fu_307_p3(46),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(15),
      O => \tmp_reg_961[0]_i_25_n_0\
    );
\tmp_reg_961[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(43),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(12),
      I2 => tmp_s_fu_307_p3(44),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(13),
      O => \tmp_reg_961[0]_i_26_n_0\
    );
\tmp_reg_961[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(41),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(10),
      I2 => tmp_s_fu_307_p3(42),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(11),
      O => \tmp_reg_961[0]_i_27_n_0\
    );
\tmp_reg_961[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(39),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(8),
      I2 => tmp_s_fu_307_p3(40),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(9),
      O => \tmp_reg_961[0]_i_28_n_0\
    );
\tmp_reg_961[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(37),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      I2 => tmp_s_fu_307_p3(38),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      O => \tmp_reg_961[0]_i_29_n_0\
    );
\tmp_reg_961[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(61),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      I2 => tmp_s_fu_307_p3(62),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      O => \tmp_reg_961[0]_i_3_n_0\
    );
\tmp_reg_961[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(35),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      I2 => tmp_s_fu_307_p3(36),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      O => \tmp_reg_961[0]_i_30_n_0\
    );
\tmp_reg_961[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(33),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      I2 => tmp_s_fu_307_p3(34),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      O => \tmp_reg_961[0]_i_31_n_0\
    );
\tmp_reg_961[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(31),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      I2 => tmp_s_fu_307_p3(32),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      O => \tmp_reg_961[0]_i_32_n_0\
    );
\tmp_reg_961[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(37),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(6),
      I2 => tmp_s_fu_307_p3(38),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(7),
      O => \tmp_reg_961[0]_i_33_n_0\
    );
\tmp_reg_961[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(35),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(4),
      I2 => tmp_s_fu_307_p3(36),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(5),
      O => \tmp_reg_961[0]_i_34_n_0\
    );
\tmp_reg_961[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(33),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(2),
      I2 => tmp_s_fu_307_p3(34),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(3),
      O => \tmp_reg_961[0]_i_35_n_0\
    );
\tmp_reg_961[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(31),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(0),
      I2 => tmp_s_fu_307_p3(32),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(1),
      O => \tmp_reg_961[0]_i_36_n_0\
    );
\tmp_reg_961[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(59),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      I2 => tmp_s_fu_307_p3(60),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      O => \tmp_reg_961[0]_i_4_n_0\
    );
\tmp_reg_961[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(57),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      I2 => tmp_s_fu_307_p3(58),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      O => \tmp_reg_961[0]_i_5_n_0\
    );
\tmp_reg_961[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => tmp_s_fu_307_p3(55),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(24),
      I2 => tmp_s_fu_307_p3(56),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(25),
      O => \tmp_reg_961[0]_i_6_n_0\
    );
\tmp_reg_961[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(61),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(30),
      I2 => tmp_s_fu_307_p3(62),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(31),
      O => \tmp_reg_961[0]_i_7_n_0\
    );
\tmp_reg_961[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(59),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(28),
      I2 => tmp_s_fu_307_p3(60),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(29),
      O => \tmp_reg_961[0]_i_8_n_0\
    );
\tmp_reg_961[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_307_p3(57),
      I1 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(26),
      I2 => tmp_s_fu_307_p3(58),
      I3 => ap_reg_pp0_iter1_accumulator_V_load_reg_825(27),
      O => \tmp_reg_961[0]_i_9_n_0\
    );
\tmp_reg_961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_fu_333_p2,
      Q => tmp_reg_961,
      R => '0'
    );
\tmp_reg_961_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_961_reg[0]_i_2_n_0\,
      CO(3) => tmp_fu_333_p2,
      CO(2) => \tmp_reg_961_reg[0]_i_1_n_1\,
      CO(1) => \tmp_reg_961_reg[0]_i_1_n_2\,
      CO(0) => \tmp_reg_961_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_961[0]_i_3_n_0\,
      DI(2) => \tmp_reg_961[0]_i_4_n_0\,
      DI(1) => \tmp_reg_961[0]_i_5_n_0\,
      DI(0) => \tmp_reg_961[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_reg_961_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_reg_961[0]_i_7_n_0\,
      S(2) => \tmp_reg_961[0]_i_8_n_0\,
      S(1) => \tmp_reg_961[0]_i_9_n_0\,
      S(0) => \tmp_reg_961[0]_i_10_n_0\
    );
\tmp_reg_961_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_961_reg[0]_i_20_n_0\,
      CO(3) => \tmp_reg_961_reg[0]_i_11_n_0\,
      CO(2) => \tmp_reg_961_reg[0]_i_11_n_1\,
      CO(1) => \tmp_reg_961_reg[0]_i_11_n_2\,
      CO(0) => \tmp_reg_961_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_961[0]_i_21_n_0\,
      DI(2) => \tmp_reg_961[0]_i_22_n_0\,
      DI(1) => \tmp_reg_961[0]_i_23_n_0\,
      DI(0) => \tmp_reg_961[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_reg_961_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_reg_961[0]_i_25_n_0\,
      S(2) => \tmp_reg_961[0]_i_26_n_0\,
      S(1) => \tmp_reg_961[0]_i_27_n_0\,
      S(0) => \tmp_reg_961[0]_i_28_n_0\
    );
\tmp_reg_961_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_961_reg[0]_i_11_n_0\,
      CO(3) => \tmp_reg_961_reg[0]_i_2_n_0\,
      CO(2) => \tmp_reg_961_reg[0]_i_2_n_1\,
      CO(1) => \tmp_reg_961_reg[0]_i_2_n_2\,
      CO(0) => \tmp_reg_961_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_961[0]_i_12_n_0\,
      DI(2) => \tmp_reg_961[0]_i_13_n_0\,
      DI(1) => \tmp_reg_961[0]_i_14_n_0\,
      DI(0) => \tmp_reg_961[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_reg_961_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_reg_961[0]_i_16_n_0\,
      S(2) => \tmp_reg_961[0]_i_17_n_0\,
      S(1) => \tmp_reg_961[0]_i_18_n_0\,
      S(0) => \tmp_reg_961[0]_i_19_n_0\
    );
\tmp_reg_961_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg_961_reg[0]_i_20_n_0\,
      CO(2) => \tmp_reg_961_reg[0]_i_20_n_1\,
      CO(1) => \tmp_reg_961_reg[0]_i_20_n_2\,
      CO(0) => \tmp_reg_961_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_961[0]_i_29_n_0\,
      DI(2) => \tmp_reg_961[0]_i_30_n_0\,
      DI(1) => \tmp_reg_961[0]_i_31_n_0\,
      DI(0) => \tmp_reg_961[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_reg_961_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_reg_961[0]_i_33_n_0\,
      S(2) => \tmp_reg_961[0]_i_34_n_0\,
      S(1) => \tmp_reg_961[0]_i_35_n_0\,
      S(0) => \tmp_reg_961[0]_i_36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    out_V : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pwm_pwm_0_1,pwm,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pwm,Vivado 2017.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "6'b000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "6'b000010";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "6'b000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "6'b001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "6'b010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "6'b100000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_ctrl_RREADY : signal is "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID";
  attribute X_INTERFACE_INFO of out_V : signal is "xilinx.com:signal:data:1.0 out_V DATA";
  attribute X_INTERFACE_PARAMETER of out_V : signal is "XIL_INTERFACENAME out_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, PortType data, PortType.PROP_SRC false";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      out_V(5 downto 0) => out_V(5 downto 0),
      s_axi_ctrl_ARADDR(6 downto 0) => s_axi_ctrl_ARADDR(6 downto 0),
      s_axi_ctrl_ARREADY => s_axi_ctrl_ARREADY,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(6 downto 0) => s_axi_ctrl_AWADDR(6 downto 0),
      s_axi_ctrl_AWREADY => s_axi_ctrl_AWREADY,
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_BRESP(1 downto 0) => s_axi_ctrl_BRESP(1 downto 0),
      s_axi_ctrl_BVALID => s_axi_ctrl_BVALID,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RRESP(1 downto 0) => s_axi_ctrl_RRESP(1 downto 0),
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WREADY => s_axi_ctrl_WREADY,
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
end STRUCTURE;
