/*
 * Automatically generated by make menuconfig: don't edit
 */
#ifndef AUTOCONF_INCLUDED
#define AUTOCONF_INCLUDED

/*
 * Environment
 */
#define TAPEOUT_SCRIPT "./UnixForTapeout"
#define CONFIG_FEEDBACK 1
#undef  IS_FLASH_BUILD

/*
 * Board specific configuration
 */
#undef  COMPILER_GHS
#undef  COMPILER_ARM
#define COMPILER_ARM_CLANG 1
#undef  COMPILER_GNU
#define TOOLCHAIN_rvds 1
#define ASIC 1
#define ASIC_BD_2045 1
#undef  ARM7
#undef  CM0P
#undef  CM3
#undef  CM4
#define CM33 1
#define CPU_CM33 1
#define CPU_VER_V8M 1
#define __NVIC_PRIO_BITS (3)
#define __CM33_REV 1
#define __DSP_PRESENT 1
#define FPU_FPV4_SP 1
#define __Vendor_SysTickConfig 1
#undef  SECURE_BOOT_ENABLE
#define TZ_ACTIVE 1
#undef  SEC_BUILD_NONE
#define CC312_CERT 1
#define SEC_IMAGE_ACTIVE 1
#undef  CRYPTO_CERT_ARM
#define CRYPTO_CERT_X509 1
#undef  CRYPTO_CERT_NONE
#undef  HSM_LOCAL
#define HSM_REMOTE 1
#undef  HSM_REPO
#define MPU_ENABLED 1
#undef  MPU_STACK_REGION
#undef  MPAF_SHARED_AT_END
#define __MPU_PRESENT (1)
#define __SAUREGION_PRESENT (1)
#undef  RTOS_TX_ARM7
#undef  RTOS_TX_ARM7RV
#undef  RTOS_TX_CM0
#undef  RTOS_TX_CM3
#undef  RTOS_TX_CM4
#define RTOS_TX_CM33 1
#undef  RTOS_UCLINUX
#define RTOS_THREADX 1
#define BT_THREADX_PORT 1
#define RTOS_TX_CM33_VER_6_1_7 1
#define WDOG_DISABLED 1
#define COMBO_CHIP 1
#undef  WICED_WLAN_APP_SUPPORT
#define CP_ROM_VARIANT 1
#define NETXDUO_CM33_VER_6_2_1 1
#define WOUNDING_BITS_SUPPORTED 1
#define CPU_CLOCK_SPEED 24
#define ASIC_NO_LPO_DEFAULT_XTAL_KHZ 37400
#define LPRF_PROD_HW_VALUE 5
#define CPU_NUM_CORES 1
#undef  ENABLE_ASSERT
#undef  CSA_THREAD
#undef  EXCLUDE_CSA_THREAD
#define BIST 1
#undef  FTD_ENABLE
#undef  COMPONENT_DLNA
#undef  COMPONENT_DLNA_EPA_BYPASS
#undef  COMPONENT_DLNA_ELNA
#undef  COMPONENT_DLNA_ELNA_EPA_BYPASS
#undef  BRD_4357B0
#undef  BRD_4361B0
#undef  BRD_4369A0_FCBGA
#undef  BRD_4369A0_ANT0
#define TX_POWER_LEVEL 13
#define TARGET_ID 156
#define BASELINE_ID 65535
#undef  ZEBU

/*
 * Debug
 */
#undef  CO_SIM
#define DEBUG_FRAMEWORK 1
#define TRACE_COMPILE_LEVEL 1
#define DBFW_CONFIG_DEFAULT_TRACE_MODE 0
#define DBFW_ASSERT_N_ERROR_ENABLE 1
#undef  DEBUG_FRAMEWORK_OTA
#define PROFILE_CPU_MEM 1
#undef  PROFILE_ON
#undef  DISABLE_DEBUG_THREAD_MONITOR
#undef  DEBUG
#define DEBUG_UART 1
#define BT_DEBUG_UART_ENABLE 1
#undef  DUP_ENABLED
#define DEBUG_GPIO 1
#undef  WAIT_FOR_JTAG_ATTACH
#undef  TX_PATH_SWITCH_MON_DEBUG
#define BCS_DEBUG 1
#define BCS_DEBUG_USE_SPI_HW 1

/*
 * Boot options
 */
#define BOOTCHECK 1
#define FLL_B 1
#define FLL2_ENABLED 1
#define NEW_CLOCKING_ARCHITECTURE_2076 1
#undef  EXTERNAL_LPO_ABSENT
#undef  EXTERNAL_LPO_REQUIRED
#define MAX_NUM_OF_US_FOR_LPO_TO_SETTLE 200
#undef  KEEP_LPO1_ALWAYS_ON
#define GCI_OTP 1
#define OTP_SIZE 512
#define OTP_READ_BT_START_EXCLUSIVE_POINTER_OFFSET_BIT 456
#define OTP_READ_IDAC_RCAL_OFFSET_BIT 280
#undef  BYPASS_GCI_OTP_FABID_THRU_HOSTWAKE
#undef  FAST_BOOT
#undef  WLAN_BRIDGE_OTP
#undef  CPU_INTERFACE_OTP
#undef  SUPPORT_DRIVER_INTERRUPTS
#undef  ENHANCED_LHL_LPO_SUPPORTED
#define ENHANCED_COMBO_LHL_LPO_SUPPORTED 1
#undef  CHECK_AUTOBAUD_PRIOR_TO_CONFIG_OR_STRAP
#undef  SKIP_AUTOBAUD_WHEN_EXTERNAL_LPO_DETECTED
#undef  USE_LHL_CLK_SEL
#define HW_DISABLE_OUTPUT_PULLS 1
#undef  PS_PLL_ENABLED
#undef  MTPD_V2_TABLES
#define CLOCK_TREE_PS_PLL_V2_SUPPORTED 1
#define FORCE_DOWNLOAD_MODE_SUPPORT 1

/*
 * Bluetooth Configuration
 */

/*
 * Advanced Audio configuration
 */
#undef  AA_THREAD_ENABLED

/*
 * Bluetooth baseband and LMP
 */
#define BLUETOOTH 1
#undef  BT_ENABLE
#undef  PAGE_CLOCK_OFFSET_ENABLED
#undef  ONE_SLOT_ACL_PACKET_ONLY
#undef  BB_XTAL_CTRL
#undef  CONDSCAN_2046B0RF
#undef  PKT_RX_MAX_SLOT_CTL
#undef  ADV_BT_CLK
#undef  DISABLE_EDR_PICKY_CHECK
#undef  PICKY_THRESHOLD_DEBUG
#undef  BCS_TIMELINE
#define BCS_DMA_SEPARATE_RX_TX_ADR 1
#undef  CONNECTIONLESS_RX_TX_TESTS
#undef  PCM_LOOPBACK_DELAY_INSERTED
#undef  BPCS
#undef  APU_1AU_HW_SUPPORT
#define NEW_EDR_PICKY_THRESHOLDS 1
#undef  ANT_DS
#undef  ANT_NEW_LIB
#undef  EDR_ENABLE
#define RF_REG_ADRS_32BIT 1
#define NEW_RF_DESIGN_2009 1
#define HW_SNAP_CLK_ON_RX_DONE 1
#undef  LMP_POW_CTRL_WA_207X9_BB
#define BT4_1_BT_FEATURES 1
#undef  BT_PCA
#undef  BT_PCA_COARSE_CLOCK_ADJ_ENABLE
#undef  CONNECTIONLESS_BROADCAST
#undef  PAGE_INQUIRY_TX_SUPPRESSION
#undef  IEEE802_15DOT4
#undef  MICRO_BCS
#undef  BCS_SLAVE_PICONET_MUXING
#undef  INQUIRY_CLOCK_OFFSET
#undef  SNIFF_NOTIF_ENABLE
#undef  BCS_ALARM_TASK_ENABLE
#undef  NINTENDO_FEATURE_ENABLE
#undef  SUPER_PICONET
#undef  NINTENDO_TSI
#undef  NINTENDO_BURST
#undef  ZERO_RETRAN
#undef  HYBRID_SNIFF
#undef  SAM
#undef  OVERRIDE_MASTER_BDADDR_SUPPORT
#undef  LR_AUDIO_CYNC
#undef  OLYMPIC_DISCONN_FLOW_TIMEOUT
#undef  OLYMPIC_LMP
#undef  MCMP
#define BT5_1_BT_FEATURES 1
#define BT_MINOR_FUNCTIONAL_ENHANCEMENTS_1 1
#define BT_MFE_1_MEP_19_PREFER_FLOW_SPEC_EVENT 1
#define EXPANDED_BT_SCHEDULER 1
#define BCS_CHILD_TASK_SUPPORT 1
#define BT_IP_2_0_HW_SUPPORT 1
#define BCS_PROG_INT_2_0 1
#define BCS_LCU_CMD_SAMPLE_NOW_SUPPORT 1
#undef  SS_A2DP_LINK_FEEDBACK
#undef  SS_DBFWP_LINKLOSS_CLK_INFO
#undef  SS_DBFWP_LINKLOSS_LM_HISTORY

/*
 * LLR Enable -- depends on TBFC
 */

/*
 * Test configuration (Bluetooth Confuration->Bluetooth baseband and LMP->Test configuration)
 */
#undef  BTM_MASTER_MODE
#undef  BQB
#undef  BER_TEST_MASTER
#undef  VCS_SIM_ENABLED
#undef  IOPTEST
#undef  PACKET_ERROR_INSERTION
#undef  BQB_TESTER
#undef  LITE_BQB_TESTER

/*
 * Connection and memory configuration (Bluetooth Confuration->Bluetooth baseband and LMP-> Connection and memory configuration)
 */
#define BT_ACL_HOST_CLAIM_HOST_TO_DEVICE_DEFAULT_SIZE 0
#define BT_ACL_HOST_CLAIM_HOST_TO_DEVICE_DEFAULT_COUNT 0
#define BT_ACL_HOST_TO_DEVICE_DEFAULT_SIZE 0
#define BT_ACL_HOST_TO_DEVICE_DEFAULT_COUNT 0
#define BT_ACL_DEVICE_TO_HOST_DEFAULT_SIZE 0
#define BT_ACL_DEVICE_TO_HOST_DEFAULT_COUNT 0
#define BT_BLE_HOST_CLAIM_HOST_TO_DEVICE_DEFAULT_SIZE 251
#define BT_BLE_DEVICE_CLAIM_DEVICE_TO_HOST_DEFAULT_SIZE 251
#define BT_BLE_HOST_CLAIM_HOST_TO_DEVICE_DEFAULT_COUNT 15
#define BT_BLE_HOST_TO_DEVICE_DEFAULT_COUNT 15
#define BT_BLE_DEVICE_TO_HOST_DEFAULT_COUNT 15
#define BT_BLE_ISOC_HOST_CLAIM_HOST_TO_DEVICE_DEFAULT_SIZE 260
#define BT_BLE_ISOC_DEVICE_CLAIM_DEVICE_TO_HOST_DEFAULT_SIZE 260
#define BT_BLE_ISOC_HOST_TO_DEVICE_DEFAULT_COUNT 10
#define BT_BLE_ISOC_DEVICE_TO_HOST_DEFAULT_COUNT 10
#define BT_BLE_ISOC_DEVICE_PDU_DEFAULT_SIZE 251
#define BT_BLE_ISOC_DEVICE_TX_PDU_DEFAULT_COUNT 20
#define BT_BLE_ISOC_DEVICE_RX_PDU_DEFAULT_COUNT 20
#define BT_BLE_ISOC_DEVICE_PDU_RB_ELEMENT_SIZE 32
#define BT_BLE_ISOC_DEVICE_PDU_RB_ELEMENT_COUNT 40
#define ULP_MAX_CONNECTION 15
#undef  CUSTOMIZE_CONFIG_PICO
#undef  CUSTOMIZE_CONFIG_SCO
#undef  CUSTOMIZE_CONFIG_NAME_LENGTH

/*
 * Optional features (Bluetooth Configuration->Bluetoothe baseband and LMP->Optional features)
 */
#undef  HOLD_MODE
#undef  PARK_STATE
#undef  MTBSCAN_ENABLE
#undef  IT_MANAGER
#undef  COND_SCAN
#undef  VAD_ENABLE
#undef  SRI_RSSI_SCAN
#undef  SOFT_PICKY
#undef  SCO_OVER_TRANS
#define LM_DEFERRED_ACTION 1
#undef  PROXIMITY
#undef  ALERT_BR_EDR_RSSI_OVER_ULP_VSC
#undef  TBFC
#define MLSE 1
#define MLSE_LE 1
#define USE_NEW_LE_MLSE_REGISTER_BIT 1
#undef  MLSE_LE_2M
#define MLSE_PARALLEL_RX 1
#undef  DISABLE_FW_MLSE
#undef  HARQ
#undef  ITON
#undef  MERCURY
#undef  RAPOO
#define LM_TIMESTAMP_SUPPORT 1
#define LM_HIGHACCURACY_TIMESTAMP_SUPPORT 1
#undef  LM_LINK_COUPLING_SUPPORT
#undef  AFH_RSSI_FW_SCAN
#undef  MICROSOFT_VSC_SUPPORT
#undef  NINTENDO_2042_WRONG_AFH_CH_MAP_WA
#undef  RM_PAUSE_SUPPORT

/*
 * Hardware workarounds
 */
#undef  CONFIG_RSSI_WORKAROUND
#undef  MULTI_SLOT_ECO_ENABLED
#define END_OF_PKT_COUNTER_FIX 1
#define NEW_NATIVE_CLK_REALIGN_SCHEME 1
#define NATIVE_LOAD_IMMEDIATE_SCHEME 1
#define NCLK_CTL_313_SNAP_STATUS 1
#define HW_SYNC_CNT 1
#define HW_DOUBLE_PCX_SNAP 1
#undef  HWWA_312_PHASE_ADJUSTMENT
#undef  BCS_GFSK_TRACKING_HW_FIX
#undef  HWWA_3EV5_HIGH_CRC_FAILURE_RATE_ISSUE

/*
 * ULP configuration (Bluetooth Configuration->ULP configuration)
 */
#define ULP_ENABLE 1
#define BT4_1_BLE_FEATURES 1
#define LE_PING 1
#define BLE_LINK_LAYER_TOPOLOGY 1
#define BT4_2_BLE_FEATURES 1
#define LE_SECURE_CONNECTIONS 1
#define LE_ENHANCED_PRIVACY_1_DOT_2 1
#define LE_DATA_PACKET_LEN_EXTENSION 1
#define BT5_0_BLE_FEATURES 1
#define LE_ADV_EXT 1
#undef  HWWA_AE_LR_SCAN_CORRUPTED_BY_CI
#define LE_ADV_EXT_SUPPORTED_NUM_INSTANCES 6
#define LE_ADV_EXT_NUM_ADI_FILTER 128
#define LE_ADV_EXT_NUM_DIRECTED_RPA 128
#define LE_ADV_EXT_MAX_HCI_DATA_LEN 1024
#define LE_ADV_ISO 1
#undef  LE_ADV_ISO_RX_EARLY_WA
#define DIRECTION_FINDING_BTSIG 1
#define DF_PREAMBLE_ANTENNA_CNT 1
#define DF_ANTENNA_CNT 3
#define DF_MAX_NUM_SUPPORTED_CONNECTIONS 4
#undef  DF_HW_FIX_CONNECTED_MODE_ECO
#undef  HWWA_DF_PKT_DETECTION
#undef  DF_EXTENDED_ANT_SWITCHES
#undef  DIRECTION_FINDING_PREREV1
#define DIRECTION_FINDING_REV1 1
#define HWWA_DF_SAMPLING_CONFIG 1
#define LE_ADV_EXT_HW 1
#undef  LE_ADV_EXT_DEBUG
#define LE_CHANNEL_SELECT_2 1
#define BT5_1_BLE_FEATURES 1
#define LE_ADV_CHAN_INDEX_RANDOMIZATION 1
#define LE_MINOR_FUNCTIONAL_ENHANCEMENTS_1 1
#undef  LE_MFE_1_MEP_8_ALLOW_UNNECESSARY_ADV_DATA
#define LE_MFE_1_MEP_16_INC_ADI_IN_AUX_SCN_RSP 1
#define LE_MFE_1_MEP_17_RANDOM_ADDR_CHANGE 1
#define LE_MFE_1_MEP_12_SCA_UPDATE 1
#define LE_PAST 1
#define LE_PAST_SENDER 1
#define LE_PAST_RECEIVER 1
#define LE_CONTROL_LEN_EXT 1
#define BT5_2_BLE_FEATURES 1
#define LE_ISOCH 1
#define LE_ISOCH_CONN 1
#define LE_ISOCH_CONN_MASTER 1
#define LE_ISOCH_CONN_SLAVE 1
#define LE_ISOCH_TEST_MODE 1
#define LE_ISOCH_BROADCAST 1
#define LE_ISOCH_BROADCASTER 1
#define LE_ISOCH_SYNC_RECEIVER 1
#undef  HWWA_HW_MASKS_RFU_B4_CALCULATING_MIC
#define ISOC_USE_MAX_SPEC_MANDATED_VALUE 1
#define LE_TX_POWER_CONTROL 1
#define LE_SUBEVENT_CHAN_SEL_2 1
#define BT5_3_BLE_FEATURES 1
#define LE_CONNECTION_SUBRATING 1
#define LE_PERIODIC_ADV_ADI_SUPPORT 1
#define LE_CHANNEL_CLASSIFICATION 1
#define BT5_4_BLE_FEATURES 1
#define LE_ADVERTISING_CODING_SELECTION 1
#define LE_ISOAL_ENHANCEMENTS 1
#define LE_CS_FEATURE_RESOLVE_ADDRESS_WHITELIST 1
#define LE_RPA_REFRESH_BLOCKING 1
#define LE_DATA_PACKET_LEN_EXTENSION_PKT_CONCATENATION 1
#define LE_MAX_LE_PKT_LENGTH_EXTENSION 1
#define LE_HW_SUPPORT_PKT_LENGTH_EXTENSION 1
#define LE_2M_MODE_ENABLE 1
#define LE_2M_MODE_HW_SUPPORT_ASYMMETRIC 1
#define LE_LR_ENABLE 1
#undef  HWWA_LE_LR_4x_P1_GARBAGE
#define LE_LR_HW_SUPPORT_ASYMMETRIC 1
#undef  DIFFERENT_FAST_AGC_FOR_LR
#define BT4_3_BLE_FEATURES 1
#define LE_HW_SUPPORT_PROGRAMMABLE_PREAMBLE_ACCESS_CODE 1
#undef  ULP_TEST
#define BLE_HW_WHITELIST_SIZE 128
#define BLE_ADV_REPORTING_CFG 1
#undef  BLE_SLAVE_ONLY_ADDRESS_RESOLUTION
#undef  LE_CS_NEW_OLYMPIC_FILTERING
#undef  LE_CS_FEATURE_AUDIO
#undef  LE_ROLE_SWITCH
#undef  LE_HIBERNATE_FEATURE
#define LE_RANDOM_ADDRESS_CHANGE_NOTIFICATION 1
#define LE_MASTER_AUTO_POLLING 1
#define LE_NEW_INTERVAL_ALG 1
#define LE_SCAN_INIT_COMBO 1
#define LE_CS_FEATURE_UNTETHERED_RF_TEST 1
#undef  LE_CS_FEATURE_UNTETHERED_RF_TEST_ENABLE_TESTER
#define ULP_VSC_MONITOR_RSSI_4_PROXIMITY 1
#define MONITOR_RSSI_4_PROXIMITY_LIST_DEFAULT_SIZE 32
#define ULP_VSC_REPORT_DIRECT_ADV 1
#define ULP_VSC_SENSOR_GOES_AWAY 1
#define SENSOR_GOES_AWAY_LIST_DEFAULT_SIZE 100
#define ULP_VSC_TARGET_ADDRESS_CONNECT 1
#define TARGET_ADDR_CONN_LIST_DEFAULT_SIZE 4
#define LQ_STATS 1
#define LE_CRC_FILTER 1
#define LE_CRC_FILTER_ENHANCEMENT 1
#define LE_FW_CRC_TEST 1
#define LE_ADV_PCF 1
#define LE_ADV_PCF_UUID_128_SUPPORT 1
#define LE_ADV_PCF_UUID_32_SUPPORT 1
#define LE_ADV_PCF_PARTIAL_STRING_MATCH 1
#define HWWA_LE_CRC_FILTER_BAD_ENTRIES 1
#define HWWA_LE_ENABLE_RESYNC_WA 1
#define HWWA_LE_HWWA_HW_FILTER_OUT_DIRECT_ADV 1
#define HWWA_LE_RESYNC_DOESNT_RESTORE_CLOCK 1
#define HWWA_ADV_NEED_TO_CHECK_TARGET_ADDRESS 1
#define HWWA_WIB_TIME_OFFSET 1
#undef  HWWA_LE_TXBUF1_WRONG_PKTLEN
#define HWWA_WHITE_LIST_RETENTION_PROBLEM 1
#define HWWA_LE_SLAVE_TXFSM_CUT_OFF 1
#undef  HWWA_LE_LR_PREAMBLE_SET_TO_AA
#undef  HWWA_LE_CRC_UNAVAILABLE
#define LE_CRC_HW_FORMAT 3
#undef  HWWA_SCAN_REQ_RANDOM_ADV_ADDRESS_BIT_NOT_SET
#define LE_AUDIO_MAX_PKT_SIZE 60
#define WIB_AA_ADR_IN_FIFO 1
#define RSSI_MONITORING_ALERT_WITH_RSSI 1
#define HW_SUPPORT_LE_DRIFT_PREDICTION 1
#define ENHANCED_ADV_REPORT 1
#define BT_CONNECT_ASSIST 1
#define LE_MULTI_ADV_ENABLE 1
#define LE_MULTI_ADV_MAX_NUM_INSTANCES 16
#define LE_ADV_FIRMWARE_HOPPING 1
#undef  LE_OLYMPIC_EXTENDED_ADV_ENABLE
#define LE_60DBM_ADV_TXPWR 1
#undef  OLYMPIC_TRANSPORT_SWITCHING
#define LE_ANDROID_FEATURES 1
#define LE_BRCM_ADV_PCF 1
#define LE_BATCH_SCAN_ENABLE 1
#define LE_ON_FOUND_ON_LOST_ENABLE 1
#define LE_ANDROID_BT_ENERGY_INFO_SUPPORT 1
#define LE_EXTENDED_SCAN_INTERVAL 1
#define LE_ANDROID_BT_GET_DEBUG_INFO 1
#define OWN_ADDR_TYPE_OVERRIDE 1
#undef  LE_TIME_SYNC
#define LE_META3_VSC 1
#define LE_ADV_PKT_TX_NOTIFICATION 1
#define LE_BTSYNC_ENABLE 1
#define BTSYNC_GPIO_SYN_INT 5
#define BTSYNC_SYN_WAKE_LOW 1
#define BTSYNC_GPIO_CLK_INT 3
#define BTSYNC_CLK_WAKE_LOW 1
#undef  DEBUG_BTSYNC
#undef  ENABLE_LE_DIRTY_TX_TEST
#undef  LE_USE_FLOWCONTROL_DMA
#undef  ANT_RFINFO_REPORT
#undef  HWWA_AUX_CONN_RSP_ANTENNA
#undef  ONESHOT_ADV
#define LE_RELE_ENABLE 1

/*
 * HCI Configuration
 */
#define HCI_VS_EVENT_MASK 1
#define REMOTE_HCI_CTL 1
#define EXCLUDE_INSTALL_PATCHES 1
#undef  HCI_CS_N
#undef  ENABLE_LDO_LOAD_CURRENT_MEASUREMENT
#define ENHANCED_SYNCH_CONN_HCI 1
#undef  OLYMPIC_SETTINGS_VSC
#undef  SMARTMESH_NO_MPAF
#define RSSI_OFFSET_MEASUREMENT 1
#undef  HCI_STORED_LINK_KEY_CMDS_DISABLED
#undef  PCM_SPEECH_BAND_SWITCHING
#define SUPPORT_2_STOP_BIT 1
#undef  HOST_PCM_CLK_CTRL
#undef  HCI_CMD_VS_WRITE_TX_POWER_TABLE
#define HCI_LE_CMD_FILTER_SUPPORT 1
#define FORCE_HCI_LE_CMD_FILTER 1

/*
 * Bluetooth Coexistance configuration
 */
#define COEX_ENABLE 1
#define COEX_3WIRE_SUPPORT 1
#define COEX_CONFIG_SAMPLE_RX 1
#undef  COEX_4WIRE_5WIRE_SUPPORT
#define ECSI_ENABLE 1
#define COEX_GCI 1
#undef  BT_AFH_OVER_WLAN
#undef  CONFIG_ECI_PARALLEL_48BITS
#undef  CONFIG_ECI_SERIAL_HW
#define LTE_COEX_ENABLE 1
#define LTE_COEX_LTE_FRAME_SYNC 1
#undef  LTE_COEX_WIMAX_FRAME_SYNC
#undef  COEX_GCI_VT
#undef  COEX_NFC_FM
#define BTCX_PREDICTION_FRAMEWORK 1
#undef  COEX_USE_DIRECTION_FINDING_INFO
#undef  COEX_INQ_PAGE_TRAIN_PUNCTURE_FEATURE

/*
 * hardware configuration (Bluetooth Configuration->Hardware Configuration)
 */
#define HW_TIMER_CLK_1MHZ 1
#define RADIO_40NM 1
#undef  SIMULATED_INDIRECT_ACCESS_RF_REGS
#undef  INDIRECT_ACCESS_RF_REGS
#define PA_CONTROL 16
#define CLASS_1_5_TX_POWER_SUPPORT 1
#define RF_REG_MULTI_BANK 1
#undef  FPGA_BD_S2C_RF_20819
#define ASIC_CLOCK_FREQ_MAX_MHZ 192
#undef  SET_CLOCK_FREQ_PAUSE_MODE_MHZ
#undef  PAPD_ENABLE
#define RFP_TUNE_ENABLE 1
#define MULTI_PT_RSSI_CAL 1
#define TCA_ENABLE 1
#define BCS_TCA_ENABLE 1
#undef  FLEX_TCA
#define TX_POWER_SWEEP 1
#define FACTORY_CALIBRATION 1
#undef  FD300KHZ_PERHANDLE
#define LE_CONT_SET_CARRIER_FREQ 1
#undef  OLYMPIC_RF_TUNING
#undef  TEMPEST_FILTERING_ENABLE
#define RSSI_BY_FW 1
#define RSSI_FRAC_SUPPORT 1
#undef  FW_RSSI_ALG
#undef  FACTORY_RSSI_CAL_ALG
#define FW_RSSI_ALG_DEFAULT 0
#define SUPPORT_RSSI_28nm 1
#undef  LO_IQ_CAL_ALG_V1_12
#undef  ROW_TX_PWR_CAL
#undef  NEW_TCA_TABLES
#undef  ENABLE_LE2_TCA_TABLE
#undef  ENABLE_ZIGBEE_TCA_TABLE
#undef  ENABLE_HIERARCHICAL_HW_SETUP_IN_RFTUNE
#define TSSI_CAL_9BIN 1
#define TSSICAL_AVAILABLE_TXMODE_20DBM 1
#undef  TX20_DISABLEMENT
#define SUPPORT_MTP 1
#define PADGC_TABLE 1
#define MTP_MAX_RX_PATH 2
#define MTP_MAX_TX_PATH 4
#define MTP_MAX_RF_MODES 5
#define MTP_RF_MODE_DEP_REG_SW_TABLE_SIZE 32
#define RFP_PMU_CAL 1
#define BPF_CAL 1
#undef  VBAT_MONITOR
#define RCAL_OVER_TEMPERATURE 1
#define BT_HW_SCH_V2 1
#undef  BT_HW_SCH_TEST_CODE
#undef  IQCAL_HW_SPECIFIC
#undef  DISABLE_FIX_CYW20739B1_267
#undef  CLASS_2_POWER_UPDATE

/*
 * Misc Configuration
 */
#define CRC_BY_TABLE 1
#undef  USE_CALL_STACK_FOR_SHA1
#define MM_BLOCK_CATEGORY_CUST 1
#define MM_BLOCK_CATEGORY 3
#define MM_BLOCK_CATEGORY_0_COUNT 32
#define MM_BLOCK_CATEGORY_0_SIZE 32
#define MM_BLOCK_CATEGORY_1_COUNT 32
#define MM_BLOCK_CATEGORY_1_SIZE 64
#define MM_BLOCK_CATEGORY_2_COUNT 10
#define MM_BLOCK_CATEGORY_2_SIZE 264
#undef  CONFIG_EXPLICIT_PATCH_ADDR
#define RSSI_HISTORY_ENABLE 1
#define RSSI_HISTORY_COMPACT_FORMAT_SUPPORT 1
#define FACTORY_RSSI_CAL_V3 1
#undef  LOCAL_NAME_OVERRIDE
#undef  REMOTE_ON_OFF

/*
 * Transport (Bluetooth Configuration->Transport)
 */
#define MULTI_FAB_ID 1
#undef  NO_TRANSPORT
#define NON_BLOCKING_TRAN_DETECT 1
#define CLK_GATE_CONTROL 1
#undef  TRANSPORT_CLK_CTRL_VER2
#undef  BT_SPI
#define BT_UART 1

/*
 * UART Configuration (Bluetooth Configuration->Transport->UART Configuration)
 */
#define BT_UART_PERIPHERAL_INDEX (0)
#define PTU_UART 1
#define TRAN_UART_DUAL_STACK 1
#define BT_UART_H5 1
#define H5_PERIODIC_XON 1
#define H5_PERIODIC_XON_HW 1
#undef  TRAN_UART_H4DS
#undef  UART_H4PLUS
#define UART_CLK_CTL_SUPPORT 1
#define UART_TPORT_CLK_SWITCH_HW_ENHANCEMENT 1
#define UART_TPORT_CLK_SEPARATE_WITH_DB_UART_AND_SPI 1
#undef  TRAN_UART_H4IBSS
#undef  DEBUG_UART_STAT
#undef  UART_TRANSPORT_ONLY
#undef  UART_SWD_AUTODETECT
#define UART_TX_FIFO_SIZE_BYTES 2596
#undef  TRANSPORT_UART_NOFLOWCTRL
#undef  PERIPHERAL_UART
#define UART_FLEX_RECEIVE_LENGTH 1
#undef  TRAN_UART_H4_IBSS_2
#define UART_AUTO_RX_RECOVERY_FEATURE 1
#undef  BT_USB
#undef  BT_SDIO
#undef  BT_SDIO_F1_MODE
#undef  BT_SDIO_F3_TRANS
#define BT_SDIO_F3_TRANS_V2 1
#undef  CTSS_SDIO_HT_CLK_REQUIRED
#undef  BT_SLIMBUS
#undef  BT_PCIE
#undef  RELEASE_UART_TX_QUEUED_MEMORY

/*
 * BT LE Over WLAN (BLOW) configuration, this option depends on TBFC.
 */

/*
 * Sensor Hub Tunnel configuration
 */
#undef  SENSOR_HUB_TUNNEL
#undef  SENSOR_HUB_INTERFACE
#define BT_COMPILATION_OPTIMIZE_FOR_SPACE 1
#define BTCLK_USE_HW_SLOT_PSLOT_IFACE 1
#define BTCLK_USE_HW_SLOT_PSLOT_READ_IFACE 1
#undef  BTCLK_USE_HW_SLOT_PSLOT_WRITE_IFACE
#undef  GOOGLE_A2DP_OFFLOAD
#undef  MESH_SCAN_OPTIMIZED
#undef  PCM_LOOPBACK_MODE_V2_SS
#undef  FW_DEBUG_VSE_VSC
#undef  SS_DBFWP_LINKLOSS
#undef  SS_DBFW_A2DP_DEBUG_INFO
#undef  SS_DBFW_SCO_DATA_DUMP
#undef  SS_DBFW_SCO_DEBUG_INFO
#undef  PCMLOG_MODE_PCM2APU_ENABLE
#undef  PCMLOG_MODE_APU2PCM_ENABLE
#define DISABLE_CONTROLLER_TO_HOST_FLOW_CTRL 1

/*
 * Application Framework
 */
#define BT_MPAF_CORE 1
#define MPAF_CFA 1
#define MPAF_ENABLE 1
#define TRANSQ_ENABLE 1
#define MPAF_CFA 1
#define MPAF_BT_STACK_ENABLE 1
#define STACK_INSIDE_BT_CTRLR 1
#define SMA_TRACE_ERROR_DISABLE 1
#undef  KEYSTUCK_ALLOW_SLEEP_SUPPORTED
#define NEW_DYNAMIC_MEMORY_INCLUDED 1
#undef  MPAF_SIG_LE_MESH_LIB_ENABLE
#undef  MPAF_PROTOBUF_LIB_ENABLE
#define MPAF_KEEP_CODE_ENABLE 1

/*
 * ZigBee Stack Features (Application Framework)
 */
#undef  MPAF_ZIGBEE
#undef  ZB_APP_GPIO

/*
 *       Applications
 */
#define WICED_ENABLE 1
#undef  WICED_BT_TRACE_ENABLE
#undef  WICED_SHIM_ENABLE
#undef  WICED_BT_FLOOD_MESH_ENABLE
#undef  WICED_BT_FLOOD_MESH_APP_ENABLE
#undef  WICED_BT_BLOOD_PRESSURE_MONITOR_ENABLE
#undef  WICED_BT_HEART_RATE_MONITOR_ENABLE
#undef  WICED_BT_HELLO_SENSOR_ENABLE
#undef  WICED_BT_LEAPP_ENABLE
#undef  WICED_BT_LEAPP_KB_ENABLE
#undef  WICED_BT_LEAPP_REMOTE_ENABLE
#undef  WICED_BT_SPP_ENABLE
#undef  WICED_BT_HCI_AV_SOURCE_ENABLE
#undef  WICED_BT_HCI_HANDSFREE_PLUS_ENABLE
#undef  WICED_BT_WICED_PTS_TEST_APP_ENABLE
#undef  WICED_BT_WATCH_ENABLE
#undef  WICED_BT_A2DP_SINK_ENABLE
#undef  WICED_BT_HANDSFREE_ENABLE
#undef  WICED_BT_HOMEKIT_ENABLE
#define WICED_SMART_READY 1
#undef  WICED_I154APP_ENABLE
#undef  ADC_AUDIO_SUPPORT

/*
 * Foundation
 */

/*
 * HAL Configuration (Foundation->HAL Configuration)
 */
#undef  FOUNDATION_HAL_LHL_GPIOS_PRESENT
#define ARM_SUPERMUX_SUPPORT 1
#define BTSS_PINMUX_DRIVER 1
#define BTSS_CYHAL_GPIO_DRIVER 1
#undef  FOUNDATION_HAL_GCI_WLAN_GPIOS_PRESENT
#undef  FOUNDATION_HAL_COMMON_DRIVERS_ENABLE
#undef  DRIVERS_20703_ENABLE
#undef  DRIVERS_20735_ENABLE
#undef  DRIVERS_20739_ENABLE
#undef  DRIVERS_43012_ENABLE
#undef  DRIVERS_THERMAL_ENABLE
#define LHL_RTC 1
#define DMA_ENABLED 1
#define UART_HW_DEFECT_IGNORES_DMA_AEMODE_AFMODE 1
#define MERGED_DMA_SRAM_MEM_AREAS 1
#undef  CONFIG_NO_TRANSPORT_DMA
#define CPU_DMA_PAUSE_CLK 0x8
#define DMA_NUM_CHANNELS 8
#define DMA_ARM_PL081 1
#define DMA_DRIVER_MPU_ENABLED 1
#define CONFIG_PTUAUX 1
#undef  CONFIG_PTUAUX_PCM2
#undef  PCM_ENABLED
#undef  MXTDM_SUPPORT
#undef  MXTDM_HFP_SWB_SUPPORT
#define MXTDM_PDL_DRIVER 1
#define MXTDM_IP_VER 3
#define MXTDM_IP_NR 2
#define T2_ARM_HW_TIMERS 1
#undef  I2C_MASTER
#undef  PTU_1_FIFO_SHARING
#define SPIFFY 1
#define NUM_SPIFFY_BLOCKS 2
#define SPIFFY_1_FIFO_SIZE 1024
#define SPIFFY2_HW 1
#define SPIFFY_2_FIFO_SIZE 256
#undef  SPIFFY_DSPI_QSPI_DBIC
#undef  QSPI_FLASH
#define SPIFFY_MAX_INTEGRAL_DIVISOR_FREQ_IN_HZ 12000000
#define SMIF_CY 1
#define SMIF_CY_IP_VER 2
#define SMIF_NON_SECURE_DRIVER 1
#define SCB 1
#define SCB_IP_VER 3
#define SCB_IP_NR 3
#define TCPWM 1
#define TCPWM_IP_VER 2
#define TCPWM_IP_GRP 2
#define TCPWM_IP_GRP0_CNT 2
#define TCPWM_IP_GRP1_CNT 7
#define PDM_PCM 1
#define PDM_PCM_IP_VER 1
#define ADCCOMP 1
#define ADCCOMP_IP_VER 1
#undef  DISPLAY_DEVICE
#define NON_BLOCKING_DEVICE_DRIVER_SUPPORT 1
#define WHD_MBOX 1
#undef  EFLASH
#define NUM_PATCH_ENTRIES 256
#define NONMOVABLE_PATCH_TABLE_PATCH_ENTRY_SIZE_4 1
#undef  PATCH_TABLE_AT_TOP_OF_MEMORY
#define HW_CVSD_STATE_ENABLED 1
#define MULTI_FAB_ID 1

/*
 * NVRAM Configuration
 */
#define NVRAM_SUPPORTED 1
#define NVRAM_EEPROM 1
#define I2C_MASTER_FIFO 8
#define I2C_MASTER 1
#define NEW_I2C_HW 1
#undef  SPI_EEPROM
#define NVRAM_SERIAL_FLASH 1
#define SPIFFY 1
#undef  PCM_SPI_SWITCH
#define VS_DOUBLE_BUFFERING 1
#undef  NVRAM_CHECK_SERIAL_FLASH_BEFORE_EFLASH
#define RESTORE_PINS_IF_NVRAM_NOT_PRESENT 1
#undef  FLASH_SUPPORTED
#undef  VS_RAM_SUPPORTED
#undef  HW_SECENG_ENABLE
#undef  DWP_ENABLED
#undef  SECHCI_ENABLE
#undef  HW_SECEXT_ENABLE
#define SUB_DS 1
#undef  CRYPTO_ALGORITHMS
#undef  CHIPID_ENABLE
#define NEW_HW_AES_ENGINE 1
#undef  NEW_HW_AES_ENGINE_4347
#undef  SPI_DEBUG_DUMP
#undef  ARLO_SUPPORT
#define BTSS_CYHAL_SYSTEM_API_DRIVER 1
#define CYHAL_SUPPORTED 1
#define SDIO_DEVICE_DRIVER_NO_HCI 1

/*
 * PMU Configuration (Foundation->PMU Configuration)
 */
#define NEW_PMU_DESIGN_2076 1
#undef  PMU_SDS
#undef  RAP_ENABLE
#undef  ENABLE_32K_OSC_AND_MIA_LPO_SOURCE
#define USE_LHL_PINS_FOR_WAKEUP 1
#define HANDLE_WL_REG_ON_TOGGLE 1
#undef  CSA_GET_TIME_TO_SLEEP
#define PMU_POLL_TRANSPORT_SENSE 1
#undef  PMU_PERFORMANCE_TRACING
#define PMU_INT 1
#define PAUSE_MODE_1MHZ_ENABLED 1
#undef  DISABLE_CBUCK_MODE_FREQ_CALIB
#undef  ENABLE_PMU_LDO_TRIM_V2
#undef  ENABLE_OCF_BUILD_ACCESS_INFO_PAGE
#undef  ENABLE_BTRF_LDO_DELAY
#define MINIPMU_FOR_ADFLL 1
#undef  SOFT_START_SLEW_RATE_CONTROL
#undef  PMU_MM_ENABLED
#undef  PMU_CALIBRATION_SEQ_ENHANCEMENT
#undef  PMU_DYNAMIC_HW_RF_SETTING

/*
 * Slimboot Configuration (Foundation->Slimboot Configuration)
 */
#undef  SB_SLIMBOOT_CONFIGURED
#undef  SB_20739_STYLE_LHL_GPIO
#undef  SB_WAIT_FOR_XTAL_WARMUP
#define SB_ENABLE_GCI_CLOCK_FOR_LHL 1
#undef  SB_ALLOW_PENDSV_DURING_SLIMBOOT
#undef  SB_HSRCOSC_AVAILABLE_FOR_HIDOFF
#undef  SB_POWERDOWN_UNUSED_SRAM

/*
 * ePDS Configuration (Foundation->Boot->ePDSConfiguration)
 */
#undef  EPDS_BACKUP
#undef  EPDS_SDS
#undef  COSIM_EPDS
#undef  MEM_MONITOR_SUPPORT

/*
 * Benchmark Tests Configuration (Foundation->Benchmark Configuration)
 */
#define DYNAMIC_MEMORY_STATS 1
#undef  DYNAMIC_MEMORY_TRACE
#define DYNAMIC_MEMORY_NUM_POOLS 4
#define DEFAULT_DYNMEM_SIZE_1 16
#define DEFAULT_DYNMEM_COUNT_1 36
#define DEFAULT_DYNMEM_DIE_RESERVE_1 3
#define DEFAULT_DYNMEM_SIZE_2 48
#define DEFAULT_DYNMEM_COUNT_2 36
#define DEFAULT_DYNMEM_DIE_RESERVE_2 2
#define DEFAULT_DYNMEM_SIZE_3 96
#define DEFAULT_DYNMEM_COUNT_3 20
#define DEFAULT_DYNMEM_DIE_RESERVE_3 2
#define DEFAULT_DYNMEM_SIZE_4 284
#define DEFAULT_DYNMEM_COUNT_4 10
#define DEFAULT_DYNMEM_DIE_RESERVE_4 1
#undef  ALWAYS_ON_MEMORY_SUPPORT
#undef  RESERVE_CONFIG_IN_SRAM
#undef  REDUNDANT_SS_IN_NVRAM
#define HW_WITH_RBG200 1
#define BCS_THREAD_STACK_SIZE 600
#define PMU_STACK_SIZE 600
#define ADVA_STACK_SIZE 2862
#define MPEG_CODEC_STACK_SIZE 800
#define BT_HCI_LM_THREAD_STACK_SIZE 1626
#define BT_UART_THREAD_STACK_SIZE_BYTES 600
#define BT_USB_THREAD_STACK_SIZE 800
#define BT_PCIE_THREAD_STACK_SIZE 800
#define BT_SDIO_THREAD_STACK_SIZE_BYTES 800
#undef  SS_DS_CRC32_ENABLED
#define SEPARATE_PATCH_RAM 1
#undef  LIB_CM4_MATH_W_WM_L
#undef  LIB_CM4_FPU_DSP
#define __FPU_PRESENT (1)
#define CM33_THREADX_APP_SUPPORT 1
#undef  FILEX_LIB
#undef  DISABLE_PAUSE_IF_CPU_CLK_IS_96MHZ
#undef  FASTER_EFLASH_ACCESS_FOR_AUDIO_ANALYSIS
#undef  ARIP_DEBUG
#undef  OCF_XIP_PI
#undef  WLAN_ACCESS_COMBO
#define CRYPTO_API_HW_ACCEL 1
#define MBEDTLS_BUILD_SOURCE 1
#define CRYPTO_API_SELFTEST 1
#define CC_CONFIG_TRNG_MODE (1)
#define CC_TEE 1
#define CC_IOT 1
#define USE_MBEDTLS_CRYPTOCELL 1
#define DLLI_MAX_BUFF_SIZE 0x10000

/*
 * FM
 */
#undef  FM

/*
 * Vendor specific
 */
#undef  WA_4343A2_TO_1527
#endif
/*
 * From compile environment
 */
#define FW_VERSION_MAJOR_REV 1
#define FW_VERSION_MINOR_REV 1
#define FW_VERSION_BUILD_NUMBER 71
#define LMPSUBREV 8519
#define CHIPNAME 55900A0
#define CHIP_NUMBER 55900
#define SILICON_REV 0
#define METAL_REV 0
#define BCM55900 1
#define BB_55900A0 1
