#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Mar 22 15:06:37 2018
# Process ID: 30376
# Current directory: /local/cortesio/projekte/berry_design
# Command line: vivado
# Log file: /local/cortesio/projekte/berry_design/vivado.log
# Journal file: /local/cortesio/projekte/berry_design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /local/cortesio/projekte/berry_design/berry_design.xpr
update_compile_order -fileset sources_1
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
report_utilization -name utilization_1
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_0]
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_SPI0_MOSI_O } ]
endgroup
delete_bd_objs [get_bd_nets axi_timer_0_pwm0] [get_bd_nets axi_timer_0_interrupt] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_timer_0]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_SS1_O]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_SS2_O]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 687 832} [get_bd_cells axi_dma_0]
set_property location {1 605 835} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
set_property location {1 609 802} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {32}] [get_bd_cells processing_system7_0]
endgroup
set_property location {0.5 115 618} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 749 682} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {3 659 945} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_1/S00_ACLK]
endgroup
delete_bd_objs [get_bd_ports pwm0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_SPI0_SCLK_O } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_SPI0_SS_O } ]
endgroup
regenerate_bd_layout
generate_target all [get_files  /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_auto_pc_2_synth_1 design_1_auto_pc_1_synth_1}
export_simulation -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /local/cortesio/projekte/berry_design/berry_design.ip_user_files/sim_scripts -ip_user_files_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files -ipstatic_source_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/modelsim} {questa=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/questa} {ies=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/ies} {vcs=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/vcs} {riviera=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM }]
generate_target all [get_files  /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_auto_pc_2_synth_1 design_1_auto_pc_1_synth_1}
export_simulation -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /local/cortesio/projekte/berry_design/berry_design.ip_user_files/sim_scripts -ip_user_files_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files -ipstatic_source_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/modelsim} {questa=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/questa} {ies=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/ies} {vcs=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/vcs} {riviera=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 554 734} [get_bd_cells axi_gpio_0]
save_bd_design
