Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Aug 22 10:44:26 2021
| Host         : hp-laptop running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
| Design       : Base_Zynq_MPSoC_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5055 |     0 |    230400 |  2.19 |
|   LUT as Logic             | 4682 |     0 |    230400 |  2.03 |
|   LUT as Memory            |  373 |     0 |    101760 |  0.37 |
|     LUT as Distributed RAM |  112 |     0 |           |       |
|     LUT as Shift Register  |  261 |     0 |           |       |
| CLB Registers              | 4869 |     0 |    460800 |  1.06 |
|   Register as Flip Flop    | 4869 |     0 |    460800 |  1.06 |
|   Register as Latch        |    0 |     0 |    460800 |  0.00 |
| CARRY8                     |   10 |     0 |     28800 |  0.03 |
| F7 Muxes                   |  217 |     0 |    115200 |  0.19 |
| F8 Muxes                   |  108 |     0 |     57600 |  0.19 |
| F9 Muxes                   |    0 |     0 |     28800 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 268   |          Yes |         Set |            - |
| 4397  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1783 |     0 |     28800 |  6.19 |
|   CLBL                                     |  904 |     0 |           |       |
|   CLBM                                     |  879 |     0 |           |       |
| LUT as Logic                               | 4682 |     0 |    230400 |  2.03 |
|   using O5 output only                     |   91 |       |           |       |
|   using O6 output only                     | 3830 |       |           |       |
|   using O5 and O6                          |  761 |       |           |       |
| LUT as Memory                              |  373 |     0 |    101760 |  0.37 |
|   LUT as Distributed RAM                   |  112 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  112 |       |           |       |
|   LUT as Shift Register                    |  261 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  261 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 4869 |     0 |    460800 |  1.06 |
|   Register driven from within the CLB      | 2075 |       |           |       |
|   Register driven from outside the CLB     | 2794 |       |           |       |
|     LUT in front of the register is unused | 2034 |       |           |       |
|     LUT in front of the register is used   |  760 |       |           |       |
| Unique Control Sets                        |  267 |       |     57600 |  0.46 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  232 |     0 |       312 | 74.36 |
|   RAMB36/FIFO*    |  232 |     0 |       312 | 74.36 |
|     RAMB36E2 only |  232 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       360 |  1.11 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    2 |     2 |        24 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    2 |     2 |        24 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       544 |  0.18 |
|   BUFGCE             |    0 |     0 |       208 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4397 |            Register |
| LUT6     | 2263 |                 CLB |
| LUT5     |  963 |                 CLB |
| LUT3     |  859 |                 CLB |
| LUT2     |  694 |                 CLB |
| LUT4     |  559 |                 CLB |
| FDSE     |  268 |            Register |
| RAMB36E2 |  232 |           Block Ram |
| SRL16E   |  228 |                 CLB |
| MUXF7    |  217 |                 CLB |
| RAMD32   |  196 |                 CLB |
| FDCE     |  138 |            Register |
| MUXF8    |  108 |                 CLB |
| LUT1     |  105 |                 CLB |
| FDPE     |   66 |            Register |
| SRLC32E  |   33 |                 CLB |
| RAMS32   |   28 |                 CLB |
| CARRY8   |   10 |                 CLB |
| OBUF     |    4 |                 I/O |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |    1 |
| Base_Zynq_MPSoC_xbar_0              |    1 |
| Base_Zynq_MPSoC_rst_ps8_0_100M_0    |    1 |
| Base_Zynq_MPSoC_blk_mem_gen_0_0     |    1 |
| Base_Zynq_MPSoC_axi_gpio_0_0        |    1 |
| Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |    1 |
| Base_Zynq_MPSoC_auto_pc_0           |    1 |
| Base_Zynq_MPSoC_auto_ds_1           |    1 |
| Base_Zynq_MPSoC_auto_ds_0           |    1 |
+-------------------------------------+------+


