
---------- Begin Simulation Statistics ----------
host_inst_rate                                 271358                       # Simulator instruction rate (inst/s)
host_mem_usage                                 303128                       # Number of bytes of host memory used
host_seconds                                    73.70                       # Real time elapsed on the host
host_tick_rate                              446312292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.032895                       # Number of seconds simulated
sim_ticks                                 32894848500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5566500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32544.717951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27512.711500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5108742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14897605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               457758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            132226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   8956268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325532                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61416.551703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 60069.471762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1257266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13324443725                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              216952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            76824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8417414939                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140128                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48805.962981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.838298                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    789729287                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7040718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 41828.413281                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 37309.803159                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6366008                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     28222048725                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095830                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                674710                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             209050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17373682939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996714                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001580                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.634779                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.618050                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7040718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 41828.413281                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 37309.803159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6366008                       # number of overall hits
system.cpu.dcache.overall_miss_latency    28222048725                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095830                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               674710                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            209050                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17373682939                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384549                       # number of replacements
system.cpu.dcache.sampled_refs                 385573                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.835642                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6492393                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501820518000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145164                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13327162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14326.272104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11366.108994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13285597                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      595471500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41565                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    459259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40406                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.794442                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13327162                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14326.272104                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11366.108994                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13285597                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       595471500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003119                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41565                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1158                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    459259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40406                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435696                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.076567                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13327162                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14326.272104                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11366.108994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13285597                       # number of overall hits
system.cpu.icache.overall_miss_latency      595471500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003119                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41565                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1158                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    459259000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40176                       # number of replacements
system.cpu.icache.sampled_refs                  40407                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.076567                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13285597                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 37668.990509                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3083847246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 81867                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59593.462957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 44075.413497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         9902                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3166081500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.842900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      53128                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     286                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2329033000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.838363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 52842                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60562.310104                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45148.030856                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         259933                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6238947500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.283832                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       103017                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       865                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4611916500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.281446                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  102151                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82516                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61493.419458                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45899.710359                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5074191000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82516                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3787460500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82516                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145164                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145164                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.961672                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425980                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60232.661949                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   44782.341783                       # average overall mshr miss latency
system.l2.demand_hits                          269835                       # number of demand (read+write) hits
system.l2.demand_miss_latency              9405029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.366555                       # miss rate for demand accesses
system.l2.demand_misses                        156145                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         6940949500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.363850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   154993                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.419422                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.261423                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6871.813346                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4283.152804                       # Average occupied blocks per context
system.l2.overall_accesses                     425980                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60232.661949                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  42323.721802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         269835                       # number of overall hits
system.l2.overall_miss_latency             9405029000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.366555                       # miss rate for overall accesses
system.l2.overall_misses                       156145                       # number of overall misses
system.l2.overall_mshr_hits                      1151                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10024796746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.556035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  236860                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.417641                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         34191                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        87897                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            81870                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         6027                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         182723                       # number of replacements
system.l2.sampled_refs                         194063                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11154.966150                       # Cycle average of tags in use
system.l2.total_refs                           380688                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            67501                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 43416290                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2479203                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3322783                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       297630                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3312548                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3898701                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         173103                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       337778                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16898761                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.629690                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.534635                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12677600     75.02%     75.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2063966     12.21%     87.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       799616      4.73%     91.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       417303      2.47%     94.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       263769      1.56%     96.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       138858      0.82%     96.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       124807      0.74%     97.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        75064      0.44%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       337778      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16898761                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       297433                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13335819                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.237340                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.237340                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4210156                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       403151                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28546515                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7339283                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5259248                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2024538                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          610                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90073                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4835416                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4664806                       # DTB hits
system.switch_cpus_1.dtb.data_misses           170610                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3916545                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3750621                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           165924                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        918871                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            914185                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4686                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3898701                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3274558                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8867834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        79568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30055494                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        561055                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.174256                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3274558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2652306                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.343358                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18923299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.588280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.783461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13330087     70.44%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         480046      2.54%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         294727      1.56%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         468592      2.48%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1358468      7.18%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         257349      1.36%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         256921      1.36%     86.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         498797      2.64%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1978312     10.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18923299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3450107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2073194                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1527226                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.696652                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4836407                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           918871                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13025379                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14890287                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734293                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9564449                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.665535                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15134220                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       345894                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2539846                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5793501                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       438934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1827475                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24783696                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3917536                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       415885                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15586478                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       115469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6548                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2024538                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       151180                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       290575                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       109029                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        26208                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3434264                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1066141                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        26208                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       284770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.446959                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.446959                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10440426     65.24%     65.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46769      0.29%     65.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229099      1.43%     66.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7181      0.04%     67.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202112      1.26%     68.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19530      0.12%     68.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64744      0.40%     68.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4055279     25.34%     94.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       937224      5.86%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16002364                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       147287                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009204                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22254     15.11%     15.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           79      0.05%     15.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          547      0.37%     15.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           13      0.01%     15.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        72841     49.46%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        42819     29.07%     94.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         8734      5.93%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18923299                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.845643                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.375140                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11745116     62.07%     62.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2969612     15.69%     77.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1732892      9.16%     86.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1129971      5.97%     92.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       794523      4.20%     97.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       341256      1.80%     98.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       183767      0.97%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19215      0.10%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6947      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18923299                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.715240                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23256470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16002364                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12985836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        32763                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11314211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3274622                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3274558                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2354332                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       781205                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5793501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1827475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               22373406                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3480174                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       291009                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7642948                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       415216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        11335                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35464012                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27554056                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20467264                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5041826                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2024538                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       733812                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12462657                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1843533                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 83876                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
