static void F_1 ( T_1 clock , int * V_1 , int * V_2 , int V_3 )\r\n{\r\nint V_4 , V_5 ;\r\nunsigned long div , V_6 ;\r\nV_4 = 128 * V_3 ;\r\nV_5 = clock * 1000 ;\r\ndiv = F_2 ( V_4 , V_5 ) ;\r\nV_4 /= div ;\r\nV_5 /= div ;\r\nV_6 = ( ( 128 * V_3 / 1000 ) + ( V_4 - 1 ) ) / V_4 ;\r\nV_4 *= V_6 ;\r\nV_5 *= V_6 ;\r\nif ( V_4 < ( 128 * V_3 / 1500 ) )\r\nF_3 ( V_7 L_1 ) ;\r\nif ( V_4 > ( 128 * V_3 / 300 ) )\r\nF_3 ( V_7 L_2 ) ;\r\n* V_2 = V_4 ;\r\n* V_1 = V_5 ;\r\nF_4 ( L_3 ,\r\n* V_2 , * V_1 , V_3 ) ;\r\n}\r\nstruct V_8 F_5 ( T_1 clock )\r\n{\r\nstruct V_8 V_9 ;\r\nT_2 V_10 ;\r\nfor ( V_10 = 0 ; V_10 < F_6 ( V_11 ) ; V_10 ++ ) {\r\nif ( V_11 [ V_10 ] . clock == clock )\r\nreturn V_11 [ V_10 ] ;\r\n}\r\nF_1 ( clock , & V_9 . V_12 , & V_9 . V_13 , 32000 ) ;\r\nF_1 ( clock , & V_9 . V_14 , & V_9 . V_15 , 44100 ) ;\r\nF_1 ( clock , & V_9 . V_16 , & V_9 . V_17 , 48000 ) ;\r\nreturn V_9 ;\r\n}\r\nstatic void F_7 ( struct V_18 * V_19 , T_1 clock )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_8 V_25 = F_5 ( clock ) ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nF_9 ( V_32 + V_30 , F_10 ( V_25 . V_12 ) ) ;\r\nF_9 ( V_33 + V_30 , V_25 . V_13 ) ;\r\nF_9 ( V_34 + V_30 , F_11 ( V_25 . V_14 ) ) ;\r\nF_9 ( V_35 + V_30 , V_25 . V_15 ) ;\r\nF_9 ( V_36 + V_30 , F_12 ( V_25 . V_16 ) ) ;\r\nF_9 ( V_37 + V_30 , V_25 . V_17 ) ;\r\n}\r\nstatic void F_13 ( struct V_18 * V_19 ,\r\nvoid * V_38 , T_3 V_39 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nT_4 * V_40 = V_38 + 3 ;\r\nT_4 * V_41 = V_38 ;\r\nF_9 ( V_42 + V_30 ,\r\nV_40 [ 0x0 ] | ( V_40 [ 0x1 ] << 8 ) | ( V_40 [ 0x2 ] << 16 ) | ( V_40 [ 0x3 ] << 24 ) ) ;\r\nF_9 ( V_43 + V_30 ,\r\nV_40 [ 0x4 ] | ( V_40 [ 0x5 ] << 8 ) | ( V_40 [ 0x6 ] << 16 ) | ( V_40 [ 0x7 ] << 24 ) ) ;\r\nF_9 ( V_44 + V_30 ,\r\nV_40 [ 0x8 ] | ( V_40 [ 0x9 ] << 8 ) | ( V_40 [ 0xA ] << 16 ) | ( V_40 [ 0xB ] << 24 ) ) ;\r\nF_9 ( V_45 + V_30 ,\r\nV_40 [ 0xC ] | ( V_40 [ 0xD ] << 8 ) | ( V_41 [ 1 ] << 24 ) ) ;\r\n}\r\nstatic void F_14 ( struct V_18 * V_19 ,\r\nconst void * V_38 , T_3 V_39 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nconst T_2 * V_40 = V_38 + 3 ;\r\nF_9 ( V_46 + V_30 ,\r\nV_40 [ 0x0 ] | ( V_40 [ 0x1 ] << 8 ) | ( V_40 [ 0x2 ] << 16 ) | ( V_40 [ 0x3 ] << 24 ) ) ;\r\nF_9 ( V_47 + V_30 ,\r\nV_40 [ 0x4 ] | ( V_40 [ 0x5 ] << 8 ) | ( V_40 [ 0x6 ] << 16 ) | ( V_40 [ 0x8 ] << 24 ) ) ;\r\n}\r\nstatic bool F_15 ( struct V_18 * V_19 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nreturn ( F_16 ( V_48 + V_30 ) & 0x10 ) != 0 ;\r\n}\r\nint F_17 ( struct V_18 * V_19 )\r\n{\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nint V_49 , V_50 ;\r\nif ( ! V_28 -> V_31 || ! V_28 -> V_31 -> V_51 )\r\nreturn 0 ;\r\nV_49 = F_15 ( V_19 ) ;\r\nV_50 = V_28 -> V_31 -> V_52 != V_49 ;\r\nV_28 -> V_31 -> V_52 = V_49 ;\r\nreturn V_50 ;\r\n}\r\nstatic void F_18 ( struct V_18 * V_19 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nbool V_53 = false ;\r\nT_5 V_54 ;\r\nif ( ! V_53 ||\r\nF_15 ( V_19 ) )\r\nV_54 = 0 ;\r\nelse\r\nV_54 = V_55 ;\r\nF_19 ( V_56 + V_30 ,\r\nV_54 , ~ V_55 ) ;\r\n}\r\nstatic void F_20 ( struct V_18 * V_19 , T_5 clock )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_5 V_57 = 24000 ;\r\nT_5 V_58 = clock / V_57 ;\r\nT_5 V_59 ;\r\nT_5 V_60 = clock ;\r\nT_5 V_61 ;\r\nT_5 V_62 ;\r\nif ( ! V_28 || ! V_28 -> V_31 )\r\nreturn;\r\nif ( V_58 >= 8 ) {\r\nV_59 = 192 * 1000 ;\r\nV_61 = 3 ;\r\n} else if ( V_58 >= 4 ) {\r\nV_59 = 96 * 1000 ;\r\nV_61 = 2 ;\r\n} else if ( V_58 >= 2 ) {\r\nV_59 = 48 * 1000 ;\r\nV_61 = 1 ;\r\n} else {\r\nV_59 = 24 * 1000 ;\r\nV_61 = 0 ;\r\n}\r\nif ( F_21 ( V_23 ) ) {\r\nif ( V_28 -> V_63 == 0 ) {\r\nV_62 = F_16 ( V_64 ) & ~ V_65 ;\r\nV_62 |= F_22 ( V_61 ) ;\r\nF_9 ( V_64 , V_62 ) ;\r\nF_9 ( V_66 , V_59 ) ;\r\nF_9 ( V_67 , V_60 ) ;\r\nF_9 ( V_68 , 0 ) ;\r\n} else {\r\nV_62 = F_16 ( V_69 ) & ~ V_65 ;\r\nV_62 |= F_22 ( V_61 ) ;\r\nF_9 ( V_69 , V_62 ) ;\r\nF_9 ( V_70 , V_59 ) ;\r\nF_9 ( V_71 , V_60 ) ;\r\nF_9 ( V_68 , 1 ) ;\r\n}\r\n} else {\r\nif ( V_28 -> V_63 == 0 ) {\r\nF_9 ( V_66 , V_57 * 100 ) ;\r\nF_9 ( V_67 , clock * 100 ) ;\r\nF_9 ( V_68 , 0 ) ;\r\n} else {\r\nF_9 ( V_70 , V_57 * 100 ) ;\r\nF_9 ( V_71 , clock * 100 ) ;\r\nF_9 ( V_68 , 1 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_23 ( struct V_18 * V_19 )\r\n{\r\nstruct V_22 * V_23 = V_19 -> V_21 -> V_24 ;\r\nstruct V_72 * V_73 ;\r\nstruct V_74 * V_74 = NULL ;\r\nT_5 V_75 ;\r\nT_2 * V_76 ;\r\nint V_77 ;\r\nF_24 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_73 -> V_19 == V_19 ) {\r\nV_74 = F_25 ( V_73 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_74 ) {\r\nF_26 ( L_4 ) ;\r\nreturn;\r\n}\r\nV_77 = F_27 ( V_74 -> V_78 , & V_76 ) ;\r\nif ( V_77 < 0 ) {\r\nF_26 ( L_5 , V_77 ) ;\r\nreturn;\r\n}\r\nV_75 = F_16 ( V_79 ) ;\r\nV_75 &= ~ ( V_80 | V_81 ) ;\r\nV_75 |= V_82 ;\r\nif ( V_77 )\r\nV_75 |= F_28 ( V_76 [ 0 ] ) ;\r\nelse\r\nV_75 |= F_28 ( 5 ) ;\r\nF_9 ( V_79 , V_75 ) ;\r\nF_29 ( V_76 ) ;\r\n}\r\nstatic void F_30 ( struct V_18 * V_19 )\r\n{\r\nstruct V_22 * V_23 = V_19 -> V_21 -> V_24 ;\r\nstruct V_72 * V_73 ;\r\nstruct V_74 * V_74 = NULL ;\r\nstruct V_83 * V_84 ;\r\nint V_10 , V_77 ;\r\nstatic const T_6 V_85 [] [ 2 ] = {\r\n{ V_86 , V_87 } ,\r\n{ V_88 , V_89 } ,\r\n{ V_90 , V_91 } ,\r\n{ V_92 , V_93 } ,\r\n{ V_94 , V_95 } ,\r\n{ V_96 , V_97 } ,\r\n{ V_98 , V_99 } ,\r\n{ V_100 , V_101 } ,\r\n{ V_102 , V_103 } ,\r\n{ V_104 , V_105 } ,\r\n{ V_106 , V_107 } ,\r\n{ V_108 , V_109 } ,\r\n} ;\r\nF_24 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_73 -> V_19 == V_19 ) {\r\nV_74 = F_25 ( V_73 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_74 ) {\r\nF_26 ( L_4 ) ;\r\nreturn;\r\n}\r\nV_77 = F_31 ( V_74 -> V_78 , & V_84 ) ;\r\nif ( V_77 < 0 ) {\r\nF_26 ( L_6 , V_77 ) ;\r\nreturn;\r\n}\r\nF_32 ( ! V_84 ) ;\r\nfor ( V_10 = 0 ; V_10 < F_6 ( V_85 ) ; V_10 ++ ) {\r\nT_5 V_54 = 0 ;\r\nT_2 V_110 = 0 ;\r\nint V_111 = - 1 ;\r\nint V_112 ;\r\nfor ( V_112 = 0 ; V_112 < V_77 ; V_112 ++ ) {\r\nstruct V_83 * V_113 = & V_84 [ V_112 ] ;\r\nif ( V_113 -> V_114 == V_85 [ V_10 ] [ 1 ] ) {\r\nif ( V_113 -> V_115 > V_111 ) {\r\nV_54 = F_33 ( V_113 -> V_115 ) |\r\nF_34 ( V_113 -> V_116 ) |\r\nF_35 ( V_113 -> V_3 ) ;\r\nV_111 = V_113 -> V_115 ;\r\n}\r\nif ( V_113 -> V_114 == V_87 )\r\nV_110 |= V_113 -> V_3 ;\r\nelse\r\nbreak;\r\n}\r\n}\r\nV_54 |= F_36 ( V_110 ) ;\r\nF_9 ( V_85 [ V_10 ] [ 0 ] , V_54 ) ;\r\n}\r\nF_29 ( V_84 ) ;\r\n}\r\nvoid F_37 ( struct V_18 * V_19 , struct V_117 * V_118 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_2 V_38 [ V_119 + V_120 ] ;\r\nstruct V_121 V_40 ;\r\nT_1 V_30 ;\r\nT_7 V_122 ;\r\nif ( ! V_28 || ! V_28 -> V_31 )\r\nreturn;\r\nif ( ! V_28 -> V_31 -> V_51 )\r\nreturn;\r\nV_30 = V_28 -> V_31 -> V_30 ;\r\nV_28 -> V_31 -> V_123 = F_38 ( V_23 ) ;\r\nF_39 ( V_23 , V_28 -> V_31 -> V_123 , false ) ;\r\nF_20 ( V_19 , V_118 -> clock ) ;\r\nF_9 ( V_124 + V_30 ,\r\nV_125 ) ;\r\nF_9 ( V_126 + V_30 , 0x1000 ) ;\r\nif ( F_21 ( V_23 ) ) {\r\nF_9 ( V_56 + V_30 ,\r\nF_40 ( 1 ) |\r\nF_41 ( 3 ) ) ;\r\nF_9 ( V_127 + V_30 ,\r\nV_128 |\r\nV_129 ) ;\r\n} else {\r\nF_9 ( V_56 + V_30 ,\r\nV_130 |\r\nF_40 ( 1 ) |\r\nF_41 ( 3 ) |\r\nV_131 ) ;\r\n}\r\nif ( F_21 ( V_23 ) ) {\r\nF_23 ( V_19 ) ;\r\nF_30 ( V_19 ) ;\r\n}\r\nF_9 ( V_132 + V_30 ,\r\nV_133 |\r\nV_134 ) ;\r\nF_9 ( V_124 + V_30 ,\r\nV_125 |\r\nV_135 |\r\nV_136 ) ;\r\nF_9 ( V_137 + V_30 ,\r\nV_138 |\r\nV_139 |\r\nV_140 |\r\nV_141 ) ;\r\nF_9 ( V_142 + V_30 ,\r\nF_42 ( 2 ) |\r\nF_43 ( 2 ) ) ;\r\nF_9 ( V_143 + V_30 , 0 ) ;\r\nV_122 = F_44 ( & V_40 , V_118 ) ;\r\nif ( V_122 < 0 ) {\r\nF_26 ( L_7 , V_122 ) ;\r\nreturn;\r\n}\r\nV_122 = F_45 ( & V_40 , V_38 , sizeof( V_38 ) ) ;\r\nif ( V_122 < 0 ) {\r\nF_26 ( L_8 , V_122 ) ;\r\nreturn;\r\n}\r\nF_13 ( V_19 , V_38 , sizeof( V_38 ) ) ;\r\nF_7 ( V_19 , V_118 -> clock ) ;\r\nF_9 ( V_144 + V_30 , 0x00FFFFFF ) ;\r\nF_9 ( V_145 + V_30 , 0x007FFFFF ) ;\r\nF_9 ( V_146 + V_30 , 0x00000001 ) ;\r\nF_9 ( V_147 + V_30 , 0x00000001 ) ;\r\nF_18 ( V_19 ) ;\r\nF_39 ( V_23 , V_28 -> V_31 -> V_123 , true ) ;\r\n}\r\nvoid F_46 ( struct V_18 * V_19 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nstruct V_148 V_149 = F_47 ( V_23 ) ;\r\nT_4 V_38 [ V_119 + V_150 ] ;\r\nstruct V_151 V_40 ;\r\nT_1 V_30 ;\r\nT_1 V_152 ;\r\nT_7 V_122 ;\r\nif ( ! V_28 -> V_31 || ! V_28 -> V_31 -> V_51 )\r\nreturn;\r\nV_30 = V_28 -> V_31 -> V_30 ;\r\nF_4 ( L_9 ,\r\nF_15 ( V_19 ) ? L_10 : L_11 ,\r\nV_149 . V_115 , V_149 . V_153 , V_149 . V_154 ) ;\r\nF_4 ( L_12 ,\r\n( int ) V_149 . V_155 , ( int ) V_149 . V_156 ) ;\r\nV_152 = 0 ;\r\nif ( V_149 . V_155 & V_157 )\r\nV_152 |= 1 << 0 ;\r\nif ( V_149 . V_155 & V_158 )\r\nV_152 |= 1 << 1 ;\r\nif ( V_149 . V_155 & V_159 )\r\nV_152 |= 1 << 2 ;\r\nif ( V_149 . V_155 & V_160 )\r\nV_152 |= 1 << 3 ;\r\nV_152 |= F_48 ( V_149 . V_156 ) ;\r\nswitch ( V_149 . V_153 ) {\r\ncase 32000 :\r\nV_152 |= F_49 ( 0x3 ) ;\r\nbreak;\r\ncase 44100 :\r\nV_152 |= F_49 ( 0x0 ) ;\r\nbreak;\r\ncase 48000 :\r\nV_152 |= F_49 ( 0x2 ) ;\r\nbreak;\r\ncase 88200 :\r\nV_152 |= F_49 ( 0x8 ) ;\r\nbreak;\r\ncase 96000 :\r\nV_152 |= F_49 ( 0xa ) ;\r\nbreak;\r\ncase 176400 :\r\nV_152 |= F_49 ( 0xc ) ;\r\nbreak;\r\ncase 192000 :\r\nV_152 |= F_49 ( 0xe ) ;\r\nbreak;\r\n}\r\nF_9 ( V_161 + V_30 , V_152 ) ;\r\nV_152 = 0 ;\r\nswitch ( V_149 . V_154 ) {\r\ncase 16 :\r\nV_152 |= F_50 ( 0x2 ) ;\r\nbreak;\r\ncase 20 :\r\nV_152 |= F_50 ( 0x3 ) ;\r\nbreak;\r\ncase 24 :\r\nV_152 |= F_50 ( 0xb ) ;\r\nbreak;\r\n}\r\nif ( V_149 . V_155 & V_162 )\r\nV_152 |= 0x5 << 16 ;\r\nF_19 ( V_163 + V_30 , V_152 , ~ 0x5000f ) ;\r\nV_122 = F_51 ( & V_40 ) ;\r\nif ( V_122 < 0 ) {\r\nF_26 ( L_13 ) ;\r\nreturn;\r\n}\r\nV_40 . V_115 = V_149 . V_115 ;\r\nV_122 = F_52 ( & V_40 , V_38 , sizeof( V_38 ) ) ;\r\nif ( V_122 < 0 ) {\r\nF_26 ( L_14 ) ;\r\nreturn;\r\n}\r\nF_14 ( V_19 , V_38 , sizeof( V_38 ) ) ;\r\nF_18 ( V_19 ) ;\r\n}\r\nvoid F_53 ( struct V_18 * V_19 , bool V_164 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_5 V_165 = V_166 ;\r\nif ( ! V_28 || ! V_28 -> V_31 )\r\nreturn;\r\nif ( V_164 && V_28 -> V_31 -> V_51 )\r\nreturn;\r\nif ( ! V_164 && ! V_28 -> V_31 -> V_51 )\r\nreturn;\r\nif ( ! F_54 ( V_23 ) ) {\r\nif ( V_164 )\r\nV_165 |= V_167 ;\r\nswitch ( V_26 -> V_168 ) {\r\ncase V_169 :\r\nif ( V_164 ) {\r\nF_55 ( V_170 , V_171 ) ;\r\nV_165 |= F_56 ( V_172 ) ;\r\n} else {\r\nF_57 ( V_170 , ~ V_171 ) ;\r\n}\r\nbreak;\r\ncase V_173 :\r\nif ( V_164 ) {\r\nF_55 ( V_174 , V_175 ) ;\r\nV_165 |= F_56 ( V_176 ) ;\r\n} else {\r\nF_57 ( V_174 , ~ V_175 ) ;\r\n}\r\nbreak;\r\ncase V_177 :\r\nif ( V_164 ) {\r\nF_55 ( V_178 , V_179 ) ;\r\nV_165 |= F_56 ( V_180 ) ;\r\n} else {\r\nF_57 ( V_178 , ~ V_179 ) ;\r\n}\r\nbreak;\r\ncase V_181 :\r\nif ( V_164 )\r\nV_165 |= F_56 ( V_182 ) ;\r\nbreak;\r\ndefault:\r\nF_58 ( V_23 -> V_21 , L_15 ,\r\nV_26 -> V_168 ) ;\r\nbreak;\r\n}\r\nF_9 ( V_183 + V_28 -> V_31 -> V_30 , V_165 ) ;\r\n}\r\nif ( V_23 -> V_184 . V_185 ) {\r\nif ( V_164 )\r\nF_59 ( V_23 , V_28 -> V_31 -> V_186 ) ;\r\nelse\r\nF_60 ( V_23 , V_28 -> V_31 -> V_186 ) ;\r\n}\r\nV_28 -> V_31 -> V_51 = V_164 ;\r\nF_4 ( L_16 ,\r\nV_164 ? L_17 : L_18 , V_28 -> V_31 -> V_30 , V_26 -> V_168 ) ;\r\n}
