// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha256_transform (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ctx_state_0_read,
        ctx_state_1_read,
        ctx_state_2_read,
        ctx_state_3_read,
        ctx_state_4_read,
        ctx_state_5_read,
        ctx_state_6_read,
        ctx_state_7_read,
        data_address0,
        data_ce0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_state1 = 11'b1;
parameter    ap_ST_fsm_state2 = 11'b10;
parameter    ap_ST_fsm_state3 = 11'b100;
parameter    ap_ST_fsm_state4 = 11'b1000;
parameter    ap_ST_fsm_state5 = 11'b10000;
parameter    ap_ST_fsm_state6 = 11'b100000;
parameter    ap_ST_fsm_state7 = 11'b1000000;
parameter    ap_ST_fsm_state8 = 11'b10000000;
parameter    ap_ST_fsm_state9 = 11'b100000000;
parameter    ap_ST_fsm_state10 = 11'b1000000000;
parameter    ap_ST_fsm_state11 = 11'b10000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv7_10 = 7'b10000;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv6_2 = 6'b10;
parameter    ap_const_lv6_3 = 6'b11;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_7E = 7'b1111110;
parameter    ap_const_lv7_79 = 7'b1111001;
parameter    ap_const_lv7_71 = 7'b1110001;
parameter    ap_const_lv7_70 = 7'b1110000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_16 = 32'b10110;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] ctx_state_0_read;
input  [31:0] ctx_state_1_read;
input  [31:0] ctx_state_2_read;
input  [31:0] ctx_state_3_read;
input  [31:0] ctx_state_4_read;
input  [31:0] ctx_state_5_read;
input  [31:0] ctx_state_6_read;
input  [31:0] ctx_state_7_read;
output  [5:0] data_address0;
output   data_ce0;
input  [7:0] data_q0;
output  [5:0] data_address1;
output   data_ce1;
input  [7:0] data_q1;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] data_address0;
reg data_ce0;
reg[5:0] data_address1;
reg data_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[31:0] ap_return_4;
reg[31:0] ap_return_5;
reg[31:0] ap_return_6;
reg[31:0] ap_return_7;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
wire   [5:0] k_address0;
reg    k_ce0;
wire   [31:0] k_q0;
wire   [31:0] m_q0;
reg   [31:0] reg_430;
wire   [0:0] ap_CS_fsm_state6;
wire   [0:0] ap_CS_fsm_state7;
wire   [4:0] tmp_9_fu_440_p2;
reg   [4:0] tmp_9_reg_1125;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] tmp_fu_434_p2;
wire   [5:0] tmp_13_fu_451_p1;
reg   [5:0] tmp_13_reg_1135;
wire   [6:0] j_1_fu_466_p2;
reg   [6:0] j_1_reg_1146;
reg   [7:0] data_load_reg_1151;
wire   [0:0] ap_CS_fsm_state3;
reg   [7:0] data_load_1_reg_1156;
wire   [0:0] ap_CS_fsm_state5;
wire   [0:0] exitcond_fu_508_p2;
wire   [31:0] m_q1;
reg   [31:0] m_load_1_reg_1184;
wire   [31:0] tmp5_fu_698_p2;
reg   [31:0] tmp5_reg_1199;
wire   [6:0] i_3_fu_720_p2;
wire   [0:0] ap_CS_fsm_state8;
wire   [6:0] i_4_fu_732_p2;
reg   [6:0] i_4_reg_1212;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] tmp_38_fu_726_p2;
wire   [31:0] tmp10_fu_852_p2;
reg   [31:0] tmp10_reg_1227;
wire   [31:0] tmp_67_fu_876_p2;
reg   [31:0] tmp_67_reg_1232;
wire   [31:0] t1_fu_976_p2;
reg   [31:0] t1_reg_1237;
wire   [0:0] ap_CS_fsm_state10;
wire   [31:0] e_fu_1059_p2;
wire   [0:0] ap_CS_fsm_state11;
wire   [31:0] a_fu_1068_p2;
reg   [5:0] m_address0;
reg    m_ce0;
reg    m_we0;
wire   [31:0] m_d0;
reg   [5:0] m_address1;
reg    m_ce1;
reg    m_we1;
wire   [31:0] m_d1;
reg   [4:0] i_reg_299;
wire   [0:0] ap_CS_fsm_state4;
reg   [6:0] j_reg_311;
reg   [6:0] i_1_reg_322;
reg   [31:0] h_reg_343;
reg   [31:0] h1_reg_334;
reg   [31:0] g_reg_354;
reg   [31:0] f_reg_365;
reg   [31:0] d_reg_386;
reg   [31:0] d1_reg_376;
reg   [31:0] c_reg_397;
reg   [31:0] b_reg_408;
reg   [6:0] i_2_reg_419;
wire   [63:0] tmp_8_fu_446_p1;
wire   [63:0] tmp_2_fu_461_p1;
wire   [63:0] tmp_6_fu_477_p1;
wire   [63:0] tmp_7_fu_487_p1;
wire   [63:0] tmp_4_fu_503_p1;
wire   [63:0] tmp_11_fu_520_p1;
wire   [63:0] tmp_22_fu_531_p1;
wire   [63:0] tmp_24_fu_542_p1;
wire   [63:0] tmp_35_fu_553_p1;
wire   [63:0] tmp_37_fu_715_p1;
wire   [63:0] tmp_53_fu_840_p1;
wire   [5:0] tmp_1_fu_455_p2;
wire   [5:0] tmp_5_fu_472_p2;
wire   [5:0] tmp_3_fu_482_p2;
wire   [6:0] tmp_10_fu_514_p2;
wire   [6:0] tmp_21_fu_525_p2;
wire   [6:0] tmp_23_fu_536_p2;
wire   [6:0] tmp_34_fu_547_p2;
wire   [16:0] tmp_16_fu_568_p1;
wire   [14:0] tmp_12_fu_558_p4;
wire   [18:0] tmp_26_fu_590_p1;
wire   [12:0] tmp_15_fu_580_p4;
wire   [21:0] tmp_18_fu_602_p4;
wire   [31:0] tmp_19_fu_612_p1;
wire   [31:0] tmp_17_fu_594_p3;
wire   [31:0] tmp2_fu_616_p2;
wire   [31:0] tmp_14_fu_572_p3;
wire   [6:0] tmp_29_fu_638_p1;
wire   [24:0] tmp_25_fu_628_p4;
wire   [17:0] tmp_40_fu_660_p1;
wire   [13:0] tmp_28_fu_650_p4;
wire   [28:0] tmp_31_fu_672_p4;
wire   [31:0] tmp_32_fu_682_p1;
wire   [31:0] tmp_30_fu_664_p3;
wire   [31:0] tmp3_fu_686_p2;
wire   [31:0] tmp_27_fu_642_p3;
wire   [31:0] tmp_20_fu_622_p2;
wire   [31:0] tmp_33_fu_692_p2;
wire   [31:0] tmp4_fu_704_p2;
wire   [5:0] tmp_43_fu_748_p1;
wire   [25:0] tmp_39_fu_738_p4;
wire   [10:0] tmp_46_fu_770_p1;
wire   [20:0] tmp_42_fu_760_p4;
wire   [24:0] tmp_55_fu_792_p1;
wire   [6:0] tmp_45_fu_782_p4;
wire   [31:0] tmp_41_fu_752_p3;
wire   [31:0] tmp_44_fu_774_p3;
wire   [31:0] tmp6_fu_804_p2;
wire   [31:0] tmp_47_fu_796_p3;
wire   [31:0] tmp_50_fu_822_p2;
wire   [31:0] tmp_49_fu_816_p2;
wire   [31:0] tmp_51_fu_828_p2;
wire   [31:0] tmp_48_fu_810_p2;
wire   [31:0] tmp_52_fu_834_p2;
wire   [31:0] tmp11_fu_846_p2;
wire   [31:0] tmp_64_fu_858_p2;
wire   [31:0] tmp_65_fu_864_p2;
wire   [31:0] tmp_66_fu_870_p2;
wire   [31:0] ctx_state_fu_882_p2;
wire   [31:0] ctx_state_1_fu_887_p2;
wire   [31:0] ctx_state_2_fu_892_p2;
wire   [31:0] ctx_state_3_fu_897_p2;
wire   [31:0] ctx_state_4_fu_902_p2;
wire   [31:0] ctx_state_5_fu_907_p2;
wire   [31:0] ctx_state_6_fu_912_p2;
wire   [31:0] ctx_state_7_fu_917_p2;
wire   [31:0] tmp9_fu_970_p2;
wire   [1:0] tmp_58_fu_991_p1;
wire   [29:0] tmp_54_fu_981_p4;
wire   [12:0] tmp_61_fu_1013_p1;
wire   [18:0] tmp_57_fu_1003_p4;
wire   [21:0] tmp_68_fu_1035_p1;
wire   [9:0] tmp_60_fu_1025_p4;
wire   [31:0] tmp_56_fu_995_p3;
wire   [31:0] tmp_59_fu_1017_p3;
wire   [31:0] tmp12_fu_1047_p2;
wire   [31:0] tmp_62_fu_1039_p3;
wire   [31:0] tmp13_fu_1064_p2;
wire   [31:0] tmp_63_fu_1053_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_return_4_preg;
reg   [31:0] ap_return_5_preg;
reg   [31:0] ap_return_6_preg;
reg   [31:0] ap_return_7_preg;
reg   [10:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'b1;
#0 ap_return_0_preg = 32'b00000000000000000000000000000000;
#0 ap_return_1_preg = 32'b00000000000000000000000000000000;
#0 ap_return_2_preg = 32'b00000000000000000000000000000000;
#0 ap_return_3_preg = 32'b00000000000000000000000000000000;
#0 ap_return_4_preg = 32'b00000000000000000000000000000000;
#0 ap_return_5_preg = 32'b00000000000000000000000000000000;
#0 ap_return_6_preg = 32'b00000000000000000000000000000000;
#0 ap_return_7_preg = 32'b00000000000000000000000000000000;
end

sha256_transform_k #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_address0),
    .ce0(k_ce0),
    .q0(k_q0)
);

sha256_transform_m #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
m_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m_address0),
    .ce0(m_ce0),
    .we0(m_we0),
    .d0(m_d0),
    .q0(m_q0),
    .address1(m_address1),
    .ce1(m_ce1),
    .we1(m_we1),
    .d1(m_d1),
    .q1(m_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_0_preg <= ctx_state_fu_882_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_1_preg <= ctx_state_1_fu_887_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_2_preg <= ctx_state_2_fu_892_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_3_preg <= ctx_state_3_fu_897_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_4_preg <= ctx_state_4_fu_902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_5_preg <= ctx_state_5_fu_907_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_6_preg <= ctx_state_6_fu_912_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= ap_const_lv32_0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
            ap_return_7_preg <= ctx_state_7_fu_917_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        b_reg_408 <= ctx_state_0_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_reg_408 <= a_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        c_reg_397 <= ctx_state_1_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        c_reg_397 <= b_reg_408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        d1_reg_376 <= ctx_state_3_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        d1_reg_376 <= d_reg_386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        d_reg_386 <= ctx_state_2_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        d_reg_386 <= c_reg_397;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        f_reg_365 <= ctx_state_4_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        f_reg_365 <= e_fu_1059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        g_reg_354 <= ctx_state_5_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        g_reg_354 <= f_reg_365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        h1_reg_334 <= ctx_state_7_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        h1_reg_334 <= h_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        h_reg_343 <= ctx_state_6_read;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        h_reg_343 <= g_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(tmp_fu_434_p2 == 1'b0))) begin
        i_1_reg_322 <= ap_const_lv7_10;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_1_reg_322 <= i_3_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == exitcond_fu_508_p2))) begin
        i_2_reg_419 <= ap_const_lv7_0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        i_2_reg_419 <= i_4_reg_1212;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_299 <= tmp_9_reg_1125;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_299 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_311 <= j_1_reg_1146;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_311 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_load_1_reg_1156 <= data_q1;
        data_load_reg_1151 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_4_reg_1212 <= i_4_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_434_p2 == 1'b0))) begin
        j_1_reg_1146 <= j_1_fu_466_p2;
        tmp_13_reg_1135 <= tmp_13_fu_451_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m_load_1_reg_1184 <= m_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_430 <= m_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t1_reg_1237 <= t1_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == tmp_38_fu_726_p2))) begin
        tmp10_reg_1227 <= tmp10_fu_852_p2;
        tmp_67_reg_1232 <= tmp_67_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp5_reg_1199 <= tmp5_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_9_reg_1125 <= tmp_9_fu_440_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | ((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_0 = ctx_state_fu_882_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_1 = ctx_state_1_fu_887_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_2 = ctx_state_2_fu_892_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_3 = ctx_state_3_fu_897_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_4 = ctx_state_4_fu_902_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_5 = ctx_state_5_fu_907_p2;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_6 = ctx_state_6_fu_912_p2;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_38_fu_726_p2))) begin
        ap_return_7 = ctx_state_7_fu_917_p2;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_address0 = tmp_6_fu_477_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_address0 = tmp_8_fu_446_p1;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_address1 = tmp_7_fu_487_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_address1 = tmp_2_fu_461_p1;
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        k_ce0 = 1'b1;
    end else begin
        k_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        m_address0 = tmp_53_fu_840_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m_address0 = tmp_35_fu_553_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m_address0 = tmp_11_fu_520_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        m_address0 = tmp_4_fu_503_p1;
    end else begin
        m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m_address1 = tmp_37_fu_715_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m_address1 = tmp_24_fu_542_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m_address1 = tmp_22_fu_531_p1;
    end else begin
        m_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4))) begin
        m_ce0 = 1'b1;
    end else begin
        m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8))) begin
        m_ce1 = 1'b1;
    end else begin
        m_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        m_we0 = 1'b1;
    end else begin
        m_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m_we1 = 1'b1;
    end else begin
        m_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(tmp_fu_434_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state5 : begin
            if (~(1'b0 == exitcond_fu_508_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state9 : begin
            if (~(1'b0 == tmp_38_fu_726_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_1068_p2 = (tmp13_fu_1064_p2 + tmp_63_fu_1053_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_8];

assign ctx_state_1_fu_887_p2 = (c_reg_397 + ctx_state_1_read);

assign ctx_state_2_fu_892_p2 = (d_reg_386 + ctx_state_2_read);

assign ctx_state_3_fu_897_p2 = (d1_reg_376 + ctx_state_3_read);

assign ctx_state_4_fu_902_p2 = (f_reg_365 + ctx_state_4_read);

assign ctx_state_5_fu_907_p2 = (g_reg_354 + ctx_state_5_read);

assign ctx_state_6_fu_912_p2 = (h_reg_343 + ctx_state_6_read);

assign ctx_state_7_fu_917_p2 = (h1_reg_334 + ctx_state_7_read);

assign ctx_state_fu_882_p2 = (b_reg_408 + ctx_state_0_read);

assign e_fu_1059_p2 = (t1_reg_1237 + d1_reg_376);

assign exitcond_fu_508_p2 = ((i_1_reg_322 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign i_3_fu_720_p2 = (ap_const_lv7_1 + i_1_reg_322);

assign i_4_fu_732_p2 = (i_2_reg_419 + ap_const_lv7_1);

assign j_1_fu_466_p2 = (ap_const_lv7_4 + j_reg_311);

assign k_address0 = tmp_53_fu_840_p1;

assign m_d0 = {{{{data_load_reg_1151}, {data_load_1_reg_1156}}, {data_q0}}, {data_q1}};

assign m_d1 = (tmp5_reg_1199 + tmp4_fu_704_p2);

assign t1_fu_976_p2 = (tmp10_reg_1227 + tmp9_fu_970_p2);

assign tmp10_fu_852_p2 = (tmp11_fu_846_p2 + h1_reg_334);

assign tmp11_fu_846_p2 = (tmp_48_fu_810_p2 + tmp_52_fu_834_p2);

assign tmp12_fu_1047_p2 = (tmp_56_fu_995_p3 ^ tmp_59_fu_1017_p3);

assign tmp13_fu_1064_p2 = (tmp_67_reg_1232 + t1_reg_1237);

assign tmp2_fu_616_p2 = (tmp_19_fu_612_p1 ^ tmp_17_fu_594_p3);

assign tmp3_fu_686_p2 = (tmp_32_fu_682_p1 ^ tmp_30_fu_664_p3);

assign tmp4_fu_704_p2 = (m_load_1_reg_1184 + reg_430);

assign tmp5_fu_698_p2 = (tmp_20_fu_622_p2 + tmp_33_fu_692_p2);

assign tmp6_fu_804_p2 = (tmp_41_fu_752_p3 ^ tmp_44_fu_774_p3);

assign tmp9_fu_970_p2 = (k_q0 + m_q0);

assign tmp_10_fu_514_p2 = ($signed(ap_const_lv7_7E) + $signed(i_1_reg_322));

assign tmp_11_fu_520_p1 = tmp_10_fu_514_p2;

assign tmp_12_fu_558_p4 = {{reg_430[ap_const_lv32_1F : ap_const_lv32_11]}};

assign tmp_13_fu_451_p1 = j_reg_311[5:0];

assign tmp_14_fu_572_p3 = {{tmp_16_fu_568_p1}, {tmp_12_fu_558_p4}};

assign tmp_15_fu_580_p4 = {{reg_430[ap_const_lv32_1F : ap_const_lv32_13]}};

assign tmp_16_fu_568_p1 = reg_430[16:0];

assign tmp_17_fu_594_p3 = {{tmp_26_fu_590_p1}, {tmp_15_fu_580_p4}};

assign tmp_18_fu_602_p4 = {{reg_430[ap_const_lv32_1F : ap_const_lv32_A]}};

assign tmp_19_fu_612_p1 = tmp_18_fu_602_p4;

assign tmp_1_fu_455_p2 = (tmp_13_fu_451_p1 | ap_const_lv6_1);

assign tmp_20_fu_622_p2 = (tmp2_fu_616_p2 ^ tmp_14_fu_572_p3);

assign tmp_21_fu_525_p2 = ($signed(ap_const_lv7_79) + $signed(i_1_reg_322));

assign tmp_22_fu_531_p1 = tmp_21_fu_525_p2;

assign tmp_23_fu_536_p2 = ($signed(ap_const_lv7_71) + $signed(i_1_reg_322));

assign tmp_24_fu_542_p1 = tmp_23_fu_536_p2;

assign tmp_25_fu_628_p4 = {{m_q1[ap_const_lv32_1F : ap_const_lv32_7]}};

assign tmp_26_fu_590_p1 = reg_430[18:0];

assign tmp_27_fu_642_p3 = {{tmp_29_fu_638_p1}, {tmp_25_fu_628_p4}};

assign tmp_28_fu_650_p4 = {{m_q1[ap_const_lv32_1F : ap_const_lv32_12]}};

assign tmp_29_fu_638_p1 = m_q1[6:0];

assign tmp_2_fu_461_p1 = tmp_1_fu_455_p2;

assign tmp_30_fu_664_p3 = {{tmp_40_fu_660_p1}, {tmp_28_fu_650_p4}};

assign tmp_31_fu_672_p4 = {{m_q1[ap_const_lv32_1F : ap_const_lv32_3]}};

assign tmp_32_fu_682_p1 = tmp_31_fu_672_p4;

assign tmp_33_fu_692_p2 = (tmp3_fu_686_p2 ^ tmp_27_fu_642_p3);

assign tmp_34_fu_547_p2 = ($signed(ap_const_lv7_70) + $signed(i_1_reg_322));

assign tmp_35_fu_553_p1 = tmp_34_fu_547_p2;

assign tmp_37_fu_715_p1 = i_1_reg_322;

assign tmp_38_fu_726_p2 = ((i_2_reg_419 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign tmp_39_fu_738_p4 = {{f_reg_365[ap_const_lv32_1F : ap_const_lv32_6]}};

assign tmp_3_fu_482_p2 = (tmp_13_reg_1135 | ap_const_lv6_3);

assign tmp_40_fu_660_p1 = m_q1[17:0];

assign tmp_41_fu_752_p3 = {{tmp_43_fu_748_p1}, {tmp_39_fu_738_p4}};

assign tmp_42_fu_760_p4 = {{f_reg_365[ap_const_lv32_1F : ap_const_lv32_B]}};

assign tmp_43_fu_748_p1 = f_reg_365[5:0];

assign tmp_44_fu_774_p3 = {{tmp_46_fu_770_p1}, {tmp_42_fu_760_p4}};

assign tmp_45_fu_782_p4 = {{f_reg_365[ap_const_lv32_1F : ap_const_lv32_19]}};

assign tmp_46_fu_770_p1 = f_reg_365[10:0];

assign tmp_47_fu_796_p3 = {{tmp_55_fu_792_p1}, {tmp_45_fu_782_p4}};

assign tmp_48_fu_810_p2 = (tmp6_fu_804_p2 ^ tmp_47_fu_796_p3);

assign tmp_49_fu_816_p2 = (f_reg_365 & g_reg_354);

assign tmp_4_fu_503_p1 = i_reg_299;

assign tmp_50_fu_822_p2 = (f_reg_365 ^ ap_const_lv32_FFFFFFFF);

assign tmp_51_fu_828_p2 = (h_reg_343 & tmp_50_fu_822_p2);

assign tmp_52_fu_834_p2 = (tmp_49_fu_816_p2 ^ tmp_51_fu_828_p2);

assign tmp_53_fu_840_p1 = i_2_reg_419;

assign tmp_54_fu_981_p4 = {{b_reg_408[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_55_fu_792_p1 = f_reg_365[24:0];

assign tmp_56_fu_995_p3 = {{tmp_58_fu_991_p1}, {tmp_54_fu_981_p4}};

assign tmp_57_fu_1003_p4 = {{b_reg_408[ap_const_lv32_1F : ap_const_lv32_D]}};

assign tmp_58_fu_991_p1 = b_reg_408[1:0];

assign tmp_59_fu_1017_p3 = {{tmp_61_fu_1013_p1}, {tmp_57_fu_1003_p4}};

assign tmp_5_fu_472_p2 = (tmp_13_reg_1135 | ap_const_lv6_2);

assign tmp_60_fu_1025_p4 = {{b_reg_408[ap_const_lv32_1F : ap_const_lv32_16]}};

assign tmp_61_fu_1013_p1 = b_reg_408[12:0];

assign tmp_62_fu_1039_p3 = {{tmp_68_fu_1035_p1}, {tmp_60_fu_1025_p4}};

assign tmp_63_fu_1053_p2 = (tmp12_fu_1047_p2 ^ tmp_62_fu_1039_p3);

assign tmp_64_fu_858_p2 = (c_reg_397 ^ d_reg_386);

assign tmp_65_fu_864_p2 = (b_reg_408 & tmp_64_fu_858_p2);

assign tmp_66_fu_870_p2 = (c_reg_397 & d_reg_386);

assign tmp_67_fu_876_p2 = (tmp_65_fu_864_p2 ^ tmp_66_fu_870_p2);

assign tmp_68_fu_1035_p1 = b_reg_408[21:0];

assign tmp_6_fu_477_p1 = tmp_5_fu_472_p2;

assign tmp_7_fu_487_p1 = tmp_3_fu_482_p2;

assign tmp_8_fu_446_p1 = j_reg_311;

assign tmp_9_fu_440_p2 = (i_reg_299 + ap_const_lv5_1);

assign tmp_fu_434_p2 = ((i_reg_299 == ap_const_lv5_10) ? 1'b1 : 1'b0);

endmodule //sha256_transform
