#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 26 13:07:35 2022
# Process ID: 16352
# Current directory: C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/simpleALU/xsim_script.tcl}
# Log file: C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-482L3JE, OS: Windows, CPU Frequency: 3500 MHz, CPU Physical cores: 4, Host memory: 8531 MB
#-----------------------------------------------------------
source xsim.dir/simpleALU/xsim_script.tcl
# xsim {simpleALU} -autoloadwcfg -tclbatch {simpleALU.tcl}
Time resolution is 1 ps
source simpleALU.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "145000"
// RTL Simulation : 2 / 2 [n/a] @ "155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/simpleALU.autotb.v" Line 372
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov 26 13:07:42 2022...
