INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 8/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 8/clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
