# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ECE540FinalProject.srcs/sources_1/ip/clk_wiz_1" --include "../../../../ECE540FinalProject.srcs/sources_1/imports/hdl/core" --include "../../../../ECE540FinalProject.srcs/sources_1/imports/hdl/system" \
"../../../../ECE540FinalProject.srcs/sources_1/new/mhp_axdl362.v" \
"../../../../ECE540FinalProject.srcs/sim_1/new/adxl362test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
