
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

           Version F-2011.09-SP4 for amd64 -- Mar 02, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Starting shell in Topographical mode...
source -echo -verbose dc_setup.tcl
source -echo -verbose make_generated_vars.tcl
set DESIGN_NAME                 "gcdGCDUnit_rtl";
gcdGCDUnit_rtl
set STRIP_PATH                  "gcdTestHarness_rtl/gcd";
gcdTestHarness_rtl/gcd
set ADDITIONAL_SEARCH_PATH      "/home/ff/cs250/stdcells/synopsys-90nm/default/db /home/ff/cs250/install/vclib ../../../src";
/home/ff/cs250/stdcells/synopsys-90nm/default/db /home/ff/cs250/install/vclib ../../../src
set TARGET_LIBRARY_FILES        "cells.db cells_cg.db";
cells.db cells_cg.db
set MW_REFERENCE_LIB_DIRS       "/home/ff/cs250/stdcells/synopsys-90nm/default/mw/cells.mw";
/home/ff/cs250/stdcells/synopsys-90nm/default/mw/cells.mw
set TECH_FILE                   "/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/techfile.tf";
/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/techfile.tf
set MAP_FILE                    "/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/tech2itf.map";
/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/tech2itf.map
set TLUPLUS_MAX_FILE            "/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus";
/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus
set TLUPLUS_MIN_FILE            "/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus";
/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus
set ALIB_DIR                    "/home/ff/cs250/stdcells/synopsys-90nm/default/alib";
/home/ff/cs250/stdcells/synopsys-90nm/default/alib
set RTL_SOURCE_FILES            "gcdGCDUnitCtrl.v gcdGCDUnitDpath.v gcdGCDUnit_rtl.v";
gcdGCDUnitCtrl.v gcdGCDUnitDpath.v gcdGCDUnit_rtl.v
set DCRM_CONSTRAINTS_INPUT_FILE "constraints.tcl";
constraints.tcl
set REPORTS_DIR                 "reports";
reports
set RESULTS_DIR                 "results";
results
set CLOCK_PERIOD                "0.9";
0.9
0.9
source -echo -verbose common_setup.tcl
##########################################################################################
# Variables common to all RM scripts
# Script: common_setup.tcl
# Version: D-2010.03-SP1 (May 24, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
#YUNSUP: this is set by make_generated_vars.tcl
#set DESIGN_NAME                   ""  ;#  The name of the top-level design
set DESIGN_REF_DATA_PATH          ""  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path to
#  the common variables defined below.
#  Absolute paths are mandatory for hierarchical RM flow.
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
#YUNSUP: this is set by make_generated_vars.tcl
#set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
#YUNSUP: this is set by make_generated_vars.tcl
#set TARGET_LIBRARY_FILES          ""  ;#  Target technology logical libraries
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#YUNSUP: this is set by make_generated_vars.tcl
#set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the MW ref libs
#YUNSUP: this is set by make_generated_vars.tcl
#set TECH_FILE                     ""  ;#  Milkyway technology file
#set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
set MW_POWER_NET                "VDD" ;#
VDD
set MW_POWER_PORT               "VDD" ;#
VDD
set MW_GROUND_NET               "VSS" ;#
VSS
set MW_GROUND_PORT              "VSS" ;#
VSS
set MIN_ROUTING_LAYER            ""   ;# Min routing layer
set MAX_ROUTING_LAYER            ""   ;# Max routing layer
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multi-Voltage Common Variables
#
# Define the following MV common variables for the RM scripts for multi-voltage flows.
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set PD1_CELLS                    ""           ;# Instances to include in power domain/voltage area 1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
VDD1
set MW_POWER_PORT1               "VDD"        ;# Power port for voltage area 1
VDD
set PD2                          ""           ;# Name of power domain/voltage area  2
set PD2_CELLS                    ""           ;# Instances to include in power domain/voltage area 2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
VDD2
set MW_POWER_PORT2               "VDD"        ;# Power port for voltage area 2
VDD
set PD3                          ""           ;# Name of power domain/voltage area  3
set PD3_CELLS                    ""           ;# Instances to include in power domain/voltage area 3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
VDD3
set MW_POWER_PORT3               "VDD"        ;# Power port for voltage area 3
VDD
set PD4                          ""           ;# Name of power domain/voltage area  4
set PD4_CELLS                    ""           ;# Instances to include in power domain/voltage area 4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
VDD4
set MW_POWER_PORT4               "VDD"        ;# Power port for voltage area 4
VDD
VDD
source -echo -verbose dc_setup_filenames.tcl
#################################################################################
# Design Compiler Reference Methodology Filenames Setup
# Script: dc_setup_filenames.tcl
# Version: D-2010.03-SP1 (May 24, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# Use this file to customize the filenames used in the Design Compiler
# Reference Methodology scripts.  This file is designed to be sourced at the
# beginning of the dc_setup.tcl file after sourcing the common_setup.tcl file.
#
# Note that the variables presented in this file depend on the type of flow
# selected when generating the reference methodology files.
#
# Example.
#    If you set DFT flow as FALSE, you will not see DFT related filename
#    variables in this file.
#
# When reusing this file for different flows or newer release, ensure that
# all the required filename variables are defined.  One way to do this is
# to source the default dc_setup_filenames.tcl file and then override the
# default settings as needed for your design.
#
# The default values are backwards compatible with older
# Design Compiler Reference Methodology releases.
#
# Note: Care should be taken when modifying the names of output files
#       that are used in other scripts or tools.
#################################################################################
#################################################################################
# General Flow Files
#################################################################################
##########################
# Milkyway Library Names #
##########################
set DCRM_MW_LIBRARY_NAME				${DESIGN_NAME}_LIB
gcdGCDUnit_rtl_LIB
set DCRM_FINAL_MW_CEL_NAME				${DESIGN_NAME}_DCT
gcdGCDUnit_rtl_DCT
###############
# Input Files #
###############
set DCRM_SDC_INPUT_FILE					${DESIGN_NAME}.sdc
gcdGCDUnit_rtl.sdc
#YUNSUP: this is set by make_generated_vars.tcl
#set DCRM_CONSTRAINTS_INPUT_FILE				${DESIGN_NAME}.constraints.tcl
###########
# Reports #
###########
set DCRM_CONSISTENCY_CHECK_ENV_FILE			${DESIGN_NAME}.compile_ultra.env
gcdGCDUnit_rtl.compile_ultra.env
set DCRM_FINAL_QOR_REPORT				${DESIGN_NAME}.mapped.qor.rpt
gcdGCDUnit_rtl.mapped.qor.rpt
set DCRM_FINAL_TIMING_REPORT				${DESIGN_NAME}.mapped.timing.rpt
gcdGCDUnit_rtl.mapped.timing.rpt
set DCRM_FINAL_AREA_REPORT				${DESIGN_NAME}.mapped.area.rpt
gcdGCDUnit_rtl.mapped.area.rpt
set DCRM_FINAL_POWER_REPORT				${DESIGN_NAME}.mapped.power.rpt
gcdGCDUnit_rtl.mapped.power.rpt
set DCRM_FINAL_CLOCK_GATING_REPORT			${DESIGN_NAME}.mapped.clock_gating.rpt
gcdGCDUnit_rtl.mapped.clock_gating.rpt
################
# Output Files #
################
set DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE 		${DESIGN_NAME}.elab.ddc
gcdGCDUnit_rtl.elab.ddc
set DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE			${DESIGN_NAME}.compile_ultra.ddc
gcdGCDUnit_rtl.compile_ultra.ddc
set DCRM_FINAL_DDC_OUTPUT_FILE				${DESIGN_NAME}.mapped.ddc
gcdGCDUnit_rtl.mapped.ddc
set DCRM_FINAL_VERILOG_OUTPUT_FILE			${DESIGN_NAME}.mapped.v
gcdGCDUnit_rtl.mapped.v
set DCRM_FINAL_SDC_OUTPUT_FILE				${DESIGN_NAME}.mapped.sdc
gcdGCDUnit_rtl.mapped.sdc
#################################################################################
# DCT Flow Files
#################################################################################
###################
# DCT Input Files #
###################
set DCRM_DCT_DEF_INPUT_FILE				${DESIGN_NAME}.def
gcdGCDUnit_rtl.def
set DCRM_DCT_FLOORPLAN_INPUT_FILE			${DESIGN_NAME}.fp
gcdGCDUnit_rtl.fp
set DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE		${DESIGN_NAME}.physical_constraints.tcl
gcdGCDUnit_rtl.physical_constraints.tcl
###############
# DCT Reports #
###############
set DCRM_DCT_PHYSICAL_CONSTRAINTS_REPORT		${DESIGN_NAME}.physical_constraints.rpt
gcdGCDUnit_rtl.physical_constraints.rpt
set DCRM_DCT_FINAL_CONGESTION_REPORT			${DESIGN_NAME}.mapped.congestion.rpt
gcdGCDUnit_rtl.mapped.congestion.rpt
set DCRM_DCT_FINAL_CONGESTION_MAP_OUTPUT_FILE		${DESIGN_NAME}.mapped.congestion_map.png
gcdGCDUnit_rtl.mapped.congestion_map.png
set DCRM_DCT_FINAL_CONGESTION_MAP_WINDOW_OUTPUT_FILE	${DESIGN_NAME}.mapped.congestion_map_window.png
gcdGCDUnit_rtl.mapped.congestion_map_window.png
####################
# DCT Output Files #
####################
set DCRM_DCT_FLOORPLAN_OUTPUT_FILE			${DESIGN_NAME}.fp
gcdGCDUnit_rtl.fp
set DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE		${DESIGN_NAME}.mapped.fp
gcdGCDUnit_rtl.mapped.fp
set DCRM_DCT_FINAL_SPEF_OUTPUT_FILE			${DESIGN_NAME}.mapped.spef
gcdGCDUnit_rtl.mapped.spef
set DCRM_DCT_FINAL_SDF_OUTPUT_FILE			${DESIGN_NAME}.mapped.sdf
gcdGCDUnit_rtl.mapped.sdf
#################################################################################
# Formality Flow Files
#################################################################################
set DCRM_SVF_OUTPUT_FILE 				${DESIGN_NAME}.mapped.svf
gcdGCDUnit_rtl.mapped.svf
set FMRM_UNMATCHED_POINTS_REPORT			${DESIGN_NAME}.fmv_unmatched_points.rpt
gcdGCDUnit_rtl.fmv_unmatched_points.rpt
set FMRM_FAILING_SESSION_NAME				${DESIGN_NAME}
gcdGCDUnit_rtl
set FMRM_FAILING_POINTS_REPORT				${DESIGN_NAME}.fmv_failing_points.rpt
gcdGCDUnit_rtl.fmv_failing_points.rpt
set FMRM_ABORTED_POINTS_REPORT				${DESIGN_NAME}.fmv_aborted_points.rpt
gcdGCDUnit_rtl.fmv_aborted_points.rpt
set FMRM_ANALYZE_POINTS_REPORT				${DESIGN_NAME}.fmv_analyze_points.rpt
gcdGCDUnit_rtl.fmv_analyze_points.rpt
gcdGCDUnit_rtl.fmv_analyze_points.rpt
#################################################################################
# Design Compiler Top-Down Reference Methodology Setup
# Script: dc_setup.tcl
# Version: D-2010.03-SP1 (May 24, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# Setup Variables
#
# Modify settings in this section to customize your DC-RM run.
#################################################################################
# Portions of dc_setup.tcl may be used by other tools so do check for DC only commands
if {$synopsys_program_name == "dc_shell"}  {

  # Use the set_host_options command to enable multicore optimization to improve runtime.
  # Note that this feature has special usage and license requirements.  Please refer
  # to the "Support for Multicore Technology" section in the Design Compiler User Guide
  # for multicore usage guidelines.
  # Note: This is a DC Ultra feature and is not supported in DC Expert.

  # set_host_options -max_cores 4

  # Change alib_library_analysis_path to point to a central cache of analyzed libraries
  # to save some runtime and disk space.  The following setting only reflects the
  # the default value and should be changed to a central location for best results.

  set_app_var alib_library_analysis_path ${ALIB_DIR}

  # Add any additional DC variables needed here
}
/home/ff/cs250/stdcells/synopsys-90nm/default/alib
#YUNSUP: this is set by make_generated_vars.tcl
#set RTL_SOURCE_FILES  ""      ;# Enter the list of source RTL files if reading from RTL
# The following variables are used by scripts in dc_scripts to direct the location
# of the output files
#YUNSUP: this is set by make_generated_vars.tcl
#set REPORTS_DIR "reports"
#set RESULTS_DIR "results"
file mkdir ${REPORTS_DIR}
file mkdir ${RESULTS_DIR}
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
# Define all the library variables shared by all the front-end tools
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
. /home/ff/cs250/stdcells/synopsys-90nm/default/db /home/ff/cs250/install/vclib ../../../src . /home/ff/cs250/tools/synopsys/dc/current/libraries/syn /home/ff/cs250/tools/synopsys/dc/current/minpower/syn /home/ff/cs250/tools/synopsys/dc/current/dw/syn_ver /home/ff/cs250/tools/synopsys/dc/current/dw/sim_ver
# Milkyway variable settings
# Make sure to define the following Milkyway library variables
# mw_logic1_net, mw_logic0_net and mw_design_library are needed by write_milkyway
set_app_var mw_logic1_net ${MW_POWER_NET}
VDD
set_app_var mw_logic0_net ${MW_GROUND_NET}
VSS
set mw_reference_library ${MW_REFERENCE_LIB_DIRS}
/home/ff/cs250/stdcells/synopsys-90nm/default/mw/cells.mw
set mw_design_library ${DCRM_MW_LIBRARY_NAME}
gcdGCDUnit_rtl_LIB
set mw_site_name_mapping [list CORE unit Core unit core unit]
CORE unit Core unit core unit
# The remainder of the setup below should only be performed in Design Compiler
if {$synopsys_program_name == "dc_shell"}  {

  # Include all libraries for multi-Vth leakage power optimization

  set_app_var target_library ${TARGET_LIBRARY_FILES}
  set_app_var synthetic_library dw_foundation.sldb
  set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"

  # Set min libraries if they exist
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }

  if {[shell_is_in_topographical_mode]} {

    # Only create new Milkyway design library if it doesn't already exist
    if {![file isdirectory $mw_design_library ]} {
      create_mw_lib   -technology $TECH_FILE                       -mw_reference_library $mw_reference_library                       $mw_design_library
    } else {
      # If Milkyway design library already exists, ensure that it is consistent with specified Milkyway reference libraries
      set_mw_lib_reference $mw_design_library -mw_reference_library $mw_reference_library
    }

    open_mw_lib     $mw_design_library

    check_library

    set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE                        -min_tluplus $TLUPLUS_MIN_FILE                        -tech2itf_map $MAP_FILE

    check_tlu_plus_files

  }

  #################################################################################
  # Library Modifications
  #
  # Apply library modifications here after the libraries are loaded.
  #################################################################################

  if {[file exists [which ${LIBRARY_DONT_USE_FILE}]]} {
    source -echo -verbose ${LIBRARY_DONT_USE_FILE}
  }
}
Start to load technology file /home/ff/cs250/stdcells/synopsys-90nm/default/techfile/techfile.tf.
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DIFF'. (line 1920). (TFCHK-082)
Warning: DesignRule attribute 'layer2' is assigned a non-physical layer 'DNW'. (line 1930) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DNW'. (line 1933). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PO' and 'DIFF'. (line 1940). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'DIFF' and 'CO'. (line 1948). (TFCHK-082)
Warning: DesignRule attribute 'layer2' is assigned a non-physical layer 'RPOLY'. (line 2134) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PIMP' and 'DIFF'. (line 2142). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NIMP' and 'DIFF'. (line 2148). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'DIFF_25' and 'DIFF'. (line 2154). (TFCHK-082)
Warning: DesignRule attribute 'layer1' is assigned a non-physical layer 'HVTIMP'. (line 2157) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'HVTIMP' and 'DIFF'. (line 2160). (TFCHK-082)
Warning: DesignRule attribute 'layer1' is assigned a non-physical layer 'LVTIMP'. (line 2163) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'LVTIMP' and 'DIFF'. (line 2166). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'SBLK' and 'DIFF'. (line 2173). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'SBLK' and 'PO'. (line 2180). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PIMP' and 'PO'. (line 2192). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NIMP' and 'PO'. (line 2198). (TFCHK-082)
Warning: Layer 'M1' has a pitch 0.32 that does not match the recommended wire-to-via pitch 0.33. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.32 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.64 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.64 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M5' has a pitch 1.28 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M6' has a pitch 1.28 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M7' has a pitch 2.56 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M8' has a pitch 3.84 that does not match the recommended wire-to-via pitch 0.465 or 0.5. (TFCHK-049)
Warning: Layer 'M9' has a pitch 5.12 that does not match the recommended wire-to-via pitch 0.935 or 0.9. (TFCHK-049)
Technology file /home/ff/cs250/stdcells/synopsys-90nm/default/techfile/techfile.tf has been loaded successfully.
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db'
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db'
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb'

#BEGIN_XCHECK_LIBRARY

Logic Library:    saed90nm_typ 
                  saed90nm_typ_cg 
                  dw_foundation.sldb 
Physical Library: /home/ff/cs250/stdcells/synopsys-90nm/default/mw/cells.mw 
check_library options: 	
Version: 				F-2011.09-SP4
Check date and time:	Mon Sep 10 10:58:57 2012

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
saed90nm_typ                 /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db
saed90nm_typ_cg              /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db
dw_foundation.sldb           /home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:	84 (out of 236)

Information: List of cells missing in logic library (LIBCHK-210)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
RSDFFNSRASRX1              Core                  cells.mw
RSDFFNSRASRX2              Core                  cells.mw
RSDFFNSRASX1               Core                  cells.mw
RSDFFNSRASX2               Core                  cells.mw
RSDFFNSRX1                 Core                  cells.mw
RSDFFNSRX2                 Core                  cells.mw
RSDFFSRARX1                Core                  cells.mw
RSDFFSRARX2                Core                  cells.mw
LSDNENX8                   Core                  cells.mw
LSDNX1                     Core                  cells.mw
LSDNX2                     Core                  cells.mw
LSDNX4                     Core                  cells.mw
LSDNX8                     Core                  cells.mw
LSUPENCLX1                 Core                  cells.mw
LSUPENCLX2                 Core                  cells.mw
LSUPENCLX4                 Core                  cells.mw
RDFFARX1                   Core                  cells.mw
RDFFARX2                   Core                  cells.mw
RDFFNARX1                  Core                  cells.mw
RDFFNARX2                  Core                  cells.mw
RSDFFARX1                  Core                  cells.mw
RSDFFARX2                  Core                  cells.mw
RSDFFNARX1                 Core                  cells.mw
RSDFFNARX2                 Core                  cells.mw
RDFFSRSSRX1                Core                  cells.mw
RDFFSRSSRX2                Core                  cells.mw
RDFFSRX1                   Core                  cells.mw
RDFFSRX2                   Core                  cells.mw
RSDFFNSRARX1               Core                  cells.mw
RSDFFNSRARX2               Core                  cells.mw
RSDFFNSRASRNX1             Core                  cells.mw
RSDFFNSRASRNX2             Core                  cells.mw
RSDFFNSRASRQX1             Core                  cells.mw
RSDFFNSRASRQX2             Core                  cells.mw
LSUPX1                     Core                  cells.mw
LSUPX2                     Core                  cells.mw
LSUPX4                     Core                  cells.mw
LSUPX8                     Core                  cells.mw
RDFFNSRARX1                Core                  cells.mw
RDFFNSRARX2                Core                  cells.mw
RSDFFSRASRX1               Core                  cells.mw
RSDFFSRASRX2               Core                  cells.mw
RSDFFSRASX1                Core                  cells.mw
RSDFFSRASX2                Core                  cells.mw
RSDFFSRSSRX1               Core                  cells.mw
RSDFFSRSSRX2               Core                  cells.mw
RSDFFSRX1                  Core                  cells.mw
RSDFFSRX2                  Core                  cells.mw
LSDNENCLX1                 Core                  cells.mw
LSDNENCLX2                 Core                  cells.mw
LSDNENCLX4                 Core                  cells.mw
LSDNENCLX8                 Core                  cells.mw
LSDNENX1                   Core                  cells.mw
LSDNENX2                   Core                  cells.mw
LSDNENX4                   Core                  cells.mw
RDFFNSRASRNX1              Core                  cells.mw
RDFFNSRASRNX2              Core                  cells.mw
RDFFNSRASRQX1              Core                  cells.mw
RDFFNSRASRQX2              Core                  cells.mw
RDFFNSRASRX1               Core                  cells.mw
RDFFNSRASRX2               Core                  cells.mw
RDFFNX2                    Core                  cells.mw
RDFFX1                     Core                  cells.mw
LSUPENCLX8                 Core                  cells.mw
LSUPENX1                   Core                  cells.mw
LSUPENX2                   Core                  cells.mw
LSUPENX4                   Core                  cells.mw
LSUPENX8                   Core                  cells.mw
RDFFNX1                    Core                  cells.mw
RDFFX2                     Core                  cells.mw
RSDFFNX1                   Core                  cells.mw
RSDFFNX2                   Core                  cells.mw
RSDFFX1                    Core                  cells.mw
RSDFFX2                    Core                  cells.mw
RDFFNSRASX1                Core                  cells.mw
RDFFNSRASX2                Core                  cells.mw
RDFFNSRX1                  Core                  cells.mw
RDFFNSRX2                  Core                  cells.mw
RDFFSRARX1                 Core                  cells.mw
RDFFSRARX2                 Core                  cells.mw
RDFFSRASRX1                Core                  cells.mw
RDFFSRASRX2                Core                  cells.mw
RDFFSRASX2                 Core                  cells.mw
RDFFSRASX1                 Core                  cells.mw
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:	0 (out of 320)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

Logic vs. physical library check summary:
Number of cells missing in logic library:	84 
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY


Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus
 min_tlu+: /home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus
 mapping_file: /home/ff/cs250/stdcells/synopsys-90nm/default/techfile/tech2itf.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: gcdGCDUnit_rtl_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
#################################################################################
# Design Compiler Reference Methodology Script for Top-Down Flow
# Script: dc.tcl
# Version: D-2010.03-SP1 (May 24, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# Additional Variables
#
# Add any additional variables needed for your flow here.
#################################################################################
# No additional flow variables are being recommended
#################################################################################
# Setup for Formality verification
#
# SVF should always be written to allow Formality verification
# for advanced optimizations.
#################################################################################
set_svf ${RESULTS_DIR}/${DCRM_SVF_OUTPUT_FILE}
1
#################################################################################
# Setup SAIF Name Mapping Database
#
# Include an RTL SAIF for better power optimization and analysis.
#
# saif_map should be issued prior to RTL elaboration to create a name mapping
# database for better annotation.
################################################################################
# saif_map -start
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
# Use the -format option to specify: verilog, sverilog, or vhdl as needed.
#################################################################################
define_design_lib WORK -path ./WORK
1
analyze -format verilog ${RTL_SOURCE_FILES}
Running PRESTO HDLC
Searching for ./gcdGCDUnitCtrl.v
Searching for /home/ff/cs250/stdcells/synopsys-90nm/default/db/gcdGCDUnitCtrl.v
Searching for /home/ff/cs250/install/vclib/gcdGCDUnitCtrl.v
Searching for ../../../src/gcdGCDUnitCtrl.v
Searching for ./gcdGCDUnitDpath.v
Searching for /home/ff/cs250/stdcells/synopsys-90nm/default/db/gcdGCDUnitDpath.v
Searching for /home/ff/cs250/install/vclib/gcdGCDUnitDpath.v
Searching for ../../../src/gcdGCDUnitDpath.v
Searching for ./gcdGCDUnit_rtl.v
Searching for /home/ff/cs250/stdcells/synopsys-90nm/default/db/gcdGCDUnit_rtl.v
Searching for /home/ff/cs250/install/vclib/gcdGCDUnit_rtl.v
Searching for ../../../src/gcdGCDUnit_rtl.v
Compiling source file ../../../src/gcdGCDUnitCtrl.v
Compiling source file ../../../src/gcdGCDUnitDpath.v
Compiling source file ../../../src/gcdGCDUnit_rtl.v
Presto compilation completed successfully.
1
elaborate ${DESIGN_NAME}
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/gtech.db'
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_typ'
  Loading link library 'saed90nm_typ_cg'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'gcdGCDUnit_rtl'.
Information: Building the design 'gcdGCDUnitDpath' instantiated from design 'gcdGCDUnit_rtl' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine gcdGCDUnitDpath_W16 line 60 in file
		'../../../src/gcdGCDUnitDpath.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      B_reg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A_reg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'gcdGCDUnitCtrl'. (HDL-193)

Statistics for case statements in always block at line 32 in file
	'../../../src/gcdGCDUnitCtrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine gcdGCDUnitCtrl line 103 in file
		'../../../src/gcdGCDUnitCtrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
# OR
# You can read an elaborated design from the same release.
# Using an elaborated design from an older release will not give the best results.
# read_ddc ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
write -hierarchy -format ddc -output ${RESULTS_DIR}/${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file 'results/gcdGCDUnit_rtl.elab.ddc'.
1
# YUNSUP
link

  Linking design 'gcdGCDUnit_rtl'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /work/cs250-af/lab1-verilog/build/dc-syn/build-dc-2012-09-10_10-58/gcdGCDUnit_rtl.db, etc
  saed90nm_typ (library)      /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db
  saed90nm_typ_cg (library)   /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db
  dw_foundation.sldb (library) /home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb

1
check_design
1
#################################################################################
# Apply Logical Design Constraints
#################################################################################
source -echo -verbose ${DCRM_CONSTRAINTS_INPUT_FILE}
# This constraint sets the target clock period for the chip in
# nanoseconds. Note that the first parameter is the name of the clock
# signal in your verlog design. If you called it something different than
# clk you will need to change this. You should set this constraint
# carefully. If the period is unrealistically small then the tools will
# spend forever trying to meet timing and ultimately fail. If the period
# is too large the tools will have no trouble but you will get a very
# conservative implementation.
create_clock clk -name ideal_clock1 -period ${CLOCK_PERIOD}
1
# This constrainst sets the load capacitance in picofarads of the
# output pins of your design. 4fF is reasonable if your design is
# driving another block of on-chip logic.
set_load -pin_load 0.004 [all_outputs]
1
# This constraint sets the input drive strength of the input pins of
# your design. We specifiy a specific standard cell which models what
# would be driving the inputs. INVX1 is a small inverter and is
# reasonable if another block of on-chip logic is driving your inputs.
set_driving_cell -lib_cell INVX1 [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
# You can enable analysis and optimization for multiple clocks per register.
# To use this, you must constrain to remove false interactions between mutually exclusive
# clocks.  This is needed to prevent unnecessary analysis that can result in
# a significant runtime increase with this feature enabled.
#
# set_clock_groups -physically_exclusive | -logically_exclusive | -asynchronous #                  -group {CLKA, CLKB} -group {CLKC, CLKD}
#
# set_app_var timing_enable_multiple_clocks_per_reg true
#################################################################################
# Apply The Operating Conditions
#################################################################################
# Set operating condition on top level
# set_operating_conditions -max <max_opcond> -min <min_opcond>
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]
1
#################################################################################
# Power Optimization Section
#################################################################################
#############################################################################
# Clock Gating Setup
#############################################################################
# Default clock_gating_style suits most designs.  Change only if necessary.
# set_clock_gating_style -positive_edge_logic {integrated} -negative_edge_logic {integrated} -control_point before ...
# Clock gate insertion is now performed during compile_ultra -gate_clock
# so insert_clock_gating is no longer recommended at this step.
# The following setting can be used to enable global clock gating.
# With global clock gating, common enables are extracted across hierarchies
# which results in fewer redundant clock gates.
# set compile_clock_gating_through_hierarchy true
# For better timing optimization of enable logic, clock latency for
# clock gating cells can be optionally specified.
# set_clock_gate_latency -clock <clock_name> -stage <stage_num>     #         -fanout_latency {fanout_range1 latency_val1 fanout_range2 latency_val2 ...}
#############################################################################
# Apply Power Optimization Constraints
#############################################################################
# Include a SAIF file, if possible, for power optimization.  If a SAIF file
# is not provided, the default toggle rate of 0.1 will be used for propagating
# switching activity.
# read_saif -auto_map_names -input ${DESIGN_NAME}.saif -instance < DESIGN_INSTANCE > -verbose
# Enable both of the following settings for total power optimization.
# Note: set_max_total_power should no longer be used.
# Use set_max_leakage_power only if you have multiple-Vt libraries.
set_max_leakage_power 0
Warning: Use of set_max_leakage_power is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
1
# set_max_dynamic_power 0
if {[shell_is_in_topographical_mode]} {
      # Use the following command to enable power prediction using clock tree estimation.

      # set_power_prediction true -ct_references <LIB CELL LIST>
    }
if {[shell_is_in_topographical_mode]} {

  ##################################################################################
  # Apply Physical Design Constraints
  #
  # Optional: Floorplan information can be read in here if available.
  # This is highly recommended for irregular floorplans.
  #
  # Floorplan constraints can be provided from one of the following sources:
  # 	* extract_physical_constraints with a DEF file
  #	* read_floorplan with a floorplan file (written by write_floorplan)
  #	* User generated Tcl physical constraints
  #
  ##################################################################################

  # Specify ignored layers for routing to improve correlation
  # Use the same ignored layers that will be used during place and route

  if { ${MIN_ROUTING_LAYER} != ""} {
    set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER}
  }
  if { ${MAX_ROUTING_LAYER} != ""} {
    set_ignored_layers -max_routing_layer ${MAX_ROUTING_LAYER}
  }

  report_ignored_layers

  # If the macro names change after mapping and writing out the design due to
  # ungrouping or Verilog change_names renaming, it may be necessary to translate
  # the names to correspond to the cell names that exist before compile.

  # During DEF constraint extraction, extract_physical_constraints automatically
  # matches DEF names back to precompile names in memory using standard matching rules.
  # read_floorplan will also automatically perform this name matching.

  # Modify fuzzy_query_options if other characters are used for hierarchy separators
  # or bus names.

  # set_fuzzy_query_options -hierarchical_separators {/ _ .}   #                         -bus_name_notations {[] __ ()}   #                         -class {cell pin port net}   #                         -show

  ## For DEF floorplan input

  # The DEF file for DCT can be written from ICC using the following recommended options
  # icc_shell> write_def -version 5.7 -rows_tracks_gcells -macro -pins -blockages -specialnets   #                      -vias -region_groups -verbose -output ${DCRM_DCT_DEF_INPUT_FILE}

  if {[file exists [which ${DCRM_DCT_DEF_INPUT_FILE}]]} {
    extract_physical_constraints ${DCRM_DCT_DEF_INPUT_FILE}
  }

  # OR

  ## For floorplan file input

  # The floorplan file for DCT can be written from ICC using the following recommended options
  # Note: ICC requires the use of -placement {terminal} with -create_terminal beginning in the
  #       D-2010.03-SP1 release.
  # icc_shell> write_floorplan -placement {io hard_macro soft_macro terminal} -create_terminal   #                            -row -create_bound -preroute ${DCRM_DCT_FLOORPLAN_INPUT_FILE}

  if {[file exists [which ${DCRM_DCT_FLOORPLAN_INPUT_FILE}]]} {
    read_floorplan ${DCRM_DCT_FLOORPLAN_INPUT_FILE}
  }

  # OR

  ## For Tcl file input

  # For Tcl constraints, the name matching feature must be explicitly enabled
  # and will also use the set_fuzzy_query_options setttings.  This should
  # be turned off after the constraint read in order to minimize runtime.

  if {[file exists [which ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}]]} {
    set_app_var fuzzy_matching_enabled true
    source -echo -verbose ${DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE}
    set_app_var fuzzy_matching_enabled false
  }


  # Use write_floorplan to save the applied floorplan.
  # Note: write_physical_constraints should no longer be used.
  write_floorplan -all ${RESULTS_DIR}/${DCRM_DCT_FLOORPLAN_OUTPUT_FILE}

  # Verify that all the desired physical constraints have been applied
  # Add the -pre_route option to include pre-routes in the report
  report_physical_constraints > ${REPORTS_DIR}/${DCRM_DCT_PHYSICAL_CONSTRAINTS_REPORT}
}
Information: linking reference library : /home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr. (PSYN-878)
Warning: The 'RSDFFNSRASRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFSRARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFSRARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNENX8' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX4' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX8' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPENCLX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPENCLX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPENCLX4' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRSSRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRSSRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRNX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRNX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRQX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRQX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX4' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX8' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNSRARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNSRARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)

  Linking design 'gcdGCDUnit_rtl'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /work/cs250-af/lab1-verilog/build/dc-syn/build-dc-2012-09-10_10-58/gcdGCDUnit_rtl.db, etc
  saed90nm_typ (library)      /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db
  saed90nm_typ_cg (library)   /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db
  dw_foundation.sldb (library)
                              /home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb

Information: No preferred routing direction is found for design layer M1. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M2. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M3. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M4. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M5. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M6. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M7. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M8. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M9. Automatically deriving direction H. (DCT-035)
No ignored layers specified.
Warning: File 'gcdGCDUnit_rtl.def' was not found in search path. (CMD-030)
Warning: File 'gcdGCDUnit_rtl.fp' was not found in search path. (CMD-030)
Warning: File 'gcdGCDUnit_rtl.physical_constraints.tcl' was not found in search path. (CMD-030)
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Save the compile environment snapshot for the Consistency Checker utility.
#
# This utility checks for inconsistent settings between Design Compiler and
# IC Compiler which can contribute to correlation mismatches.
#
# Download this utility from SolvNet.  See the following SolvNet article for
# complete details:
#
# https://solvnet.synopsys.com/retrieve/026366.html
#
# The article is titled: "Using the Consistency Checker to Automatically Compare
# Environment Settings Between Design Compiler and IC Compiler"
#################################################################################
# Uncomment the following line to snapshot the environment for the Consistency Checker
# write_environment -consistency -output ${REPORTS_DIR}/${DCRM_CONSISTENCY_CHECK_ENV_FILE}
#################################################################################
# Compile the Design
#
# Recommended Options:
#
#     -scan
#     -gate_clock
#     -retime
#     -timing_high_effort_script
#     -congestion
#     -spg
#
# Use compile_ultra as your starting point. For test-ready compile, include
# the -scan option with the first compile and any subsequent compiles.
#
# Use -gate_clock to insert clock-gating logic during optimization.  This
# is now the recommended methodology for clock gating.
#
# Use -retime to enable adaptive retiming optimization for further timing
# benefit without any runtime or memory overhead.
#
# The -timing_high_effort_script option can be used to try and improve the
# optimization results at the tradeoff of some additional runtime.
#
# Note: The -area_high_effort_script option is not needed as it is aliased to
#       the default compile_ultra optimization.  The default compile_ultra
#       optimization is tuned to provide good area optimization.
#
# The -congestion option (topographical mode only) enables specialized optimizations that
# reduce routing related congestion during synthesis and scan compression insertion
# with DFT Compiler.  Only enable congestion optimization if required.
# This option requires a license for Design Compiler Graphical.
#
# Use the -spg option to enable Design Compiler Graphical to save physical
# guidance information and pass this information to IC Compiler.
# Physical guidance can improve area and timing correlation with IC Compiler.
# It also improves place_opt runtime in IC Compiler.
# The -spg option is not yet supported with the UPF or hierarchical flows.
# This option requires a license for Design Compiler Graphical.
#
# Note: The -num_cpus option is obsolete and should no longer be
#       used to enable multicore optimization.  It has been replaced by the
#       set_host_options command which can be found in the dc_setup.tcl script.
#
#################################################################################
if {[shell_is_in_topographical_mode]} {
# Use the "-check_only" option of "compile_ultra" to verify that your
# libraries and design are complete and that optimization will not fail
# in topographical mode.  Use the same options as will be used in compile_ultra.

# compile_ultra -gate_clock -check_only
}
compile_ultra -gate_clock -no_autoungroup
Information: Performing leakage power optimization. (PWR-850)
Alib files are up-to-date.

TLU+ File = /home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus
TLU+ File = /home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.4 |     *     |
| Licensed DW Building Blocks        | F-2011.09-DWBB_201109.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
  Loading target library 'saed90nm_typ_cg'
Loaded alib file '/home/ff/cs250/stdcells/synopsys-90nm/default/alib/alib-52/cells.db.alib'
Loaded alib file '/home/ff/cs250/stdcells/synopsys-90nm/default/alib/alib-52/cells_cg.db.alib' (placeholder)
Warning: Operating condition TYPICAL set on design gcdGCDUnit_rtl has different process,
voltage and temperatures parameters than the parameters at which target library 
saed90nm_typ_cg is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'gcdGCDUnitDpath_W16'
 Implement Synthetic for 'gcdGCDUnitDpath_W16'.
  Processing 'gcdGCDUnit_rtl'
  Processing 'gcdGCDUnitCtrl'
  Processing 'SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design gcdGCDUnit_rtl, since there are no registers. (PWR-806)
Information: Skipping clock gating on design gcdGCDUnitDpath_W16_DW_cmp_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design gcdGCDUnitDpath_W16_DW01_sub_J1_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design gcdGCDUnitCtrl. (PWR-730)
Information: Performing clock-gating on design gcdGCDUnitDpath_W16. (PWR-730)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'gcdGCDUnitDpath_W16'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000

  Beginning Global Optimizations
  ------------------------------
    0:00:08    4342.6      0.39      10.0       0.0                           21564748.0000
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
    0:00:08    3511.3      0.08       1.6       0.0                           14244585.0000
    0:00:08    3511.3      0.08       1.6       0.0                           14244585.0000
    0:00:08    3511.3      0.08       1.6       0.0                           14244585.0000
    0:00:08    3511.3      0.08       1.6       0.0                           14244585.0000
    0:00:08    3511.3      0.08       1.6       0.0                           14244585.0000

  Beginning Delay Optimization
  ----------------------------
    0:00:08    3511.3      0.08       1.6       0.0                           14244585.0000
    0:00:09    3668.0      0.03       0.4       0.0                           15764993.0000
    0:00:09    3668.0      0.03       0.4       0.0                           15764993.0000
    0:00:09    3876.3      0.00       0.0       0.0                           17422344.0000
    0:00:09    3876.3      0.00       0.0       0.0                           17422344.0000
    0:00:09    3876.3      0.00       0.0       0.0                           17422344.0000
    0:00:09    3876.3      0.00       0.0       0.0                           17422344.0000
    0:00:09    3876.3      0.00       0.0       0.0                           17422344.0000
    0:00:09    3664.3      0.00       0.0      27.4                           16270979.0000
    0:00:09    3664.3      0.00       0.0      27.4                           16270979.0000
    0:00:09    3664.3      0.00       0.0      27.4                           16270979.0000
    0:00:09    3655.1      0.02       0.2      27.4                           16219477.0000
    0:00:09    3655.1      0.02       0.2      27.4                           16219477.0000
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db'
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db'
  Loading design 'gcdGCDUnit_rtl'
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

...33%...67%...100% done.



   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    3655.1      0.00       0.0      36.8                           16219477.0000

Information: Identified 3 drivers for buffer tree removal. (HFS-800)
Information: Automatic high-fanout synthesis in progress for high fanout nets. (PSYN-869)
Information: Identified 3 drivers for buffer tree insertion. (HFS-801)
No always_on buffers are available in the library.
Information: Automatic high-fanout synthesis deletes 1 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 6 new cells. (PSYN-864)

    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000


  Beginning Timing Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3740.8      0.00       0.0       0.0                           18028722.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:13    3429.3      0.00       0.0       0.0                           14398651.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14    3399.8      0.00       0.0       0.0                           14265154.0000
    0:00:14    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
    0:00:16    3412.7      0.00       0.0       0.0                           14236242.0000
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)

  Optimization Complete
  ---------------------
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db'
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db'
  Loading target library 'saed90nm_typ_cg'
1
check_design
 
****************************************
check_design summary:
Version:     F-2011.09-SP4
Date:        Mon Sep 10 10:59:17 2012
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     2

Cells                                                               2
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'gcdGCDUnitDpath_W16', port 'B_mux_sel' is not connected to any nets. (LINT-28)
Warning: In design 'gcdGCDUnitCtrl', port 'B_mux_sel' is not connected to any nets. (LINT-28)
Warning: In design 'gcdGCDUnitDpath_W16', a pin on submodule 'clk_gate_B_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'gcdGCDUnitDpath_W16', a pin on submodule 'clk_gate_A_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#    Milkyway:   Recommended binary format for IC Compiler
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
change_names -rules verilog -hierarchy
1
#################################################################################
# Write out Design
#################################################################################
# Write and close SVF file and make it available for immediate use
set_svf -off
1
write -format ddc -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_DDC_OUTPUT_FILE}
Writing ddc file 'results/gcdGCDUnit_rtl.mapped.ddc'.
1
write -f verilog -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}
Writing verilog file '/work/cs250-af/lab1-verilog/build/dc-syn/build-dc-2012-09-10_10-58/results/gcdGCDUnit_rtl.mapped.v'.
1
#################################################################################
# Write out Design Data
#################################################################################
if {[shell_is_in_topographical_mode]} {

  # Note: write_physical_constraints should no longer be used.
  write_floorplan -all ${RESULTS_DIR}/${DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE}

  # Write parasitics data from DCT placement for static timing analysis
  write_parasitics -output ${RESULTS_DIR}/${DCRM_DCT_FINAL_SPEF_OUTPUT_FILE}

  # Write SDF backannotation data from DCT placement for static timing analysis
  write_sdf ${RESULTS_DIR}/${DCRM_DCT_FINAL_SDF_OUTPUT_FILE}

  # Do not write out net RC info into SDC
  set_app_var write_sdc_output_lumped_net_capacitance false
  set_app_var write_sdc_output_net_resistance false
}
Information: Writing parasitics to file '/work/cs250-af/lab1-verilog/build/dc-syn/build-dc-2012-09-10_10-58/results/gcdGCDUnit_rtl.mapped.spef'. (WP-3)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/work/cs250-af/lab1-verilog/build/dc-syn/build-dc-2012-09-10_10-58/results/gcdGCDUnit_rtl.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
false
write_sdc -nosplit ${RESULTS_DIR}/${DCRM_FINAL_SDC_OUTPUT_FILE}
1
# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
# saif_map -type ptpx -write_map ${RESULTS_DIR}/${DESIGN_NAME}.mapped.SAIF.namemap
#################################################################################
# Generate Final Reports
#################################################################################
#YUNSUP: elaborate
report_qor > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}
report_timing -input_pins -capacitance -transition_time -nets -significant_digits 4 -nosplit -nworst 10 -max_paths 500 > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.timing.rpt
if {[shell_is_in_topographical_mode]} {
  report_area -hierarchy -physical -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
} else {
  report_area -hierarchy -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
}
if {[shell_is_in_topographical_mode]} {
  # report_congestion (topographical mode only) reports estimated routing related congestion
  # after topographical mode synthesis.
  # This command requires a license for Design Compiler Graphical.

  report_congestion -nosplit > ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_REPORT}

  # Use the following to generate and write out a congestion map from batch mode
  # This requires a GUI session to be temporarily opened and closed so a valid DISPLAY
  # must be set in your UNIX environment.

  # YUNSUP: turn off congestion map
  #if {[info exists env(DISPLAY)]} {
  #  gui_start

  #  # Create a layout window
  #  set MyLayout [gui_create_window -type LayoutWindow]

  #  # Build congestion map in case report_congestion was not previously run
  #  report_congestion -build_map

  #  # Display congestion map in layout window
  #  gui_show_map -map "Global Route Congestion" -show true

  #  # Zoom full to display complete floorplan
  #  gui_zoom -window [gui_get_current_window -view] -full

  #  # Write the congestion map out to an image file
  #  # You can specify the output image type with -format png | xpm | jpg | bmp

  #  # The following saves only the congestion map without the legends
  #  gui_write_window_image -format png -file ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_MAP_OUTPUT_FILE}

  #  # The following saves the entire congestion map layout window with the legends
  #  gui_write_window_image -window ${MyLayout} -format png -file ${REPORTS_DIR}/${DCRM_DCT_FINAL_CONGESTION_MAP_WINDOW_OUTPUT_FILE}

  #  gui_stop
  #} else {
  #  puts "Information: The DISPLAY environment variable is not set. Congestion map generation has been skipped."
  #}
}
Error: Errors detected during redirect
	Use error_info for more info. (CMD-013)
# Use SAIF file for power analysis
# read_saif -auto_map_names -input ${DESIGN_NAME}.saif -instance < DESIGN_INSTANCE > -verbose
report_power -nosplit -hier > ${REPORTS_DIR}/${DCRM_FINAL_POWER_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}
#YUNSUP: elaborate
report_reference -nosplit -hierarchy > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.reference.rpt
report_resources -nosplit -hierarchy > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.resources.rpt
source find_regs.tcl
find_regs ${STRIP_PATH}
#################################################################################
# Write out Milkyway Design for Top-Down Flow
#
# This should be the last step in the script
#################################################################################
if {[shell_is_in_topographical_mode]} {
  # write_milkyway uses: mw_logic1_net, mw_logic0_net and mw_design_library variables from dc_setup.tcl
  write_milkyway -overwrite -output ${DCRM_FINAL_MW_CEL_NAME}
}
1
exit

Thank you...
