WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2779841 heartbeat IPC: 3.59733 cumulative IPC: 3.59733 (Simulation time: 0 hr 0 min 50 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2779842 cumulative IPC: 3.59733 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2779842 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 45929773 heartbeat IPC: 0.231751 cumulative IPC: 0.231751 (Simulation time: 0 hr 7 min 6 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 88106441 heartbeat IPC: 0.237098 cumulative IPC: 0.234394 (Simulation time: 0 hr 11 min 54 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 128651362 heartbeat IPC: 0.24664 cumulative IPC: 0.238339 (Simulation time: 0 hr 15 min 47 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 167314628 heartbeat IPC: 0.258644 cumulative IPC: 0.24311 (Simulation time: 0 hr 21 min 6 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 204695499 heartbeat IPC: 0.267517 cumulative IPC: 0.247629 (Simulation time: 0 hr 26 min 31 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 201915658 cumulative IPC: 0.247629 (Simulation time: 0 hr 26 min 31 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 201915658 (Simulation time: 0 hr 26 min 31 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.247629 instructions: 50000004 cycles: 201915658
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 293.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3673081  HIT:    1641228  MISS:    2031853
LLC LOAD         ACCESS:     507924  HIT:          4  MISS:     507920
LLC RFO          ACCESS:    1582382  HIT:      58685  MISS:    1523697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582539  HIT:    1582539  MISS:          0
LLC TRANSLATION  ACCESS:        236  HIT:          0  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1242.79 cycles
cpu0_DTLB TOTAL       ACCESS:    9964597  HIT:    9852710  MISS:     111887
cpu0_DTLB LOAD         ACCESS:    9964597  HIT:    9852710  MISS:     111887
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 142.317 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  111279784  HIT:    7805474  MISS:  103474310
cpu0_L1D LOAD         ACCESS:   21603609  HIT:    2092851  MISS:   19510758
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   88792546  HIT:    5712610  MISS:   83079936
cpu0_L1D TRANSLATION  ACCESS:     883629  HIT:         13  MISS:     883616
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 25.1984 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268307  HIT:    4177763  MISS:    2090544
cpu0_L2C LOAD         ACCESS:     507938  HIT:         11  MISS:     507927
cpu0_L2C RFO          ACCESS:    2864290  HIT:    1281909  MISS:    1582381
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864307  HIT:    2864307  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31772  HIT:      31536  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1228.87 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 485.714 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      95971
  ROW_BUFFER_MISS:    1935874
 AVG DBUS CONGESTED CYCLE:    3.99867
 WQ ROW_BUFFER_HIT:      72603
  ROW_BUFFER_MISS:    1457899  FULL:          0

