{
  "module_name": "bnx2i.h",
  "hash_id": "d7a98ad33ab2334c9305c1bf7569ba7d30e45b456bb553ea6cdfc1c26d21032e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/bnx2i/bnx2i.h",
  "human_readable_source": " \n\n#ifndef _BNX2I_H_\n#define _BNX2I_H_\n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n\n#include <linux/errno.h>\n#include <linux/pci.h>\n#include <linux/spinlock.h>\n#include <linux/interrupt.h>\n#include <linux/delay.h>\n#include <linux/sched/signal.h>\n#include <linux/in.h>\n#include <linux/kfifo.h>\n#include <linux/netdevice.h>\n#include <linux/completion.h>\n#include <linux/kthread.h>\n#include <linux/cpu.h>\n\n#include <scsi/scsi_cmnd.h>\n#include <scsi/scsi_device.h>\n#include <scsi/scsi_eh.h>\n#include <scsi/scsi_host.h>\n#include <scsi/scsi.h>\n#include <scsi/iscsi_proto.h>\n#include <scsi/libiscsi.h>\n#include <scsi/scsi_transport_iscsi.h>\n\n#include \"../../net/ethernet/broadcom/cnic_if.h\"\n#include \"57xx_iscsi_hsi.h\"\n#include \"57xx_iscsi_constants.h\"\n\n#include \"../../net/ethernet/broadcom/bnx2x/bnx2x_mfw_req.h\"\n\n#define BNX2_ISCSI_DRIVER_NAME\t\t\"bnx2i\"\n\n#define BNX2I_MAX_ADAPTERS\t\t8\n\n#define ISCSI_MAX_CONNS_PER_HBA\t\t128\n#define ISCSI_MAX_SESS_PER_HBA\t\tISCSI_MAX_CONNS_PER_HBA\n#define ISCSI_MAX_CMDS_PER_SESS\t\t128\n\n \n#define ISCSI_MAX_CMDS_PER_HBA_5708\t(28 * (ISCSI_MAX_CMDS_PER_SESS - 1))\n#define ISCSI_MAX_CMDS_PER_HBA_5709\t(128 * (ISCSI_MAX_CMDS_PER_SESS - 1))\n#define ISCSI_MAX_CMDS_PER_HBA_57710\t(256 * (ISCSI_MAX_CMDS_PER_SESS - 1))\n\n#define ISCSI_MAX_BDS_PER_CMD\t\t32\n\n#define MAX_PAGES_PER_CTRL_STRUCT_POOL\t8\n#define BNX2I_RESERVED_SLOW_PATH_CMD_SLOTS\t4\n\n#define BNX2X_DB_SHIFT\t\t\t3\n\n \n#define MAX_BD_LENGTH\t\t\t65535\n#define BD_SPLIT_SIZE\t\t\t32768\n\n \n#define BNX2I_SQ_WQES_MIN\t\t16\n#define BNX2I_570X_SQ_WQES_MAX\t\t128\n#define BNX2I_5770X_SQ_WQES_MAX\t\t512\n#define BNX2I_570X_SQ_WQES_DEFAULT\t128\n#define BNX2I_5770X_SQ_WQES_DEFAULT\t128\n\n#define BNX2I_570X_CQ_WQES_MAX \t\t128\n#define BNX2I_5770X_CQ_WQES_MAX \t512\n\n#define BNX2I_RQ_WQES_MIN \t\t16\n#define BNX2I_RQ_WQES_MAX \t\t32\n#define BNX2I_RQ_WQES_DEFAULT \t\t16\n\n \n#define BNX2I_CCELLS_MIN\t\t16\n#define BNX2I_CCELLS_MAX\t\t96\n#define BNX2I_CCELLS_DEFAULT\t\t64\n\n#define ITT_INVALID_SIGNATURE\t\t0xFFFF\n\n#define ISCSI_CMD_CLEANUP_TIMEOUT\t100\n\n#define BNX2I_CONN_CTX_BUF_SIZE\t\t16384\n\n#define BNX2I_SQ_WQE_SIZE\t\t64\n#define BNX2I_RQ_WQE_SIZE\t\t256\n#define BNX2I_CQE_SIZE\t\t\t64\n\n#define MB_KERNEL_CTX_SHIFT\t\t8\n#define MB_KERNEL_CTX_SIZE\t\t(1 << MB_KERNEL_CTX_SHIFT)\n\n#define CTX_SHIFT\t\t\t7\n#define GET_CID_NUM(cid_addr)\t\t((cid_addr) >> CTX_SHIFT)\n\n#define CTX_OFFSET \t\t\t0x10000\n#define MAX_CID_CNT\t\t\t0x4000\n\n#define BNX2I_570X_PAGE_SIZE_DEFAULT\t4096\n\n \n#define BNX2_MQ_CONFIG2\t\t\t0x00003d00\n#define BNX2_MQ_CONFIG2_CONT_SZ\t\t(0x7L<<4)\n#define BNX2_MQ_CONFIG2_FIRST_L4L5\t(0x1fL<<8)\n\n \n#define BNX2X_DOORBELL_PCI_BAR\t\t2\n#define BNX2X_MAX_CQS\t\t\t8\n\n#define CNIC_ARM_CQE\t\t\t1\n#define CNIC_ARM_CQE_FP\t\t\t2\n#define CNIC_DISARM_CQE\t\t\t0\n\n#define REG_RD(__hba, offset)\t\t\t\t\\\n\t\treadl(__hba->regview + offset)\n#define REG_WR(__hba, offset, val)\t\t\t\\\n\t\twritel(val, __hba->regview + offset)\n\n#ifdef CONFIG_32BIT\n#define GET_STATS_64(__hba, dst, field)\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tspin_lock_bh(&__hba->stat_lock);\t\t\\\n\t\tdst->field##_lo = __hba->stats.field##_lo;\t\\\n\t\tdst->field##_hi = __hba->stats.field##_hi;\t\\\n\t\tspin_unlock_bh(&__hba->stat_lock);\t\t\\\n\t} while (0)\n\n#define ADD_STATS_64(__hba, field, len)\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tif (spin_trylock(&__hba->stat_lock)) {\t\t\\\n\t\t\tif (__hba->stats.field##_lo + len <\t\\\n\t\t\t    __hba->stats.field##_lo)\t\t\\\n\t\t\t\t__hba->stats.field##_hi++;\t\\\n\t\t\t__hba->stats.field##_lo += len;\t\t\\\n\t\t\tspin_unlock(&__hba->stat_lock);\t\t\\\n\t\t}\t\t\t\t\t\t\\\n\t} while (0)\n\n#else\n#define GET_STATS_64(__hba, dst, field)\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tu64 val, *out;\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\\\n\t\tval = __hba->bnx2i_stats.field;\t\t\t\\\n\t\tout = (u64 *)&__hba->stats.field##_lo;\t\t\\\n\t\t*out = cpu_to_le64(val);\t\t\t\\\n\t\tout = (u64 *)&dst->field##_lo;\t\t\t\\\n\t\t*out = cpu_to_le64(val);\t\t\t\\\n\t} while (0)\n\n#define ADD_STATS_64(__hba, field, len)\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\\\n\t\t__hba->bnx2i_stats.field += len;\t\t\\\n\t} while (0)\n#endif\n\n \nstruct generic_pdu_resc {\n\tchar *req_buf;\n\tdma_addr_t req_dma_addr;\n\tu32 req_buf_size;\n\tchar *req_wr_ptr;\n\tstruct iscsi_hdr resp_hdr;\n\tchar *resp_buf;\n\tdma_addr_t resp_dma_addr;\n\tu32 resp_buf_size;\n\tchar *resp_wr_ptr;\n\tchar *req_bd_tbl;\n\tdma_addr_t req_bd_dma;\n\tchar *resp_bd_tbl;\n\tdma_addr_t resp_bd_dma;\n};\n\n\n \nstruct bd_resc_page {\n\tstruct list_head link;\n\tu32 max_ptrs;\n\tu32 num_valid;\n\tvoid *page[1];\n};\n\n\n \nstruct io_bdt {\n\tstruct iscsi_bd *bd_tbl;\n\tdma_addr_t bd_tbl_dma;\n\tu16 bd_valid;\n};\n\n\n \nstruct bnx2i_cmd {\n\tstruct iscsi_hdr hdr;\n\tstruct bnx2i_conn *conn;\n\tstruct scsi_cmnd *scsi_cmd;\n\tstruct scatterlist *sg;\n\tstruct io_bdt io_tbl;\n\tdma_addr_t bd_tbl_dma;\n\tstruct bnx2i_cmd_request req;\n};\n\n\n \nstruct bnx2i_conn {\n\tstruct iscsi_cls_conn *cls_conn;\n\tstruct bnx2i_hba *hba;\n\tstruct completion cmd_cleanup_cmpl;\n\n\tu32 iscsi_conn_cid;\n#define BNX2I_CID_RESERVED\t0x5AFF\n\tu32 fw_cid;\n\n\tstruct timer_list poll_timer;\n\t \n\tstruct bnx2i_endpoint *ep;\n\n\t \n\tstruct generic_pdu_resc gen_pdu;\n\tu64 violation_notified;\n\n\tatomic_t work_cnt;\n};\n\n\n\n \nstruct iscsi_cid_queue {\n\tvoid *cid_que_base;\n\tu32 *cid_que;\n\tu32 cid_q_prod_idx;\n\tu32 cid_q_cons_idx;\n\tu32 cid_q_max_idx;\n\tu32 cid_free_cnt;\n\tstruct bnx2i_conn **conn_cid_tbl;\n};\n\n\nstruct bnx2i_stats_info {\n\tu64 rx_pdus;\n\tu64 rx_bytes;\n\tu64 tx_pdus;\n\tu64 tx_bytes;\n};\n\n\n \nstruct bnx2i_hba {\n\tstruct list_head link;\n\tstruct cnic_dev *cnic;\n\tstruct pci_dev *pcidev;\n\tstruct net_device *netdev;\n\tvoid __iomem *regview;\n\tresource_size_t reg_base;\n\n\tu32 age;\n\tunsigned long cnic_dev_type;\n\t\t#define BNX2I_NX2_DEV_5706\t\t0x0\n\t\t#define BNX2I_NX2_DEV_5708\t\t0x1\n\t\t#define BNX2I_NX2_DEV_5709\t\t0x2\n\t\t#define BNX2I_NX2_DEV_57710\t\t0x3\n\tu32 mail_queue_access;\n\t\t#define BNX2I_MQ_KERNEL_MODE\t\t0x0\n\t\t#define BNX2I_MQ_KERNEL_BYPASS_MODE\t0x1\n\t\t#define BNX2I_MQ_BIN_MODE\t\t0x2\n\tunsigned long  reg_with_cnic;\n\t\t#define BNX2I_CNIC_REGISTERED\t\t1\n\n\tunsigned long  adapter_state;\n\t\t#define ADAPTER_STATE_UP\t\t0\n\t\t#define ADAPTER_STATE_GOING_DOWN\t1\n\t\t#define ADAPTER_STATE_LINK_DOWN\t\t2\n\t\t#define ADAPTER_STATE_INIT_FAILED\t31\n\tunsigned int mtu_supported;\n\t\t#define BNX2I_MAX_MTU_SUPPORTED\t\t9000\n\n\tstruct Scsi_Host *shost;\n\n\tu32 max_sqes;\n\tu32 max_rqes;\n\tu32 max_cqes;\n\tu32 num_ccell;\n\n\tint ofld_conns_active;\n\twait_queue_head_t eh_wait;\n\n\tint max_active_conns;\n\tstruct iscsi_cid_queue cid_que;\n\n\trwlock_t ep_rdwr_lock;\n\tstruct list_head ep_ofld_list;\n\tstruct list_head ep_active_list;\n\tstruct list_head ep_destroy_list;\n\n\t \n\tchar *mp_bd_tbl;\n\tdma_addr_t mp_bd_dma;\n\tchar *dummy_buffer;\n\tdma_addr_t dummy_buf_dma;\n\n\tspinlock_t lock;\t \n\tstruct mutex net_dev_lock; \n\n\tint hba_shutdown_tmo;\n\tint conn_teardown_tmo;\n\tint conn_ctx_destroy_tmo;\n\t \n\tu16 pci_did;\n\tu16 pci_vid;\n\tu16 pci_sdid;\n\tu16 pci_svid;\n\tu16 pci_func;\n\tu16 pci_devno;\n\n\t \n\tu32 num_wqe_sent;\n\tu32 num_cqe_rcvd;\n\tu32 num_intr_claimed;\n\tu32 link_changed_count;\n\tu32 ipaddr_changed_count;\n\tu32 num_sess_opened;\n\tu32 num_conn_opened;\n\tunsigned int ctx_ccell_tasks;\n\n#ifdef CONFIG_32BIT\n\tspinlock_t stat_lock;\n#endif\n\tstruct bnx2i_stats_info bnx2i_stats;\n\tstruct iscsi_stats_info stats;\n};\n\n\n \n\n \nstruct \tsqe {\n\tu8 sqe_byte[BNX2I_SQ_WQE_SIZE];\n};\n\nstruct \trqe {\n\tu8 rqe_byte[BNX2I_RQ_WQE_SIZE];\n};\n\nstruct \tcqe {\n\tu8 cqe_byte[BNX2I_CQE_SIZE];\n};\n\n\nenum {\n#if defined(__LITTLE_ENDIAN)\n\tCNIC_EVENT_COAL_INDEX\t= 0x0,\n\tCNIC_SEND_DOORBELL\t= 0x4,\n\tCNIC_EVENT_CQ_ARM\t= 0x7,\n\tCNIC_RECV_DOORBELL\t= 0x8\n#elif defined(__BIG_ENDIAN)\n\tCNIC_EVENT_COAL_INDEX\t= 0x2,\n\tCNIC_SEND_DOORBELL\t= 0x6,\n\tCNIC_EVENT_CQ_ARM\t= 0x4,\n\tCNIC_RECV_DOORBELL\t= 0xa\n#endif\n};\n\n\n \nstruct bnx2x_iscsi_cq_pend_cmpl {\n\t \n\tu16 ustrom_prod;\n\t \n\tu16 pend_cntr;\n};\n\n\nstruct bnx2i_5771x_cq_db {\n\tstruct bnx2x_iscsi_cq_pend_cmpl qp_pend_cmpl[BNX2X_MAX_CQS];\n\t \n\tu16 itt[BNX2X_MAX_CQS];\n\t ;\n\tu16 sqn[BNX2X_MAX_CQS];\n\tu32 reserved[4]  ;\n};\n\n\nstruct bnx2i_5771x_sq_rq_db {\n\tu16 prod_idx;\n\tu8 reserved0[62];  \n};\n\n\nstruct bnx2i_5771x_dbell_hdr {\n\tu8 header;\n\t \n#define B577XX_DOORBELL_HDR_RX\t\t\t\t(0x1<<0)\n#define B577XX_DOORBELL_HDR_RX_SHIFT\t\t\t0\n\t \n#define B577XX_DOORBELL_HDR_DB_TYPE\t\t\t(0x1<<1)\n#define B577XX_DOORBELL_HDR_DB_TYPE_SHIFT\t\t1\n\t \n#define B577XX_DOORBELL_HDR_DPM_SIZE\t\t\t(0x3<<2)\n#define B577XX_DOORBELL_HDR_DPM_SIZE_SHIFT\t\t2\n\t \n#define B577XX_DOORBELL_HDR_CONN_TYPE\t\t\t(0xF<<4)\n#define B577XX_DOORBELL_HDR_CONN_TYPE_SHIFT\t\t4\n};\n\nstruct bnx2i_5771x_dbell {\n\tstruct bnx2i_5771x_dbell_hdr dbell;\n\tu8 pad[3];\n\n};\n\n \nstruct qp_info {\n\tvoid __iomem *ctx_base;\n#define DPM_TRIGER_TYPE\t\t\t0x40\n\n#define BNX2I_570x_QUE_DB_SIZE\t\t0\n#define BNX2I_5771x_QUE_DB_SIZE\t\t16\n\tstruct sqe *sq_virt;\n\tdma_addr_t sq_phys;\n\tu32 sq_mem_size;\n\n\tstruct sqe *sq_prod_qe;\n\tstruct sqe *sq_cons_qe;\n\tstruct sqe *sq_first_qe;\n\tstruct sqe *sq_last_qe;\n\tu16 sq_prod_idx;\n\tu16 sq_cons_idx;\n\tu32 sqe_left;\n\n\tvoid *sq_pgtbl_virt;\n\tdma_addr_t sq_pgtbl_phys;\n\tu32 sq_pgtbl_size;\t \n\n\tstruct cqe *cq_virt;\n\tdma_addr_t cq_phys;\n\tu32 cq_mem_size;\n\n\tstruct cqe *cq_prod_qe;\n\tstruct cqe *cq_cons_qe;\n\tstruct cqe *cq_first_qe;\n\tstruct cqe *cq_last_qe;\n\tu16 cq_prod_idx;\n\tu16 cq_cons_idx;\n\tu32 cqe_left;\n\tu32 cqe_size;\n\tu32 cqe_exp_seq_sn;\n\n\tvoid *cq_pgtbl_virt;\n\tdma_addr_t cq_pgtbl_phys;\n\tu32 cq_pgtbl_size;\t \n\n\tstruct rqe *rq_virt;\n\tdma_addr_t rq_phys;\n\tu32 rq_mem_size;\n\n\tstruct rqe *rq_prod_qe;\n\tstruct rqe *rq_cons_qe;\n\tstruct rqe *rq_first_qe;\n\tstruct rqe *rq_last_qe;\n\tu16 rq_prod_idx;\n\tu16 rq_cons_idx;\n\tu32 rqe_left;\n\n\tvoid *rq_pgtbl_virt;\n\tdma_addr_t rq_pgtbl_phys;\n\tu32 rq_pgtbl_size;\t \n};\n\n\n\n \nstruct ep_handles {\n\tu32 fw_cid;\n\tu32 drv_iscsi_cid;\n\tu16 pg_cid;\n\tu16 rsvd;\n};\n\n\nenum {\n\tEP_STATE_IDLE                   = 0x0,\n\tEP_STATE_PG_OFLD_START          = 0x1,\n\tEP_STATE_PG_OFLD_COMPL          = 0x2,\n\tEP_STATE_OFLD_START             = 0x4,\n\tEP_STATE_OFLD_COMPL             = 0x8,\n\tEP_STATE_CONNECT_START          = 0x10,\n\tEP_STATE_CONNECT_COMPL          = 0x20,\n\tEP_STATE_ULP_UPDATE_START       = 0x40,\n\tEP_STATE_ULP_UPDATE_COMPL       = 0x80,\n\tEP_STATE_DISCONN_START          = 0x100,\n\tEP_STATE_DISCONN_COMPL          = 0x200,\n\tEP_STATE_CLEANUP_START          = 0x400,\n\tEP_STATE_CLEANUP_CMPL           = 0x800,\n\tEP_STATE_TCP_FIN_RCVD           = 0x1000,\n\tEP_STATE_TCP_RST_RCVD           = 0x2000,\n\tEP_STATE_LOGOUT_SENT            = 0x4000,\n\tEP_STATE_LOGOUT_RESP_RCVD       = 0x8000,\n\tEP_STATE_PG_OFLD_FAILED         = 0x1000000,\n\tEP_STATE_ULP_UPDATE_FAILED      = 0x2000000,\n\tEP_STATE_CLEANUP_FAILED         = 0x4000000,\n\tEP_STATE_OFLD_FAILED            = 0x8000000,\n\tEP_STATE_CONNECT_FAILED         = 0x10000000,\n\tEP_STATE_DISCONN_TIMEDOUT       = 0x20000000,\n\tEP_STATE_OFLD_FAILED_CID_BUSY   = 0x80000000,\n};\n\n \nstruct bnx2i_endpoint {\n\tstruct list_head link;\n\tstruct bnx2i_hba *hba;\n\tstruct bnx2i_conn *conn;\n\tstruct iscsi_endpoint *cls_ep;\n\tstruct cnic_sock *cm_sk;\n\tu32 hba_age;\n\tu32 state;\n\tunsigned long timestamp;\n\tatomic_t num_active_cmds;\n\tu32 ec_shift;\n\n\tstruct qp_info qp;\n\tstruct ep_handles ids;\n\t\t#define ep_iscsi_cid\tids.drv_iscsi_cid\n\t\t#define ep_cid\t\tids.fw_cid\n\t\t#define ep_pg_cid\tids.pg_cid\n\tstruct timer_list ofld_timer;\n\twait_queue_head_t ofld_wait;\n};\n\n\nstruct bnx2i_work {\n\tstruct list_head list;\n\tstruct iscsi_session *session;\n\tstruct bnx2i_conn *bnx2i_conn;\n\tstruct cqe cqe;\n};\n\nstruct bnx2i_percpu_s {\n\tstruct task_struct *iothread;\n\tstruct list_head work_list;\n\tspinlock_t p_work_lock;\n};\n\n\n \nextern unsigned int error_mask1, error_mask2;\nextern u64 iscsi_error_mask;\nextern unsigned int en_tcp_dack;\nextern unsigned int event_coal_div;\nextern unsigned int event_coal_min;\n\nextern struct scsi_transport_template *bnx2i_scsi_xport_template;\nextern struct iscsi_transport bnx2i_iscsi_transport;\nextern struct cnic_ulp_ops bnx2i_cnic_cb;\n\nextern unsigned int sq_size;\nextern unsigned int rq_size;\n\nextern const struct attribute_group *bnx2i_dev_groups[];\n\n\n\n \nextern void bnx2i_identify_device(struct bnx2i_hba *hba, struct cnic_dev *dev);\n\nextern void bnx2i_ulp_init(struct cnic_dev *dev);\nextern void bnx2i_ulp_exit(struct cnic_dev *dev);\nextern void bnx2i_start(void *handle);\nextern void bnx2i_stop(void *handle);\nextern int bnx2i_get_stats(void *handle);\n\nextern struct bnx2i_hba *get_adapter_list_head(void);\n\nstruct bnx2i_conn *bnx2i_get_conn_from_id(struct bnx2i_hba *hba,\n\t\t\t\t\t  u16 iscsi_cid);\n\nint bnx2i_alloc_ep_pool(void);\nvoid bnx2i_release_ep_pool(void);\nstruct bnx2i_endpoint *bnx2i_ep_ofld_list_next(struct bnx2i_hba *hba);\nstruct bnx2i_endpoint *bnx2i_ep_destroy_list_next(struct bnx2i_hba *hba);\n\nstruct bnx2i_hba *bnx2i_find_hba_for_cnic(struct cnic_dev *cnic);\n\nstruct bnx2i_hba *bnx2i_alloc_hba(struct cnic_dev *cnic);\nvoid bnx2i_free_hba(struct bnx2i_hba *hba);\n\nvoid bnx2i_get_rq_buf(struct bnx2i_conn *conn, char *ptr, int len);\nvoid bnx2i_put_rq_buf(struct bnx2i_conn *conn, int count);\n\nvoid bnx2i_iscsi_unmap_sg_list(struct bnx2i_cmd *cmd);\n\nvoid bnx2i_drop_session(struct iscsi_cls_session *session);\n\nextern int bnx2i_send_fw_iscsi_init_msg(struct bnx2i_hba *hba);\nextern int bnx2i_send_iscsi_login(struct bnx2i_conn *conn,\n\t\t\t\t  struct iscsi_task *mtask);\nextern int bnx2i_send_iscsi_tmf(struct bnx2i_conn *conn,\n\t\t\t\t  struct iscsi_task *mtask);\nextern int bnx2i_send_iscsi_text(struct bnx2i_conn *conn,\n\t\t\t\t struct iscsi_task *mtask);\nextern int bnx2i_send_iscsi_scsicmd(struct bnx2i_conn *conn,\n\t\t\t\t    struct bnx2i_cmd *cmnd);\nextern int bnx2i_send_iscsi_nopout(struct bnx2i_conn *conn,\n\t\t\t\t   struct iscsi_task *mtask,\n\t\t\t\t   char *datap, int data_len, int unsol);\nextern int bnx2i_send_iscsi_logout(struct bnx2i_conn *conn,\n\t\t\t\t   struct iscsi_task *mtask);\nextern void bnx2i_send_cmd_cleanup_req(struct bnx2i_hba *hba,\n\t\t\t\t       struct bnx2i_cmd *cmd);\nextern int bnx2i_send_conn_ofld_req(struct bnx2i_hba *hba,\n\t\t\t\t    struct bnx2i_endpoint *ep);\nextern void bnx2i_update_iscsi_conn(struct iscsi_conn *conn);\nextern int bnx2i_send_conn_destroy(struct bnx2i_hba *hba,\n\t\t\t\t   struct bnx2i_endpoint *ep);\n\nextern int bnx2i_alloc_qp_resc(struct bnx2i_hba *hba,\n\t\t\t       struct bnx2i_endpoint *ep);\nextern void bnx2i_free_qp_resc(struct bnx2i_hba *hba,\n\t\t\t       struct bnx2i_endpoint *ep);\nextern void bnx2i_ep_ofld_timer(struct timer_list *t);\nextern struct bnx2i_endpoint *bnx2i_find_ep_in_ofld_list(\n\t\tstruct bnx2i_hba *hba, u32 iscsi_cid);\nextern struct bnx2i_endpoint *bnx2i_find_ep_in_destroy_list(\n\t\tstruct bnx2i_hba *hba, u32 iscsi_cid);\n\nextern int bnx2i_map_ep_dbell_regs(struct bnx2i_endpoint *ep);\nextern int bnx2i_arm_cq_event_coalescing(struct bnx2i_endpoint *ep, u8 action);\n\nextern int bnx2i_hw_ep_disconnect(struct bnx2i_endpoint *bnx2i_ep);\n\n \nextern void bnx2i_print_pend_cmd_queue(struct bnx2i_conn *conn);\nextern void bnx2i_print_active_cmd_queue(struct bnx2i_conn *conn);\nextern void bnx2i_print_xmit_pdu_queue(struct bnx2i_conn *conn);\nextern void bnx2i_print_recv_state(struct bnx2i_conn *conn);\n\nextern int bnx2i_percpu_io_thread(void *arg);\nextern int bnx2i_process_scsi_cmd_resp(struct iscsi_session *session,\n\t\t\t\t       struct bnx2i_conn *bnx2i_conn,\n\t\t\t\t       struct cqe *cqe);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}