\cvsection{Projects}
\begin{flushleft}
  \par\addvspace{-1.5mm}
  \fontsize{10.4pt}{1em}\selectfont\underline{\textbf{\color{black}Verification}} \ \ \textit{(\color{text}Tools: ModelSim, QuestaSim, Veloce Emulator.\ \ Languages: System Verilog , Python Scripting)}
\end{flushleft}
\par\addvspace{-0.5ex}
\begin{cvprojects}
  \cvproject
    {UVM based Block Level Verification IP for AMBA-APB bus Protocol} 
    {\color{darkgray}May. 2018}
    {
      \begin{cvprojectitems}
        \item {Designed and Implemented a hierarchical and re-usable verification environment for APB protocol using UVM class libraries}
        \item {The package includes APB bridge master and APB slave agents, drivers , monitors, environment, sequences and sequencers. }
      \end{cvprojectitems}
    }
  \cvproject
    {Emulation Compatible Chip Level Verification Environment for LC3 Microcontroller using UVM Framework }
    {\color{darkgray}Dec. 2018}
    {
      \begin{cvprojectitems}
        \item {Constructed a hierarchical, re-usable and emulation compatible chip-level verification environment for LC3 Micro-controller using UVM class libraries which includes environments, subenvs, agents, drivers, monitors and BFM's, predictors and scoreboards.}
        \item {Designed a detailed test plan and achieved 100\% coverage through constrained random testing, assertions and directed test cases.}
        \item {Automated the process using python scripts and detected the maximum number of bugs in a class of 120 students.}
      \end{cvprojectitems}
    }
    \par\addvspace{3ex}
    \begin{flushleft}
    \par\addvspace{-1.5mm}
    \fontsize{10.4pt}{1em}\selectfont\underline{\textbf{\color{black}RTL Design}} \ \ \textit{(\color{text}Tools: ModelSim, Synopsys Design Vision. \ \ Languages: Verilog )}
    \end{flushleft}
    \par\addvspace{0.3ex}
    \cvproject
    {Hardware accelerator for convolutional neural network using ASIC }
    {\color{darkgray}Nov. 2017}
    {
      \begin{cvprojectitems}
        \item {Designed and Implemented a Hardware for two stage convolutional neural network arithmetic. The Design performs the convolution of two 16 bit integers and outputs a 8 bit vector for object classification . }
        \item {Design was verified for functional correctness using ModelSim and synthesized using Synopsys Design Vision to be optimized for area and performance .} 
      \end{cvprojectitems}
    }

    \par\addvspace{1ex}
    \begin{flushleft}
    \par\addvspace{-1.5mm}
    \fontsize{10.4pt}{1em}\selectfont\underline{\textbf{\color{black}Architectural Simulators}} \ \ \textit{(\color{text} Languages: C , C++. \ \ Platforms: GPGPU-Sim. )}
    \end{flushleft}
    \par\addvspace{0.3ex}

\end{cvprojects}