#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 19:48:31 2019
# Process ID: 11752
# Current directory: C:/Verilog/04_05/combinational_ch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17544 C:\Verilog\04_05\combinational_ch\combinational_ch.xpr
# Log file: C:/Verilog/04_05/combinational_ch/vivado.log
# Journal file: C:/Verilog/04_05/combinational_ch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/04_05/combinational_ch/combinational_ch.xpr
INFO: [Project 1-313] Project file moved from 'C:/Verilog/04_02/combinational_ch' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 668.094 ; gain = 35.637
update_compile_order -fileset sources_1
file mkdir C:/Verilog/04_05/combinational_ch/combinational_ch.srcs/constrs_1
file mkdir C:/Verilog/04_05/combinational_ch/combinational_ch.srcs/constrs_1/new
close [ open C:/Verilog/04_05/combinational_ch/combinational_ch.srcs/constrs_1/new/basys3.xdc w ]
add_files -fileset constrs_1 C:/Verilog/04_05/combinational_ch/combinational_ch.srcs/constrs_1/new/basys3.xdc
close [ open C:/Verilog/04_05/combinational_ch/combinational_ch.srcs/sources_1/new/board_ALU.v w ]
add_files C:/Verilog/04_05/combinational_ch/combinational_ch.srcs/sources_1/new/board_ALU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  5 20:04:13 2019] Launched synth_1...
Run output will be captured here: C:/Verilog/04_05/combinational_ch/combinational_ch.runs/synth_1/runme.log
[Tue Nov  5 20:04:13 2019] Launched impl_1...
Run output will be captured here: C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 764.742 ; gain = 4.613
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A3C3A
open_hw_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.977 ; gain = 1125.234
set_property PROGRAM.FILE {C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  5 20:24:29 2019] Launched synth_1...
Run output will be captured here: C:/Verilog/04_05/combinational_ch/combinational_ch.runs/synth_1/runme.log
[Tue Nov  5 20:24:29 2019] Launched impl_1...
Run output will be captured here: C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A3C3A
set_property PROGRAM.FILE {C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  5 20:29:49 2019] Launched synth_1...
Run output will be captured here: C:/Verilog/04_05/combinational_ch/combinational_ch.runs/synth_1/runme.log
[Tue Nov  5 20:29:49 2019] Launched impl_1...
Run output will be captured here: C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A3C3A
set_property PROGRAM.FILE {C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Verilog/04_05/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A3C3A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 21:20:41 2019...
