#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Pin_4__0__MASK 0x04u
#define Pin_4__0__PC CYREG_PRT4_PC2
#define Pin_4__0__PORT 4u
#define Pin_4__0__SHIFT 2u
#define Pin_4__AG CYREG_PRT4_AG
#define Pin_4__AMUX CYREG_PRT4_AMUX
#define Pin_4__BIE CYREG_PRT4_BIE
#define Pin_4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_4__BYP CYREG_PRT4_BYP
#define Pin_4__CTL CYREG_PRT4_CTL
#define Pin_4__DM0 CYREG_PRT4_DM0
#define Pin_4__DM1 CYREG_PRT4_DM1
#define Pin_4__DM2 CYREG_PRT4_DM2
#define Pin_4__DR CYREG_PRT4_DR
#define Pin_4__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_4__MASK 0x04u
#define Pin_4__PORT 4u
#define Pin_4__PRT CYREG_PRT4_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_4__PS CYREG_PRT4_PS
#define Pin_4__SHIFT 2u
#define Pin_4__SLW CYREG_PRT4_SLW

/* PWM_BL */
#define PWM_BL__0__INTTYPE CYREG_PICU5_INTTYPE1
#define PWM_BL__0__MASK 0x02u
#define PWM_BL__0__PC CYREG_PRT5_PC1
#define PWM_BL__0__PORT 5u
#define PWM_BL__0__SHIFT 1u
#define PWM_BL__AG CYREG_PRT5_AG
#define PWM_BL__AMUX CYREG_PRT5_AMUX
#define PWM_BL__BIE CYREG_PRT5_BIE
#define PWM_BL__BIT_MASK CYREG_PRT5_BIT_MASK
#define PWM_BL__BYP CYREG_PRT5_BYP
#define PWM_BL__CTL CYREG_PRT5_CTL
#define PWM_BL__DM0 CYREG_PRT5_DM0
#define PWM_BL__DM1 CYREG_PRT5_DM1
#define PWM_BL__DM2 CYREG_PRT5_DM2
#define PWM_BL__DR CYREG_PRT5_DR
#define PWM_BL__INP_DIS CYREG_PRT5_INP_DIS
#define PWM_BL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PWM_BL__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PWM_BL__LCD_EN CYREG_PRT5_LCD_EN
#define PWM_BL__MASK 0x02u
#define PWM_BL__PORT 5u
#define PWM_BL__PRT CYREG_PRT5_PRT
#define PWM_BL__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PWM_BL__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PWM_BL__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PWM_BL__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PWM_BL__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PWM_BL__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PWM_BL__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PWM_BL__PS CYREG_PRT5_PS
#define PWM_BL__SHIFT 1u
#define PWM_BL__SLW CYREG_PRT5_SLW

/* PWM_BR */
#define PWM_BR__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PWM_BR__0__MASK 0x40u
#define PWM_BR__0__PC CYREG_PRT1_PC6
#define PWM_BR__0__PORT 1u
#define PWM_BR__0__SHIFT 6u
#define PWM_BR__AG CYREG_PRT1_AG
#define PWM_BR__AMUX CYREG_PRT1_AMUX
#define PWM_BR__BIE CYREG_PRT1_BIE
#define PWM_BR__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWM_BR__BYP CYREG_PRT1_BYP
#define PWM_BR__CTL CYREG_PRT1_CTL
#define PWM_BR__DM0 CYREG_PRT1_DM0
#define PWM_BR__DM1 CYREG_PRT1_DM1
#define PWM_BR__DM2 CYREG_PRT1_DM2
#define PWM_BR__DR CYREG_PRT1_DR
#define PWM_BR__INP_DIS CYREG_PRT1_INP_DIS
#define PWM_BR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWM_BR__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWM_BR__LCD_EN CYREG_PRT1_LCD_EN
#define PWM_BR__MASK 0x40u
#define PWM_BR__PORT 1u
#define PWM_BR__PRT CYREG_PRT1_PRT
#define PWM_BR__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWM_BR__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWM_BR__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWM_BR__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWM_BR__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWM_BR__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWM_BR__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWM_BR__PS CYREG_PRT1_PS
#define PWM_BR__SHIFT 6u
#define PWM_BR__SLW CYREG_PRT1_SLW

/* PWM_FL */
#define PWM_FL__0__INTTYPE CYREG_PICU0_INTTYPE3
#define PWM_FL__0__MASK 0x08u
#define PWM_FL__0__PC CYREG_PRT0_PC3
#define PWM_FL__0__PORT 0u
#define PWM_FL__0__SHIFT 3u
#define PWM_FL__AG CYREG_PRT0_AG
#define PWM_FL__AMUX CYREG_PRT0_AMUX
#define PWM_FL__BIE CYREG_PRT0_BIE
#define PWM_FL__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_FL__BYP CYREG_PRT0_BYP
#define PWM_FL__CTL CYREG_PRT0_CTL
#define PWM_FL__DM0 CYREG_PRT0_DM0
#define PWM_FL__DM1 CYREG_PRT0_DM1
#define PWM_FL__DM2 CYREG_PRT0_DM2
#define PWM_FL__DR CYREG_PRT0_DR
#define PWM_FL__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_FL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PWM_FL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_FL__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_FL__MASK 0x08u
#define PWM_FL__PORT 0u
#define PWM_FL__PRT CYREG_PRT0_PRT
#define PWM_FL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_FL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_FL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_FL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_FL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_FL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_FL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_FL__PS CYREG_PRT0_PS
#define PWM_FL__SHIFT 3u
#define PWM_FL__SLW CYREG_PRT0_SLW

/* PWM_FR */
#define PWM_FR__0__INTTYPE CYREG_PICU12_INTTYPE5
#define PWM_FR__0__MASK 0x20u
#define PWM_FR__0__PC CYREG_PRT12_PC5
#define PWM_FR__0__PORT 12u
#define PWM_FR__0__SHIFT 5u
#define PWM_FR__AG CYREG_PRT12_AG
#define PWM_FR__BIE CYREG_PRT12_BIE
#define PWM_FR__BIT_MASK CYREG_PRT12_BIT_MASK
#define PWM_FR__BYP CYREG_PRT12_BYP
#define PWM_FR__DM0 CYREG_PRT12_DM0
#define PWM_FR__DM1 CYREG_PRT12_DM1
#define PWM_FR__DM2 CYREG_PRT12_DM2
#define PWM_FR__DR CYREG_PRT12_DR
#define PWM_FR__INP_DIS CYREG_PRT12_INP_DIS
#define PWM_FR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PWM_FR__MASK 0x20u
#define PWM_FR__PORT 12u
#define PWM_FR__PRT CYREG_PRT12_PRT
#define PWM_FR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PWM_FR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PWM_FR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PWM_FR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PWM_FR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PWM_FR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PWM_FR__PS CYREG_PRT12_PS
#define PWM_FR__SHIFT 5u
#define PWM_FR__SIO_CFG CYREG_PRT12_SIO_CFG
#define PWM_FR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PWM_FR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PWM_FR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PWM_FR__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* LED_out */
#define LED_out__0__INTTYPE CYREG_PICU15_INTTYPE2
#define LED_out__0__MASK 0x04u
#define LED_out__0__PC CYREG_IO_PC_PRT15_PC2
#define LED_out__0__PORT 15u
#define LED_out__0__SHIFT 2u
#define LED_out__AG CYREG_PRT15_AG
#define LED_out__AMUX CYREG_PRT15_AMUX
#define LED_out__BIE CYREG_PRT15_BIE
#define LED_out__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_out__BYP CYREG_PRT15_BYP
#define LED_out__CTL CYREG_PRT15_CTL
#define LED_out__DM0 CYREG_PRT15_DM0
#define LED_out__DM1 CYREG_PRT15_DM1
#define LED_out__DM2 CYREG_PRT15_DM2
#define LED_out__DR CYREG_PRT15_DR
#define LED_out__INP_DIS CYREG_PRT15_INP_DIS
#define LED_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_out__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_out__LCD_EN CYREG_PRT15_LCD_EN
#define LED_out__MASK 0x04u
#define LED_out__PORT 15u
#define LED_out__PRT CYREG_PRT15_PRT
#define LED_out__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_out__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_out__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_out__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_out__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_out__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_out__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_out__PS CYREG_PRT15_PS
#define LED_out__SHIFT 2u
#define LED_out__SLW CYREG_PRT15_SLW

/* V_seuil_viDAC8 */
#define V_seuil_viDAC8__CR0 CYREG_DAC0_CR0
#define V_seuil_viDAC8__CR1 CYREG_DAC0_CR1
#define V_seuil_viDAC8__D CYREG_DAC0_D
#define V_seuil_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define V_seuil_viDAC8__PM_ACT_MSK 0x01u
#define V_seuil_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define V_seuil_viDAC8__PM_STBY_MSK 0x01u
#define V_seuil_viDAC8__STROBE CYREG_DAC0_STROBE
#define V_seuil_viDAC8__SW0 CYREG_DAC0_SW0
#define V_seuil_viDAC8__SW2 CYREG_DAC0_SW2
#define V_seuil_viDAC8__SW3 CYREG_DAC0_SW3
#define V_seuil_viDAC8__SW4 CYREG_DAC0_SW4
#define V_seuil_viDAC8__TR CYREG_DAC0_TR
#define V_seuil_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define V_seuil_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define V_seuil_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define V_seuil_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define V_seuil_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define V_seuil_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define V_seuil_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define V_seuil_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define V_seuil_viDAC8__TST CYREG_DAC0_TST

/* XBee_Rx */
#define XBee_Rx__0__INTTYPE CYREG_PICU6_INTTYPE6
#define XBee_Rx__0__MASK 0x40u
#define XBee_Rx__0__PC CYREG_PRT6_PC6
#define XBee_Rx__0__PORT 6u
#define XBee_Rx__0__SHIFT 6u
#define XBee_Rx__AG CYREG_PRT6_AG
#define XBee_Rx__AMUX CYREG_PRT6_AMUX
#define XBee_Rx__BIE CYREG_PRT6_BIE
#define XBee_Rx__BIT_MASK CYREG_PRT6_BIT_MASK
#define XBee_Rx__BYP CYREG_PRT6_BYP
#define XBee_Rx__CTL CYREG_PRT6_CTL
#define XBee_Rx__DM0 CYREG_PRT6_DM0
#define XBee_Rx__DM1 CYREG_PRT6_DM1
#define XBee_Rx__DM2 CYREG_PRT6_DM2
#define XBee_Rx__DR CYREG_PRT6_DR
#define XBee_Rx__INP_DIS CYREG_PRT6_INP_DIS
#define XBee_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define XBee_Rx__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define XBee_Rx__LCD_EN CYREG_PRT6_LCD_EN
#define XBee_Rx__MASK 0x40u
#define XBee_Rx__PORT 6u
#define XBee_Rx__PRT CYREG_PRT6_PRT
#define XBee_Rx__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define XBee_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define XBee_Rx__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define XBee_Rx__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define XBee_Rx__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define XBee_Rx__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define XBee_Rx__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define XBee_Rx__PS CYREG_PRT6_PS
#define XBee_Rx__SHIFT 6u
#define XBee_Rx__SLW CYREG_PRT6_SLW

/* PWM_Back_PWMUDB */
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Back_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Back_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_Back_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Back_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Back_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Back_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_Back_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Back_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Back_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Back_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Back_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Back_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_Back_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* PWM_US_1 */
#define PWM_US_1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define PWM_US_1__0__MASK 0x02u
#define PWM_US_1__0__PC CYREG_PRT4_PC1
#define PWM_US_1__0__PORT 4u
#define PWM_US_1__0__SHIFT 1u
#define PWM_US_1__AG CYREG_PRT4_AG
#define PWM_US_1__AMUX CYREG_PRT4_AMUX
#define PWM_US_1__BIE CYREG_PRT4_BIE
#define PWM_US_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define PWM_US_1__BYP CYREG_PRT4_BYP
#define PWM_US_1__CTL CYREG_PRT4_CTL
#define PWM_US_1__DM0 CYREG_PRT4_DM0
#define PWM_US_1__DM1 CYREG_PRT4_DM1
#define PWM_US_1__DM2 CYREG_PRT4_DM2
#define PWM_US_1__DR CYREG_PRT4_DR
#define PWM_US_1__INP_DIS CYREG_PRT4_INP_DIS
#define PWM_US_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PWM_US_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PWM_US_1__LCD_EN CYREG_PRT4_LCD_EN
#define PWM_US_1__MASK 0x02u
#define PWM_US_1__PORT 4u
#define PWM_US_1__PRT CYREG_PRT4_PRT
#define PWM_US_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PWM_US_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PWM_US_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PWM_US_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PWM_US_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PWM_US_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PWM_US_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PWM_US_1__PS CYREG_PRT4_PS
#define PWM_US_1__SHIFT 1u
#define PWM_US_1__SLW CYREG_PRT4_SLW

/* PWM_US_2 */
#define PWM_US_2__0__INTTYPE CYREG_PICU4_INTTYPE3
#define PWM_US_2__0__MASK 0x08u
#define PWM_US_2__0__PC CYREG_PRT4_PC3
#define PWM_US_2__0__PORT 4u
#define PWM_US_2__0__SHIFT 3u
#define PWM_US_2__AG CYREG_PRT4_AG
#define PWM_US_2__AMUX CYREG_PRT4_AMUX
#define PWM_US_2__BIE CYREG_PRT4_BIE
#define PWM_US_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define PWM_US_2__BYP CYREG_PRT4_BYP
#define PWM_US_2__CTL CYREG_PRT4_CTL
#define PWM_US_2__DM0 CYREG_PRT4_DM0
#define PWM_US_2__DM1 CYREG_PRT4_DM1
#define PWM_US_2__DM2 CYREG_PRT4_DM2
#define PWM_US_2__DR CYREG_PRT4_DR
#define PWM_US_2__INP_DIS CYREG_PRT4_INP_DIS
#define PWM_US_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PWM_US_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PWM_US_2__LCD_EN CYREG_PRT4_LCD_EN
#define PWM_US_2__MASK 0x08u
#define PWM_US_2__PORT 4u
#define PWM_US_2__PRT CYREG_PRT4_PRT
#define PWM_US_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PWM_US_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PWM_US_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PWM_US_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PWM_US_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PWM_US_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PWM_US_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PWM_US_2__PS CYREG_PRT4_PS
#define PWM_US_2__SHIFT 3u
#define PWM_US_2__SLW CYREG_PRT4_SLW

/* TimerISR */
#define TimerISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TimerISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TimerISR__INTC_MASK 0x02u
#define TimerISR__INTC_NUMBER 1u
#define TimerISR__INTC_PRIOR_NUM 7u
#define TimerISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define TimerISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TimerISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_US_TimerUDB */
#define Timer_US_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_US_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_US_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_US_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_US_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_US_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Timer_US_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_US_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_US_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_US_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_US_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_US_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Timer_US_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_US_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_US_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_US_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Timer_US_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Timer_US_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_US_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_US_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_US_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_US_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_US_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_US_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_US_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_US_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_US_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_US_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_US_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_US_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_US_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_US_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_US_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_US_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_US_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_US_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_US_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_US_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_US_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Timer_US_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Timer_US_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_US_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Timer_US_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Timer_US_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_US_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Timer_US_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Timer_US_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_US_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* US_40kHz_PWMUDB */
#define US_40kHz_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define US_40kHz_PWMUDB_genblk8_stsreg__0__POS 0
#define US_40kHz_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define US_40kHz_PWMUDB_genblk8_stsreg__1__POS 1
#define US_40kHz_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define US_40kHz_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define US_40kHz_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define US_40kHz_PWMUDB_genblk8_stsreg__2__POS 2
#define US_40kHz_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define US_40kHz_PWMUDB_genblk8_stsreg__3__POS 3
#define US_40kHz_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define US_40kHz_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define US_40kHz_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define US_40kHz_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define US_40kHz_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define US_40kHz_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* ctrl_led */
#define ctrl_led_Sync_ctrl_reg__0__MASK 0x01u
#define ctrl_led_Sync_ctrl_reg__0__POS 0
#define ctrl_led_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ctrl_led_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ctrl_led_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ctrl_led_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ctrl_led_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ctrl_led_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ctrl_led_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ctrl_led_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ctrl_led_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ctrl_led_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ctrl_led_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define ctrl_led_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ctrl_led_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define ctrl_led_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ctrl_led_Sync_ctrl_reg__MASK 0x01u
#define ctrl_led_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ctrl_led_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ctrl_led_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* CharLCD_1_LCDPort */
#define CharLCD_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define CharLCD_1_LCDPort__0__MASK 0x01u
#define CharLCD_1_LCDPort__0__PC CYREG_PRT2_PC0
#define CharLCD_1_LCDPort__0__PORT 2u
#define CharLCD_1_LCDPort__0__SHIFT 0u
#define CharLCD_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define CharLCD_1_LCDPort__1__MASK 0x02u
#define CharLCD_1_LCDPort__1__PC CYREG_PRT2_PC1
#define CharLCD_1_LCDPort__1__PORT 2u
#define CharLCD_1_LCDPort__1__SHIFT 1u
#define CharLCD_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define CharLCD_1_LCDPort__2__MASK 0x04u
#define CharLCD_1_LCDPort__2__PC CYREG_PRT2_PC2
#define CharLCD_1_LCDPort__2__PORT 2u
#define CharLCD_1_LCDPort__2__SHIFT 2u
#define CharLCD_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define CharLCD_1_LCDPort__3__MASK 0x08u
#define CharLCD_1_LCDPort__3__PC CYREG_PRT2_PC3
#define CharLCD_1_LCDPort__3__PORT 2u
#define CharLCD_1_LCDPort__3__SHIFT 3u
#define CharLCD_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define CharLCD_1_LCDPort__4__MASK 0x10u
#define CharLCD_1_LCDPort__4__PC CYREG_PRT2_PC4
#define CharLCD_1_LCDPort__4__PORT 2u
#define CharLCD_1_LCDPort__4__SHIFT 4u
#define CharLCD_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define CharLCD_1_LCDPort__5__MASK 0x20u
#define CharLCD_1_LCDPort__5__PC CYREG_PRT2_PC5
#define CharLCD_1_LCDPort__5__PORT 2u
#define CharLCD_1_LCDPort__5__SHIFT 5u
#define CharLCD_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define CharLCD_1_LCDPort__6__MASK 0x40u
#define CharLCD_1_LCDPort__6__PC CYREG_PRT2_PC6
#define CharLCD_1_LCDPort__6__PORT 2u
#define CharLCD_1_LCDPort__6__SHIFT 6u
#define CharLCD_1_LCDPort__AG CYREG_PRT2_AG
#define CharLCD_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define CharLCD_1_LCDPort__BIE CYREG_PRT2_BIE
#define CharLCD_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define CharLCD_1_LCDPort__BYP CYREG_PRT2_BYP
#define CharLCD_1_LCDPort__CTL CYREG_PRT2_CTL
#define CharLCD_1_LCDPort__DM0 CYREG_PRT2_DM0
#define CharLCD_1_LCDPort__DM1 CYREG_PRT2_DM1
#define CharLCD_1_LCDPort__DM2 CYREG_PRT2_DM2
#define CharLCD_1_LCDPort__DR CYREG_PRT2_DR
#define CharLCD_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define CharLCD_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CharLCD_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CharLCD_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define CharLCD_1_LCDPort__MASK 0x7Fu
#define CharLCD_1_LCDPort__PORT 2u
#define CharLCD_1_LCDPort__PRT CYREG_PRT2_PRT
#define CharLCD_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CharLCD_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CharLCD_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CharLCD_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CharLCD_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CharLCD_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CharLCD_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CharLCD_1_LCDPort__PS CYREG_PRT2_PS
#define CharLCD_1_LCDPort__SHIFT 0u
#define CharLCD_1_LCDPort__SLW CYREG_PRT2_SLW

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Counter_1_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_1_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x6Bu
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* PWM_Front_PWMUDB */
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_Front_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Front_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Front_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Front_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_Front_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Front_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Front_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Front_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PWM_Front_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Front_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Front_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Front_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Front_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Front_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PWM_Front_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Front_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Front_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Front_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Front_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PWM_Front_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB11_A0
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB11_A1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB11_D0
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB11_D1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB11_F0
#define PWM_Front_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB11_F1

/* Signal_US */
#define Signal_US__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Signal_US__0__MASK 0x01u
#define Signal_US__0__PC CYREG_PRT4_PC0
#define Signal_US__0__PORT 4u
#define Signal_US__0__SHIFT 0u
#define Signal_US__AG CYREG_PRT4_AG
#define Signal_US__AMUX CYREG_PRT4_AMUX
#define Signal_US__BIE CYREG_PRT4_BIE
#define Signal_US__BIT_MASK CYREG_PRT4_BIT_MASK
#define Signal_US__BYP CYREG_PRT4_BYP
#define Signal_US__CTL CYREG_PRT4_CTL
#define Signal_US__DM0 CYREG_PRT4_DM0
#define Signal_US__DM1 CYREG_PRT4_DM1
#define Signal_US__DM2 CYREG_PRT4_DM2
#define Signal_US__DR CYREG_PRT4_DR
#define Signal_US__INP_DIS CYREG_PRT4_INP_DIS
#define Signal_US__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Signal_US__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Signal_US__LCD_EN CYREG_PRT4_LCD_EN
#define Signal_US__MASK 0x01u
#define Signal_US__PORT 4u
#define Signal_US__PRT CYREG_PRT4_PRT
#define Signal_US__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Signal_US__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Signal_US__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Signal_US__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Signal_US__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Signal_US__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Signal_US__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Signal_US__PS CYREG_PRT4_PS
#define Signal_US__SHIFT 0u
#define Signal_US__SLW CYREG_PRT4_SLW

/* XBee_UART_BUART */
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define XBee_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define XBee_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define XBee_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define XBee_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define XBee_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define XBee_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define XBee_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define XBee_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define XBee_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define XBee_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define XBee_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define XBee_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define XBee_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define XBee_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define XBee_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define XBee_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define XBee_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define XBee_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define XBee_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define XBee_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define XBee_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define XBee_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define XBee_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define XBee_UART_BUART_sRX_RxSts__3__POS 3
#define XBee_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define XBee_UART_BUART_sRX_RxSts__4__POS 4
#define XBee_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define XBee_UART_BUART_sRX_RxSts__5__POS 5
#define XBee_UART_BUART_sRX_RxSts__MASK 0x38u
#define XBee_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB14_MSK
#define XBee_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define XBee_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB14_ST

/* XBee_UART_IntClock */
#define XBee_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define XBee_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define XBee_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define XBee_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define XBee_UART_IntClock__INDEX 0x02u
#define XBee_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define XBee_UART_IntClock__PM_ACT_MSK 0x04u
#define XBee_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define XBee_UART_IntClock__PM_STBY_MSK 0x04u

/* CounterISR */
#define CounterISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CounterISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CounterISR__INTC_MASK 0x01u
#define CounterISR__INTC_NUMBER 0u
#define CounterISR__INTC_PRIOR_NUM 7u
#define CounterISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CounterISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CounterISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* periodeISR */
#define periodeISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define periodeISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define periodeISR__INTC_MASK 0x04u
#define periodeISR__INTC_NUMBER 2u
#define periodeISR__INTC_PRIOR_NUM 7u
#define periodeISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define periodeISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define periodeISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ctrl_moteur */
#define ctrl_moteur_Sync_ctrl_reg__0__MASK 0x01u
#define ctrl_moteur_Sync_ctrl_reg__0__POS 0
#define ctrl_moteur_Sync_ctrl_reg__1__MASK 0x02u
#define ctrl_moteur_Sync_ctrl_reg__1__POS 1
#define ctrl_moteur_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ctrl_moteur_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ctrl_moteur_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ctrl_moteur_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ctrl_moteur_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ctrl_moteur_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define ctrl_moteur_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ctrl_moteur_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define ctrl_moteur_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ctrl_moteur_Sync_ctrl_reg__2__MASK 0x04u
#define ctrl_moteur_Sync_ctrl_reg__2__POS 2
#define ctrl_moteur_Sync_ctrl_reg__3__MASK 0x08u
#define ctrl_moteur_Sync_ctrl_reg__3__POS 3
#define ctrl_moteur_Sync_ctrl_reg__4__MASK 0x10u
#define ctrl_moteur_Sync_ctrl_reg__4__POS 4
#define ctrl_moteur_Sync_ctrl_reg__5__MASK 0x20u
#define ctrl_moteur_Sync_ctrl_reg__5__POS 5
#define ctrl_moteur_Sync_ctrl_reg__6__MASK 0x40u
#define ctrl_moteur_Sync_ctrl_reg__6__POS 6
#define ctrl_moteur_Sync_ctrl_reg__7__MASK 0x80u
#define ctrl_moteur_Sync_ctrl_reg__7__POS 7
#define ctrl_moteur_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ctrl_moteur_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define ctrl_moteur_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define ctrl_moteur_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define ctrl_moteur_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define ctrl_moteur_Sync_ctrl_reg__MASK 0xFFu
#define ctrl_moteur_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ctrl_moteur_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ctrl_moteur_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Ampli_Recept_SC */
#define Ampli_Recept_SC__BST CYREG_SC0_BST
#define Ampli_Recept_SC__CLK CYREG_SC0_CLK
#define Ampli_Recept_SC__CMPINV CYREG_SC_CMPINV
#define Ampli_Recept_SC__CMPINV_MASK 0x01u
#define Ampli_Recept_SC__CPTR CYREG_SC_CPTR
#define Ampli_Recept_SC__CPTR_MASK 0x01u
#define Ampli_Recept_SC__CR0 CYREG_SC0_CR0
#define Ampli_Recept_SC__CR1 CYREG_SC0_CR1
#define Ampli_Recept_SC__CR2 CYREG_SC0_CR2
#define Ampli_Recept_SC__MSK CYREG_SC_MSK
#define Ampli_Recept_SC__MSK_MASK 0x01u
#define Ampli_Recept_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Ampli_Recept_SC__PM_ACT_MSK 0x01u
#define Ampli_Recept_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Ampli_Recept_SC__PM_STBY_MSK 0x01u
#define Ampli_Recept_SC__SR CYREG_SC_SR
#define Ampli_Recept_SC__SR_MASK 0x01u
#define Ampli_Recept_SC__SW0 CYREG_SC0_SW0
#define Ampli_Recept_SC__SW10 CYREG_SC0_SW10
#define Ampli_Recept_SC__SW2 CYREG_SC0_SW2
#define Ampli_Recept_SC__SW3 CYREG_SC0_SW3
#define Ampli_Recept_SC__SW4 CYREG_SC0_SW4
#define Ampli_Recept_SC__SW6 CYREG_SC0_SW6
#define Ampli_Recept_SC__SW7 CYREG_SC0_SW7
#define Ampli_Recept_SC__SW8 CYREG_SC0_SW8
#define Ampli_Recept_SC__WRK1 CYREG_SC_WRK1
#define Ampli_Recept_SC__WRK1_MASK 0x01u

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* Moteur_BL_inA */
#define Moteur_BL_inA__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Moteur_BL_inA__0__MASK 0x02u
#define Moteur_BL_inA__0__PC CYREG_PRT0_PC1
#define Moteur_BL_inA__0__PORT 0u
#define Moteur_BL_inA__0__SHIFT 1u
#define Moteur_BL_inA__AG CYREG_PRT0_AG
#define Moteur_BL_inA__AMUX CYREG_PRT0_AMUX
#define Moteur_BL_inA__BIE CYREG_PRT0_BIE
#define Moteur_BL_inA__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moteur_BL_inA__BYP CYREG_PRT0_BYP
#define Moteur_BL_inA__CTL CYREG_PRT0_CTL
#define Moteur_BL_inA__DM0 CYREG_PRT0_DM0
#define Moteur_BL_inA__DM1 CYREG_PRT0_DM1
#define Moteur_BL_inA__DM2 CYREG_PRT0_DM2
#define Moteur_BL_inA__DR CYREG_PRT0_DR
#define Moteur_BL_inA__INP_DIS CYREG_PRT0_INP_DIS
#define Moteur_BL_inA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moteur_BL_inA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moteur_BL_inA__LCD_EN CYREG_PRT0_LCD_EN
#define Moteur_BL_inA__MASK 0x02u
#define Moteur_BL_inA__PORT 0u
#define Moteur_BL_inA__PRT CYREG_PRT0_PRT
#define Moteur_BL_inA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moteur_BL_inA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moteur_BL_inA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moteur_BL_inA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moteur_BL_inA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moteur_BL_inA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moteur_BL_inA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moteur_BL_inA__PS CYREG_PRT0_PS
#define Moteur_BL_inA__SHIFT 1u
#define Moteur_BL_inA__SLW CYREG_PRT0_SLW

/* Moteur_BL_inB */
#define Moteur_BL_inB__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Moteur_BL_inB__0__MASK 0x01u
#define Moteur_BL_inB__0__PC CYREG_PRT0_PC0
#define Moteur_BL_inB__0__PORT 0u
#define Moteur_BL_inB__0__SHIFT 0u
#define Moteur_BL_inB__AG CYREG_PRT0_AG
#define Moteur_BL_inB__AMUX CYREG_PRT0_AMUX
#define Moteur_BL_inB__BIE CYREG_PRT0_BIE
#define Moteur_BL_inB__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moteur_BL_inB__BYP CYREG_PRT0_BYP
#define Moteur_BL_inB__CTL CYREG_PRT0_CTL
#define Moteur_BL_inB__DM0 CYREG_PRT0_DM0
#define Moteur_BL_inB__DM1 CYREG_PRT0_DM1
#define Moteur_BL_inB__DM2 CYREG_PRT0_DM2
#define Moteur_BL_inB__DR CYREG_PRT0_DR
#define Moteur_BL_inB__INP_DIS CYREG_PRT0_INP_DIS
#define Moteur_BL_inB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moteur_BL_inB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moteur_BL_inB__LCD_EN CYREG_PRT0_LCD_EN
#define Moteur_BL_inB__MASK 0x01u
#define Moteur_BL_inB__PORT 0u
#define Moteur_BL_inB__PRT CYREG_PRT0_PRT
#define Moteur_BL_inB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moteur_BL_inB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moteur_BL_inB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moteur_BL_inB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moteur_BL_inB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moteur_BL_inB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moteur_BL_inB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moteur_BL_inB__PS CYREG_PRT0_PS
#define Moteur_BL_inB__SHIFT 0u
#define Moteur_BL_inB__SLW CYREG_PRT0_SLW

/* Moteur_BR_inA */
#define Moteur_BR_inA__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Moteur_BR_inA__0__MASK 0x80u
#define Moteur_BR_inA__0__PC CYREG_PRT0_PC7
#define Moteur_BR_inA__0__PORT 0u
#define Moteur_BR_inA__0__SHIFT 7u
#define Moteur_BR_inA__AG CYREG_PRT0_AG
#define Moteur_BR_inA__AMUX CYREG_PRT0_AMUX
#define Moteur_BR_inA__BIE CYREG_PRT0_BIE
#define Moteur_BR_inA__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moteur_BR_inA__BYP CYREG_PRT0_BYP
#define Moteur_BR_inA__CTL CYREG_PRT0_CTL
#define Moteur_BR_inA__DM0 CYREG_PRT0_DM0
#define Moteur_BR_inA__DM1 CYREG_PRT0_DM1
#define Moteur_BR_inA__DM2 CYREG_PRT0_DM2
#define Moteur_BR_inA__DR CYREG_PRT0_DR
#define Moteur_BR_inA__INP_DIS CYREG_PRT0_INP_DIS
#define Moteur_BR_inA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moteur_BR_inA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moteur_BR_inA__LCD_EN CYREG_PRT0_LCD_EN
#define Moteur_BR_inA__MASK 0x80u
#define Moteur_BR_inA__PORT 0u
#define Moteur_BR_inA__PRT CYREG_PRT0_PRT
#define Moteur_BR_inA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moteur_BR_inA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moteur_BR_inA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moteur_BR_inA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moteur_BR_inA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moteur_BR_inA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moteur_BR_inA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moteur_BR_inA__PS CYREG_PRT0_PS
#define Moteur_BR_inA__SHIFT 7u
#define Moteur_BR_inA__SLW CYREG_PRT0_SLW

/* Moteur_BR_inB */
#define Moteur_BR_inB__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Moteur_BR_inB__0__MASK 0x20u
#define Moteur_BR_inB__0__PC CYREG_IO_PC_PRT15_PC5
#define Moteur_BR_inB__0__PORT 15u
#define Moteur_BR_inB__0__SHIFT 5u
#define Moteur_BR_inB__AG CYREG_PRT15_AG
#define Moteur_BR_inB__AMUX CYREG_PRT15_AMUX
#define Moteur_BR_inB__BIE CYREG_PRT15_BIE
#define Moteur_BR_inB__BIT_MASK CYREG_PRT15_BIT_MASK
#define Moteur_BR_inB__BYP CYREG_PRT15_BYP
#define Moteur_BR_inB__CTL CYREG_PRT15_CTL
#define Moteur_BR_inB__DM0 CYREG_PRT15_DM0
#define Moteur_BR_inB__DM1 CYREG_PRT15_DM1
#define Moteur_BR_inB__DM2 CYREG_PRT15_DM2
#define Moteur_BR_inB__DR CYREG_PRT15_DR
#define Moteur_BR_inB__INP_DIS CYREG_PRT15_INP_DIS
#define Moteur_BR_inB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Moteur_BR_inB__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Moteur_BR_inB__LCD_EN CYREG_PRT15_LCD_EN
#define Moteur_BR_inB__MASK 0x20u
#define Moteur_BR_inB__PORT 15u
#define Moteur_BR_inB__PRT CYREG_PRT15_PRT
#define Moteur_BR_inB__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Moteur_BR_inB__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Moteur_BR_inB__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Moteur_BR_inB__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Moteur_BR_inB__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Moteur_BR_inB__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Moteur_BR_inB__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Moteur_BR_inB__PS CYREG_PRT15_PS
#define Moteur_BR_inB__SHIFT 5u
#define Moteur_BR_inB__SLW CYREG_PRT15_SLW

/* Moteur_FL_inA */
#define Moteur_FL_inA__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Moteur_FL_inA__0__MASK 0x10u
#define Moteur_FL_inA__0__PC CYREG_PRT0_PC4
#define Moteur_FL_inA__0__PORT 0u
#define Moteur_FL_inA__0__SHIFT 4u
#define Moteur_FL_inA__AG CYREG_PRT0_AG
#define Moteur_FL_inA__AMUX CYREG_PRT0_AMUX
#define Moteur_FL_inA__BIE CYREG_PRT0_BIE
#define Moteur_FL_inA__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moteur_FL_inA__BYP CYREG_PRT0_BYP
#define Moteur_FL_inA__CTL CYREG_PRT0_CTL
#define Moteur_FL_inA__DM0 CYREG_PRT0_DM0
#define Moteur_FL_inA__DM1 CYREG_PRT0_DM1
#define Moteur_FL_inA__DM2 CYREG_PRT0_DM2
#define Moteur_FL_inA__DR CYREG_PRT0_DR
#define Moteur_FL_inA__INP_DIS CYREG_PRT0_INP_DIS
#define Moteur_FL_inA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moteur_FL_inA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moteur_FL_inA__LCD_EN CYREG_PRT0_LCD_EN
#define Moteur_FL_inA__MASK 0x10u
#define Moteur_FL_inA__PORT 0u
#define Moteur_FL_inA__PRT CYREG_PRT0_PRT
#define Moteur_FL_inA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moteur_FL_inA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moteur_FL_inA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moteur_FL_inA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moteur_FL_inA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moteur_FL_inA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moteur_FL_inA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moteur_FL_inA__PS CYREG_PRT0_PS
#define Moteur_FL_inA__SHIFT 4u
#define Moteur_FL_inA__SLW CYREG_PRT0_SLW

/* Moteur_FL_inB */
#define Moteur_FL_inB__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Moteur_FL_inB__0__MASK 0x04u
#define Moteur_FL_inB__0__PC CYREG_PRT0_PC2
#define Moteur_FL_inB__0__PORT 0u
#define Moteur_FL_inB__0__SHIFT 2u
#define Moteur_FL_inB__AG CYREG_PRT0_AG
#define Moteur_FL_inB__AMUX CYREG_PRT0_AMUX
#define Moteur_FL_inB__BIE CYREG_PRT0_BIE
#define Moteur_FL_inB__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moteur_FL_inB__BYP CYREG_PRT0_BYP
#define Moteur_FL_inB__CTL CYREG_PRT0_CTL
#define Moteur_FL_inB__DM0 CYREG_PRT0_DM0
#define Moteur_FL_inB__DM1 CYREG_PRT0_DM1
#define Moteur_FL_inB__DM2 CYREG_PRT0_DM2
#define Moteur_FL_inB__DR CYREG_PRT0_DR
#define Moteur_FL_inB__INP_DIS CYREG_PRT0_INP_DIS
#define Moteur_FL_inB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moteur_FL_inB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moteur_FL_inB__LCD_EN CYREG_PRT0_LCD_EN
#define Moteur_FL_inB__MASK 0x04u
#define Moteur_FL_inB__PORT 0u
#define Moteur_FL_inB__PRT CYREG_PRT0_PRT
#define Moteur_FL_inB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moteur_FL_inB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moteur_FL_inB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moteur_FL_inB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moteur_FL_inB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moteur_FL_inB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moteur_FL_inB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moteur_FL_inB__PS CYREG_PRT0_PS
#define Moteur_FL_inB__SHIFT 2u
#define Moteur_FL_inB__SLW CYREG_PRT0_SLW

/* Moteur_FR_inA */
#define Moteur_FR_inA__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Moteur_FR_inA__0__MASK 0x80u
#define Moteur_FR_inA__0__PC CYREG_PRT2_PC7
#define Moteur_FR_inA__0__PORT 2u
#define Moteur_FR_inA__0__SHIFT 7u
#define Moteur_FR_inA__AG CYREG_PRT2_AG
#define Moteur_FR_inA__AMUX CYREG_PRT2_AMUX
#define Moteur_FR_inA__BIE CYREG_PRT2_BIE
#define Moteur_FR_inA__BIT_MASK CYREG_PRT2_BIT_MASK
#define Moteur_FR_inA__BYP CYREG_PRT2_BYP
#define Moteur_FR_inA__CTL CYREG_PRT2_CTL
#define Moteur_FR_inA__DM0 CYREG_PRT2_DM0
#define Moteur_FR_inA__DM1 CYREG_PRT2_DM1
#define Moteur_FR_inA__DM2 CYREG_PRT2_DM2
#define Moteur_FR_inA__DR CYREG_PRT2_DR
#define Moteur_FR_inA__INP_DIS CYREG_PRT2_INP_DIS
#define Moteur_FR_inA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Moteur_FR_inA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Moteur_FR_inA__LCD_EN CYREG_PRT2_LCD_EN
#define Moteur_FR_inA__MASK 0x80u
#define Moteur_FR_inA__PORT 2u
#define Moteur_FR_inA__PRT CYREG_PRT2_PRT
#define Moteur_FR_inA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Moteur_FR_inA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Moteur_FR_inA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Moteur_FR_inA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Moteur_FR_inA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Moteur_FR_inA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Moteur_FR_inA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Moteur_FR_inA__PS CYREG_PRT2_PS
#define Moteur_FR_inA__SHIFT 7u
#define Moteur_FR_inA__SLW CYREG_PRT2_SLW

/* Moteur_FR_inB */
#define Moteur_FR_inB__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Moteur_FR_inB__0__MASK 0x40u
#define Moteur_FR_inB__0__PC CYREG_PRT0_PC6
#define Moteur_FR_inB__0__PORT 0u
#define Moteur_FR_inB__0__SHIFT 6u
#define Moteur_FR_inB__AG CYREG_PRT0_AG
#define Moteur_FR_inB__AMUX CYREG_PRT0_AMUX
#define Moteur_FR_inB__BIE CYREG_PRT0_BIE
#define Moteur_FR_inB__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moteur_FR_inB__BYP CYREG_PRT0_BYP
#define Moteur_FR_inB__CTL CYREG_PRT0_CTL
#define Moteur_FR_inB__DM0 CYREG_PRT0_DM0
#define Moteur_FR_inB__DM1 CYREG_PRT0_DM1
#define Moteur_FR_inB__DM2 CYREG_PRT0_DM2
#define Moteur_FR_inB__DR CYREG_PRT0_DR
#define Moteur_FR_inB__INP_DIS CYREG_PRT0_INP_DIS
#define Moteur_FR_inB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moteur_FR_inB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moteur_FR_inB__LCD_EN CYREG_PRT0_LCD_EN
#define Moteur_FR_inB__MASK 0x40u
#define Moteur_FR_inB__PORT 0u
#define Moteur_FR_inB__PRT CYREG_PRT0_PRT
#define Moteur_FR_inB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moteur_FR_inB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moteur_FR_inB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moteur_FR_inB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moteur_FR_inB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moteur_FR_inB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moteur_FR_inB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moteur_FR_inB__PS CYREG_PRT0_PS
#define Moteur_FR_inB__SHIFT 6u
#define Moteur_FR_inB__SLW CYREG_PRT0_SLW

/* Timer_periode_TimerUDB */
#define Timer_periode_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_periode_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_periode_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_periode_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Timer_periode_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_periode_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_periode_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_periode_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_periode_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_periode_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Timer_periode_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_periode_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_periode_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_periode_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Timer_periode_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Timer_periode_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_periode_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_periode_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Timer_periode_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Timer_periode_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Timer_periode_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Timer_periode_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Timer_periode_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Timer_periode_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Timer_periode_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Timer_periode_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB10_A0
#define Timer_periode_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB10_A1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB10_D0
#define Timer_periode_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB10_D1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_periode_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Timer_periode_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB10_F0
#define Timer_periode_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB10_F1

/* Detect_Seuil_Recept_ctComp */
#define Detect_Seuil_Recept_ctComp__CLK CYREG_CMP0_CLK
#define Detect_Seuil_Recept_ctComp__CMP_MASK 0x01u
#define Detect_Seuil_Recept_ctComp__CMP_NUMBER 0u
#define Detect_Seuil_Recept_ctComp__CR CYREG_CMP0_CR
#define Detect_Seuil_Recept_ctComp__LUT__CR CYREG_LUT0_CR
#define Detect_Seuil_Recept_ctComp__LUT__MSK CYREG_LUT_MSK
#define Detect_Seuil_Recept_ctComp__LUT__MSK_MASK 0x01u
#define Detect_Seuil_Recept_ctComp__LUT__MSK_SHIFT 0u
#define Detect_Seuil_Recept_ctComp__LUT__MX CYREG_LUT0_MX
#define Detect_Seuil_Recept_ctComp__LUT__SR CYREG_LUT_SR
#define Detect_Seuil_Recept_ctComp__LUT__SR_MASK 0x01u
#define Detect_Seuil_Recept_ctComp__LUT__SR_SHIFT 0u
#define Detect_Seuil_Recept_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Detect_Seuil_Recept_ctComp__PM_ACT_MSK 0x01u
#define Detect_Seuil_Recept_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Detect_Seuil_Recept_ctComp__PM_STBY_MSK 0x01u
#define Detect_Seuil_Recept_ctComp__SW0 CYREG_CMP0_SW0
#define Detect_Seuil_Recept_ctComp__SW2 CYREG_CMP0_SW2
#define Detect_Seuil_Recept_ctComp__SW3 CYREG_CMP0_SW3
#define Detect_Seuil_Recept_ctComp__SW4 CYREG_CMP0_SW4
#define Detect_Seuil_Recept_ctComp__SW6 CYREG_CMP0_SW6
#define Detect_Seuil_Recept_ctComp__TR0 CYREG_CMP0_TR0
#define Detect_Seuil_Recept_ctComp__TR1 CYREG_CMP0_TR1
#define Detect_Seuil_Recept_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Detect_Seuil_Recept_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Detect_Seuil_Recept_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Detect_Seuil_Recept_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Detect_Seuil_Recept_ctComp__WRK CYREG_CMP_WRK
#define Detect_Seuil_Recept_ctComp__WRK_MASK 0x01u
#define Detect_Seuil_Recept_ctComp__WRK_SHIFT 0u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "projet_entier"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
