<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><meta name="keywords" content="rust, rustlang, rust-lang"><title>List of all items in this crate</title><link rel="stylesheet" type="text/css" href="../normalize.css"><link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../dark.css"><link rel="stylesheet" type="text/css" href="../light.css" id="themeStyle"><script src="../storage.js"></script><noscript><link rel="stylesheet" href="../noscript.css"></noscript><link rel="shortcut icon" href="../favicon.ico"><style type="text/css">#crate-search{background-image:url("../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../cranelift_codegen_meta/index.html'><div class='logo-container'><img src='../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../settings.html"><img src="../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span>
        </span>
        <span class='in-band'>List of all items</span></h1><h3 id='Structs'>Structs</h3><ul class='structs docblock'><li><a href='cdsl/ast/struct.Apply.html'>cdsl::ast::Apply</a></li><li><a href='cdsl/ast/struct.Block.html'>cdsl::ast::Block</a></li><li><a href='cdsl/ast/struct.BlockPool.html'>cdsl::ast::BlockPool</a></li><li><a href='cdsl/ast/struct.ConstPool.html'>cdsl::ast::ConstPool</a></li><li><a href='cdsl/ast/struct.Def.html'>cdsl::ast::Def</a></li><li><a href='cdsl/ast/struct.DefIndex.html'>cdsl::ast::DefIndex</a></li><li><a href='cdsl/ast/struct.DefPool.html'>cdsl::ast::DefPool</a></li><li><a href='cdsl/ast/struct.DummyConstant.html'>cdsl::ast::DummyConstant</a></li><li><a href='cdsl/ast/struct.DummyDef.html'>cdsl::ast::DummyDef</a></li><li><a href='cdsl/ast/struct.DummyVar.html'>cdsl::ast::DummyVar</a></li><li><a href='cdsl/ast/struct.ExprBuilder.html'>cdsl::ast::ExprBuilder</a></li><li><a href='cdsl/ast/struct.Var.html'>cdsl::ast::Var</a></li><li><a href='cdsl/ast/struct.VarIndex.html'>cdsl::ast::VarIndex</a></li><li><a href='cdsl/ast/struct.VarPool.html'>cdsl::ast::VarPool</a></li><li><a href='cdsl/cpu_modes/struct.CpuMode.html'>cdsl::cpu_modes::CpuMode</a></li><li><a href='cdsl/encodings/struct.EncodingBuilder.html'>cdsl::encodings::EncodingBuilder</a></li><li><a href='cdsl/encodings/struct.EncodingContent.html'>cdsl::encodings::EncodingContent</a></li><li><a href='cdsl/formats/struct.FormatField.html'>cdsl::formats::FormatField</a></li><li><a href='cdsl/formats/struct.FormatStructure.html'>cdsl::formats::FormatStructure</a></li><li><a href='cdsl/formats/struct.InstructionFormat.html'>cdsl::formats::InstructionFormat</a></li><li><a href='cdsl/formats/struct.InstructionFormatBuilder.html'>cdsl::formats::InstructionFormatBuilder</a></li><li><a href='cdsl/instructions/struct.BoundInstruction.html'>cdsl::instructions::BoundInstruction</a></li><li><a href='cdsl/instructions/struct.FormatPredicateNode.html'>cdsl::instructions::FormatPredicateNode</a></li><li><a href='cdsl/instructions/struct.InstructionBuilder.html'>cdsl::instructions::InstructionBuilder</a></li><li><a href='cdsl/instructions/struct.InstructionContent.html'>cdsl::instructions::InstructionContent</a></li><li><a href='cdsl/instructions/struct.InstructionGroup.html'>cdsl::instructions::InstructionGroup</a></li><li><a href='cdsl/instructions/struct.InstructionGroupBuilder.html'>cdsl::instructions::InstructionGroupBuilder</a></li><li><a href='cdsl/instructions/struct.InstructionPredicate.html'>cdsl::instructions::InstructionPredicate</a></li><li><a href='cdsl/instructions/struct.InstructionPredicateNumber.html'>cdsl::instructions::InstructionPredicateNumber</a></li><li><a href='cdsl/instructions/struct.InstructionPredicateRegistry.html'>cdsl::instructions::InstructionPredicateRegistry</a></li><li><a href='cdsl/instructions/struct.OpcodeNumber.html'>cdsl::instructions::OpcodeNumber</a></li><li><a href='cdsl/instructions/struct.PolymorphicInfo.html'>cdsl::instructions::PolymorphicInfo</a></li><li><a href='cdsl/isa/struct.TargetIsa.html'>cdsl::isa::TargetIsa</a></li><li><a href='cdsl/operands/struct.Operand.html'>cdsl::operands::Operand</a></li><li><a href='cdsl/operands/struct.OperandKind.html'>cdsl::operands::OperandKind</a></li><li><a href='cdsl/recipes/struct.BranchRange.html'>cdsl::recipes::BranchRange</a></li><li><a href='cdsl/recipes/struct.EncodingRecipe.html'>cdsl::recipes::EncodingRecipe</a></li><li><a href='cdsl/recipes/struct.EncodingRecipeBuilder.html'>cdsl::recipes::EncodingRecipeBuilder</a></li><li><a href='cdsl/recipes/struct.EncodingRecipeNumber.html'>cdsl::recipes::EncodingRecipeNumber</a></li><li><a href='cdsl/recipes/struct.Register.html'>cdsl::recipes::Register</a></li><li><a href='cdsl/recipes/struct.Stack.html'>cdsl::recipes::Stack</a></li><li><a href='cdsl/regs/struct.IsaRegs.html'>cdsl::regs::IsaRegs</a></li><li><a href='cdsl/regs/struct.IsaRegsBuilder.html'>cdsl::regs::IsaRegsBuilder</a></li><li><a href='cdsl/regs/struct.RegBank.html'>cdsl::regs::RegBank</a></li><li><a href='cdsl/regs/struct.RegBankBuilder.html'>cdsl::regs::RegBankBuilder</a></li><li><a href='cdsl/regs/struct.RegBankIndex.html'>cdsl::regs::RegBankIndex</a></li><li><a href='cdsl/regs/struct.RegClass.html'>cdsl::regs::RegClass</a></li><li><a href='cdsl/regs/struct.RegClassBuilder.html'>cdsl::regs::RegClassBuilder</a></li><li><a href='cdsl/regs/struct.RegClassIndex.html'>cdsl::regs::RegClassIndex</a></li><li><a href='cdsl/settings/struct.BoolSetting.html'>cdsl::settings::BoolSetting</a></li><li><a href='cdsl/settings/struct.BoolSettingIndex.html'>cdsl::settings::BoolSettingIndex</a></li><li><a href='cdsl/settings/struct.Predicate.html'>cdsl::settings::Predicate</a></li><li><a href='cdsl/settings/struct.Preset.html'>cdsl::settings::Preset</a></li><li><a href='cdsl/settings/struct.PresetIndex.html'>cdsl::settings::PresetIndex</a></li><li><a href='cdsl/settings/struct.ProtoPredicate.html'>cdsl::settings::ProtoPredicate</a></li><li><a href='cdsl/settings/struct.ProtoSetting.html'>cdsl::settings::ProtoSetting</a></li><li><a href='cdsl/settings/struct.Setting.html'>cdsl::settings::Setting</a></li><li><a href='cdsl/settings/struct.SettingGroup.html'>cdsl::settings::SettingGroup</a></li><li><a href='cdsl/settings/struct.SettingGroupBuilder.html'>cdsl::settings::SettingGroupBuilder</a></li><li><a href='cdsl/type_inference/struct.TypeEnvironment.html'>cdsl::type_inference::TypeEnvironment</a></li><li><a href='cdsl/types/struct.LaneTypeIterator.html'>cdsl::types::LaneTypeIterator</a></li><li><a href='cdsl/types/struct.ReferenceType.html'>cdsl::types::ReferenceType</a></li><li><a href='cdsl/types/struct.ReferenceTypeIterator.html'>cdsl::types::ReferenceTypeIterator</a></li><li><a href='cdsl/types/struct.SpecialTypeIterator.html'>cdsl::types::SpecialTypeIterator</a></li><li><a href='cdsl/types/struct.VectorType.html'>cdsl::types::VectorType</a></li><li><a href='cdsl/typevar/struct.TypeSet.html'>cdsl::typevar::TypeSet</a></li><li><a href='cdsl/typevar/struct.TypeSetBuilder.html'>cdsl::typevar::TypeSetBuilder</a></li><li><a href='cdsl/typevar/struct.TypeVar.html'>cdsl::typevar::TypeVar</a></li><li><a href='cdsl/typevar/struct.TypeVarContent.html'>cdsl::typevar::TypeVarContent</a></li><li><a href='cdsl/typevar/struct.TypeVarParent.html'>cdsl::typevar::TypeVarParent</a></li><li><a href='cdsl/xform/struct.Transform.html'>cdsl::xform::Transform</a></li><li><a href='cdsl/xform/struct.TransformGroup.html'>cdsl::xform::TransformGroup</a></li><li><a href='cdsl/xform/struct.TransformGroupBuilder.html'>cdsl::xform::TransformGroupBuilder</a></li><li><a href='cdsl/xform/struct.TransformGroupIndex.html'>cdsl::xform::TransformGroupIndex</a></li><li><a href='cdsl/xform/struct.TransformGroups.html'>cdsl::xform::TransformGroups</a></li><li><a href='error/struct.Error.html'>error::Error</a></li><li><a href='gen_encodings/struct.Encoder.html'>gen_encodings::Encoder</a></li><li><a href='gen_encodings/struct.EncodingList.html'>gen_encodings::EncodingList</a></li><li><a href='gen_encodings/struct.Level1Table.html'>gen_encodings::Level1Table</a></li><li><a href='gen_encodings/struct.Level2HashTableEntry.html'>gen_encodings::Level2HashTableEntry</a></li><li><a href='gen_encodings/struct.Level2Table.html'>gen_encodings::Level2Table</a></li><li><a href='isa/riscv/encodings/struct.PerCpuModeEncodings.html'>isa::riscv::encodings::PerCpuModeEncodings</a></li><li><a href='isa/riscv/recipes/struct.RecipeGroup.html'>isa::riscv::recipes::RecipeGroup</a></li><li><a href='isa/x86/encodings/struct.PerCpuModeEncodings.html'>isa::x86::encodings::PerCpuModeEncodings</a></li><li><a href='isa/x86/recipes/struct.RecipeGroup.html'>isa::x86::recipes::RecipeGroup</a></li><li><a href='isa/x86/recipes/struct.Template.html'>isa::x86::recipes::Template</a></li><li><a href='shared/struct.Definitions.html'>shared::Definitions</a></li><li><a href='shared/entities/struct.EntityRefs.html'>shared::entities::EntityRefs</a></li><li><a href='shared/formats/struct.Formats.html'>shared::formats::Formats</a></li><li><a href='shared/immediates/struct.Immediates.html'>shared::immediates::Immediates</a></li><li><a href='shared/types/struct.BoolIterator.html'>shared::types::BoolIterator</a></li><li><a href='shared/types/struct.FlagIterator.html'>shared::types::FlagIterator</a></li><li><a href='shared/types/struct.FloatIterator.html'>shared::types::FloatIterator</a></li><li><a href='shared/types/struct.IntIterator.html'>shared::types::IntIterator</a></li><li><a href='shared/types/struct.ReferenceIterator.html'>shared::types::ReferenceIterator</a></li><li><a href='srcgen/struct.Formatter.html'>srcgen::Formatter</a></li><li><a href='srcgen/struct.Match.html'>srcgen::Match</a></li><li><a href='unique_table/struct.UniqueSeqTable.html'>unique_table::UniqueSeqTable</a></li><li><a href='unique_table/struct.UniqueTable.html'>unique_table::UniqueTable</a></li></ul><h3 id='Enums'>Enums</h3><ul class='enums docblock'><li><a href='cdsl/ast/enum.DummyExpr.html'>cdsl::ast::DummyExpr</a></li><li><a href='cdsl/ast/enum.Expr.html'>cdsl::ast::Expr</a></li><li><a href='cdsl/ast/enum.Literal.html'>cdsl::ast::Literal</a></li><li><a href='cdsl/ast/enum.PatternPosition.html'>cdsl::ast::PatternPosition</a></li><li><a href='cdsl/instructions/enum.BindParameter.html'>cdsl::instructions::BindParameter</a></li><li><a href='cdsl/instructions/enum.FormatPredicateKind.html'>cdsl::instructions::FormatPredicateKind</a></li><li><a href='cdsl/instructions/enum.Immediate.html'>cdsl::instructions::Immediate</a></li><li><a href='cdsl/instructions/enum.InstSpec.html'>cdsl::instructions::InstSpec</a></li><li><a href='cdsl/instructions/enum.InstructionPredicateNode.html'>cdsl::instructions::InstructionPredicateNode</a></li><li><a href='cdsl/instructions/enum.TypePredicateNode.html'>cdsl::instructions::TypePredicateNode</a></li><li><a href='cdsl/instructions/enum.ValueTypeOrAny.html'>cdsl::instructions::ValueTypeOrAny</a></li><li><a href='cdsl/operands/enum.OperandKindFields.html'>cdsl::operands::OperandKindFields</a></li><li><a href='cdsl/recipes/enum.OperandConstraint.html'>cdsl::recipes::OperandConstraint</a></li><li><a href='cdsl/regs/enum.RegClassProto.html'>cdsl::regs::RegClassProto</a></li><li><a href='cdsl/settings/enum.PredicateNode.html'>cdsl::settings::PredicateNode</a></li><li><a href='cdsl/settings/enum.PresetType.html'>cdsl::settings::PresetType</a></li><li><a href='cdsl/settings/enum.ProtoSpecificSetting.html'>cdsl::settings::ProtoSpecificSetting</a></li><li><a href='cdsl/settings/enum.SpecificSetting.html'>cdsl::settings::SpecificSetting</a></li><li><a href='cdsl/type_inference/enum.Constraint.html'>cdsl::type_inference::Constraint</a></li><li><a href='cdsl/type_inference/enum.TypeEnvRank.html'>cdsl::type_inference::TypeEnvRank</a></li><li><a href='cdsl/types/enum.LaneType.html'>cdsl::types::LaneType</a></li><li><a href='cdsl/types/enum.SpecialType.html'>cdsl::types::SpecialType</a></li><li><a href='cdsl/types/enum.ValueType.html'>cdsl::types::ValueType</a></li><li><a href='cdsl/typevar/enum.DerivedFunc.html'>cdsl::typevar::DerivedFunc</a></li><li><a href='cdsl/typevar/enum.Interval.html'>cdsl::typevar::Interval</a></li><li><a href='error/enum.ErrorInner.html'>error::ErrorInner</a></li><li><a href='gen_settings/enum.ParentGroup.html'>gen_settings::ParentGroup</a></li><li><a href='gen_settings/enum.SettingOrPreset.html'>gen_settings::SettingOrPreset</a></li><li><a href='isa/enum.Isa.html'>isa::Isa</a></li><li><a href='isa/x86/recipes/enum.RecipePrefixKind.html'>isa::x86::recipes::RecipePrefixKind</a></li><li><a href='shared/types/enum.Bool.html'>shared::types::Bool</a></li><li><a href='shared/types/enum.Flag.html'>shared::types::Flag</a></li><li><a href='shared/types/enum.Float.html'>shared::types::Float</a></li><li><a href='shared/types/enum.Int.html'>shared::types::Int</a></li><li><a href='shared/types/enum.Reference.html'>shared::types::Reference</a></li></ul><h3 id='Traits'>Traits</h3><ul class='traits docblock'><li><a href='cdsl/instructions/trait.Bindable.html'>cdsl::instructions::Bindable</a></li><li><a href='default_map/trait.MapWithDefault.html'>default_map::MapWithDefault</a></li></ul><h3 id='Macros'>Macros</h3><ul class='macros docblock'><li><a href='macro.predicate.html'>predicate</a></li><li><a href='macro.preset.html'>preset</a></li></ul><h3 id='Functions'>Functions</h3><ul class='functions docblock'><li><a href='cdsl/ast/fn.constant.html'>cdsl::ast::constant</a></li><li><a href='cdsl/ast/fn.var.html'>cdsl::ast::var</a></li><li><a href='cdsl/fn.camel_case.html'>cdsl::camel_case</a></li><li><a href='cdsl/instructions/fn.is_ctrl_typevar_candidate.html'>cdsl::instructions::is_ctrl_typevar_candidate</a></li><li><a href='cdsl/instructions/fn.vector.html'>cdsl::instructions::vector</a></li><li><a href='cdsl/instructions/fn.verify_format.html'>cdsl::instructions::verify_format</a></li><li><a href='cdsl/instructions/fn.verify_polymorphic.html'>cdsl::instructions::verify_polymorphic</a></li><li><a href='cdsl/type_inference/fn.canonicalize_derivations.html'>cdsl::type_inference::canonicalize_derivations</a></li><li><a href='cdsl/type_inference/fn.constrain_fixpoint.html'>cdsl::type_inference::constrain_fixpoint</a></li><li><a href='cdsl/type_inference/fn.infer_definition.html'>cdsl::type_inference::infer_definition</a></li><li><a href='cdsl/type_inference/fn.infer_transform.html'>cdsl::type_inference::infer_transform</a></li><li><a href='cdsl/type_inference/fn.substitute.html'>cdsl::type_inference::substitute</a></li><li><a href='cdsl/type_inference/fn.unify.html'>cdsl::type_inference::unify</a></li><li><a href='cdsl/typevar/fn.legal_bool.html'>cdsl::typevar::legal_bool</a></li><li><a href='cdsl/typevar/fn.range_to_set.html'>cdsl::typevar::range_to_set</a></li><li><a href='cdsl/typevar/fn.set_narrower.html'>cdsl::typevar::set_narrower</a></li><li><a href='cdsl/typevar/fn.set_wider_or_equal.html'>cdsl::typevar::set_wider_or_equal</a></li><li><a href='cdsl/xform/fn.rewrite_def_list.html'>cdsl::xform::rewrite_def_list</a></li><li><a href='cdsl/xform/fn.rewrite_defined_vars.html'>cdsl::xform::rewrite_defined_vars</a></li><li><a href='cdsl/xform/fn.rewrite_expr.html'>cdsl::xform::rewrite_expr</a></li><li><a href='cdsl/xform/fn.var_index.html'>cdsl::xform::var_index</a></li><li><a href='gen_binemit/fn.gen_isa.html'>gen_binemit::gen_isa</a></li><li><a href='gen_binemit/fn.gen_recipe.html'>gen_binemit::gen_recipe</a></li><li><a href='gen_binemit/fn.generate.html'>gen_binemit::generate</a></li><li><a href='gen_binemit/fn.unwrap_values.html'>gen_binemit::unwrap_values</a></li><li><a href='gen_encodings/fn.emit_encoding_tables.html'>gen_encodings::emit_encoding_tables</a></li><li><a href='gen_encodings/fn.emit_inst_predicates.html'>gen_encodings::emit_inst_predicates</a></li><li><a href='gen_encodings/fn.emit_instp.html'>gen_encodings::emit_instp</a></li><li><a href='gen_encodings/fn.emit_operand_constraints.html'>gen_encodings::emit_operand_constraints</a></li><li><a href='gen_encodings/fn.emit_recipe_constraints.html'>gen_encodings::emit_recipe_constraints</a></li><li><a href='gen_encodings/fn.emit_recipe_names.html'>gen_encodings::emit_recipe_names</a></li><li><a href='gen_encodings/fn.emit_recipe_predicates.html'>gen_encodings::emit_recipe_predicates</a></li><li><a href='gen_encodings/fn.emit_recipe_sizing.html'>gen_encodings::emit_recipe_sizing</a></li><li><a href='gen_encodings/fn.encode_enclists.html'>gen_encodings::encode_enclists</a></li><li><a href='gen_encodings/fn.encode_level2_hashtables.html'>gen_encodings::encode_level2_hashtables</a></li><li><a href='gen_encodings/fn.gen_isa.html'>gen_encodings::gen_isa</a></li><li><a href='gen_encodings/fn.generate.html'>gen_encodings::generate</a></li><li><a href='gen_encodings/fn.get_fixed_registers.html'>gen_encodings::get_fixed_registers</a></li><li><a href='gen_encodings/fn.make_tables.html'>gen_encodings::make_tables</a></li><li><a href='gen_inst/fn.gen_arguments_method.html'>gen_inst::gen_arguments_method</a></li><li><a href='gen_inst/fn.gen_bitset.html'>gen_inst::gen_bitset</a></li><li><a href='gen_inst/fn.gen_bool_accessor.html'>gen_inst::gen_bool_accessor</a></li><li><a href='gen_inst/fn.gen_builder.html'>gen_inst::gen_builder</a></li><li><a href='gen_inst/fn.gen_format_constructor.html'>gen_inst::gen_format_constructor</a></li><li><a href='gen_inst/fn.gen_formats.html'>gen_inst::gen_formats</a></li><li><a href='gen_inst/fn.gen_inst_builder.html'>gen_inst::gen_inst_builder</a></li><li><a href='gen_inst/fn.gen_instruction_data.html'>gen_inst::gen_instruction_data</a></li><li><a href='gen_inst/fn.gen_instruction_data_impl.html'>gen_inst::gen_instruction_data_impl</a></li><li><a href='gen_inst/fn.gen_member_inits.html'>gen_inst::gen_member_inits</a></li><li><a href='gen_inst/fn.gen_opcodes.html'>gen_inst::gen_opcodes</a></li><li><a href='gen_inst/fn.gen_type_constraints.html'>gen_inst::gen_type_constraints</a></li><li><a href='gen_inst/fn.gen_typesets_table.html'>gen_inst::gen_typesets_table</a></li><li><a href='gen_inst/fn.generate.html'>gen_inst::generate</a></li><li><a href='gen_inst/fn.get_constraint.html'>gen_inst::get_constraint</a></li><li><a href='gen_inst/fn.iterable_to_string.html'>gen_inst::iterable_to_string</a></li><li><a href='gen_inst/fn.typeset_to_string.html'>gen_inst::typeset_to_string</a></li><li><a href='gen_legalizer/fn.build_derived_expr.html'>gen_legalizer::build_derived_expr</a></li><li><a href='gen_legalizer/fn.emit_dst_inst.html'>gen_legalizer::emit_dst_inst</a></li><li><a href='gen_legalizer/fn.emit_runtime_typecheck.html'>gen_legalizer::emit_runtime_typecheck</a></li><li><a href='gen_legalizer/fn.gen_isa.html'>gen_legalizer::gen_isa</a></li><li><a href='gen_legalizer/fn.gen_transform.html'>gen_legalizer::gen_transform</a></li><li><a href='gen_legalizer/fn.gen_transform_group.html'>gen_legalizer::gen_transform_group</a></li><li><a href='gen_legalizer/fn.generate.html'>gen_legalizer::generate</a></li><li><a href='gen_legalizer/fn.is_value_split.html'>gen_legalizer::is_value_split</a></li><li><a href='gen_legalizer/fn.unwrap_inst.html'>gen_legalizer::unwrap_inst</a></li><li><a href='gen_registers/fn.gen_isa.html'>gen_registers::gen_isa</a></li><li><a href='gen_registers/fn.gen_regbank.html'>gen_registers::gen_regbank</a></li><li><a href='gen_registers/fn.gen_regbank_units.html'>gen_registers::gen_regbank_units</a></li><li><a href='gen_registers/fn.gen_regclass.html'>gen_registers::gen_regclass</a></li><li><a href='gen_registers/fn.generate.html'>gen_registers::generate</a></li><li><a href='gen_settings/fn.gen_constructor.html'>gen_settings::gen_constructor</a></li><li><a href='gen_settings/fn.gen_descriptors.html'>gen_settings::gen_descriptors</a></li><li><a href='gen_settings/fn.gen_display.html'>gen_settings::gen_display</a></li><li><a href='gen_settings/fn.gen_enum_types.html'>gen_settings::gen_enum_types</a></li><li><a href='gen_settings/fn.gen_getter.html'>gen_settings::gen_getter</a></li><li><a href='gen_settings/fn.gen_getters.html'>gen_settings::gen_getters</a></li><li><a href='gen_settings/fn.gen_group.html'>gen_settings::gen_group</a></li><li><a href='gen_settings/fn.gen_pred_getter.html'>gen_settings::gen_pred_getter</a></li><li><a href='gen_settings/fn.gen_template.html'>gen_settings::gen_template</a></li><li><a href='gen_settings/fn.gen_to_and_from_str.html'>gen_settings::gen_to_and_from_str</a></li><li><a href='gen_settings/fn.generate.html'>gen_settings::generate</a></li><li><a href='gen_types/fn.emit_type.html'>gen_types::emit_type</a></li><li><a href='gen_types/fn.emit_types.html'>gen_types::emit_types</a></li><li><a href='gen_types/fn.emit_vectors.html'>gen_types::emit_vectors</a></li><li><a href='gen_types/fn.generate.html'>gen_types::generate</a></li><li><a href='fn.generate.html'>generate</a></li><li><a href='isa/arm32/fn.define.html'>isa::arm32::define</a></li><li><a href='isa/arm32/fn.define_regs.html'>isa::arm32::define_regs</a></li><li><a href='isa/arm32/fn.define_settings.html'>isa::arm32::define_settings</a></li><li><a href='isa/arm64/fn.define.html'>isa::arm64::define</a></li><li><a href='isa/arm64/fn.define_registers.html'>isa::arm64::define_registers</a></li><li><a href='isa/arm64/fn.define_settings.html'>isa::arm64::define_settings</a></li><li><a href='isa/fn.define.html'>isa::define</a></li><li><a href='isa/riscv/fn.define.html'>isa::riscv::define</a></li><li><a href='isa/riscv/fn.define_registers.html'>isa::riscv::define_registers</a></li><li><a href='isa/riscv/fn.define_settings.html'>isa::riscv::define_settings</a></li><li><a href='isa/riscv/encodings/fn.branch_bits.html'>isa::riscv::encodings::branch_bits</a></li><li><a href='isa/riscv/encodings/fn.define.html'>isa::riscv::encodings::define</a></li><li><a href='isa/riscv/encodings/fn.jal_bits.html'>isa::riscv::encodings::jal_bits</a></li><li><a href='isa/riscv/encodings/fn.jalr_bits.html'>isa::riscv::encodings::jalr_bits</a></li><li><a href='isa/riscv/encodings/fn.load_bits.html'>isa::riscv::encodings::load_bits</a></li><li><a href='isa/riscv/encodings/fn.lui_bits.html'>isa::riscv::encodings::lui_bits</a></li><li><a href='isa/riscv/encodings/fn.op32_bits.html'>isa::riscv::encodings::op32_bits</a></li><li><a href='isa/riscv/encodings/fn.op_bits.html'>isa::riscv::encodings::op_bits</a></li><li><a href='isa/riscv/encodings/fn.opimm32_bits.html'>isa::riscv::encodings::opimm32_bits</a></li><li><a href='isa/riscv/encodings/fn.opimm_bits.html'>isa::riscv::encodings::opimm_bits</a></li><li><a href='isa/riscv/encodings/fn.store_bits.html'>isa::riscv::encodings::store_bits</a></li><li><a href='isa/riscv/recipes/fn.define.html'>isa::riscv::recipes::define</a></li><li><a href='isa/x86/fn.define.html'>isa::x86::define</a></li><li><a href='isa/x86/encodings/fn.define.html'>isa::x86::encodings::define</a></li><li><a href='isa/x86/encodings/fn.define_alu.html'>isa::x86::encodings::define_alu</a></li><li><a href='isa/x86/encodings/fn.define_control_flow.html'>isa::x86::encodings::define_control_flow</a></li><li><a href='isa/x86/encodings/fn.define_entity_ref.html'>isa::x86::encodings::define_entity_ref</a></li><li><a href='isa/x86/encodings/fn.define_fpu_memory.html'>isa::x86::encodings::define_fpu_memory</a></li><li><a href='isa/x86/encodings/fn.define_fpu_moves.html'>isa::x86::encodings::define_fpu_moves</a></li><li><a href='isa/x86/encodings/fn.define_fpu_ops.html'>isa::x86::encodings::define_fpu_ops</a></li><li><a href='isa/x86/encodings/fn.define_memory.html'>isa::x86::encodings::define_memory</a></li><li><a href='isa/x86/encodings/fn.define_moves.html'>isa::x86::encodings::define_moves</a></li><li><a href='isa/x86/encodings/fn.define_reftypes.html'>isa::x86::encodings::define_reftypes</a></li><li><a href='isa/x86/encodings/fn.define_simd.html'>isa::x86::encodings::define_simd</a></li><li><a href='isa/x86/instructions/fn.define.html'>isa::x86::instructions::define</a></li><li><a href='isa/x86/legalize/fn.define.html'>isa::x86::legalize::define</a></li><li><a href='isa/x86/legalize/fn.define_simd.html'>isa::x86::legalize::define_simd</a></li><li><a href='isa/x86/recipes/fn.decode_opcodes.html'>isa::x86::recipes::decode_opcodes</a></li><li><a href='isa/x86/recipes/fn.define.html'>isa::x86::recipes::define</a></li><li><a href='isa/x86/recipes/fn.replace_evex_constraints.html'>isa::x86::recipes::replace_evex_constraints</a></li><li><a href='isa/x86/recipes/fn.replace_nonrex_constraints.html'>isa::x86::recipes::replace_nonrex_constraints</a></li><li><a href='isa/x86/recipes/fn.replace_put_op.html'>isa::x86::recipes::replace_put_op</a></li><li><a href='isa/x86/recipes/fn.supported_floatccs_predicate.html'>isa::x86::recipes::supported_floatccs_predicate</a></li><li><a href='isa/x86/recipes/fn.valid_scale.html'>isa::x86::recipes::valid_scale</a></li><li><a href='isa/x86/registers/fn.define.html'>isa::x86::registers::define</a></li><li><a href='isa/x86/settings/fn.define.html'>isa::x86::settings::define</a></li><li><a href='fn.isa_from_arch.html'>isa_from_arch</a></li><li><a href='shared/fn.define.html'>shared::define</a></li><li><a href='shared/entities/fn.new.html'>shared::entities::new</a></li><li><a href='shared/immediates/fn.new_enum.html'>shared::immediates::new_enum</a></li><li><a href='shared/immediates/fn.new_imm.html'>shared::immediates::new_imm</a></li><li><a href='shared/instructions/fn.define.html'>shared::instructions::define</a></li><li><a href='shared/instructions/fn.define_control_flow.html'>shared::instructions::define_control_flow</a></li><li><a href='shared/instructions/fn.define_simd_arithmetic.html'>shared::instructions::define_simd_arithmetic</a></li><li><a href='shared/instructions/fn.define_simd_lane_access.html'>shared::instructions::define_simd_lane_access</a></li><li><a href='shared/legalize/fn.define.html'>shared::legalize::define</a></li><li><a href='shared/settings/fn.define.html'>shared::settings::define</a></li><li><a href='srcgen/fn._indent.html'>srcgen::_indent</a></li><li><a href='srcgen/fn.parse_multiline.html'>srcgen::parse_multiline</a></li><li><a href='unique_table/fn.find_subsequence.html'>unique_table::find_subsequence</a></li></ul><h3 id='Typedefs'>Typedefs</h3><ul class='typedefs docblock'><li><a href='cdsl/encodings/type.Encoding.html'>cdsl::encodings::Encoding</a></li><li><a href='cdsl/instructions/type.AllInstructions.html'>cdsl::instructions::AllInstructions</a></li><li><a href='cdsl/instructions/type.Instruction.html'>cdsl::instructions::Instruction</a></li><li><a href='cdsl/instructions/type.InstructionPredicateMap.html'>cdsl::instructions::InstructionPredicateMap</a></li><li><a href='cdsl/instructions/type.VectorBitWidth.html'>cdsl::instructions::VectorBitWidth</a></li><li><a href='cdsl/operands/type.EnumValues.html'>cdsl::operands::EnumValues</a></li><li><a href='cdsl/recipes/type.Recipes.html'>cdsl::recipes::Recipes</a></li><li><a href='cdsl/settings/type.SettingPredicateNumber.html'>cdsl::settings::SettingPredicateNumber</a></li><li><a href='cdsl/typevar/type.NumSet.html'>cdsl::typevar::NumSet</a></li><li><a href='cdsl/typevar/type.Range.html'>cdsl::typevar::Range</a></li><li><a href='cdsl/typevar/type.RangeBound.html'>cdsl::typevar::RangeBound</a></li><li><a href='cdsl/xform/type.SymbolTable.html'>cdsl::xform::SymbolTable</a></li></ul><h3 id='Statics'>Statics</h3><ul class='statics docblock'><li><a href='cdsl/types/static._RUST_NAME_PREFIX.html'>cdsl::types::_RUST_NAME_PREFIX</a></li><li><a href='isa/x86/opcodes/static.ADC.html'>isa::x86::opcodes::ADC</a></li><li><a href='isa/x86/opcodes/static.ADD.html'>isa::x86::opcodes::ADD</a></li><li><a href='isa/x86/opcodes/static.ADDPD.html'>isa::x86::opcodes::ADDPD</a></li><li><a href='isa/x86/opcodes/static.ADDPS.html'>isa::x86::opcodes::ADDPS</a></li><li><a href='isa/x86/opcodes/static.ADDSD.html'>isa::x86::opcodes::ADDSD</a></li><li><a href='isa/x86/opcodes/static.ADDSS.html'>isa::x86::opcodes::ADDSS</a></li><li><a href='isa/x86/opcodes/static.ADD_IMM.html'>isa::x86::opcodes::ADD_IMM</a></li><li><a href='isa/x86/opcodes/static.ADD_IMM8_SIGN_EXTEND.html'>isa::x86::opcodes::ADD_IMM8_SIGN_EXTEND</a></li><li><a href='isa/x86/opcodes/static.AND.html'>isa::x86::opcodes::AND</a></li><li><a href='isa/x86/opcodes/static.ANDNPS.html'>isa::x86::opcodes::ANDNPS</a></li><li><a href='isa/x86/opcodes/static.ANDPS.html'>isa::x86::opcodes::ANDPS</a></li><li><a href='isa/x86/opcodes/static.AND_IMM.html'>isa::x86::opcodes::AND_IMM</a></li><li><a href='isa/x86/opcodes/static.AND_IMM8_SIGN_EXTEND.html'>isa::x86::opcodes::AND_IMM8_SIGN_EXTEND</a></li><li><a href='isa/x86/opcodes/static.BIT_SCAN_FORWARD.html'>isa::x86::opcodes::BIT_SCAN_FORWARD</a></li><li><a href='isa/x86/opcodes/static.BIT_SCAN_REVERSE.html'>isa::x86::opcodes::BIT_SCAN_REVERSE</a></li><li><a href='isa/x86/opcodes/static.CALL_RELATIVE.html'>isa::x86::opcodes::CALL_RELATIVE</a></li><li><a href='isa/x86/opcodes/static.CMOV_OVERFLOW.html'>isa::x86::opcodes::CMOV_OVERFLOW</a></li><li><a href='isa/x86/opcodes/static.CMPPD.html'>isa::x86::opcodes::CMPPD</a></li><li><a href='isa/x86/opcodes/static.CMPPS.html'>isa::x86::opcodes::CMPPS</a></li><li><a href='isa/x86/opcodes/static.CMP_IMM.html'>isa::x86::opcodes::CMP_IMM</a></li><li><a href='isa/x86/opcodes/static.CMP_IMM8.html'>isa::x86::opcodes::CMP_IMM8</a></li><li><a href='isa/x86/opcodes/static.CMP_REG.html'>isa::x86::opcodes::CMP_REG</a></li><li><a href='isa/x86/opcodes/static.CVTDQ2PS.html'>isa::x86::opcodes::CVTDQ2PS</a></li><li><a href='isa/x86/opcodes/static.CVTSD2SS.html'>isa::x86::opcodes::CVTSD2SS</a></li><li><a href='isa/x86/opcodes/static.CVTSI2SD.html'>isa::x86::opcodes::CVTSI2SD</a></li><li><a href='isa/x86/opcodes/static.CVTSI2SS.html'>isa::x86::opcodes::CVTSI2SS</a></li><li><a href='isa/x86/opcodes/static.CVTSS2SD.html'>isa::x86::opcodes::CVTSS2SD</a></li><li><a href='isa/x86/opcodes/static.CVTTSD2SI.html'>isa::x86::opcodes::CVTTSD2SI</a></li><li><a href='isa/x86/opcodes/static.CVTTSS2SI.html'>isa::x86::opcodes::CVTTSS2SI</a></li><li><a href='isa/x86/opcodes/static.DIV.html'>isa::x86::opcodes::DIV</a></li><li><a href='isa/x86/opcodes/static.DIVPD.html'>isa::x86::opcodes::DIVPD</a></li><li><a href='isa/x86/opcodes/static.DIVPS.html'>isa::x86::opcodes::DIVPS</a></li><li><a href='isa/x86/opcodes/static.DIVSD.html'>isa::x86::opcodes::DIVSD</a></li><li><a href='isa/x86/opcodes/static.DIVSS.html'>isa::x86::opcodes::DIVSS</a></li><li><a href='isa/x86/opcodes/static.EMPTY.html'>isa::x86::opcodes::EMPTY</a></li><li><a href='isa/x86/opcodes/static.IDIV.html'>isa::x86::opcodes::IDIV</a></li><li><a href='isa/x86/opcodes/static.IMUL.html'>isa::x86::opcodes::IMUL</a></li><li><a href='isa/x86/opcodes/static.IMUL_RDX_RAX.html'>isa::x86::opcodes::IMUL_RDX_RAX</a></li><li><a href='isa/x86/opcodes/static.INSERTPS.html'>isa::x86::opcodes::INSERTPS</a></li><li><a href='isa/x86/opcodes/static.JUMP_ABSOLUTE.html'>isa::x86::opcodes::JUMP_ABSOLUTE</a></li><li><a href='isa/x86/opcodes/static.JUMP_NEAR_IF_OVERFLOW.html'>isa::x86::opcodes::JUMP_NEAR_IF_OVERFLOW</a></li><li><a href='isa/x86/opcodes/static.JUMP_NEAR_RELATIVE.html'>isa::x86::opcodes::JUMP_NEAR_RELATIVE</a></li><li><a href='isa/x86/opcodes/static.JUMP_SHORT.html'>isa::x86::opcodes::JUMP_SHORT</a></li><li><a href='isa/x86/opcodes/static.JUMP_SHORT_IF_EQUAL.html'>isa::x86::opcodes::JUMP_SHORT_IF_EQUAL</a></li><li><a href='isa/x86/opcodes/static.JUMP_SHORT_IF_NOT_EQUAL.html'>isa::x86::opcodes::JUMP_SHORT_IF_NOT_EQUAL</a></li><li><a href='isa/x86/opcodes/static.JUMP_SHORT_IF_OVERFLOW.html'>isa::x86::opcodes::JUMP_SHORT_IF_OVERFLOW</a></li><li><a href='isa/x86/opcodes/static.LEA.html'>isa::x86::opcodes::LEA</a></li><li><a href='isa/x86/opcodes/static.LZCNT.html'>isa::x86::opcodes::LZCNT</a></li><li><a href='isa/x86/opcodes/static.MAXPD.html'>isa::x86::opcodes::MAXPD</a></li><li><a href='isa/x86/opcodes/static.MAXPS.html'>isa::x86::opcodes::MAXPS</a></li><li><a href='isa/x86/opcodes/static.MAXSD.html'>isa::x86::opcodes::MAXSD</a></li><li><a href='isa/x86/opcodes/static.MAXSS.html'>isa::x86::opcodes::MAXSS</a></li><li><a href='isa/x86/opcodes/static.MINPD.html'>isa::x86::opcodes::MINPD</a></li><li><a href='isa/x86/opcodes/static.MINPS.html'>isa::x86::opcodes::MINPS</a></li><li><a href='isa/x86/opcodes/static.MINSD.html'>isa::x86::opcodes::MINSD</a></li><li><a href='isa/x86/opcodes/static.MINSS.html'>isa::x86::opcodes::MINSS</a></li><li><a href='isa/x86/opcodes/static.MOVAPS_LOAD.html'>isa::x86::opcodes::MOVAPS_LOAD</a></li><li><a href='isa/x86/opcodes/static.MOVD_LOAD_XMM.html'>isa::x86::opcodes::MOVD_LOAD_XMM</a></li><li><a href='isa/x86/opcodes/static.MOVD_STORE_XMM.html'>isa::x86::opcodes::MOVD_STORE_XMM</a></li><li><a href='isa/x86/opcodes/static.MOVLHPS.html'>isa::x86::opcodes::MOVLHPS</a></li><li><a href='isa/x86/opcodes/static.MOVSD_LOAD.html'>isa::x86::opcodes::MOVSD_LOAD</a></li><li><a href='isa/x86/opcodes/static.MOVSD_STORE.html'>isa::x86::opcodes::MOVSD_STORE</a></li><li><a href='isa/x86/opcodes/static.MOVSS_LOAD.html'>isa::x86::opcodes::MOVSS_LOAD</a></li><li><a href='isa/x86/opcodes/static.MOVSS_STORE.html'>isa::x86::opcodes::MOVSS_STORE</a></li><li><a href='isa/x86/opcodes/static.MOVSXD.html'>isa::x86::opcodes::MOVSXD</a></li><li><a href='isa/x86/opcodes/static.MOVSX_BYTE.html'>isa::x86::opcodes::MOVSX_BYTE</a></li><li><a href='isa/x86/opcodes/static.MOVSX_WORD.html'>isa::x86::opcodes::MOVSX_WORD</a></li><li><a href='isa/x86/opcodes/static.MOVUPS_LOAD.html'>isa::x86::opcodes::MOVUPS_LOAD</a></li><li><a href='isa/x86/opcodes/static.MOVUPS_STORE.html'>isa::x86::opcodes::MOVUPS_STORE</a></li><li><a href='isa/x86/opcodes/static.MOVZX_BYTE.html'>isa::x86::opcodes::MOVZX_BYTE</a></li><li><a href='isa/x86/opcodes/static.MOVZX_WORD.html'>isa::x86::opcodes::MOVZX_WORD</a></li><li><a href='isa/x86/opcodes/static.MOV_BYTE_STORE.html'>isa::x86::opcodes::MOV_BYTE_STORE</a></li><li><a href='isa/x86/opcodes/static.MOV_IMM.html'>isa::x86::opcodes::MOV_IMM</a></li><li><a href='isa/x86/opcodes/static.MOV_IMM_SIGNEXTEND.html'>isa::x86::opcodes::MOV_IMM_SIGNEXTEND</a></li><li><a href='isa/x86/opcodes/static.MOV_LOAD.html'>isa::x86::opcodes::MOV_LOAD</a></li><li><a href='isa/x86/opcodes/static.MOV_STORE.html'>isa::x86::opcodes::MOV_STORE</a></li><li><a href='isa/x86/opcodes/static.MOV_STORE_16.html'>isa::x86::opcodes::MOV_STORE_16</a></li><li><a href='isa/x86/opcodes/static.MUL.html'>isa::x86::opcodes::MUL</a></li><li><a href='isa/x86/opcodes/static.MULPD.html'>isa::x86::opcodes::MULPD</a></li><li><a href='isa/x86/opcodes/static.MULPS.html'>isa::x86::opcodes::MULPS</a></li><li><a href='isa/x86/opcodes/static.MULSD.html'>isa::x86::opcodes::MULSD</a></li><li><a href='isa/x86/opcodes/static.MULSS.html'>isa::x86::opcodes::MULSS</a></li><li><a href='isa/x86/opcodes/static.NOT.html'>isa::x86::opcodes::NOT</a></li><li><a href='isa/x86/opcodes/static.OR.html'>isa::x86::opcodes::OR</a></li><li><a href='isa/x86/opcodes/static.ORPS.html'>isa::x86::opcodes::ORPS</a></li><li><a href='isa/x86/opcodes/static.OR_IMM.html'>isa::x86::opcodes::OR_IMM</a></li><li><a href='isa/x86/opcodes/static.OR_IMM8_SIGN_EXTEND.html'>isa::x86::opcodes::OR_IMM8_SIGN_EXTEND</a></li><li><a href='isa/x86/opcodes/static.PACKSSDW.html'>isa::x86::opcodes::PACKSSDW</a></li><li><a href='isa/x86/opcodes/static.PACKSSWB.html'>isa::x86::opcodes::PACKSSWB</a></li><li><a href='isa/x86/opcodes/static.PADDB.html'>isa::x86::opcodes::PADDB</a></li><li><a href='isa/x86/opcodes/static.PADDD.html'>isa::x86::opcodes::PADDD</a></li><li><a href='isa/x86/opcodes/static.PADDQ.html'>isa::x86::opcodes::PADDQ</a></li><li><a href='isa/x86/opcodes/static.PADDSB.html'>isa::x86::opcodes::PADDSB</a></li><li><a href='isa/x86/opcodes/static.PADDSW.html'>isa::x86::opcodes::PADDSW</a></li><li><a href='isa/x86/opcodes/static.PADDUSB.html'>isa::x86::opcodes::PADDUSB</a></li><li><a href='isa/x86/opcodes/static.PADDUSW.html'>isa::x86::opcodes::PADDUSW</a></li><li><a href='isa/x86/opcodes/static.PADDW.html'>isa::x86::opcodes::PADDW</a></li><li><a href='isa/x86/opcodes/static.PAND.html'>isa::x86::opcodes::PAND</a></li><li><a href='isa/x86/opcodes/static.PANDN.html'>isa::x86::opcodes::PANDN</a></li><li><a href='isa/x86/opcodes/static.PAVGB.html'>isa::x86::opcodes::PAVGB</a></li><li><a href='isa/x86/opcodes/static.PAVGW.html'>isa::x86::opcodes::PAVGW</a></li><li><a href='isa/x86/opcodes/static.PCMPEQB.html'>isa::x86::opcodes::PCMPEQB</a></li><li><a href='isa/x86/opcodes/static.PCMPEQD.html'>isa::x86::opcodes::PCMPEQD</a></li><li><a href='isa/x86/opcodes/static.PCMPEQQ.html'>isa::x86::opcodes::PCMPEQQ</a></li><li><a href='isa/x86/opcodes/static.PCMPEQW.html'>isa::x86::opcodes::PCMPEQW</a></li><li><a href='isa/x86/opcodes/static.PCMPGTB.html'>isa::x86::opcodes::PCMPGTB</a></li><li><a href='isa/x86/opcodes/static.PCMPGTD.html'>isa::x86::opcodes::PCMPGTD</a></li><li><a href='isa/x86/opcodes/static.PCMPGTQ.html'>isa::x86::opcodes::PCMPGTQ</a></li><li><a href='isa/x86/opcodes/static.PCMPGTW.html'>isa::x86::opcodes::PCMPGTW</a></li><li><a href='isa/x86/opcodes/static.PEXTR.html'>isa::x86::opcodes::PEXTR</a></li><li><a href='isa/x86/opcodes/static.PEXTRB.html'>isa::x86::opcodes::PEXTRB</a></li><li><a href='isa/x86/opcodes/static.PEXTRW.html'>isa::x86::opcodes::PEXTRW</a></li><li><a href='isa/x86/opcodes/static.PINSR.html'>isa::x86::opcodes::PINSR</a></li><li><a href='isa/x86/opcodes/static.PINSRB.html'>isa::x86::opcodes::PINSRB</a></li><li><a href='isa/x86/opcodes/static.PINSRW.html'>isa::x86::opcodes::PINSRW</a></li><li><a href='isa/x86/opcodes/static.PMAXSB.html'>isa::x86::opcodes::PMAXSB</a></li><li><a href='isa/x86/opcodes/static.PMAXSD.html'>isa::x86::opcodes::PMAXSD</a></li><li><a href='isa/x86/opcodes/static.PMAXSW.html'>isa::x86::opcodes::PMAXSW</a></li><li><a href='isa/x86/opcodes/static.PMAXUB.html'>isa::x86::opcodes::PMAXUB</a></li><li><a href='isa/x86/opcodes/static.PMAXUD.html'>isa::x86::opcodes::PMAXUD</a></li><li><a href='isa/x86/opcodes/static.PMAXUW.html'>isa::x86::opcodes::PMAXUW</a></li><li><a href='isa/x86/opcodes/static.PMINSB.html'>isa::x86::opcodes::PMINSB</a></li><li><a href='isa/x86/opcodes/static.PMINSD.html'>isa::x86::opcodes::PMINSD</a></li><li><a href='isa/x86/opcodes/static.PMINSW.html'>isa::x86::opcodes::PMINSW</a></li><li><a href='isa/x86/opcodes/static.PMINUB.html'>isa::x86::opcodes::PMINUB</a></li><li><a href='isa/x86/opcodes/static.PMINUD.html'>isa::x86::opcodes::PMINUD</a></li><li><a href='isa/x86/opcodes/static.PMINUW.html'>isa::x86::opcodes::PMINUW</a></li><li><a href='isa/x86/opcodes/static.PMOVSXBW.html'>isa::x86::opcodes::PMOVSXBW</a></li><li><a href='isa/x86/opcodes/static.PMOVSXDQ.html'>isa::x86::opcodes::PMOVSXDQ</a></li><li><a href='isa/x86/opcodes/static.PMOVSXWD.html'>isa::x86::opcodes::PMOVSXWD</a></li><li><a href='isa/x86/opcodes/static.PMOVZXBW.html'>isa::x86::opcodes::PMOVZXBW</a></li><li><a href='isa/x86/opcodes/static.PMOVZXDQ.html'>isa::x86::opcodes::PMOVZXDQ</a></li><li><a href='isa/x86/opcodes/static.PMOVZXWD.html'>isa::x86::opcodes::PMOVZXWD</a></li><li><a href='isa/x86/opcodes/static.PMULLD.html'>isa::x86::opcodes::PMULLD</a></li><li><a href='isa/x86/opcodes/static.PMULLQ.html'>isa::x86::opcodes::PMULLQ</a></li><li><a href='isa/x86/opcodes/static.PMULLW.html'>isa::x86::opcodes::PMULLW</a></li><li><a href='isa/x86/opcodes/static.POPCNT.html'>isa::x86::opcodes::POPCNT</a></li><li><a href='isa/x86/opcodes/static.POP_REG.html'>isa::x86::opcodes::POP_REG</a></li><li><a href='isa/x86/opcodes/static.POR.html'>isa::x86::opcodes::POR</a></li><li><a href='isa/x86/opcodes/static.PSHUFB.html'>isa::x86::opcodes::PSHUFB</a></li><li><a href='isa/x86/opcodes/static.PSHUFD.html'>isa::x86::opcodes::PSHUFD</a></li><li><a href='isa/x86/opcodes/static.PSLLD.html'>isa::x86::opcodes::PSLLD</a></li><li><a href='isa/x86/opcodes/static.PSLLQ.html'>isa::x86::opcodes::PSLLQ</a></li><li><a href='isa/x86/opcodes/static.PSLLW.html'>isa::x86::opcodes::PSLLW</a></li><li><a href='isa/x86/opcodes/static.PSRAD.html'>isa::x86::opcodes::PSRAD</a></li><li><a href='isa/x86/opcodes/static.PSRAW.html'>isa::x86::opcodes::PSRAW</a></li><li><a href='isa/x86/opcodes/static.PSRLD.html'>isa::x86::opcodes::PSRLD</a></li><li><a href='isa/x86/opcodes/static.PSRLQ.html'>isa::x86::opcodes::PSRLQ</a></li><li><a href='isa/x86/opcodes/static.PSRLW.html'>isa::x86::opcodes::PSRLW</a></li><li><a href='isa/x86/opcodes/static.PSUBB.html'>isa::x86::opcodes::PSUBB</a></li><li><a href='isa/x86/opcodes/static.PSUBD.html'>isa::x86::opcodes::PSUBD</a></li><li><a href='isa/x86/opcodes/static.PSUBQ.html'>isa::x86::opcodes::PSUBQ</a></li><li><a href='isa/x86/opcodes/static.PSUBSB.html'>isa::x86::opcodes::PSUBSB</a></li><li><a href='isa/x86/opcodes/static.PSUBSW.html'>isa::x86::opcodes::PSUBSW</a></li><li><a href='isa/x86/opcodes/static.PSUBUSB.html'>isa::x86::opcodes::PSUBUSB</a></li><li><a href='isa/x86/opcodes/static.PSUBUSW.html'>isa::x86::opcodes::PSUBUSW</a></li><li><a href='isa/x86/opcodes/static.PSUBW.html'>isa::x86::opcodes::PSUBW</a></li><li><a href='isa/x86/opcodes/static.PS_D_IMM.html'>isa::x86::opcodes::PS_D_IMM</a></li><li><a href='isa/x86/opcodes/static.PS_Q_IMM.html'>isa::x86::opcodes::PS_Q_IMM</a></li><li><a href='isa/x86/opcodes/static.PS_W_IMM.html'>isa::x86::opcodes::PS_W_IMM</a></li><li><a href='isa/x86/opcodes/static.PTEST.html'>isa::x86::opcodes::PTEST</a></li><li><a href='isa/x86/opcodes/static.PUNPCKHBW.html'>isa::x86::opcodes::PUNPCKHBW</a></li><li><a href='isa/x86/opcodes/static.PUNPCKHDQ.html'>isa::x86::opcodes::PUNPCKHDQ</a></li><li><a href='isa/x86/opcodes/static.PUNPCKHQDQ.html'>isa::x86::opcodes::PUNPCKHQDQ</a></li><li><a href='isa/x86/opcodes/static.PUNPCKHWD.html'>isa::x86::opcodes::PUNPCKHWD</a></li><li><a href='isa/x86/opcodes/static.PUNPCKLBW.html'>isa::x86::opcodes::PUNPCKLBW</a></li><li><a href='isa/x86/opcodes/static.PUNPCKLDQ.html'>isa::x86::opcodes::PUNPCKLDQ</a></li><li><a href='isa/x86/opcodes/static.PUNPCKLQDQ.html'>isa::x86::opcodes::PUNPCKLQDQ</a></li><li><a href='isa/x86/opcodes/static.PUNPCKLWD.html'>isa::x86::opcodes::PUNPCKLWD</a></li><li><a href='isa/x86/opcodes/static.PUSH_REG.html'>isa::x86::opcodes::PUSH_REG</a></li><li><a href='isa/x86/opcodes/static.PXOR.html'>isa::x86::opcodes::PXOR</a></li><li><a href='isa/x86/opcodes/static.RET_NEAR.html'>isa::x86::opcodes::RET_NEAR</a></li><li><a href='isa/x86/opcodes/static.ROTATE_CL.html'>isa::x86::opcodes::ROTATE_CL</a></li><li><a href='isa/x86/opcodes/static.ROTATE_IMM8.html'>isa::x86::opcodes::ROTATE_IMM8</a></li><li><a href='isa/x86/opcodes/static.ROUNDSD.html'>isa::x86::opcodes::ROUNDSD</a></li><li><a href='isa/x86/opcodes/static.ROUNDSS.html'>isa::x86::opcodes::ROUNDSS</a></li><li><a href='isa/x86/opcodes/static.SBB.html'>isa::x86::opcodes::SBB</a></li><li><a href='isa/x86/opcodes/static.SET_BYTE_IF_OVERFLOW.html'>isa::x86::opcodes::SET_BYTE_IF_OVERFLOW</a></li><li><a href='isa/x86/opcodes/static.SQRTPD.html'>isa::x86::opcodes::SQRTPD</a></li><li><a href='isa/x86/opcodes/static.SQRTPS.html'>isa::x86::opcodes::SQRTPS</a></li><li><a href='isa/x86/opcodes/static.SQRTSD.html'>isa::x86::opcodes::SQRTSD</a></li><li><a href='isa/x86/opcodes/static.SQRTSS.html'>isa::x86::opcodes::SQRTSS</a></li><li><a href='isa/x86/opcodes/static.SUB.html'>isa::x86::opcodes::SUB</a></li><li><a href='isa/x86/opcodes/static.SUBPD.html'>isa::x86::opcodes::SUBPD</a></li><li><a href='isa/x86/opcodes/static.SUBPS.html'>isa::x86::opcodes::SUBPS</a></li><li><a href='isa/x86/opcodes/static.SUBSD.html'>isa::x86::opcodes::SUBSD</a></li><li><a href='isa/x86/opcodes/static.SUBSS.html'>isa::x86::opcodes::SUBSS</a></li><li><a href='isa/x86/opcodes/static.TEST_BYTE_REG.html'>isa::x86::opcodes::TEST_BYTE_REG</a></li><li><a href='isa/x86/opcodes/static.TEST_REG.html'>isa::x86::opcodes::TEST_REG</a></li><li><a href='isa/x86/opcodes/static.TZCNT.html'>isa::x86::opcodes::TZCNT</a></li><li><a href='isa/x86/opcodes/static.UCOMISD.html'>isa::x86::opcodes::UCOMISD</a></li><li><a href='isa/x86/opcodes/static.UCOMISS.html'>isa::x86::opcodes::UCOMISS</a></li><li><a href='isa/x86/opcodes/static.UNDEFINED2.html'>isa::x86::opcodes::UNDEFINED2</a></li><li><a href='isa/x86/opcodes/static.XOR.html'>isa::x86::opcodes::XOR</a></li><li><a href='isa/x86/opcodes/static.XORB.html'>isa::x86::opcodes::XORB</a></li><li><a href='isa/x86/opcodes/static.XORPD.html'>isa::x86::opcodes::XORPD</a></li><li><a href='isa/x86/opcodes/static.XORPS.html'>isa::x86::opcodes::XORPS</a></li><li><a href='isa/x86/opcodes/static.XOR_IMM.html'>isa::x86::opcodes::XOR_IMM</a></li><li><a href='isa/x86/opcodes/static.XOR_IMM8_SIGN_EXTEND.html'>isa::x86::opcodes::XOR_IMM8_SIGN_EXTEND</a></li><li><a href='srcgen/static.SHIFTWIDTH.html'>srcgen::SHIFTWIDTH</a></li></ul><h3 id='Constants'>Constants</h3><ul class='constants docblock'><li><a href='cdsl/typevar/constant.MAX_BITS.html'>cdsl::typevar::MAX_BITS</a></li><li><a href='cdsl/typevar/constant.MAX_FLOAT_BITS.html'>cdsl::typevar::MAX_FLOAT_BITS</a></li><li><a href='cdsl/typevar/constant.MAX_LANES.html'>cdsl::typevar::MAX_LANES</a></li><li><a href='gen_encodings/constant.CODE_BITS.html'>gen_encodings::CODE_BITS</a></li><li><a href='gen_encodings/constant.PRED_BITS.html'>gen_encodings::PRED_BITS</a></li><li><a href='gen_encodings/constant.PRED_MASK.html'>gen_encodings::PRED_MASK</a></li><li><a href='gen_encodings/constant.PRED_START.html'>gen_encodings::PRED_START</a></li><li><a href='gen_inst/constant.TYPESET_LIMIT.html'>gen_inst::TYPESET_LIMIT</a></li></ul></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../";window.currentCrate = "cranelift_codegen_meta";</script><script src="../aliases.js"></script><script src="../main.js"></script><script defer src="../search-index.js"></script></body></html>