
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007318  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009400  80009400  00009800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000092c  80009600  80009600  00009a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  80009f2c  80009f2c  0000a32c  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000530  00000008  80009f30  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000002e8  00000538  00000538  00000000  2**2
                  ALLOC
  9 .heap         000027e0  00000820  00000820  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000a938  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000db0  00000000  00000000  0000a968  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001a06  00000000  00000000  0000b718  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00028332  00000000  00000000  0000d11e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000586e  00000000  00000000  00035450  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ec76  00000000  00000000  0003acbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000020a0  00000000  00000000  00049934  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000545d  00000000  00000000  0004b9d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a852  00000000  00000000  00050e31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0079716a  00000000  00000000  0005b683  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000ff0  00000000  00000000  007f27ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f2 dc 	sub	pc,pc,-3364

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	05 38       	ld.ub	r8,r2++
800020c0:	00 00       	add	r0,r0
800020c2:	05 4c       	ld.w	r12,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 44       	ld.w	r4,--r2
800020c8:	00 00       	add	r0,r0
800020ca:	05 50       	ld.sh	r0,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 3c       	ld.ub	r12,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 40       	ld.w	r0,--r2
800020d4:	00 00       	add	r0,r0
800020d6:	05 58       	ld.sh	r8,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 48       	ld.w	r8,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 54       	ld.sh	r4,--r2

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	05 38       	ld.ub	r8,r2++

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	05 38       	ld.ub	r8,r2++
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	05 48       	ld.w	r8,--r2
80002200:	00 00       	add	r0,r0
80002202:	05 58       	ld.sh	r8,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 50       	ld.sh	r0,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 44       	ld.w	r4,--r2
8000220c:	00 00       	add	r0,r0
8000220e:	05 4c       	ld.w	r12,--r2
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002230:	eb cd 40 c0 	pushm	r6-r7,lr
80002234:	18 96       	mov	r6,r12
80002236:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002238:	30 28       	mov	r8,2
8000223a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000223c:	4b 78       	lddpc	r8,80002318 <twim_read_packet+0xe8>
8000223e:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002240:	f0 1f 00 37 	mcall	8000231c <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002244:	6e 29       	ld.w	r9,r7[0x8]
80002246:	4b 78       	lddpc	r8,80002320 <twim_read_packet+0xf0>
80002248:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224a:	6e 39       	ld.w	r9,r7[0xc]
8000224c:	4b 68       	lddpc	r8,80002324 <twim_read_packet+0xf4>
8000224e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002250:	30 08       	mov	r8,0
80002252:	4b 6a       	lddpc	r10,80002328 <twim_read_packet+0xf8>
80002254:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002256:	30 0b       	mov	r11,0
80002258:	4b 5a       	lddpc	r10,8000232c <twim_read_packet+0xfc>
8000225a:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
8000225c:	0f fa       	ld.ub	r10,r7[0x7]
8000225e:	f0 0a 18 00 	cp.b	r10,r8
80002262:	c2 50       	breq	800022ac <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002264:	4a d8       	lddpc	r8,80002318 <twim_read_packet+0xe8>
80002266:	70 08       	ld.w	r8,r8[0x0]
80002268:	30 19       	mov	r9,1
8000226a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226c:	e0 69 00 80 	mov	r9,128
80002270:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002272:	30 29       	mov	r9,2
80002274:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002276:	ee ca ff fc 	sub	r10,r7,-4
8000227a:	4a e9       	lddpc	r9,80002330 <twim_read_packet+0x100>
8000227c:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000227e:	0f f9       	ld.ub	r9,r7[0x7]
80002280:	4a da       	lddpc	r10,80002334 <twim_read_packet+0x104>
80002282:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002284:	e0 6b 07 03 	mov	r11,1795
80002288:	4a ca       	lddpc	r10,80002338 <twim_read_packet+0x108>
8000228a:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000228c:	6e 0a       	ld.w	r10,r7[0x0]
8000228e:	a1 7a       	lsl	r10,0x1
80002290:	e8 1a a0 00 	orl	r10,0xa000
80002294:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002298:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229a:	6e 0a       	ld.w	r10,r7[0x0]
8000229c:	6e 39       	ld.w	r9,r7[0xc]
8000229e:	b1 69       	lsl	r9,0x10
800022a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a4:	e8 19 e0 01 	orl	r9,0xe001
800022a8:	91 49       	st.w	r8[0x10],r9
800022aa:	c1 18       	rjmp	800022cc <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022ac:	30 0a       	mov	r10,0
800022ae:	4a 28       	lddpc	r8,80002334 <twim_read_packet+0x104>
800022b0:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b2:	e0 6a 07 01 	mov	r10,1793
800022b6:	4a 18       	lddpc	r8,80002338 <twim_read_packet+0x108>
800022b8:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022ba:	49 88       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022bc:	70 08       	ld.w	r8,r8[0x0]
800022be:	6e 0a       	ld.w	r10,r7[0x0]
800022c0:	b1 69       	lsl	r9,0x10
800022c2:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022c6:	e8 19 e0 01 	orl	r9,0xe001
800022ca:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022cc:	49 38       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022ce:	70 08       	ld.w	r8,r8[0x0]
800022d0:	49 a9       	lddpc	r9,80002338 <twim_read_packet+0x108>
800022d2:	72 09       	ld.w	r9,r9[0x0]
800022d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022d6:	30 18       	mov	r8,1
800022d8:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022da:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022dc:	49 48       	lddpc	r8,8000232c <twim_read_packet+0xfc>
800022de:	70 08       	ld.w	r8,r8[0x0]
800022e0:	58 08       	cp.w	r8,0
800022e2:	c0 80       	breq	800022f2 <twim_read_packet+0xc2>
800022e4:	c0 b8       	rjmp	800022fa <twim_read_packet+0xca>
		cpu_relax();
800022e6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ea:	6e 08       	ld.w	r8,r7[0x0]
800022ec:	58 08       	cp.w	r8,0
800022ee:	c0 30       	breq	800022f4 <twim_read_packet+0xc4>
800022f0:	c0 58       	rjmp	800022fa <twim_read_packet+0xca>
800022f2:	48 f7       	lddpc	r7,8000232c <twim_read_packet+0xfc>
800022f4:	f0 1f 00 12 	mcall	8000233c <twim_read_packet+0x10c>
800022f8:	cf 70       	breq	800022e6 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fa:	30 28       	mov	r8,2
800022fc:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022fe:	48 c8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002300:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002302:	5b c8       	cp.w	r8,-4
80002304:	c0 70       	breq	80002312 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002306:	48 a8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002308:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230a:	5b e8       	cp.w	r8,-2
8000230c:	c0 30       	breq	80002312 <twim_read_packet+0xe2>
8000230e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002312:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002316:	00 00       	add	r0,r0
80002318:	00 00       	add	r0,r0
8000231a:	05 38       	ld.ub	r8,r2++
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	21 54       	sub	r4,21
80002320:	00 00       	add	r0,r0
80002322:	05 3c       	ld.ub	r12,r2++
80002324:	00 00       	add	r0,r0
80002326:	05 40       	ld.w	r0,--r2
80002328:	00 00       	add	r0,r0
8000232a:	05 50       	ld.sh	r0,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 44       	ld.w	r4,--r2
80002330:	00 00       	add	r0,r0
80002332:	05 48       	ld.w	r8,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 58       	ld.sh	r8,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 4c       	ld.w	r12,--r2
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	21 44       	sub	r4,20

80002340 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 97       	mov	r7,r12
80002346:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002348:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000234c:	30 0a       	mov	r10,0
8000234e:	4a 69       	lddpc	r9,800023e4 <twim_master_init+0xa4>
80002350:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002352:	e6 18 00 01 	andh	r8,0x1,COH
80002356:	c0 b1       	brne	8000236c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002358:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235a:	3f f8       	mov	r8,-1
8000235c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000235e:	30 18       	mov	r8,1
80002360:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002362:	e0 68 00 80 	mov	r8,128
80002366:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002368:	d5 03       	csrf	0x10
8000236a:	c0 88       	rjmp	8000237a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000236c:	3f f8       	mov	r8,-1
8000236e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002370:	30 18       	mov	r8,1
80002372:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002374:	e0 68 00 80 	mov	r8,128
80002378:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237a:	3f f8       	mov	r8,-1
8000237c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000237e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002382:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002384:	30 1a       	mov	r10,1
80002386:	e0 6b 02 80 	mov	r11,640
8000238a:	49 8c       	lddpc	r12,800023e8 <twim_master_init+0xa8>
8000238c:	f0 1f 00 18 	mcall	800023ec <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002390:	e6 16 00 01 	andh	r6,0x1,COH
80002394:	c0 21       	brne	80002398 <twim_master_init+0x58>
      cpu_irq_enable();
80002396:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002398:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000239c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000239e:	f0 09 18 00 	cp.b	r9,r8
800023a2:	f9 b8 01 10 	movne	r8,16
800023a6:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023aa:	f9 b8 01 ff 	movne	r8,-1
800023ae:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b2:	6a 0a       	ld.w	r10,r5[0x0]
800023b4:	6a 1b       	ld.w	r11,r5[0x4]
800023b6:	0e 9c       	mov	r12,r7
800023b8:	f0 1f 00 0e 	mcall	800023f0 <twim_master_init+0xb0>
800023bc:	5b 8c       	cp.w	r12,-8
800023be:	c1 00       	breq	800023de <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c0:	6a 2b       	ld.w	r11,r5[0x8]
800023c2:	0e 9c       	mov	r12,r7
800023c4:	f0 1f 00 0c 	mcall	800023f4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023c8:	48 78       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023ca:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023cc:	5b c8       	cp.w	r8,-4
800023ce:	c0 70       	breq	800023dc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d0:	48 58       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d4:	5b e8       	cp.w	r8,-2
800023d6:	c0 30       	breq	800023dc <twim_master_init+0x9c>
800023d8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023dc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e2:	00 00       	add	r0,r0
800023e4:	00 00       	add	r0,r0
800023e6:	05 44       	ld.w	r4,--r2
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 04       	sub	r4,0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	26 b0       	sub	r0,107
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	20 e0       	sub	r0,14
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 14       	sub	r4,33

800023f8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023f8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800023fc:	58 0a       	cp.w	r10,0
800023fe:	c6 30       	breq	800024c4 <eic_init+0xcc>
80002400:	30 08       	mov	r8,0
80002402:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002404:	30 19       	mov	r9,1
80002406:	30 1e       	mov	lr,1
80002408:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000240c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002410:	11 96       	ld.ub	r6,r8[0x1]
80002412:	f2 06 18 00 	cp.b	r6,r9
80002416:	c0 71       	brne	80002424 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002418:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241a:	11 86       	ld.ub	r6,r8[0x0]
8000241c:	fc 06 09 46 	lsl	r6,lr,r6
80002420:	0a 46       	or	r6,r5
80002422:	c0 78       	rjmp	80002430 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002424:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002426:	11 86       	ld.ub	r6,r8[0x0]
80002428:	fc 06 09 46 	lsl	r6,lr,r6
8000242c:	5c d6       	com	r6
8000242e:	0a 66       	and	r6,r5
80002430:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002432:	11 a6       	ld.ub	r6,r8[0x2]
80002434:	f2 06 18 00 	cp.b	r6,r9
80002438:	c0 71       	brne	80002446 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000243c:	11 86       	ld.ub	r6,r8[0x0]
8000243e:	fc 06 09 46 	lsl	r6,lr,r6
80002442:	0a 46       	or	r6,r5
80002444:	c0 78       	rjmp	80002452 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002446:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002448:	11 86       	ld.ub	r6,r8[0x0]
8000244a:	fc 06 09 46 	lsl	r6,lr,r6
8000244e:	5c d6       	com	r6
80002450:	0a 66       	and	r6,r5
80002452:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002454:	11 b6       	ld.ub	r6,r8[0x3]
80002456:	f2 06 18 00 	cp.b	r6,r9
8000245a:	c0 71       	brne	80002468 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000245c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000245e:	11 86       	ld.ub	r6,r8[0x0]
80002460:	fc 06 09 46 	lsl	r6,lr,r6
80002464:	0a 46       	or	r6,r5
80002466:	c0 78       	rjmp	80002474 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002468:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246a:	11 86       	ld.ub	r6,r8[0x0]
8000246c:	fc 06 09 46 	lsl	r6,lr,r6
80002470:	5c d6       	com	r6
80002472:	0a 66       	and	r6,r5
80002474:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002476:	11 c6       	ld.ub	r6,r8[0x4]
80002478:	f2 06 18 00 	cp.b	r6,r9
8000247c:	c0 71       	brne	8000248a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000247e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002480:	11 86       	ld.ub	r6,r8[0x0]
80002482:	fc 06 09 46 	lsl	r6,lr,r6
80002486:	0a 46       	or	r6,r5
80002488:	c0 78       	rjmp	80002496 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000248c:	11 86       	ld.ub	r6,r8[0x0]
8000248e:	fc 06 09 46 	lsl	r6,lr,r6
80002492:	5c d6       	com	r6
80002494:	0a 66       	and	r6,r5
80002496:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002498:	11 d6       	ld.ub	r6,r8[0x5]
8000249a:	f2 06 18 00 	cp.b	r6,r9
8000249e:	c0 71       	brne	800024ac <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a2:	11 88       	ld.ub	r8,r8[0x0]
800024a4:	fc 08 09 48 	lsl	r8,lr,r8
800024a8:	0c 48       	or	r8,r6
800024aa:	c0 78       	rjmp	800024b8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024ac:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024ae:	11 88       	ld.ub	r8,r8[0x0]
800024b0:	fc 08 09 48 	lsl	r8,lr,r8
800024b4:	5c d8       	com	r8
800024b6:	0c 68       	and	r8,r6
800024b8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024ba:	2f f7       	sub	r7,-1
800024bc:	0e 98       	mov	r8,r7
800024be:	0e 3a       	cp.w	r10,r7
800024c0:	fe 9b ff a4 	brhi	80002408 <eic_init+0x10>
800024c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024c8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024c8:	30 18       	mov	r8,1
800024ca:	f0 0b 09 48 	lsl	r8,r8,r11
800024ce:	99 c8       	st.w	r12[0x30],r8
}
800024d0:	5e fc       	retal	r12

800024d2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d2:	30 18       	mov	r8,1
800024d4:	f0 0b 09 48 	lsl	r8,r8,r11
800024d8:	99 08       	st.w	r12[0x0],r8
}
800024da:	5e fc       	retal	r12

800024dc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024dc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e2:	30 19       	mov	r9,1
800024e4:	f2 0b 09 4b 	lsl	r11,r9,r11
800024e8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ea:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024ec:	e6 18 00 01 	andh	r8,0x1,COH
800024f0:	c0 21       	brne	800024f4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f4:	5e fc       	retal	r12
800024f6:	d7 03       	nop

800024f8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024f8:	f8 08 16 05 	lsr	r8,r12,0x5
800024fc:	a9 78       	lsl	r8,0x9
800024fe:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002502:	58 7b       	cp.w	r11,7
80002504:	e0 8b 00 05 	brhi	8000250e <gpio_enable_module_pin+0x16>
80002508:	4a 09       	lddpc	r9,80002588 <gpio_enable_module_pin+0x90>
8000250a:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000250e:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002510:	30 19       	mov	r9,1
80002512:	f2 0c 09 49 	lsl	r9,r9,r12
80002516:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002518:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000251c:	c3 18       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000251e:	30 19       	mov	r9,1
80002520:	f2 0c 09 49 	lsl	r9,r9,r12
80002524:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002526:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002528:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252a:	c2 a8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000252c:	30 19       	mov	r9,1
8000252e:	f2 0c 09 49 	lsl	r9,r9,r12
80002532:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002534:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002536:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002538:	c2 38       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002542:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002544:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002546:	c1 c8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002548:	30 19       	mov	r9,1
8000254a:	f2 0c 09 49 	lsl	r9,r9,r12
8000254e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002550:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002552:	91 d9       	st.w	r8[0x34],r9
		break;
80002554:	c1 58       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002556:	30 19       	mov	r9,1
80002558:	f2 0c 09 49 	lsl	r9,r9,r12
8000255c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000255e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002560:	91 d9       	st.w	r8[0x34],r9
		break;
80002562:	c0 e8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002564:	30 19       	mov	r9,1
80002566:	f2 0c 09 49 	lsl	r9,r9,r12
8000256a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000256c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000256e:	91 d9       	st.w	r8[0x34],r9
		break;
80002570:	c0 78       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002572:	30 19       	mov	r9,1
80002574:	f2 0c 09 49 	lsl	r9,r9,r12
80002578:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000257c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000257e:	30 19       	mov	r9,1
80002580:	f2 0c 09 4c 	lsl	r12,r9,r12
80002584:	91 2c       	st.w	r8[0x8],r12
80002586:	5e fd       	retal	0
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	96 00       	ld.sh	r0,r11[0x0]

8000258c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000258c:	d4 21       	pushm	r4-r7,lr
8000258e:	18 97       	mov	r7,r12
80002590:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002592:	58 0b       	cp.w	r11,0
80002594:	c0 31       	brne	8000259a <gpio_enable_module+0xe>
80002596:	30 05       	mov	r5,0
80002598:	c0 d8       	rjmp	800025b2 <gpio_enable_module+0x26>
8000259a:	30 06       	mov	r6,0
8000259c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000259e:	6e 1b       	ld.w	r11,r7[0x4]
800025a0:	6e 0c       	ld.w	r12,r7[0x0]
800025a2:	f0 1f 00 06 	mcall	800025b8 <gpio_enable_module+0x2c>
800025a6:	18 45       	or	r5,r12
		gpiomap++;
800025a8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025aa:	2f f6       	sub	r6,-1
800025ac:	0c 34       	cp.w	r4,r6
800025ae:	fe 9b ff f8 	brhi	8000259e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b2:	0a 9c       	mov	r12,r5
800025b4:	d8 22       	popm	r4-r7,pc
800025b6:	00 00       	add	r0,r0
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	24 f8       	sub	r8,79

800025bc <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025bc:	f8 08 16 05 	lsr	r8,r12,0x5
800025c0:	a9 78       	lsl	r8,0x9
800025c2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025c6:	16 99       	mov	r9,r11
800025c8:	e2 19 00 04 	andl	r9,0x4,COH
800025cc:	c0 70       	breq	800025da <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025ce:	30 19       	mov	r9,1
800025d0:	f2 0c 09 49 	lsl	r9,r9,r12
800025d4:	f1 49 00 74 	st.w	r8[116],r9
800025d8:	c0 68       	rjmp	800025e4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025da:	30 19       	mov	r9,1
800025dc:	f2 0c 09 49 	lsl	r9,r9,r12
800025e0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e4:	16 99       	mov	r9,r11
800025e6:	e2 19 00 80 	andl	r9,0x80,COH
800025ea:	c2 40       	breq	80002632 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025ec:	16 99       	mov	r9,r11
800025ee:	e2 19 01 80 	andl	r9,0x180,COH
800025f2:	c0 90       	breq	80002604 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f4:	30 19       	mov	r9,1
800025f6:	f2 0c 09 49 	lsl	r9,r9,r12
800025fa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800025fe:	f1 49 00 b8 	st.w	r8[184],r9
80002602:	c1 88       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002604:	16 99       	mov	r9,r11
80002606:	e2 19 02 80 	andl	r9,0x280,COH
8000260a:	c0 90       	breq	8000261c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000260c:	30 19       	mov	r9,1
8000260e:	f2 0c 09 49 	lsl	r9,r9,r12
80002612:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002616:	f1 49 00 b8 	st.w	r8[184],r9
8000261a:	c0 c8       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000261c:	16 99       	mov	r9,r11
8000261e:	e2 19 03 80 	andl	r9,0x380,COH
80002622:	c0 80       	breq	80002632 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002624:	30 19       	mov	r9,1
80002626:	f2 0c 09 49 	lsl	r9,r9,r12
8000262a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000262e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002632:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002636:	c1 50       	breq	80002660 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002638:	e2 1b 00 02 	andl	r11,0x2,COH
8000263c:	c0 70       	breq	8000264a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000263e:	30 19       	mov	r9,1
80002640:	f2 0c 09 49 	lsl	r9,r9,r12
80002644:	f1 49 00 54 	st.w	r8[84],r9
80002648:	c0 68       	rjmp	80002654 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264a:	30 19       	mov	r9,1
8000264c:	f2 0c 09 49 	lsl	r9,r9,r12
80002650:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002654:	30 19       	mov	r9,1
80002656:	f2 0c 09 49 	lsl	r9,r9,r12
8000265a:	f1 49 00 44 	st.w	r8[68],r9
8000265e:	c0 68       	rjmp	8000266a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002660:	30 19       	mov	r9,1
80002662:	f2 0c 09 49 	lsl	r9,r9,r12
80002666:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266a:	30 19       	mov	r9,1
8000266c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002670:	91 1c       	st.w	r8[0x4],r12
}
80002672:	5e fc       	retal	r12

80002674 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 78       	lsl	r8,0x9
8000267a:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000267e:	30 19       	mov	r9,1
80002680:	f2 0c 09 4c 	lsl	r12,r9,r12
80002684:	f1 4c 00 5c 	st.w	r8[92],r12
}
80002688:	5e fc       	retal	r12

8000268a <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268a:	f8 08 16 05 	lsr	r8,r12,0x5
8000268e:	a9 78       	lsl	r8,0x9
80002690:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
80002694:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002698:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
8000269c:	30 1a       	mov	r10,1
8000269e:	f4 0c 09 4c 	lsl	r12,r10,r12
800026a2:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
800026a6:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
800026aa:	5e fc       	retal	r12

800026ac <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800026ac:	c0 08       	rjmp	800026ac <_unhandled_interrupt>
800026ae:	d7 03       	nop

800026b0 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800026b0:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800026b4:	49 99       	lddpc	r9,80002718 <INTC_register_interrupt+0x68>
800026b6:	f2 08 00 39 	add	r9,r9,r8<<0x3
800026ba:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800026be:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800026c0:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800026c4:	58 0a       	cp.w	r10,0
800026c6:	c0 91       	brne	800026d8 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800026c8:	49 59       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026ca:	49 6a       	lddpc	r10,80002720 <INTC_register_interrupt+0x70>
800026cc:	12 1a       	sub	r10,r9
800026ce:	fe 79 10 00 	mov	r9,-61440
800026d2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026d6:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800026d8:	58 1a       	cp.w	r10,1
800026da:	c0 a1       	brne	800026ee <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800026dc:	49 09       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026de:	49 2a       	lddpc	r10,80002724 <INTC_register_interrupt+0x74>
800026e0:	12 1a       	sub	r10,r9
800026e2:	bf aa       	sbr	r10,0x1e
800026e4:	fe 79 10 00 	mov	r9,-61440
800026e8:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026ec:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800026ee:	58 2a       	cp.w	r10,2
800026f0:	c0 a1       	brne	80002704 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800026f2:	48 b9       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026f4:	48 da       	lddpc	r10,80002728 <INTC_register_interrupt+0x78>
800026f6:	12 1a       	sub	r10,r9
800026f8:	bf ba       	sbr	r10,0x1f
800026fa:	fe 79 10 00 	mov	r9,-61440
800026fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002702:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002704:	48 69       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
80002706:	48 aa       	lddpc	r10,8000272c <INTC_register_interrupt+0x7c>
80002708:	12 1a       	sub	r10,r9
8000270a:	ea 1a c0 00 	orh	r10,0xc000
8000270e:	fe 79 10 00 	mov	r9,-61440
80002712:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002716:	5e fc       	retal	r12
80002718:	80 00       	ld.sh	r0,r0[0x0]
8000271a:	96 20       	ld.sh	r0,r11[0x4]
8000271c:	80 00       	ld.sh	r0,r0[0x0]
8000271e:	94 00       	ld.sh	r0,r10[0x0]
80002720:	80 00       	ld.sh	r0,r0[0x0]
80002722:	95 04       	st.w	r10[0x0],r4
80002724:	80 00       	ld.sh	r0,r0[0x0]
80002726:	95 12       	st.w	r10[0x4],r2
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	95 20       	st.w	r10[0x8],r0
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	95 2e       	st.w	r10[0x8],lr

80002730 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002730:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002732:	49 18       	lddpc	r8,80002774 <INTC_init_interrupts+0x44>
80002734:	e3 b8 00 01 	mtsr	0x4,r8
80002738:	49 0e       	lddpc	lr,80002778 <INTC_init_interrupts+0x48>
8000273a:	30 07       	mov	r7,0
8000273c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000273e:	49 0c       	lddpc	r12,8000277c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002740:	49 05       	lddpc	r5,80002780 <INTC_init_interrupts+0x50>
80002742:	10 15       	sub	r5,r8
80002744:	fe 76 10 00 	mov	r6,-61440
80002748:	c1 08       	rjmp	80002768 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000274a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
8000274c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000274e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002750:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002754:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002756:	10 3a       	cp.w	r10,r8
80002758:	fe 9b ff fc 	brhi	80002750 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000275c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002760:	2f f7       	sub	r7,-1
80002762:	2f 8e       	sub	lr,-8
80002764:	59 f7       	cp.w	r7,31
80002766:	c0 50       	breq	80002770 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002768:	7c 08       	ld.w	r8,lr[0x0]
8000276a:	58 08       	cp.w	r8,0
8000276c:	ce f1       	brne	8000274a <INTC_init_interrupts+0x1a>
8000276e:	cf 7b       	rjmp	8000275c <INTC_init_interrupts+0x2c>
80002770:	d8 22       	popm	r4-r7,pc
80002772:	00 00       	add	r0,r0
80002774:	80 00       	ld.sh	r0,r0[0x0]
80002776:	94 00       	ld.sh	r0,r10[0x0]
80002778:	80 00       	ld.sh	r0,r0[0x0]
8000277a:	96 20       	ld.sh	r0,r11[0x4]
8000277c:	80 00       	ld.sh	r0,r0[0x0]
8000277e:	26 ac       	sub	r12,106
80002780:	80 00       	ld.sh	r0,r0[0x0]
80002782:	95 04       	st.w	r10[0x0],r4

80002784 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002784:	fe 78 10 00 	mov	r8,-61440
80002788:	e0 69 00 83 	mov	r9,131
8000278c:	f2 0c 01 0c 	sub	r12,r9,r12
80002790:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002794:	f2 ca ff c0 	sub	r10,r9,-64
80002798:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000279c:	58 08       	cp.w	r8,0
8000279e:	c0 21       	brne	800027a2 <_get_interrupt_handler+0x1e>
800027a0:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800027a2:	f0 08 12 00 	clz	r8,r8
800027a6:	48 5a       	lddpc	r10,800027b8 <_get_interrupt_handler+0x34>
800027a8:	f4 09 00 39 	add	r9,r10,r9<<0x3
800027ac:	f0 08 11 1f 	rsub	r8,r8,31
800027b0:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027b2:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800027b6:	5e fc       	retal	r12
800027b8:	80 00       	ld.sh	r0,r0[0x0]
800027ba:	96 20       	ld.sh	r0,r11[0x4]

800027bc <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800027bc:	f8 c8 00 01 	sub	r8,r12,1
800027c0:	f0 0b 00 0b 	add	r11,r8,r11
800027c4:	f6 0c 0d 0a 	divu	r10,r11,r12
800027c8:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800027ca:	f4 c8 00 01 	sub	r8,r10,1
800027ce:	e0 48 00 fe 	cp.w	r8,254
800027d2:	e0 88 00 03 	brls	800027d8 <getBaudDiv+0x1c>
800027d6:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
800027d8:	5c 8c       	casts.h	r12
}
800027da:	5e fc       	retal	r12

800027dc <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800027dc:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800027de:	30 18       	mov	r8,1
800027e0:	f0 0b 18 00 	cp.b	r11,r8
800027e4:	5f be       	srhi	lr
800027e6:	f0 0a 18 00 	cp.b	r10,r8
800027ea:	5f b8       	srhi	r8
800027ec:	fd e8 10 08 	or	r8,lr,r8
800027f0:	c0 30       	breq	800027f6 <spi_selectionMode+0x1a>
800027f2:	30 2c       	mov	r12,2
800027f4:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800027f6:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800027f8:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800027fc:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002800:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002804:	99 18       	st.w	r12[0x4],r8
80002806:	d8 0a       	popm	pc,r12=0

80002808 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002808:	78 18       	ld.w	r8,r12[0x4]
8000280a:	ea 18 00 0f 	orh	r8,0xf
8000280e:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002810:	78 18       	ld.w	r8,r12[0x4]
80002812:	e2 18 00 04 	andl	r8,0x4,COH
80002816:	c0 f0       	breq	80002834 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002818:	30 e8       	mov	r8,14
8000281a:	f0 0b 18 00 	cp.b	r11,r8
8000281e:	e0 8b 00 19 	brhi	80002850 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002822:	78 18       	ld.w	r8,r12[0x4]
80002824:	b1 6b       	lsl	r11,0x10
80002826:	ea 1b ff f0 	orh	r11,0xfff0
8000282a:	e8 1b ff ff 	orl	r11,0xffff
8000282e:	10 6b       	and	r11,r8
80002830:	99 1b       	st.w	r12[0x4],r11
80002832:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002834:	30 38       	mov	r8,3
80002836:	f0 0b 18 00 	cp.b	r11,r8
8000283a:	e0 8b 00 0b 	brhi	80002850 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
8000283e:	78 18       	ld.w	r8,r12[0x4]
80002840:	2f 0b       	sub	r11,-16
80002842:	30 19       	mov	r9,1
80002844:	f2 0b 09 4b 	lsl	r11,r9,r11
80002848:	5c db       	com	r11
8000284a:	10 6b       	and	r11,r8
8000284c:	99 1b       	st.w	r12[0x4],r11
8000284e:	5e fd       	retal	0
80002850:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002852:	5e fc       	retal	r12

80002854 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002854:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002858:	c0 58       	rjmp	80002862 <spi_unselectChip+0xe>
		if (!timeout--) {
8000285a:	58 08       	cp.w	r8,0
8000285c:	c0 21       	brne	80002860 <spi_unselectChip+0xc>
8000285e:	5e ff       	retal	1
80002860:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002862:	78 49       	ld.w	r9,r12[0x10]
80002864:	e2 19 02 00 	andl	r9,0x200,COH
80002868:	cf 90       	breq	8000285a <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
8000286a:	78 18       	ld.w	r8,r12[0x4]
8000286c:	ea 18 00 0f 	orh	r8,0xf
80002870:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002872:	fc 18 01 00 	movh	r8,0x100
80002876:	99 08       	st.w	r12[0x0],r8
80002878:	5e fd       	retal	0
8000287a:	d7 03       	nop

8000287c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
8000287c:	eb cd 40 f8 	pushm	r3-r7,lr
80002880:	18 95       	mov	r5,r12
80002882:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002884:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002888:	30 38       	mov	r8,3
8000288a:	f0 06 18 00 	cp.b	r6,r8
8000288e:	e0 8b 00 4d 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002892:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002896:	30 18       	mov	r8,1
80002898:	f0 04 18 00 	cp.b	r4,r8
8000289c:	e0 8b 00 46 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800028a0:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028a4:	30 78       	mov	r8,7
800028a6:	f0 03 18 00 	cp.b	r3,r8
800028aa:	e0 88 00 3f 	brls	80002928 <spi_setupChipReg+0xac>
800028ae:	31 08       	mov	r8,16
800028b0:	f0 03 18 00 	cp.b	r3,r8
800028b4:	e0 8b 00 3a 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800028b8:	14 9b       	mov	r11,r10
800028ba:	6e 1c       	ld.w	r12,r7[0x4]
800028bc:	f0 1f 00 1d 	mcall	80002930 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800028c0:	c3 45       	brlt	80002928 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800028c2:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800028c4:	ec 09 16 01 	lsr	r9,r6,0x1
800028c8:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800028cc:	ec 16 00 01 	eorl	r6,0x1
800028d0:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800028d4:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800028d8:	20 83       	sub	r3,8
800028da:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800028de:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800028e2:	ef 39 00 09 	ld.ub	r9,r7[9]
800028e6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800028ea:	ef 39 00 0a 	ld.ub	r9,r7[10]
800028ee:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800028f2:	0f 89       	ld.ub	r9,r7[0x0]
800028f4:	30 1a       	mov	r10,1
800028f6:	f4 09 18 00 	cp.b	r9,r10
800028fa:	c0 e0       	breq	80002916 <spi_setupChipReg+0x9a>
800028fc:	c0 a3       	brcs	80002910 <spi_setupChipReg+0x94>
800028fe:	30 2a       	mov	r10,2
80002900:	f4 09 18 00 	cp.b	r9,r10
80002904:	c0 c0       	breq	8000291c <spi_setupChipReg+0xa0>
80002906:	30 3a       	mov	r10,3
80002908:	f4 09 18 00 	cp.b	r9,r10
8000290c:	c0 e1       	brne	80002928 <spi_setupChipReg+0xac>
8000290e:	c0 a8       	rjmp	80002922 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002910:	8b c8       	st.w	r5[0x30],r8
80002912:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002916:	8b d8       	st.w	r5[0x34],r8
80002918:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000291c:	8b e8       	st.w	r5[0x38],r8
8000291e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002922:	8b f8       	st.w	r5[0x3c],r8
80002924:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002928:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000292a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000292e:	00 00       	add	r0,r0
80002930:	80 00       	ld.sh	r0,r0[0x0]
80002932:	27 bc       	sub	r12,123

80002934 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002934:	30 18       	mov	r8,1
80002936:	99 08       	st.w	r12[0x0],r8
}
80002938:	5e fc       	retal	r12

8000293a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000293a:	76 09       	ld.w	r9,r11[0x0]
8000293c:	58 29       	cp.w	r9,2
8000293e:	e0 88 00 03 	brls	80002944 <tc_init_waveform+0xa>
80002942:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002944:	76 18       	ld.w	r8,r11[0x4]
80002946:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000294a:	af ba       	sbr	r10,0xf
8000294c:	10 9b       	mov	r11,r8
8000294e:	e6 1b c0 00 	andh	r11,0xc000,COH
80002952:	16 4a       	or	r10,r11
80002954:	10 9b       	mov	r11,r8
80002956:	e6 1b 30 00 	andh	r11,0x3000,COH
8000295a:	16 4a       	or	r10,r11
8000295c:	10 9b       	mov	r11,r8
8000295e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002962:	16 4a       	or	r10,r11
80002964:	10 9b       	mov	r11,r8
80002966:	e6 1b 03 00 	andh	r11,0x300,COH
8000296a:	16 4a       	or	r10,r11
8000296c:	10 9b       	mov	r11,r8
8000296e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002972:	16 4a       	or	r10,r11
80002974:	10 9b       	mov	r11,r8
80002976:	e6 1b 00 30 	andh	r11,0x30,COH
8000297a:	16 4a       	or	r10,r11
8000297c:	10 9b       	mov	r11,r8
8000297e:	e6 1b 00 0c 	andh	r11,0xc,COH
80002982:	16 4a       	or	r10,r11
80002984:	10 9b       	mov	r11,r8
80002986:	e6 1b 00 03 	andh	r11,0x3,COH
8000298a:	16 4a       	or	r10,r11
8000298c:	10 9b       	mov	r11,r8
8000298e:	e2 1b 60 00 	andl	r11,0x6000,COH
80002992:	16 4a       	or	r10,r11
80002994:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002998:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000299c:	10 9b       	mov	r11,r8
8000299e:	e2 1b 0c 00 	andl	r11,0xc00,COH
800029a2:	16 4a       	or	r10,r11
800029a4:	10 9b       	mov	r11,r8
800029a6:	e2 1b 03 00 	andl	r11,0x300,COH
800029aa:	16 4a       	or	r10,r11
800029ac:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800029b0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800029b4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800029b8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800029bc:	10 9b       	mov	r11,r8
800029be:	e2 1b 00 30 	andl	r11,0x30,COH
800029c2:	16 4a       	or	r10,r11
800029c4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800029c8:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800029cc:	a5 69       	lsl	r9,0x4
800029ce:	2f f9       	sub	r9,-1
800029d0:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800029d4:	5e fd       	retal	0

800029d6 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029d6:	58 2b       	cp.w	r11,2
800029d8:	e0 88 00 03 	brls	800029de <tc_start+0x8>
800029dc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800029de:	a7 6b       	lsl	r11,0x6
800029e0:	16 0c       	add	r12,r11
800029e2:	30 58       	mov	r8,5
800029e4:	99 08       	st.w	r12[0x0],r8
800029e6:	5e fd       	retal	0

800029e8 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029e8:	58 2b       	cp.w	r11,2
800029ea:	e0 88 00 03 	brls	800029f0 <tc_stop+0x8>
800029ee:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
800029f0:	a7 6b       	lsl	r11,0x6
800029f2:	16 0c       	add	r12,r11
800029f4:	30 28       	mov	r8,2
800029f6:	99 08       	st.w	r12[0x0],r8
800029f8:	5e fd       	retal	0

800029fa <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029fa:	58 2b       	cp.w	r11,2
800029fc:	e0 88 00 03 	brls	80002a02 <tc_read_sr+0x8>
80002a00:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002a02:	a7 6b       	lsl	r11,0x6
80002a04:	2e 0b       	sub	r11,-32
80002a06:	16 0c       	add	r12,r11
80002a08:	78 0c       	ld.w	r12,r12[0x0]
}
80002a0a:	5e fc       	retal	r12

80002a0c <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a0c:	58 2b       	cp.w	r11,2
80002a0e:	e0 88 00 03 	brls	80002a14 <tc_write_rc+0x8>
80002a12:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002a14:	f6 08 15 04 	lsl	r8,r11,0x4
80002a18:	2f f8       	sub	r8,-1
80002a1a:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002a1e:	e2 18 80 00 	andl	r8,0x8000,COH
80002a22:	c0 c0       	breq	80002a3a <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002a24:	a7 6b       	lsl	r11,0x6
80002a26:	16 0c       	add	r12,r11
80002a28:	2e 4c       	sub	r12,-28
80002a2a:	78 08       	ld.w	r8,r12[0x0]
80002a2c:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002a30:	e0 18 00 00 	andl	r8,0x0
80002a34:	f3 e8 10 08 	or	r8,r9,r8
80002a38:	99 08       	st.w	r12[0x0],r8

  return value;
80002a3a:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002a3e:	5e fc       	retal	r12

80002a40 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002a40:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002a44:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a48:	58 2b       	cp.w	r11,2
80002a4a:	e0 88 00 04 	brls	80002a52 <tc_configure_interrupts+0x12>
80002a4e:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002a52:	ee 19 00 01 	eorh	r9,0x1
80002a56:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002a5a:	74 08       	ld.w	r8,r10[0x0]
80002a5c:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002a60:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002a64:	a7 6e       	lsl	lr,0x6
80002a66:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002a6a:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002a6e:	0e 4e       	or	lr,r7
80002a70:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002a74:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002a78:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002a7c:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002a80:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002a84:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002a88:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002a8c:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002a90:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002a94:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002a98:	f6 0e 15 06 	lsl	lr,r11,0x6
80002a9c:	f8 0e 00 0e 	add	lr,r12,lr
80002aa0:	2d ce       	sub	lr,-36
80002aa2:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002aa4:	58 09       	cp.w	r9,0
80002aa6:	c0 20       	breq	80002aaa <tc_configure_interrupts+0x6a>
80002aa8:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002aaa:	74 08       	ld.w	r8,r10[0x0]
80002aac:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002ab0:	e0 65 00 80 	mov	r5,128
80002ab4:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002ab8:	74 08       	ld.w	r8,r10[0x0]
80002aba:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002abe:	f9 b4 00 40 	moveq	r4,64
80002ac2:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002ac6:	74 08       	ld.w	r8,r10[0x0]
80002ac8:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002acc:	f9 b3 00 20 	moveq	r3,32
80002ad0:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002ad4:	74 08       	ld.w	r8,r10[0x0]
80002ad6:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002ada:	f9 b2 00 10 	moveq	r2,16
80002ade:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002ae2:	74 08       	ld.w	r8,r10[0x0]
80002ae4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ae8:	f9 b6 00 08 	moveq	r6,8
80002aec:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002af0:	74 08       	ld.w	r8,r10[0x0]
80002af2:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002af6:	f9 b7 00 04 	moveq	r7,4
80002afa:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002afe:	74 08       	ld.w	r8,r10[0x0]
80002b00:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b04:	f9 be 00 02 	moveq	lr,2
80002b08:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b0c:	74 08       	ld.w	r8,r10[0x0]
80002b0e:	ec 18 00 01 	eorl	r8,0x1
80002b12:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b16:	eb e8 10 08 	or	r8,r5,r8
80002b1a:	08 48       	or	r8,r4
80002b1c:	06 48       	or	r8,r3
80002b1e:	04 48       	or	r8,r2
80002b20:	0c 48       	or	r8,r6
80002b22:	0e 48       	or	r8,r7
80002b24:	1c 48       	or	r8,lr
80002b26:	f6 0a 15 06 	lsl	r10,r11,0x6
80002b2a:	f8 0a 00 0a 	add	r10,r12,r10
80002b2e:	2d 8a       	sub	r10,-40
80002b30:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002b32:	a7 6b       	lsl	r11,0x6
80002b34:	2e 0b       	sub	r11,-32
80002b36:	16 0c       	add	r12,r11
80002b38:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002b3a:	58 09       	cp.w	r9,0
80002b3c:	c0 31       	brne	80002b42 <tc_configure_interrupts+0x102>
80002b3e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002b42:	d5 03       	csrf	0x10
80002b44:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002b48 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002b48:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002b4a:	f6 08 15 04 	lsl	r8,r11,0x4
80002b4e:	14 38       	cp.w	r8,r10
80002b50:	f9 b8 08 10 	movls	r8,16
80002b54:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002b58:	f0 0b 02 4b 	mul	r11,r8,r11
80002b5c:	f6 09 16 01 	lsr	r9,r11,0x1
80002b60:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002b64:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002b68:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002b6c:	f2 cb 00 01 	sub	r11,r9,1
80002b70:	e0 4b ff fe 	cp.w	r11,65534
80002b74:	e0 88 00 03 	brls	80002b7a <usart_set_async_baudrate+0x32>
80002b78:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002b7a:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002b7c:	e8 6e 00 00 	mov	lr,524288
80002b80:	59 08       	cp.w	r8,16
80002b82:	fc 08 17 10 	movne	r8,lr
80002b86:	f9 b8 00 00 	moveq	r8,0
80002b8a:	e4 1b ff f7 	andh	r11,0xfff7
80002b8e:	e0 1b fe cf 	andl	r11,0xfecf
80002b92:	16 48       	or	r8,r11
80002b94:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002b96:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002b9a:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002b9e:	99 89       	st.w	r12[0x20],r9
80002ba0:	d8 0a       	popm	pc,r12=0

80002ba2 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002ba2:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002ba4:	e2 18 00 02 	andl	r8,0x2,COH
80002ba8:	c0 31       	brne	80002bae <usart_write_char+0xc>
80002baa:	30 2c       	mov	r12,2
80002bac:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002bae:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002bb2:	99 7b       	st.w	r12[0x1c],r11
80002bb4:	5e fd       	retal	0
80002bb6:	d7 03       	nop

80002bb8 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002bb8:	eb cd 40 e0 	pushm	r5-r7,lr
80002bbc:	18 96       	mov	r6,r12
80002bbe:	16 95       	mov	r5,r11
80002bc0:	e0 67 27 0f 	mov	r7,9999
80002bc4:	c0 68       	rjmp	80002bd0 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002bc6:	58 07       	cp.w	r7,0
80002bc8:	c0 31       	brne	80002bce <usart_putchar+0x16>
80002bca:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002bce:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002bd0:	0a 9b       	mov	r11,r5
80002bd2:	0c 9c       	mov	r12,r6
80002bd4:	f0 1f 00 03 	mcall	80002be0 <usart_putchar+0x28>
80002bd8:	cf 71       	brne	80002bc6 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002bda:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002bde:	00 00       	add	r0,r0
80002be0:	80 00       	ld.sh	r0,r0[0x0]
80002be2:	2b a2       	sub	r2,-70

80002be4 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, uint8_t *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002be4:	78 58       	ld.w	r8,r12[0x14]
80002be6:	e2 18 00 e0 	andl	r8,0xe0,COH
80002bea:	c0 30       	breq	80002bf0 <usart_read_char+0xc>
80002bec:	30 4c       	mov	r12,4
80002bee:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002bf0:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002bf2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bf6:	f9 bc 00 03 	moveq	r12,3
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002bfa:	f9 f8 10 06 	ld.wne	r8,r12[0x18]
80002bfe:	f7 f8 1e 00 	st.bne	r11[0x0],r8
80002c02:	f9 bc 01 00 	movne	r12,0
    return USART_SUCCESS;
  }
  else
    return USART_RX_EMPTY;
}
80002c06:	5e fc       	retal	r12

80002c08 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002c08:	eb cd 40 c0 	pushm	r6-r7,lr
80002c0c:	18 96       	mov	r6,r12
80002c0e:	16 97       	mov	r7,r11
  while (*string != '\0')
80002c10:	17 8b       	ld.ub	r11,r11[0x0]
80002c12:	58 0b       	cp.w	r11,0
80002c14:	c0 80       	breq	80002c24 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002c16:	2f f7       	sub	r7,-1
80002c18:	0c 9c       	mov	r12,r6
80002c1a:	f0 1f 00 04 	mcall	80002c28 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002c1e:	0f 8b       	ld.ub	r11,r7[0x0]
80002c20:	58 0b       	cp.w	r11,0
80002c22:	cf a1       	brne	80002c16 <usart_write_line+0xe>
80002c24:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c28:	80 00       	ld.sh	r0,r0[0x0]
80002c2a:	2b b8       	sub	r8,-69

80002c2c <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002c2c:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002c30:	e6 18 00 01 	andh	r8,0x1,COH
80002c34:	c0 71       	brne	80002c42 <usart_reset+0x16>
80002c36:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002c38:	3f f8       	mov	r8,-1
80002c3a:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c3c:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002c3e:	d5 03       	csrf	0x10
80002c40:	c0 48       	rjmp	80002c48 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002c42:	3f f8       	mov	r8,-1
80002c44:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c46:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002c48:	30 08       	mov	r8,0
80002c4a:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002c4c:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002c4e:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002c50:	e8 68 61 0c 	mov	r8,549132
80002c54:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002c56:	5e fc       	retal	r12

80002c58 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002c58:	eb cd 40 e0 	pushm	r5-r7,lr
80002c5c:	18 96       	mov	r6,r12
80002c5e:	16 97       	mov	r7,r11
80002c60:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002c62:	f0 1f 00 2f 	mcall	80002d1c <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002c66:	58 07       	cp.w	r7,0
80002c68:	c5 80       	breq	80002d18 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002c6a:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c6c:	30 49       	mov	r9,4
80002c6e:	f2 08 18 00 	cp.b	r8,r9
80002c72:	e0 88 00 53 	brls	80002d18 <usart_init_rs232+0xc0>
80002c76:	30 99       	mov	r9,9
80002c78:	f2 08 18 00 	cp.b	r8,r9
80002c7c:	e0 8b 00 4e 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002c80:	0f d9       	ld.ub	r9,r7[0x5]
80002c82:	30 78       	mov	r8,7
80002c84:	f0 09 18 00 	cp.b	r9,r8
80002c88:	e0 8b 00 48 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002c8c:	8e 39       	ld.sh	r9,r7[0x6]
80002c8e:	e0 68 01 01 	mov	r8,257
80002c92:	f0 09 19 00 	cp.h	r9,r8
80002c96:	e0 8b 00 41 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002c9a:	ef 39 00 08 	ld.ub	r9,r7[8]
80002c9e:	30 38       	mov	r8,3
80002ca0:	f0 09 18 00 	cp.b	r9,r8
80002ca4:	e0 8b 00 3a 	brhi	80002d18 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002ca8:	0a 9a       	mov	r10,r5
80002caa:	6e 0b       	ld.w	r11,r7[0x0]
80002cac:	0c 9c       	mov	r12,r6
80002cae:	f0 1f 00 1d 	mcall	80002d20 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002cb2:	58 1c       	cp.w	r12,1
80002cb4:	c3 20       	breq	80002d18 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002cb6:	0f c8       	ld.ub	r8,r7[0x4]
80002cb8:	30 99       	mov	r9,9
80002cba:	f2 08 18 00 	cp.b	r8,r9
80002cbe:	c0 51       	brne	80002cc8 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002cc0:	6c 18       	ld.w	r8,r6[0x4]
80002cc2:	b1 b8       	sbr	r8,0x11
80002cc4:	8d 18       	st.w	r6[0x4],r8
80002cc6:	c0 68       	rjmp	80002cd2 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002cc8:	6c 19       	ld.w	r9,r6[0x4]
80002cca:	20 58       	sub	r8,5
80002ccc:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002cd0:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002cd2:	6c 19       	ld.w	r9,r6[0x4]
80002cd4:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002cd8:	0f d8       	ld.ub	r8,r7[0x5]
80002cda:	a9 78       	lsl	r8,0x9
80002cdc:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002ce0:	12 48       	or	r8,r9
80002ce2:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002ce4:	8e 38       	ld.sh	r8,r7[0x6]
80002ce6:	30 29       	mov	r9,2
80002ce8:	f2 08 19 00 	cp.h	r8,r9
80002cec:	e0 88 00 09 	brls	80002cfe <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002cf0:	6c 18       	ld.w	r8,r6[0x4]
80002cf2:	ad b8       	sbr	r8,0xd
80002cf4:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002cf6:	8e b8       	ld.uh	r8,r7[0x6]
80002cf8:	20 28       	sub	r8,2
80002cfa:	8d a8       	st.w	r6[0x28],r8
80002cfc:	c0 68       	rjmp	80002d08 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002cfe:	6c 19       	ld.w	r9,r6[0x4]
80002d00:	5c 78       	castu.h	r8
80002d02:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002d06:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002d08:	6c 18       	ld.w	r8,r6[0x4]
80002d0a:	e0 18 ff f0 	andl	r8,0xfff0
80002d0e:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002d10:	35 08       	mov	r8,80
80002d12:	8d 08       	st.w	r6[0x0],r8
80002d14:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002d18:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002d1c:	80 00       	ld.sh	r0,r0[0x0]
80002d1e:	2c 2c       	sub	r12,-62
80002d20:	80 00       	ld.sh	r0,r0[0x0]
80002d22:	2b 48       	sub	r8,-76

80002d24 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002d24:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002d28:	fe c0 99 28 	sub	r0,pc,-26328

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002d2c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002d30:	d5 53       	csrf	0x15
  cp      r0, r1
80002d32:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002d34:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002d38:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002d3a:	c0 72       	brcc	80002d48 <idata_load_loop_end>
  cp      r0, r1
80002d3c:	fe c2 8e 0c 	sub	r2,pc,-29172

80002d40 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002d40:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002d42:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002d44:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002d46:	cf d3       	brcs	80002d40 <idata_load_loop>

80002d48 <idata_load_loop_end>:
  mov     r2, 0
80002d48:	e0 60 05 38 	mov	r0,1336
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002d4c:	e0 61 08 20 	mov	r1,2080
  cp      r0, r1
  brlo    udata_clear_loop
80002d50:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002d52:	c0 62       	brcc	80002d5e <udata_clear_loop_end>
80002d54:	30 02       	mov	r2,0
80002d56:	30 03       	mov	r3,0

80002d58 <udata_clear_loop>:
80002d58:	a1 22       	st.d	r0++,r2
80002d5a:	02 30       	cp.w	r0,r1
80002d5c:	cf e3       	brcs	80002d58 <udata_clear_loop>

80002d5e <udata_clear_loop_end>:
80002d5e:	fe cf f5 be 	sub	pc,pc,-2626
80002d62:	d7 03       	nop

80002d64 <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80002d64:	eb cd 40 c0 	pushm	r6-r7,lr
80002d68:	20 2d       	sub	sp,8
80002d6a:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80002d6c:	30 08       	mov	r8,0
80002d6e:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002d70:	e1 b6 00 00 	mfsr	r6,0x0
80002d74:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
80002d76:	1b 88       	ld.ub	r8,sp[0x0]
80002d78:	ea 18 ff ff 	orh	r8,0xffff
80002d7c:	e8 18 ff 80 	orl	r8,0xff80
80002d80:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002d82:	49 17       	lddpc	r7,80002dc4 <pal_trx_reg_read+0x60>
80002d84:	0f 8b       	ld.ub	r11,r7[0x0]
80002d86:	fe 7c 40 00 	mov	r12,-49152
80002d8a:	f0 1f 00 10 	mcall	80002dc8 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002d8e:	30 1a       	mov	r10,1
80002d90:	1a 9b       	mov	r11,sp
80002d92:	fe 7c 40 00 	mov	r12,-49152
80002d96:	f0 1f 00 0e 	mcall	80002dcc <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80002d9a:	30 1a       	mov	r10,1
80002d9c:	fa cb ff f9 	sub	r11,sp,-7
80002da0:	fe 7c 40 00 	mov	r12,-49152
80002da4:	f0 1f 00 0b 	mcall	80002dd0 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002da8:	0f 8b       	ld.ub	r11,r7[0x0]
80002daa:	fe 7c 40 00 	mov	r12,-49152
80002dae:	f0 1f 00 0a 	mcall	80002dd4 <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002db2:	e6 16 00 01 	andh	r6,0x1,COH
80002db6:	c0 21       	brne	80002dba <pal_trx_reg_read+0x56>
80002db8:	d5 03       	csrf	0x10

	return register_value;
}
80002dba:	1b fc       	ld.ub	r12,sp[0x7]
80002dbc:	2f ed       	sub	sp,-8
80002dbe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002dc2:	00 00       	add	r0,r0
80002dc4:	00 00       	add	r0,r0
80002dc6:	00 08       	add	r8,r0
80002dc8:	80 00       	ld.sh	r0,r0[0x0]
80002dca:	28 08       	sub	r8,-128
80002dcc:	80 00       	ld.sh	r0,r0[0x0]
80002dce:	2e f4       	sub	r4,-17
80002dd0:	80 00       	ld.sh	r0,r0[0x0]
80002dd2:	2e a4       	sub	r4,-22
80002dd4:	80 00       	ld.sh	r0,r0[0x0]
80002dd6:	28 54       	sub	r4,-123

80002dd8 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002dd8:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002ddc:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002dde:	e6 18 00 01 	andh	r8,0x1,COH
80002de2:	c0 21       	brne	80002de6 <sysclk_init+0xe>
      cpu_irq_enable();
80002de4:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002de6:	5e fc       	retal	r12

80002de8 <sysclk_priv_disable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be disabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_disable_module(unsigned int bus_id, unsigned int module_index)
{
80002de8:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002dea:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002dee:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002df0:	a3 6c       	lsl	r12,0x2
80002df2:	fe 7a 14 20 	mov	r10,-60384
80002df6:	f8 0a 00 08 	add	r8,r12,r10
80002dfa:	70 0a       	ld.w	r10,r8[0x0]
	mask &= ~(1U << module_index);
80002dfc:	30 1e       	mov	lr,1
80002dfe:	fc 0b 09 4b 	lsl	r11,lr,r11
80002e02:	5c db       	com	r11
80002e04:	14 6b       	and	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002e06:	32 0a       	mov	r10,32
80002e08:	ea 1a aa 00 	orh	r10,0xaa00
80002e0c:	14 0c       	add	r12,r10
80002e0e:	fe 7a 14 00 	mov	r10,-60416
80002e12:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002e16:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e18:	12 98       	mov	r8,r9
80002e1a:	e6 18 00 01 	andh	r8,0x1,COH
80002e1e:	c0 21       	brne	80002e22 <sysclk_priv_disable_module+0x3a>
      cpu_irq_enable();
80002e20:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002e22:	d8 02       	popm	pc

80002e24 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002e24:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e26:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002e2a:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002e2c:	a3 6c       	lsl	r12,0x2
80002e2e:	fe 7a 14 20 	mov	r10,-60384
80002e32:	f8 0a 00 08 	add	r8,r12,r10
80002e36:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002e38:	30 1e       	mov	lr,1
80002e3a:	fc 0b 09 4b 	lsl	r11,lr,r11
80002e3e:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002e40:	32 0a       	mov	r10,32
80002e42:	ea 1a aa 00 	orh	r10,0xaa00
80002e46:	14 0c       	add	r12,r10
80002e48:	fe 7a 14 00 	mov	r10,-60416
80002e4c:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002e50:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e52:	12 98       	mov	r8,r9
80002e54:	e6 18 00 01 	andh	r8,0x1,COH
80002e58:	c0 21       	brne	80002e5c <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80002e5a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002e5c:	d8 02       	popm	pc
80002e5e:	d7 03       	nop

80002e60 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80002e60:	eb cd 40 c0 	pushm	r6-r7,lr
80002e64:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e66:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002e6a:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
80002e6c:	48 c8       	lddpc	r8,80002e9c <sysclk_enable_pbb_module+0x3c>
80002e6e:	11 89       	ld.ub	r9,r8[0x0]
80002e70:	30 08       	mov	r8,0
80002e72:	f0 09 18 00 	cp.b	r9,r8
80002e76:	c0 51       	brne	80002e80 <sysclk_enable_pbb_module+0x20>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002e78:	30 3b       	mov	r11,3
80002e7a:	30 1c       	mov	r12,1
80002e7c:	f0 1f 00 09 	mcall	80002ea0 <sysclk_enable_pbb_module+0x40>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
	sysclk_pbb_refcount++;
80002e80:	48 78       	lddpc	r8,80002e9c <sysclk_enable_pbb_module+0x3c>
80002e82:	11 89       	ld.ub	r9,r8[0x0]
80002e84:	2f f9       	sub	r9,-1
80002e86:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e88:	e6 16 00 01 	andh	r6,0x1,COH
80002e8c:	c0 21       	brne	80002e90 <sysclk_enable_pbb_module+0x30>
      cpu_irq_enable();
80002e8e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002e90:	0e 9b       	mov	r11,r7
80002e92:	30 3c       	mov	r12,3
80002e94:	f0 1f 00 03 	mcall	80002ea0 <sysclk_enable_pbb_module+0x40>
}
80002e98:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e9c:	00 00       	add	r0,r0
80002e9e:	06 3c       	cp.w	r12,r3
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	2e 24       	sub	r4,-30

80002ea4 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002ea4:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002ea8:	58 0a       	cp.w	r10,0
80002eaa:	c0 61       	brne	80002eb6 <spi_read_packet+0x12>
80002eac:	c2 28       	rjmp	80002ef0 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002eae:	58 08       	cp.w	r8,0
80002eb0:	c1 d0       	breq	80002eea <spi_read_packet+0x46>
80002eb2:	20 18       	sub	r8,1
80002eb4:	c0 68       	rjmp	80002ec0 <spi_read_packet+0x1c>
80002eb6:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002eba:	e0 67 00 ff 	mov	r7,255
80002ebe:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002ec0:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002ec2:	e2 19 00 02 	andl	r9,0x2,COH
80002ec6:	cf 40       	breq	80002eae <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002ec8:	99 37       	st.w	r12[0xc],r7
80002eca:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002ecc:	c0 48       	rjmp	80002ed4 <spi_read_packet+0x30>
			if (!timeout--) {
80002ece:	58 08       	cp.w	r8,0
80002ed0:	c0 d0       	breq	80002eea <spi_read_packet+0x46>
80002ed2:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002ed4:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002ed6:	e2 19 02 01 	andl	r9,0x201,COH
80002eda:	e0 49 02 01 	cp.w	r9,513
80002ede:	cf 81       	brne	80002ece <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002ee0:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002ee2:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002ee4:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002ee6:	ce c1       	brne	80002ebe <spi_read_packet+0x1a>
80002ee8:	c0 48       	rjmp	80002ef0 <spi_read_packet+0x4c>
80002eea:	3f dc       	mov	r12,-3
80002eec:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ef0:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002ef4 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002ef4:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002ef6:	58 0a       	cp.w	r10,0
80002ef8:	c0 81       	brne	80002f08 <spi_write_packet+0x14>
80002efa:	c1 28       	rjmp	80002f1e <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002efc:	58 08       	cp.w	r8,0
80002efe:	c0 31       	brne	80002f04 <spi_write_packet+0x10>
80002f00:	3f dc       	mov	r12,-3
80002f02:	d8 02       	popm	pc
80002f04:	20 18       	sub	r8,1
80002f06:	c0 48       	rjmp	80002f0e <spi_write_packet+0x1a>
80002f08:	e0 6e 3a 98 	mov	lr,15000
80002f0c:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002f0e:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002f10:	e2 19 00 02 	andl	r9,0x2,COH
80002f14:	cf 40       	breq	80002efc <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f16:	17 38       	ld.ub	r8,r11++
80002f18:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80002f1a:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002f1c:	cf 81       	brne	80002f0c <spi_write_packet+0x18>
80002f1e:	d8 0a       	popm	pc,r12=0
	...

80002f2c <checkPack>:
	usart_init_rs232(&AVR32_USART2, &usart1200, sysclk_get_peripheral_bus_hz(&AVR32_USART2));
	Enable_global_interrupt();
}

uint8_t checkPack(config_package packet) //tampack es la cantidad de bytes del paquete hasta antes de EOT, para cdo lo hagamos variable
{
80002f2c:	eb cd 00 10 	pushm	r4
80002f30:	fa c4 ff fc 	sub	r4,sp,-4
80002f34:	e9 39 00 09 	ld.ub	r9,r4[9]
80002f38:	e9 3c 00 0a 	ld.ub	r12,r4[10]
	uint8_t i = 0; 
	uint8_t lrc = 0;

	while(i < packet.tamPayload) {
80002f3c:	58 09       	cp.w	r9,0
80002f3e:	c0 e0       	breq	80002f5a <checkPack+0x2e>
80002f40:	e8 c8 ff fe 	sub	r8,r4,-2
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	usart_init_rs232(&AVR32_USART2, &usart1200, sysclk_get_peripheral_bus_hz(&AVR32_USART2));
	Enable_global_interrupt();
}

uint8_t checkPack(config_package packet) //tampack es la cantidad de bytes del paquete hasta antes de EOT, para cdo lo hagamos variable
80002f44:	2f d4       	sub	r4,-3
80002f46:	20 19       	sub	r9,1
80002f48:	5c 59       	castu.b	r9
80002f4a:	e8 09 00 0b 	add	r11,r4,r9
80002f4e:	30 09       	mov	r9,0
{
	uint8_t i = 0; 
	uint8_t lrc = 0;

	while(i < packet.tamPayload) {
		lrc = lrc ^ packet.payload[i]; //este es el XOR
80002f50:	11 3a       	ld.ub	r10,r8++
80002f52:	f5 e9 20 09 	eor	r9,r10,r9
uint8_t checkPack(config_package packet) //tampack es la cantidad de bytes del paquete hasta antes de EOT, para cdo lo hagamos variable
{
	uint8_t i = 0; 
	uint8_t lrc = 0;

	while(i < packet.tamPayload) {
80002f56:	16 38       	cp.w	r8,r11
80002f58:	cf c1       	brne	80002f50 <checkPack+0x24>
80002f5a:	f2 0c 18 00 	cp.b	r12,r9
	if (lrc == packet.lrc){
		return 1; //el LRC del paquete y el calculado son iguales
	}
	
	return 0; //el LRC del paquete y el calculado no coinciden
}
80002f5e:	5f 0c       	sreq	r12
80002f60:	e3 cd 00 10 	ldm	sp++,r4
80002f64:	5e fc       	retal	r12
80002f66:	d7 03       	nop

80002f68 <unpack>:

void unpack()
{
80002f68:	eb cd 40 e0 	pushm	r5-r7,lr
	uint8_t p = 0;
	uint8_t i = 0;
	
	p = ++pSOH;	
80002f6c:	49 dc       	lddpc	r12,80002fe0 <unpack+0x78>
80002f6e:	19 86       	ld.ub	r6,r12[0x0]
80002f70:	ec c8 ff ff 	sub	r8,r6,-1
80002f74:	5c 58       	castu.b	r8
	tConfiguracion.addr = cola_PC[pSOH];
80002f76:	49 c9       	lddpc	r9,80002fe4 <unpack+0x7c>
80002f78:	49 ca       	lddpc	r10,80002fe8 <unpack+0x80>
80002f7a:	f4 08 07 0b 	ld.ub	r11,r10[r8]
80002f7e:	b2 8b       	st.b	r9[0x0],r11
	tConfiguracion.cmd = cola_PC[++pSOH];
80002f80:	f0 cb ff ff 	sub	r11,r8,-1
80002f84:	5c 5b       	castu.b	r11
80002f86:	b8 8b       	st.b	r12[0x0],r11
80002f88:	f4 0b 07 0b 	ld.ub	r11,r10[r11]
80002f8c:	b2 9b       	st.b	r9[0x1],r11
	tConfiguracion.lrc = cola_PC[--pEOT];
80002f8e:	49 8b       	lddpc	r11,80002fec <unpack+0x84>
80002f90:	17 85       	ld.ub	r5,r11[0x0]
80002f92:	ea cc 00 01 	sub	r12,r5,1
80002f96:	5c 5c       	castu.b	r12
80002f98:	b6 8c       	st.b	r11[0x0],r12
80002f9a:	f4 0c 07 0a 	ld.ub	r10,r10[r12]
80002f9e:	f3 6a 00 0a 	st.b	r9[10],r10
			
	while(p < pEOT) {
80002fa2:	f8 08 18 00 	cp.b	r8,r12
80002fa6:	c0 33       	brcs	80002fac <unpack+0x44>
80002fa8:	30 06       	mov	r6,0
80002faa:	c1 58       	rjmp	80002fd4 <unpack+0x6c>
80002fac:	30 09       	mov	r9,0
		tConfiguracion.payload[i++] = cola_PC[p++];
80002fae:	48 e7       	lddpc	r7,80002fe4 <unpack+0x7c>
80002fb0:	48 ee       	lddpc	lr,80002fe8 <unpack+0x80>
80002fb2:	ee 09 00 0a 	add	r10,r7,r9
80002fb6:	fc 08 07 0b 	ld.ub	r11,lr[r8]
80002fba:	b4 ab       	st.b	r10[0x2],r11
80002fbc:	2f f9       	sub	r9,-1
80002fbe:	5c 59       	castu.b	r9
80002fc0:	2f f8       	sub	r8,-1
80002fc2:	5c 58       	castu.b	r8
	p = ++pSOH;	
	tConfiguracion.addr = cola_PC[pSOH];
	tConfiguracion.cmd = cola_PC[++pSOH];
	tConfiguracion.lrc = cola_PC[--pEOT];
			
	while(p < pEOT) {
80002fc4:	f0 0c 18 00 	cp.b	r12,r8
80002fc8:	fe 9b ff f5 	brhi	80002fb2 <unpack+0x4a>
80002fcc:	20 25       	sub	r5,2
80002fce:	ea 06 01 06 	sub	r6,r5,r6
80002fd2:	5c 56       	castu.b	r6
		tConfiguracion.payload[i++] = cola_PC[p++];
	}
	tConfiguracion.tamPayload = i;
80002fd4:	48 48       	lddpc	r8,80002fe4 <unpack+0x7c>
80002fd6:	f1 66 00 09 	st.b	r8[9],r6
}
80002fda:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002fde:	00 00       	add	r0,r0
80002fe0:	00 00       	add	r0,r0
80002fe2:	06 4e       	or	lr,r3
80002fe4:	00 00       	add	r0,r0
80002fe6:	06 3f       	cp.w	pc,r3
80002fe8:	00 00       	add	r0,r0
80002fea:	07 50       	ld.sh	r0,--r3
80002fec:	00 00       	add	r0,r0
80002fee:	06 3e       	cp.w	lr,r3

80002ff0 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80002ff0:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80002ff2:	30 0b       	mov	r11,0
80002ff4:	fe 7c 5c 00 	mov	r12,-41984
80002ff8:	f0 1f 00 17 	mcall	80003054 <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
80002ffc:	49 78       	lddpc	r8,80003058 <tc_irq+0x68>
80002ffe:	70 09       	ld.w	r9,r8[0x0]
80003000:	2f f9       	sub	r9,-1
80003002:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80003004:	70 08       	ld.w	r8,r8[0x0]
80003006:	59 38       	cp.w	r8,19
80003008:	e0 8b 00 0c 	brhi	80003020 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
8000300c:	32 9c       	mov	r12,41
8000300e:	f0 1f 00 14 	mcall	8000305c <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80003012:	30 4c       	mov	r12,4
80003014:	f0 1f 00 12 	mcall	8000305c <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80003018:	30 bc       	mov	r12,11
8000301a:	f0 1f 00 11 	mcall	8000305c <tc_irq+0x6c>
		return;
8000301e:	c1 98       	rjmp	80003050 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80003020:	48 e8       	lddpc	r8,80003058 <tc_irq+0x68>
80003022:	70 08       	ld.w	r8,r8[0x0]
80003024:	59 58       	cp.w	r8,21
80003026:	c0 41       	brne	8000302e <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80003028:	32 9c       	mov	r12,41
8000302a:	f0 1f 00 0d 	mcall	8000305c <tc_irq+0x6c>
		
	if (tc_tick == 22)
8000302e:	48 b8       	lddpc	r8,80003058 <tc_irq+0x68>
80003030:	70 08       	ld.w	r8,r8[0x0]
80003032:	59 68       	cp.w	r8,22
80003034:	c0 41       	brne	8000303c <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80003036:	30 4c       	mov	r12,4
80003038:	f0 1f 00 09 	mcall	8000305c <tc_irq+0x6c>
	
	if (tc_tick == 23)
8000303c:	48 78       	lddpc	r8,80003058 <tc_irq+0x68>
8000303e:	70 08       	ld.w	r8,r8[0x0]
80003040:	59 78       	cp.w	r8,23
80003042:	c0 71       	brne	80003050 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80003044:	30 bc       	mov	r12,11
80003046:	f0 1f 00 06 	mcall	8000305c <tc_irq+0x6c>
		tc_tick = 1;
8000304a:	30 19       	mov	r9,1
8000304c:	48 38       	lddpc	r8,80003058 <tc_irq+0x68>
8000304e:	91 09       	st.w	r8[0x0],r9
	}
}
80003050:	d4 02       	popm	lr
80003052:	d6 03       	rete
80003054:	80 00       	ld.sh	r0,r0[0x0]
80003056:	29 fa       	sub	r10,-97
80003058:	00 00       	add	r0,r0
8000305a:	00 28       	rsub	r8,r0
8000305c:	80 00       	ld.sh	r0,r0[0x0]
8000305e:	26 74       	sub	r4,103

80003060 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80003060:	d4 01       	pushm	lr
80003062:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80003064:	30 0b       	mov	r11,0
80003066:	4a 08       	lddpc	r8,800030e4 <usart_int_handler_RS232+0x84>
80003068:	70 0c       	ld.w	r12,r8[0x0]
8000306a:	f0 1f 00 20 	mcall	800030e8 <usart_int_handler_RS232+0x88>
	
	uint8_t c=0;
8000306e:	fa cb ff fc 	sub	r11,sp,-4
80003072:	30 08       	mov	r8,0
80003074:	16 f8       	st.b	--r11,r8
	
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80003076:	fe 7c 38 00 	mov	r12,-51200
8000307a:	f0 1f 00 1d 	mcall	800030ec <usart_int_handler_RS232+0x8c>
8000307e:	c3 01       	brne	800030de <usart_int_handler_RS232+0x7e>
		return;
	
	cola_PC[cola_PC_nw] = c;
80003080:	49 c8       	lddpc	r8,800030f0 <usart_int_handler_RS232+0x90>
80003082:	11 89       	ld.ub	r9,r8[0x0]
80003084:	1b b8       	ld.ub	r8,sp[0x3]
80003086:	49 ca       	lddpc	r10,800030f4 <usart_int_handler_RS232+0x94>
80003088:	f4 09 0b 08 	st.b	r10[r9],r8
	
	if (c == 0x01){		
8000308c:	30 1a       	mov	r10,1
8000308e:	f4 08 18 00 	cp.b	r8,r10
80003092:	c0 51       	brne	8000309c <usart_int_handler_RS232+0x3c>
		++pSOH;
80003094:	49 9a       	lddpc	r10,800030f8 <usart_int_handler_RS232+0x98>
80003096:	15 8b       	ld.ub	r11,r10[0x0]
80003098:	2f fb       	sub	r11,-1
8000309a:	b4 8b       	st.b	r10[0x0],r11
	}
	
	if(pSOH == 0x03) {
8000309c:	49 7a       	lddpc	r10,800030f8 <usart_int_handler_RS232+0x98>
8000309e:	15 8b       	ld.ub	r11,r10[0x0]
800030a0:	30 3a       	mov	r10,3
800030a2:	f4 0b 18 00 	cp.b	r11,r10
800030a6:	c0 31       	brne	800030ac <usart_int_handler_RS232+0x4c>
			pSOH = cola_PC_nw;
800030a8:	49 4a       	lddpc	r10,800030f8 <usart_int_handler_RS232+0x98>
800030aa:	b4 89       	st.b	r10[0x0],r9
	}
	
	if (c == 0x04) {
800030ac:	30 4a       	mov	r10,4
800030ae:	f4 08 18 00 	cp.b	r8,r10
800030b2:	c0 61       	brne	800030be <usart_int_handler_RS232+0x5e>
		pEOT = cola_PC_nw;
800030b4:	49 28       	lddpc	r8,800030fc <usart_int_handler_RS232+0x9c>
800030b6:	b0 89       	st.b	r8[0x0],r9
		configuracion = true;
800030b8:	30 1a       	mov	r10,1
800030ba:	49 28       	lddpc	r8,80003100 <usart_int_handler_RS232+0xa0>
800030bc:	b0 8a       	st.b	r8[0x0],r10
	}
	
	cola_PC_nw++;
800030be:	2f f9       	sub	r9,-1
800030c0:	48 c8       	lddpc	r8,800030f0 <usart_int_handler_RS232+0x90>
800030c2:	b0 89       	st.b	r8[0x0],r9
	
	if (cola_PC_nw >= tamano_cola)
800030c4:	3c 78       	mov	r8,-57
800030c6:	f0 09 18 00 	cp.b	r9,r8
800030ca:	e0 88 00 05 	brls	800030d4 <usart_int_handler_RS232+0x74>
		cola_PC_nw = 0;
800030ce:	30 09       	mov	r9,0
800030d0:	48 88       	lddpc	r8,800030f0 <usart_int_handler_RS232+0x90>
800030d2:	b0 89       	st.b	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
800030d4:	30 0b       	mov	r11,0
800030d6:	48 48       	lddpc	r8,800030e4 <usart_int_handler_RS232+0x84>
800030d8:	70 0c       	ld.w	r12,r8[0x0]
800030da:	f0 1f 00 0b 	mcall	80003104 <usart_int_handler_RS232+0xa4>
	
	return;
}
800030de:	2f fd       	sub	sp,-4
800030e0:	d4 02       	popm	lr
800030e2:	d6 03       	rete
800030e4:	00 00       	add	r0,r0
800030e6:	00 0c       	add	r12,r0
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	29 e8       	sub	r8,-98
800030ec:	80 00       	ld.sh	r0,r0[0x0]
800030ee:	2b e4       	sub	r4,-66
800030f0:	00 00       	add	r0,r0
800030f2:	06 4c       	or	r12,r3
800030f4:	00 00       	add	r0,r0
800030f6:	07 50       	ld.sh	r0,--r3
800030f8:	00 00       	add	r0,r0
800030fa:	06 4e       	or	lr,r3
800030fc:	00 00       	add	r0,r0
800030fe:	06 3e       	cp.w	lr,r3
80003100:	00 00       	add	r0,r0
80003102:	06 4d       	or	sp,r3
80003104:	80 00       	ld.sh	r0,r0[0x0]
80003106:	29 d6       	sub	r6,-99

80003108 <sysclk_disable_pba_module>:
/**
 * \brief Disable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pba_module(unsigned int index)
{
80003108:	d4 01       	pushm	lr
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_PBA, index);
8000310a:	18 9b       	mov	r11,r12
8000310c:	30 2c       	mov	r12,2
8000310e:	f0 1f 00 02 	mcall	80003114 <sysclk_disable_pba_module+0xc>
}
80003112:	d8 02       	popm	pc
80003114:	80 00       	ld.sh	r0,r0[0x0]
80003116:	2d e8       	sub	r8,-34

80003118 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003118:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000311a:	18 9b       	mov	r11,r12
8000311c:	30 2c       	mov	r12,2
8000311e:	f0 1f 00 02 	mcall	80003124 <sysclk_enable_pba_module+0xc>
}
80003122:	d8 02       	popm	pc
80003124:	80 00       	ld.sh	r0,r0[0x0]
80003126:	2e 24       	sub	r4,-30

80003128 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003128:	d4 01       	pushm	lr
	switch ((uintptr_t)module) {
8000312a:	fe 5c 38 00 	cp.w	r12,-51200
8000312e:	e0 80 00 a8 	breq	8000327e <sysclk_enable_peripheral_clock+0x156>
80003132:	e0 8b 00 3d 	brhi	800031ac <sysclk_enable_peripheral_clock+0x84>
80003136:	fe 5c 18 00 	cp.w	r12,-59392
8000313a:	e0 80 00 82 	breq	8000323e <sysclk_enable_peripheral_clock+0x116>
8000313e:	e0 8b 00 1c 	brhi	80003176 <sysclk_enable_peripheral_clock+0x4e>
80003142:	fe 4c 08 00 	cp.w	r12,-129024
80003146:	e0 80 00 e4 	breq	8000330e <sysclk_enable_peripheral_clock+0x1e6>
8000314a:	e0 8b 00 0b 	brhi	80003160 <sysclk_enable_peripheral_clock+0x38>
8000314e:	fe 4c 00 00 	cp.w	r12,-131072
80003152:	e0 80 00 d2 	breq	800032f6 <sysclk_enable_peripheral_clock+0x1ce>
80003156:	fe 4c 04 00 	cp.w	r12,-130048
8000315a:	e0 81 00 e1 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
8000315e:	cd 48       	rjmp	80003306 <sysclk_enable_peripheral_clock+0x1de>
80003160:	fe 5c 10 00 	cp.w	r12,-61440
80003164:	c6 50       	breq	8000322e <sysclk_enable_peripheral_clock+0x106>
80003166:	fe 5c 14 00 	cp.w	r12,-60416
8000316a:	c6 60       	breq	80003236 <sysclk_enable_peripheral_clock+0x10e>
8000316c:	fe 5c 00 00 	cp.w	r12,-65536
80003170:	e0 81 00 d6 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
80003174:	c5 58       	rjmp	8000321e <sysclk_enable_peripheral_clock+0xf6>
80003176:	fe 5c 28 00 	cp.w	r12,-55296
8000317a:	c7 20       	breq	8000325e <sysclk_enable_peripheral_clock+0x136>
8000317c:	e0 8b 00 0d 	brhi	80003196 <sysclk_enable_peripheral_clock+0x6e>
80003180:	fe 5c 20 00 	cp.w	r12,-57344
80003184:	c6 50       	breq	8000324e <sysclk_enable_peripheral_clock+0x126>
80003186:	fe 5c 24 00 	cp.w	r12,-56320
8000318a:	c6 60       	breq	80003256 <sysclk_enable_peripheral_clock+0x12e>
8000318c:	fe 5c 1c 00 	cp.w	r12,-58368
80003190:	e0 81 00 c6 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
80003194:	c5 98       	rjmp	80003246 <sysclk_enable_peripheral_clock+0x11e>
80003196:	fe 5c 30 00 	cp.w	r12,-53248
8000319a:	c6 a0       	breq	8000326e <sysclk_enable_peripheral_clock+0x146>
8000319c:	fe 5c 34 00 	cp.w	r12,-52224
800031a0:	c6 b0       	breq	80003276 <sysclk_enable_peripheral_clock+0x14e>
800031a2:	fe 5c 2c 00 	cp.w	r12,-54272
800031a6:	e0 81 00 bb 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
800031aa:	c5 e8       	rjmp	80003266 <sysclk_enable_peripheral_clock+0x13e>
800031ac:	fe 5c 54 00 	cp.w	r12,-44032
800031b0:	e0 80 00 83 	breq	800032b6 <sysclk_enable_peripheral_clock+0x18e>
800031b4:	e0 8b 00 1a 	brhi	800031e8 <sysclk_enable_peripheral_clock+0xc0>
800031b8:	fe 5c 44 00 	cp.w	r12,-48128
800031bc:	c6 d0       	breq	80003296 <sysclk_enable_peripheral_clock+0x16e>
800031be:	e0 8b 00 0a 	brhi	800031d2 <sysclk_enable_peripheral_clock+0xaa>
800031c2:	fe 5c 3c 00 	cp.w	r12,-50176
800031c6:	c6 00       	breq	80003286 <sysclk_enable_peripheral_clock+0x15e>
800031c8:	fe 5c 40 00 	cp.w	r12,-49152
800031cc:	e0 81 00 a8 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
800031d0:	c5 f8       	rjmp	8000328e <sysclk_enable_peripheral_clock+0x166>
800031d2:	fe 5c 4c 00 	cp.w	r12,-46080
800031d6:	c6 80       	breq	800032a6 <sysclk_enable_peripheral_clock+0x17e>
800031d8:	fe 5c 50 00 	cp.w	r12,-45056
800031dc:	c6 90       	breq	800032ae <sysclk_enable_peripheral_clock+0x186>
800031de:	fe 5c 48 00 	cp.w	r12,-47104
800031e2:	e0 81 00 9d 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
800031e6:	c5 c8       	rjmp	8000329e <sysclk_enable_peripheral_clock+0x176>
800031e8:	fe 5c 64 00 	cp.w	r12,-39936
800031ec:	c7 50       	breq	800032d6 <sysclk_enable_peripheral_clock+0x1ae>
800031ee:	e0 8b 00 0d 	brhi	80003208 <sysclk_enable_peripheral_clock+0xe0>
800031f2:	fe 5c 5c 00 	cp.w	r12,-41984
800031f6:	c6 80       	breq	800032c6 <sysclk_enable_peripheral_clock+0x19e>
800031f8:	fe 5c 60 00 	cp.w	r12,-40960
800031fc:	c6 90       	breq	800032ce <sysclk_enable_peripheral_clock+0x1a6>
800031fe:	fe 5c 58 00 	cp.w	r12,-43008
80003202:	e0 81 00 8d 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
80003206:	c5 c8       	rjmp	800032be <sysclk_enable_peripheral_clock+0x196>
80003208:	fe 5c 6c 00 	cp.w	r12,-37888
8000320c:	c6 d0       	breq	800032e6 <sysclk_enable_peripheral_clock+0x1be>
8000320e:	fe 5c 70 00 	cp.w	r12,-36864
80003212:	c6 e0       	breq	800032ee <sysclk_enable_peripheral_clock+0x1c6>
80003214:	fe 5c 68 00 	cp.w	r12,-38912
80003218:	e0 81 00 82 	brne	8000331c <sysclk_enable_peripheral_clock+0x1f4>
8000321c:	c6 18       	rjmp	800032de <sysclk_enable_peripheral_clock+0x1b6>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
8000321e:	30 0b       	mov	r11,0
80003220:	30 1c       	mov	r12,1
80003222:	f0 1f 00 40 	mcall	80003320 <sysclk_enable_peripheral_clock+0x1f8>
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
		case AVR32_PDCA_ADDRESS:
			sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
			sysclk_enable_pba_module(SYSCLK_PDCA_PB);
80003226:	30 0c       	mov	r12,0
80003228:	f0 1f 00 3f 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000322c:	d8 02       	popm	pc

		case AVR32_INTC_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_INTC);
8000322e:	30 1c       	mov	r12,1
80003230:	f0 1f 00 3d 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003234:	d8 02       	popm	pc

		case AVR32_PM_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_PM);
80003236:	30 2c       	mov	r12,2
80003238:	f0 1f 00 3b 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000323c:	d8 02       	popm	pc

		case AVR32_SCIF_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_SCIF);
8000323e:	30 3c       	mov	r12,3
80003240:	f0 1f 00 39 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003244:	d8 02       	popm	pc

		case AVR32_AST_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_AST);
80003246:	30 4c       	mov	r12,4
80003248:	f0 1f 00 37 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000324c:	d8 02       	popm	pc

		case AVR32_WDT_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_WDT);
8000324e:	30 5c       	mov	r12,5
80003250:	f0 1f 00 35 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003254:	d8 02       	popm	pc

		case AVR32_EIC_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_EIC);
80003256:	30 6c       	mov	r12,6
80003258:	f0 1f 00 33 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000325c:	d8 02       	popm	pc

		case AVR32_FREQM_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_FREQM);
8000325e:	30 7c       	mov	r12,7
80003260:	f0 1f 00 31 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003264:	d8 02       	popm	pc

		case AVR32_GPIO_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_GPIO);
80003266:	30 8c       	mov	r12,8
80003268:	f0 1f 00 2f 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000326c:	d8 02       	popm	pc

		case AVR32_USART0_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART0);
8000326e:	30 9c       	mov	r12,9
80003270:	f0 1f 00 2d 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003274:	d8 02       	popm	pc

		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
80003276:	30 ac       	mov	r12,10
80003278:	f0 1f 00 2b 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000327c:	d8 02       	popm	pc

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
8000327e:	30 bc       	mov	r12,11
80003280:	f0 1f 00 29 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003284:	d8 02       	popm	pc

		case AVR32_USART3_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART3);
80003286:	30 cc       	mov	r12,12
80003288:	f0 1f 00 27 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000328c:	d8 02       	popm	pc

		case AVR32_SPI_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_SPI);
8000328e:	30 dc       	mov	r12,13
80003290:	f0 1f 00 25 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
80003294:	d8 02       	popm	pc

		case AVR32_TWIM0_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_TWIM0);
80003296:	30 ec       	mov	r12,14
80003298:	f0 1f 00 23 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
8000329c:	d8 02       	popm	pc

		case AVR32_TWIM1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_TWIM1);
8000329e:	30 fc       	mov	r12,15
800032a0:	f0 1f 00 21 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032a4:	d8 02       	popm	pc

		case AVR32_TWIS0_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_TWIS0);
800032a6:	31 0c       	mov	r12,16
800032a8:	f0 1f 00 1f 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032ac:	d8 02       	popm	pc

		case AVR32_TWIS1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_TWIS1);
800032ae:	31 1c       	mov	r12,17
800032b0:	f0 1f 00 1d 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032b4:	d8 02       	popm	pc

		case AVR32_PWMA_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_PWMA);
800032b6:	31 2c       	mov	r12,18
800032b8:	f0 1f 00 1b 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032bc:	d8 02       	popm	pc

		case AVR32_TC0_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_TC0);
800032be:	31 3c       	mov	r12,19
800032c0:	f0 1f 00 19 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032c4:	d8 02       	popm	pc

		case AVR32_TC1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_TC1);
800032c6:	31 4c       	mov	r12,20
800032c8:	f0 1f 00 17 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032cc:	d8 02       	popm	pc

		case AVR32_ADCIFB_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_ADCIFB);
800032ce:	31 5c       	mov	r12,21
800032d0:	f0 1f 00 15 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032d4:	d8 02       	popm	pc

		case AVR32_ACIFB_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_ACIFB);
800032d6:	31 6c       	mov	r12,22
800032d8:	f0 1f 00 13 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032dc:	d8 02       	popm	pc

		case AVR32_CAT_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_CAT);
800032de:	31 7c       	mov	r12,23
800032e0:	f0 1f 00 11 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032e4:	d8 02       	popm	pc

		case AVR32_GLOC_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_GLOC);
800032e6:	31 8c       	mov	r12,24
800032e8:	f0 1f 00 0f 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032ec:	d8 02       	popm	pc

		case AVR32_AW_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_AW);
800032ee:	31 9c       	mov	r12,25
800032f0:	f0 1f 00 0d 	mcall	80003324 <sysclk_enable_peripheral_clock+0x1fc>
			break;
800032f4:	d8 02       	popm	pc
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800032f6:	30 1b       	mov	r11,1
800032f8:	16 9c       	mov	r12,r11
800032fa:	f0 1f 00 0a 	mcall	80003320 <sysclk_enable_peripheral_clock+0x1f8>
			sysclk_enable_pba_module(SYSCLK_AW);
			break;

		case AVR32_FLASHCDW_ADDRESS:
			sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
			sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800032fe:	30 0c       	mov	r12,0
80003300:	f0 1f 00 0a 	mcall	80003328 <sysclk_enable_peripheral_clock+0x200>
			break;
80003304:	d8 02       	popm	pc
			sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
			sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
			break;
#endif
		case AVR32_HMATRIXB_ADDRESS:
			sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003306:	30 1c       	mov	r12,1
80003308:	f0 1f 00 08 	mcall	80003328 <sysclk_enable_peripheral_clock+0x200>
			break;
8000330c:	d8 02       	popm	pc
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
8000330e:	30 2b       	mov	r11,2
80003310:	30 1c       	mov	r12,1
80003312:	f0 1f 00 04 	mcall	80003320 <sysclk_enable_peripheral_clock+0x1f8>
			sysclk_enable_pbb_module(SYSCLK_HMATRIX);
			break;

		case AVR32_SAU_ADDRESS:
			sysclk_enable_hsb_module(SYSCLK_SAU_HSB);
			sysclk_enable_pbb_module(SYSCLK_SAU_REGS);
80003316:	30 2c       	mov	r12,2
80003318:	f0 1f 00 04 	mcall	80003328 <sysclk_enable_peripheral_clock+0x200>
8000331c:	d8 02       	popm	pc
8000331e:	00 00       	add	r0,r0
80003320:	80 00       	ld.sh	r0,r0[0x0]
80003322:	2e 24       	sub	r4,-30
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	31 18       	mov	r8,17
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	2e 60       	sub	r0,-26

8000332c <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
8000332c:	d4 01       	pushm	lr
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
8000332e:	fe 7c 38 00 	mov	r12,-51200
80003332:	f0 1f 00 06 	mcall	80003348 <rs_232_init_usart+0x1c>
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003336:	e0 7a c1 38 	mov	r10,115000
8000333a:	48 5b       	lddpc	r11,8000334c <rs_232_init_usart+0x20>
8000333c:	fe 7c 38 00 	mov	r12,-51200
80003340:	f0 1f 00 04 	mcall	80003350 <rs_232_init_usart+0x24>
	return estado_usart2;
}
80003344:	d8 02       	popm	pc
80003346:	00 00       	add	r0,r0
80003348:	80 00       	ld.sh	r0,r0[0x0]
8000334a:	31 28       	mov	r8,18
8000334c:	00 00       	add	r0,r0
8000334e:	00 10       	sub	r0,r0
80003350:	80 00       	ld.sh	r0,r0[0x0]
80003352:	2c 58       	sub	r8,-59

80003354 <leer_temp>:

void leer_temp(char* temps)
{
80003354:	eb cd 40 80 	pushm	r7,lr
80003358:	20 6d       	sub	sp,24
8000335a:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
8000335c:	30 08       	mov	r8,0
8000335e:	ba 98       	st.b	sp[0x1],r8
80003360:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
80003362:	34 89       	mov	r9,72
80003364:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
80003366:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
80003368:	30 29       	mov	r9,2
8000336a:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
8000336c:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
80003370:	30 18       	mov	r8,1
80003372:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
80003376:	fa cb ff fc 	sub	r11,sp,-4
8000337a:	fe 7c 44 00 	mov	r12,-48128
8000337e:	f0 1f 00 39 	mcall	80003460 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
80003382:	c6 61       	brne	8000344e <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
80003384:	1b 89       	ld.ub	r9,sp[0x0]
80003386:	1b 98       	ld.ub	r8,sp[0x1]
80003388:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000338c:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
8000338e:	30 09       	mov	r9,0
80003390:	f2 08 19 00 	cp.h	r8,r9
80003394:	c0 35       	brlt	8000339a <leer_temp+0x46>
80003396:	30 1b       	mov	r11,1
80003398:	c0 58       	rjmp	800033a2 <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
8000339a:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
8000339e:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
800033a2:	4b 19       	lddpc	r9,80003464 <leer_temp+0x110>
800033a4:	13 89       	ld.ub	r9,r9[0x0]
800033a6:	30 1a       	mov	r10,1
800033a8:	f4 09 18 00 	cp.b	r9,r10
800033ac:	c1 c0       	breq	800033e4 <leer_temp+0x90>
800033ae:	58 09       	cp.w	r9,0
800033b0:	c0 b0       	breq	800033c6 <leer_temp+0x72>
800033b2:	30 2a       	mov	r10,2
800033b4:	f4 09 18 00 	cp.b	r9,r10
800033b8:	c2 50       	breq	80003402 <leer_temp+0xae>
800033ba:	30 3a       	mov	r10,3
800033bc:	f4 09 18 00 	cp.b	r9,r10
800033c0:	c3 00       	breq	80003420 <leer_temp+0xcc>
800033c2:	30 0c       	mov	r12,0
800033c4:	c3 c8       	rjmp	8000343c <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
800033c6:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
800033ca:	5c 6b       	casts.b	r11
800033cc:	f0 0b 02 4c 	mul	r12,r8,r11
800033d0:	f0 1f 00 26 	mcall	80003468 <leer_temp+0x114>
800033d4:	30 08       	mov	r8,0
800033d6:	fc 19 3f e0 	movh	r9,0x3fe0
800033da:	f0 1f 00 25 	mcall	8000346c <leer_temp+0x118>
800033de:	f0 1f 00 25 	mcall	80003470 <leer_temp+0x11c>
			break;
800033e2:	c2 d8       	rjmp	8000343c <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
800033e4:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
800033e8:	5c 6b       	casts.b	r11
800033ea:	f0 0b 02 4c 	mul	r12,r8,r11
800033ee:	f0 1f 00 1f 	mcall	80003468 <leer_temp+0x114>
800033f2:	30 08       	mov	r8,0
800033f4:	fc 19 3f d0 	movh	r9,0x3fd0
800033f8:	f0 1f 00 1d 	mcall	8000346c <leer_temp+0x118>
800033fc:	f0 1f 00 1d 	mcall	80003470 <leer_temp+0x11c>
			break;
80003400:	c1 e8       	rjmp	8000343c <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
80003402:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80003406:	5c 6b       	casts.b	r11
80003408:	f0 0b 02 4c 	mul	r12,r8,r11
8000340c:	f0 1f 00 17 	mcall	80003468 <leer_temp+0x114>
80003410:	30 08       	mov	r8,0
80003412:	fc 19 3f c0 	movh	r9,0x3fc0
80003416:	f0 1f 00 16 	mcall	8000346c <leer_temp+0x118>
8000341a:	f0 1f 00 16 	mcall	80003470 <leer_temp+0x11c>
			break;
8000341e:	c0 f8       	rjmp	8000343c <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
80003420:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
80003424:	5c 6b       	casts.b	r11
80003426:	f0 0b 02 4c 	mul	r12,r8,r11
8000342a:	f0 1f 00 10 	mcall	80003468 <leer_temp+0x114>
8000342e:	30 08       	mov	r8,0
80003430:	fc 19 3f b0 	movh	r9,0x3fb0
80003434:	f0 1f 00 0e 	mcall	8000346c <leer_temp+0x118>
80003438:	f0 1f 00 0e 	mcall	80003470 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
8000343c:	f0 1f 00 0e 	mcall	80003474 <leer_temp+0x120>
80003440:	bb 2b       	st.d	--sp,r10
80003442:	48 eb       	lddpc	r11,80003478 <leer_temp+0x124>
80003444:	0e 9c       	mov	r12,r7
80003446:	f0 1f 00 0e 	mcall	8000347c <leer_temp+0x128>
8000344a:	2f ed       	sub	sp,-8
8000344c:	c0 68       	rjmp	80003458 <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
8000344e:	30 2a       	mov	r10,2
80003450:	48 cb       	lddpc	r11,80003480 <leer_temp+0x12c>
80003452:	0e 9c       	mov	r12,r7
80003454:	f0 1f 00 0c 	mcall	80003484 <leer_temp+0x130>
}
80003458:	2f ad       	sub	sp,-24
8000345a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000345e:	00 00       	add	r0,r0
80003460:	80 00       	ld.sh	r0,r0[0x0]
80003462:	22 30       	sub	r0,35
80003464:	00 00       	add	r0,r0
80003466:	00 2c       	rsub	r12,r0
80003468:	80 00       	ld.sh	r0,r0[0x0]
8000346a:	3b 38       	mov	r8,-77
8000346c:	80 00       	ld.sh	r0,r0[0x0]
8000346e:	39 5c       	mov	r12,-107
80003470:	80 00       	ld.sh	r0,r0[0x0]
80003472:	3c 78       	mov	r8,-57
80003474:	80 00       	ld.sh	r0,r0[0x0]
80003476:	3c 18       	mov	r8,-63
80003478:	80 00       	ld.sh	r0,r0[0x0]
8000347a:	97 5c       	st.w	r11[0x14],r12
8000347c:	80 00       	ld.sh	r0,r0[0x0]
8000347e:	40 b0       	lddsp	r0,sp[0x2c]
80003480:	80 00       	ld.sh	r0,r0[0x0]
80003482:	97 64       	st.w	r11[0x18],r4
80003484:	80 00       	ld.sh	r0,r0[0x0]
80003486:	3f 66       	mov	r6,-10

80003488 <rs_232_init_pins>:
	//

}

void rs_232_init_pins(void)
{
80003488:	d4 01       	pushm	lr
8000348a:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
8000348c:	48 88       	lddpc	r8,800034ac <rs_232_init_pins+0x24>
8000348e:	1a 9c       	mov	r12,sp
80003490:	70 09       	ld.w	r9,r8[0x0]
80003492:	50 09       	stdsp	sp[0x0],r9
80003494:	70 19       	ld.w	r9,r8[0x4]
80003496:	50 19       	stdsp	sp[0x4],r9
80003498:	70 29       	ld.w	r9,r8[0x8]
8000349a:	50 29       	stdsp	sp[0x8],r9
8000349c:	70 38       	ld.w	r8,r8[0xc]
8000349e:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
800034a0:	30 2b       	mov	r11,2
800034a2:	f0 1f 00 04 	mcall	800034b0 <rs_232_init_pins+0x28>
}
800034a6:	2f cd       	sub	sp,-16
800034a8:	d8 02       	popm	pc
800034aa:	00 00       	add	r0,r0
800034ac:	80 00       	ld.sh	r0,r0[0x0]
800034ae:	97 18       	st.w	r11[0x4],r8
800034b0:	80 00       	ld.sh	r0,r0[0x0]
800034b2:	25 8c       	sub	r12,88

800034b4 <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
800034b4:	d4 01       	pushm	lr
800034b6:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
800034b8:	48 88       	lddpc	r8,800034d8 <init_i2c_pins+0x24>
800034ba:	1a 9c       	mov	r12,sp
800034bc:	70 09       	ld.w	r9,r8[0x0]
800034be:	50 09       	stdsp	sp[0x0],r9
800034c0:	70 19       	ld.w	r9,r8[0x4]
800034c2:	50 19       	stdsp	sp[0x4],r9
800034c4:	70 29       	ld.w	r9,r8[0x8]
800034c6:	50 29       	stdsp	sp[0x8],r9
800034c8:	70 38       	ld.w	r8,r8[0xc]
800034ca:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
800034cc:	30 2b       	mov	r11,2
800034ce:	f0 1f 00 04 	mcall	800034dc <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
800034d2:	2f cd       	sub	sp,-16
800034d4:	d8 02       	popm	pc
800034d6:	00 00       	add	r0,r0
800034d8:	80 00       	ld.sh	r0,r0[0x0]
800034da:	99 8c       	st.w	r12[0x20],r12
800034dc:	80 00       	ld.sh	r0,r0[0x0]
800034de:	25 8c       	sub	r12,88

800034e0 <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
800034e0:	d4 01       	pushm	lr
800034e2:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
800034e4:	48 d8       	lddpc	r8,80003518 <spi_init_pins+0x38>
800034e6:	1a 9c       	mov	r12,sp
800034e8:	70 09       	ld.w	r9,r8[0x0]
800034ea:	50 09       	stdsp	sp[0x0],r9
800034ec:	70 19       	ld.w	r9,r8[0x4]
800034ee:	50 19       	stdsp	sp[0x4],r9
800034f0:	70 29       	ld.w	r9,r8[0x8]
800034f2:	50 29       	stdsp	sp[0x8],r9
800034f4:	70 39       	ld.w	r9,r8[0xc]
800034f6:	50 39       	stdsp	sp[0xc],r9
800034f8:	fa c9 ff f0 	sub	r9,sp,-16
800034fc:	2f 08       	sub	r8,-16
800034fe:	70 0a       	ld.w	r10,r8[0x0]
80003500:	93 0a       	st.w	r9[0x0],r10
80003502:	70 1a       	ld.w	r10,r8[0x4]
80003504:	93 1a       	st.w	r9[0x4],r10
80003506:	70 2a       	ld.w	r10,r8[0x8]
80003508:	93 2a       	st.w	r9[0x8],r10
8000350a:	70 38       	ld.w	r8,r8[0xc]
8000350c:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
8000350e:	30 4b       	mov	r11,4
80003510:	f0 1f 00 03 	mcall	8000351c <spi_init_pins+0x3c>
}
80003514:	2f 8d       	sub	sp,-32
80003516:	d8 02       	popm	pc
80003518:	80 00       	ld.sh	r0,r0[0x0]
8000351a:	97 28       	st.w	r11[0x8],r8
8000351c:	80 00       	ld.sh	r0,r0[0x0]
8000351e:	25 8c       	sub	r12,88

80003520 <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
80003520:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
80003522:	30 5b       	mov	r11,5
80003524:	30 4c       	mov	r12,4
80003526:	f0 1f 00 06 	mcall	8000353c <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000352a:	30 5b       	mov	r11,5
8000352c:	30 bc       	mov	r12,11
8000352e:	f0 1f 00 04 	mcall	8000353c <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003532:	30 5b       	mov	r11,5
80003534:	32 9c       	mov	r12,41
80003536:	f0 1f 00 02 	mcall	8000353c <led_init_pins+0x1c>
}
8000353a:	d8 02       	popm	pc
8000353c:	80 00       	ld.sh	r0,r0[0x0]
8000353e:	25 bc       	sub	r12,91

80003540 <init_rf_pins>:
	// Initialize as master.
	twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
} 

void init_rf_pins(void)
{
80003540:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
80003542:	f0 1f 00 08 	mcall	80003560 <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
80003546:	30 4b       	mov	r11,4
80003548:	30 dc       	mov	r12,13
8000354a:	f0 1f 00 07 	mcall	80003564 <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
8000354e:	30 6b       	mov	r11,6
80003550:	30 dc       	mov	r12,13
80003552:	f0 1f 00 06 	mcall	80003568 <init_rf_pins+0x28>
	//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
80003556:	30 dc       	mov	r12,13
80003558:	f0 1f 00 05 	mcall	8000356c <init_rf_pins+0x2c>

	// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	//

}
8000355c:	d8 02       	popm	pc
8000355e:	00 00       	add	r0,r0
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	34 e0       	mov	r0,78
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	25 bc       	sub	r12,91
80003568:	80 00       	ld.sh	r0,r0[0x0]
8000356a:	24 f8       	sub	r8,79
8000356c:	80 00       	ld.sh	r0,r0[0x0]
8000356e:	26 8a       	sub	r10,104

80003570 <escribir_linea_pc>:
	
	return;
}

void escribir_linea_pc (char *str)
{
80003570:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
80003572:	18 9b       	mov	r11,r12
80003574:	fe 7c 38 00 	mov	r12,-51200
80003578:	f0 1f 00 02 	mcall	80003580 <escribir_linea_pc+0x10>
}
8000357c:	d8 02       	popm	pc
8000357e:	00 00       	add	r0,r0
80003580:	80 00       	ld.sh	r0,r0[0x0]
80003582:	2c 08       	sub	r8,-64

80003584 <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
80003584:	eb cd 40 80 	pushm	r7,lr
	IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS) & 0x0C;
80003588:	30 fc       	mov	r12,15
8000358a:	f0 1f 00 11 	mcall	800035cc <eic_int_handler2+0x48>
8000358e:	49 17       	lddpc	r7,800035d0 <eic_int_handler2+0x4c>
80003590:	e2 1c 00 0c 	andl	r12,0xc,COH
80003594:	ae 8c       	st.b	r7[0x0],r12
			
	// Interrupt Line must be cleared to enable
	eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
80003596:	30 2b       	mov	r11,2
80003598:	fe 7c 24 00 	mov	r12,-56320
8000359c:	f0 1f 00 0e 	mcall	800035d4 <eic_int_handler2+0x50>
	
	switch (IRQ_STATUS){
800035a0:	0f 89       	ld.ub	r9,r7[0x0]
800035a2:	30 48       	mov	r8,4
800035a4:	f0 09 18 00 	cp.b	r9,r8
800035a8:	c0 f1       	brne	800035c6 <eic_int_handler2+0x42>
		case TRX_IRQ_RX_START:
			escribir_linea_pc("\n\n --> Trama recibida :) :) \r\n");
800035aa:	48 cc       	lddpc	r12,800035d8 <eic_int_handler2+0x54>
800035ac:	f0 1f 00 0c 	mcall	800035dc <eic_int_handler2+0x58>
			spi_read_single(&AVR32_SPI,&colaRX[contadorRX++]);
800035b0:	48 c9       	lddpc	r9,800035e0 <eic_int_handler2+0x5c>
800035b2:	13 88       	ld.ub	r8,r9[0x0]
800035b4:	f0 ca ff ff 	sub	r10,r8,-1
800035b8:	b2 8a       	st.b	r9[0x0],r10
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
800035ba:	fe 79 40 00 	mov	r9,-49152
800035be:	72 2a       	ld.w	r10,r9[0x8]
 * \param data   Data to read
 *
 */
static inline void spi_read_single(volatile avr32_spi_t *spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(spi);
800035c0:	48 99       	lddpc	r9,800035e4 <eic_int_handler2+0x60>
800035c2:	f2 08 0b 0a 	st.b	r9[r8],r10
		break;
	}
}
800035c6:	e3 cd 40 80 	ldm	sp++,r7,lr
800035ca:	d6 03       	rete
800035cc:	80 00       	ld.sh	r0,r0[0x0]
800035ce:	2d 64       	sub	r4,-42
800035d0:	00 00       	add	r0,r0
800035d2:	08 18       	sub	r8,r4
800035d4:	80 00       	ld.sh	r0,r0[0x0]
800035d6:	24 dc       	sub	r12,77
800035d8:	80 00       	ld.sh	r0,r0[0x0]
800035da:	97 68       	st.w	r11[0x18],r8
800035dc:	80 00       	ld.sh	r0,r0[0x0]
800035de:	35 70       	mov	r0,87
800035e0:	00 00       	add	r0,r0
800035e2:	06 3d       	cp.w	sp,r3
800035e4:	00 00       	add	r0,r0
800035e6:	06 88       	andn	r8,r3

800035e8 <getTemperature>:
	cpu_irq_enable();
	Enable_global_interrupt();
}

void getTemperature()
{
800035e8:	eb cd 40 80 	pushm	r7,lr
800035ec:	20 3d       	sub	sp,12
	char temps[10] = "\0";
800035ee:	48 e8       	lddpc	r8,80003624 <getTemperature+0x3c>
800035f0:	90 08       	ld.sh	r8,r8[0x0]
800035f2:	ba 08       	st.h	sp[0x0],r8
800035f4:	fa c8 ff fe 	sub	r8,sp,-2
800035f8:	30 09       	mov	r9,0
800035fa:	b0 09       	st.h	r8[0x0],r9
800035fc:	fa c8 ff fc 	sub	r8,sp,-4
80003600:	b0 09       	st.h	r8[0x0],r9
80003602:	fa c8 ff fa 	sub	r8,sp,-6
80003606:	b0 09       	st.h	r8[0x0],r9
80003608:	fa c8 ff f8 	sub	r8,sp,-8
8000360c:	b0 09       	st.h	r8[0x0],r9
	leer_temp(temps);
8000360e:	1a 97       	mov	r7,sp
80003610:	1a 9c       	mov	r12,sp
80003612:	f0 1f 00 06 	mcall	80003628 <getTemperature+0x40>
	escribir_linea_pc(temps);
80003616:	1a 9c       	mov	r12,sp
80003618:	f0 1f 00 05 	mcall	8000362c <getTemperature+0x44>
	return;
}
8000361c:	2f dd       	sub	sp,-12
8000361e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003622:	00 00       	add	r0,r0
80003624:	80 00       	ld.sh	r0,r0[0x0]
80003626:	2f 20       	sub	r0,-14
80003628:	80 00       	ld.sh	r0,r0[0x0]
8000362a:	33 54       	mov	r4,53
8000362c:	80 00       	ld.sh	r0,r0[0x0]
8000362e:	35 70       	mov	r0,87

80003630 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003630:	d4 01       	pushm	lr
80003632:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003634:	30 eb       	mov	r11,14
80003636:	30 2c       	mov	r12,2
80003638:	f0 1f 00 0a 	mcall	80003660 <init_i2c_module+0x30>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
8000363c:	e0 78 c1 38 	mov	r8,115000
80003640:	50 08       	stdsp	sp[0x0],r8
80003642:	e0 68 27 10 	mov	r8,10000
80003646:	50 18       	stdsp	sp[0x4],r8
80003648:	34 88       	mov	r8,72
8000364a:	50 28       	stdsp	sp[0x8],r8
8000364c:	30 08       	mov	r8,0
8000364e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003652:	1a 9b       	mov	r11,sp
80003654:	fe 7c 44 00 	mov	r12,-48128
80003658:	f0 1f 00 03 	mcall	80003664 <init_i2c_module+0x34>
} 
8000365c:	2f cd       	sub	sp,-16
8000365e:	d8 02       	popm	pc
80003660:	80 00       	ld.sh	r0,r0[0x0]
80003662:	2e 24       	sub	r4,-30
80003664:	80 00       	ld.sh	r0,r0[0x0]
80003666:	23 40       	sub	r0,52

80003668 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
80003668:	eb cd 40 e0 	pushm	r5-r7,lr
8000366c:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
8000366e:	4a 48       	lddpc	r8,800036fc <spi_init_module+0x94>
80003670:	1a 95       	mov	r5,sp
80003672:	70 09       	ld.w	r9,r8[0x0]
80003674:	50 09       	stdsp	sp[0x0],r9
80003676:	70 19       	ld.w	r9,r8[0x4]
80003678:	50 19       	stdsp	sp[0x4],r9
8000367a:	70 29       	ld.w	r9,r8[0x8]
8000367c:	50 29       	stdsp	sp[0x8],r9
8000367e:	70 38       	ld.w	r8,r8[0xc]
80003680:	50 38       	stdsp	sp[0xc],r8
80003682:	30 db       	mov	r11,13
80003684:	30 2c       	mov	r12,2
80003686:	f0 1f 00 1f 	mcall	80003700 <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000368a:	fe 77 40 00 	mov	r7,-49152
8000368e:	e0 68 00 80 	mov	r8,128
80003692:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
80003694:	6e 18       	ld.w	r8,r7[0x4]
80003696:	30 19       	mov	r9,1
80003698:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
8000369c:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
8000369e:	6e 18       	ld.w	r8,r7[0x4]
800036a0:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800036a4:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800036a6:	6e 18       	ld.w	r8,r7[0x4]
800036a8:	30 06       	mov	r6,0
800036aa:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
800036ae:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
800036b0:	6e 18       	ld.w	r8,r7[0x4]
800036b2:	30 f9       	mov	r9,15
800036b4:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
800036b8:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
800036ba:	6e 18       	ld.w	r8,r7[0x4]
800036bc:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
800036c0:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
800036c2:	6e 18       	ld.w	r8,r7[0x4]
800036c4:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
800036c8:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
800036ca:	6e 18       	ld.w	r8,r7[0x4]
800036cc:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
800036d0:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
800036d2:	30 38       	mov	r8,3
800036d4:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
800036d6:	e0 7a c1 38 	mov	r10,115000
800036da:	1a 9b       	mov	r11,sp
800036dc:	0e 9c       	mov	r12,r7
800036de:	f0 1f 00 0a 	mcall	80003704 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
800036e2:	0c 99       	mov	r9,r6
800036e4:	0c 9a       	mov	r10,r6
800036e6:	0c 9b       	mov	r11,r6
800036e8:	0e 9c       	mov	r12,r7
800036ea:	f0 1f 00 08 	mcall	80003708 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
800036ee:	0e 9c       	mov	r12,r7
800036f0:	f0 1f 00 07 	mcall	8000370c <spi_init_module+0xa4>
}
800036f4:	2f cd       	sub	sp,-16
800036f6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800036fa:	00 00       	add	r0,r0
800036fc:	80 00       	ld.sh	r0,r0[0x0]
800036fe:	97 48       	st.w	r11[0x10],r8
80003700:	80 00       	ld.sh	r0,r0[0x0]
80003702:	2e 24       	sub	r4,-30
80003704:	80 00       	ld.sh	r0,r0[0x0]
80003706:	28 7c       	sub	r12,-121
80003708:	80 00       	ld.sh	r0,r0[0x0]
8000370a:	27 dc       	sub	r12,125
8000370c:	80 00       	ld.sh	r0,r0[0x0]
8000370e:	29 34       	sub	r4,-109

80003710 <setUART>:
	escribir_linea_pc(temps);
	return;
}

void setUART()
{
80003710:	d4 01       	pushm	lr
	Disable_global_interrupt();
80003712:	d3 03       	ssrf	0x10
		case AVR32_USART1_ADDRESS:
			sysclk_disable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_disable_pba_module(SYSCLK_USART2);
80003714:	30 bc       	mov	r12,11
80003716:	f0 1f 00 0a 	mcall	8000373c <setUART+0x2c>
	sysclk_disable_peripheral_clock(&AVR32_USART2);
	usart_reset(&AVR32_USART2);
8000371a:	fe 7c 38 00 	mov	r12,-51200
8000371e:	f0 1f 00 09 	mcall	80003740 <setUART+0x30>
	//rs_232_init_pins();
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
80003722:	fe 7c 38 00 	mov	r12,-51200
80003726:	f0 1f 00 08 	mcall	80003744 <setUART+0x34>
	usart_init_rs232(&AVR32_USART2, &usart1200, sysclk_get_peripheral_bus_hz(&AVR32_USART2));
8000372a:	e0 7a c1 38 	mov	r10,115000
8000372e:	48 7b       	lddpc	r11,80003748 <setUART+0x38>
80003730:	fe 7c 38 00 	mov	r12,-51200
80003734:	f0 1f 00 06 	mcall	8000374c <setUART+0x3c>
	Enable_global_interrupt();
80003738:	d5 03       	csrf	0x10
}
8000373a:	d8 02       	popm	pc
8000373c:	80 00       	ld.sh	r0,r0[0x0]
8000373e:	31 08       	mov	r8,16
80003740:	80 00       	ld.sh	r0,r0[0x0]
80003742:	2c 2c       	sub	r12,-62
80003744:	80 00       	ld.sh	r0,r0[0x0]
80003746:	31 28       	mov	r8,18
80003748:	00 00       	add	r0,r0
8000374a:	00 1c       	sub	r12,r0
8000374c:	80 00       	ld.sh	r0,r0[0x0]
8000374e:	2c 58       	sub	r8,-59

80003750 <modeConfig>:
	}
	tConfiguracion.tamPayload = i;
}

void modeConfig()
{
80003750:	d4 01       	pushm	lr
	if (!checkPack(tConfiguracion))
80003752:	20 3d       	sub	sp,12
80003754:	30 ba       	mov	r10,11
80003756:	48 eb       	lddpc	r11,8000378c <modeConfig+0x3c>
80003758:	1a 9c       	mov	r12,sp
8000375a:	f0 1f 00 0e 	mcall	80003790 <modeConfig+0x40>
8000375e:	f0 1f 00 0e 	mcall	80003794 <modeConfig+0x44>
80003762:	2f dd       	sub	sp,-12
80003764:	58 0c       	cp.w	r12,0
80003766:	c1 10       	breq	80003788 <modeConfig+0x38>
		return;
		
	switch (tConfiguracion.cmd){
80003768:	48 98       	lddpc	r8,8000378c <modeConfig+0x3c>
8000376a:	11 98       	ld.ub	r8,r8[0x1]
8000376c:	33 19       	mov	r9,49
8000376e:	f2 08 18 00 	cp.b	r8,r9
80003772:	c0 60       	breq	8000377e <modeConfig+0x2e>
80003774:	33 29       	mov	r9,50
80003776:	f2 08 18 00 	cp.b	r8,r9
8000377a:	c0 71       	brne	80003788 <modeConfig+0x38>
8000377c:	c0 48       	rjmp	80003784 <modeConfig+0x34>
		case CONFIG_BAUDRATE:
			setUART();
8000377e:	f0 1f 00 07 	mcall	80003798 <modeConfig+0x48>
		break;
80003782:	d8 02       	popm	pc
		
		case CONFIG_TEMPERATURA:
			getTemperature();
80003784:	f0 1f 00 06 	mcall	8000379c <modeConfig+0x4c>
80003788:	d8 02       	popm	pc
8000378a:	00 00       	add	r0,r0
8000378c:	00 00       	add	r0,r0
8000378e:	06 3f       	cp.w	pc,r3
80003790:	80 00       	ld.sh	r0,r0[0x0]
80003792:	3f 66       	mov	r6,-10
80003794:	80 00       	ld.sh	r0,r0[0x0]
80003796:	2f 2c       	sub	r12,-14
80003798:	80 00       	ld.sh	r0,r0[0x0]
8000379a:	37 10       	mov	r0,113
8000379c:	80 00       	ld.sh	r0,r0[0x0]
8000379e:	35 e8       	mov	r8,94

800037a0 <main>:
	}
	return;
}

int main (void)
{
800037a0:	d4 31       	pushm	r0-r7,lr
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
800037a2:	f0 1f 00 4b 	mcall	800038cc <main+0x12c>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
800037a6:	f0 1f 00 4b 	mcall	800038d0 <main+0x130>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
800037aa:	f0 1f 00 4b 	mcall	800038d4 <main+0x134>
	
	//Configuracion pins para RF
	init_rf_pins();
800037ae:	f0 1f 00 4b 	mcall	800038d8 <main+0x138>
	
	//Inicializacion del SPI
	spi_init_module();
800037b2:	f0 1f 00 4b 	mcall	800038dc <main+0x13c>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
800037b6:	f0 1f 00 4b 	mcall	800038e0 <main+0x140>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
800037ba:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
800037bc:	f0 1f 00 4a 	mcall	800038e4 <main+0x144>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
800037c0:	30 0a       	mov	r10,0
800037c2:	e0 6b 02 20 	mov	r11,544
800037c6:	4c 9c       	lddpc	r12,800038e8 <main+0x148>
800037c8:	f0 1f 00 49 	mcall	800038ec <main+0x14c>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
800037cc:	30 2a       	mov	r10,2
800037ce:	e0 6b 01 61 	mov	r11,353
800037d2:	4c 8c       	lddpc	r12,800038f0 <main+0x150>
800037d4:	f0 1f 00 46 	mcall	800038ec <main+0x14c>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
800037d8:	30 3a       	mov	r10,3
800037da:	e0 6b 03 40 	mov	r11,832
800037de:	4c 6c       	lddpc	r12,800038f4 <main+0x154>
800037e0:	f0 1f 00 43 	mcall	800038ec <main+0x14c>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
800037e4:	30 1a       	mov	r10,1
800037e6:	4c 5b       	lddpc	r11,800038f8 <main+0x158>
800037e8:	fe 7c 24 00 	mov	r12,-56320
800037ec:	f0 1f 00 44 	mcall	800038fc <main+0x15c>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
800037f0:	30 2b       	mov	r11,2
800037f2:	fe 7c 24 00 	mov	r12,-56320
800037f6:	f0 1f 00 43 	mcall	80003900 <main+0x160>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
800037fa:	30 2b       	mov	r11,2
800037fc:	fe 7c 24 00 	mov	r12,-56320
80003800:	f0 1f 00 41 	mcall	80003904 <main+0x164>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
80003804:	30 19       	mov	r9,1
80003806:	fe 78 38 00 	mov	r8,-51200
8000380a:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
8000380c:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
8000380e:	4b f8       	lddpc	r8,80003908 <main+0x168>
80003810:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
80003812:	4b fb       	lddpc	r11,8000390c <main+0x16c>
80003814:	0e 9c       	mov	r12,r7
80003816:	f0 1f 00 3f 	mcall	80003910 <main+0x170>
	 * We configure it to count every 200 millisechonds.
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
8000381a:	e0 6a 00 b3 	mov	r10,179
8000381e:	30 0b       	mov	r11,0
80003820:	0e 9c       	mov	r12,r7
80003822:	f0 1f 00 3d 	mcall	80003914 <main+0x174>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80003826:	4b da       	lddpc	r10,80003918 <main+0x178>
80003828:	30 0b       	mov	r11,0
8000382a:	0e 9c       	mov	r12,r7
8000382c:	f0 1f 00 3c 	mcall	8000391c <main+0x17c>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80003830:	30 0b       	mov	r11,0
80003832:	0e 9c       	mov	r12,r7
80003834:	f0 1f 00 3b 	mcall	80003920 <main+0x180>
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
	
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
80003838:	31 cc       	mov	r12,28
8000383a:	f0 1f 00 3b 	mcall	80003924 <main+0x184>
8000383e:	4b b8       	lddpc	r8,80003928 <main+0x188>
80003840:	b0 8c       	st.b	r8[0x0],r12
	
	if (register_value != PART_NUM_AT86RF212) 
80003842:	30 78       	mov	r8,7
80003844:	f0 0c 18 00 	cp.b	r12,r8
80003848:	c0 40       	breq	80003850 <main+0xb0>
 		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
8000384a:	4b 9c       	lddpc	r12,8000392c <main+0x18c>
8000384c:	f0 1f 00 39 	mcall	80003930 <main+0x190>
	
	//Inicializacion del sensor de temp
	init_i2c_pins();
80003850:	f0 1f 00 39 	mcall	80003934 <main+0x194>
	init_i2c_module();
80003854:	f0 1f 00 39 	mcall	80003938 <main+0x198>
	
	//------------------Fin de conguracion
	
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
80003858:	4b 97       	lddpc	r7,8000393c <main+0x19c>
8000385a:	4b a5       	lddpc	r5,80003940 <main+0x1a0>
		{
			cola_PC_nr++;
			
			if (cola_PC_nr >= tamano_cola) cola_PC_nr = 0;
8000385c:	3c 74       	mov	r4,-57
				
			if (configuracion)
8000385e:	4b a3       	lddpc	r3,80003944 <main+0x1a4>
80003860:	30 06       	mov	r6,0
			{
				unpack();
				if (tConfiguracion.addr == ADDRESS) {
80003862:	4b a2       	lddpc	r2,80003948 <main+0x1a8>
80003864:	33 11       	mov	r1,49
					modeConfig();
				}
				configuracion = false;
				pSOH = 0;
80003866:	4b a0       	lddpc	r0,8000394c <main+0x1ac>
	
	//------------------Fin de conguracion
	
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
80003868:	0f 88       	ld.ub	r8,r7[0x0]
8000386a:	0b 89       	ld.ub	r9,r5[0x0]
8000386c:	f0 09 18 00 	cp.b	r9,r8
80003870:	c1 70       	breq	8000389e <main+0xfe>
		{
			cola_PC_nr++;
80003872:	2f f8       	sub	r8,-1
			
			if (cola_PC_nr >= tamano_cola) cola_PC_nr = 0;
80003874:	f0 04 18 00 	cp.b	r4,r8
80003878:	ec 08 17 30 	movlo	r8,r6
8000387c:	ae 88       	st.b	r7[0x0],r8
				
			if (configuracion)
8000387e:	07 88       	ld.ub	r8,r3[0x0]
80003880:	ec 08 18 00 	cp.b	r8,r6
80003884:	c0 d0       	breq	8000389e <main+0xfe>
			{
				unpack();
80003886:	f0 1f 00 33 	mcall	80003950 <main+0x1b0>
				if (tConfiguracion.addr == ADDRESS) {
8000388a:	05 88       	ld.ub	r8,r2[0x0]
8000388c:	e2 08 18 00 	cp.b	r8,r1
80003890:	c0 31       	brne	80003896 <main+0xf6>
					modeConfig();
80003892:	f0 1f 00 31 	mcall	80003954 <main+0x1b4>
				}
				configuracion = false;
80003896:	a6 86       	st.b	r3[0x0],r6
				pSOH = 0;
80003898:	a0 86       	st.b	r0[0x0],r6
				pEOT = 0;
8000389a:	4b 09       	lddpc	r9,80003958 <main+0x1b8>
8000389c:	b2 86       	st.b	r9[0x0],r6
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000389e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800038a2:	e0 69 e0 9c 	mov	r9,57500
800038a6:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800038aa:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800038ae:	14 38       	cp.w	r8,r10
800038b0:	e0 88 00 08 	brls	800038c0 <main+0x120>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800038b4:	12 38       	cp.w	r8,r9
800038b6:	fe 98 ff fa 	brls	800038aa <main+0x10a>
800038ba:	12 3a       	cp.w	r10,r9
800038bc:	cd 63       	brcs	80003868 <main+0xc8>
800038be:	cf 6b       	rjmp	800038aa <main+0x10a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800038c0:	12 38       	cp.w	r8,r9
800038c2:	fe 9b ff d3 	brhi	80003868 <main+0xc8>
800038c6:	12 3a       	cp.w	r10,r9
800038c8:	cd 03       	brcs	80003868 <main+0xc8>
800038ca:	cf 0b       	rjmp	800038aa <main+0x10a>
800038cc:	80 00       	ld.sh	r0,r0[0x0]
800038ce:	2d d8       	sub	r8,-35
800038d0:	80 00       	ld.sh	r0,r0[0x0]
800038d2:	35 20       	mov	r0,82
800038d4:	80 00       	ld.sh	r0,r0[0x0]
800038d6:	34 88       	mov	r8,72
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	35 40       	mov	r0,84
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	36 68       	mov	r8,102
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	33 2c       	mov	r12,50
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	27 30       	sub	r0,115
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	30 60       	mov	r0,6
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	26 b0       	sub	r0,107
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	35 84       	mov	r4,88
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	2f f0       	sub	r0,-1
800038f8:	00 00       	add	r0,r0
800038fa:	00 2d       	rsub	sp,r0
800038fc:	80 00       	ld.sh	r0,r0[0x0]
800038fe:	23 f8       	sub	r8,63
80003900:	80 00       	ld.sh	r0,r0[0x0]
80003902:	24 c8       	sub	r8,76
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	24 d2       	sub	r2,77
80003908:	00 00       	add	r0,r0
8000390a:	00 0c       	add	r12,r0
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	99 9c       	st.w	r12[0x24],r12
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	29 3a       	sub	r10,-109
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	2a 0c       	sub	r12,-96
80003918:	80 00       	ld.sh	r0,r0[0x0]
8000391a:	97 58       	st.w	r11[0x14],r8
8000391c:	80 00       	ld.sh	r0,r0[0x0]
8000391e:	2a 40       	sub	r0,-92
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	29 d6       	sub	r6,-99
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	2d 64       	sub	r4,-42
80003928:	00 00       	add	r0,r0
8000392a:	06 4b       	or	r11,r3
8000392c:	80 00       	ld.sh	r0,r0[0x0]
8000392e:	99 78       	st.w	r12[0x1c],r8
80003930:	80 00       	ld.sh	r0,r0[0x0]
80003932:	35 70       	mov	r0,87
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	34 b4       	mov	r4,75
80003938:	80 00       	ld.sh	r0,r0[0x0]
8000393a:	36 30       	mov	r0,99
8000393c:	00 00       	add	r0,r0
8000393e:	06 4a       	or	r10,r3
80003940:	00 00       	add	r0,r0
80003942:	06 4c       	or	r12,r3
80003944:	00 00       	add	r0,r0
80003946:	06 4d       	or	sp,r3
80003948:	00 00       	add	r0,r0
8000394a:	06 3f       	cp.w	pc,r3
8000394c:	00 00       	add	r0,r0
8000394e:	06 4e       	or	lr,r3
80003950:	80 00       	ld.sh	r0,r0[0x0]
80003952:	2f 68       	sub	r8,-10
80003954:	80 00       	ld.sh	r0,r0[0x0]
80003956:	37 50       	mov	r0,117
80003958:	00 00       	add	r0,r0
8000395a:	06 3e       	cp.w	lr,r3

8000395c <__avr32_f64_mul>:
8000395c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80003960:	e0 80 00 dc 	breq	80003b18 <__avr32_f64_mul_op1_zero>
80003964:	d4 21       	pushm	r4-r7,lr
80003966:	f7 e9 20 0e 	eor	lr,r11,r9
8000396a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000396e:	30 15       	mov	r5,1
80003970:	c4 30       	breq	800039f6 <__avr32_f64_mul_op1_subnormal>
80003972:	ab 6b       	lsl	r11,0xa
80003974:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80003978:	ab 6a       	lsl	r10,0xa
8000397a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000397e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80003982:	c5 c0       	breq	80003a3a <__avr32_f64_mul_op2_subnormal>
80003984:	a1 78       	lsl	r8,0x1
80003986:	5c f9       	rol	r9
80003988:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000398c:	e0 47 07 ff 	cp.w	r7,2047
80003990:	c7 70       	breq	80003a7e <__avr32_f64_mul_op_nan_or_inf>
80003992:	e0 46 07 ff 	cp.w	r6,2047
80003996:	c7 40       	breq	80003a7e <__avr32_f64_mul_op_nan_or_inf>
80003998:	ee 06 00 0c 	add	r12,r7,r6
8000399c:	e0 2c 03 fe 	sub	r12,1022
800039a0:	f6 08 06 44 	mulu.d	r4,r11,r8
800039a4:	f4 09 07 44 	macu.d	r4,r10,r9
800039a8:	f4 08 06 46 	mulu.d	r6,r10,r8
800039ac:	f6 09 06 4a 	mulu.d	r10,r11,r9
800039b0:	08 07       	add	r7,r4
800039b2:	f4 05 00 4a 	adc	r10,r10,r5
800039b6:	5c 0b       	acr	r11
800039b8:	ed bb 00 14 	bld	r11,0x14
800039bc:	c0 50       	breq	800039c6 <__avr32_f64_mul+0x6a>
800039be:	a1 77       	lsl	r7,0x1
800039c0:	5c fa       	rol	r10
800039c2:	5c fb       	rol	r11
800039c4:	20 1c       	sub	r12,1
800039c6:	58 0c       	cp.w	r12,0
800039c8:	e0 8a 00 6f 	brle	80003aa6 <__avr32_f64_mul_res_subnormal>
800039cc:	e0 4c 07 ff 	cp.w	r12,2047
800039d0:	e0 84 00 9c 	brge	80003b08 <__avr32_f64_mul_res_inf>
800039d4:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
800039d8:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
800039dc:	ef e6 12 17 	or	r7,r7,r6>>0x1
800039e0:	ee 17 80 00 	eorh	r7,0x8000
800039e4:	f1 b7 04 20 	satu	r7,0x1
800039e8:	0e 0a       	add	r10,r7
800039ea:	5c 0b       	acr	r11
800039ec:	ed be 00 1f 	bld	lr,0x1f
800039f0:	ef bb 00 1f 	bst	r11,0x1f
800039f4:	d8 22       	popm	r4-r7,pc

800039f6 <__avr32_f64_mul_op1_subnormal>:
800039f6:	e4 1b 00 0f 	andh	r11,0xf
800039fa:	f4 0c 12 00 	clz	r12,r10
800039fe:	f6 06 12 00 	clz	r6,r11
80003a02:	f7 bc 03 e1 	sublo	r12,-31
80003a06:	f8 06 17 30 	movlo	r6,r12
80003a0a:	f7 b6 02 01 	subhs	r6,1
80003a0e:	e0 46 00 20 	cp.w	r6,32
80003a12:	c0 d4       	brge	80003a2c <__avr32_f64_mul_op1_subnormal+0x36>
80003a14:	ec 0c 11 20 	rsub	r12,r6,32
80003a18:	f6 06 09 4b 	lsl	r11,r11,r6
80003a1c:	f4 0c 0a 4c 	lsr	r12,r10,r12
80003a20:	18 4b       	or	r11,r12
80003a22:	f4 06 09 4a 	lsl	r10,r10,r6
80003a26:	20 b6       	sub	r6,11
80003a28:	0c 17       	sub	r7,r6
80003a2a:	ca ab       	rjmp	8000397e <__avr32_f64_mul+0x22>
80003a2c:	f4 06 09 4b 	lsl	r11,r10,r6
80003a30:	c6 40       	breq	80003af8 <__avr32_f64_mul_res_zero>
80003a32:	30 0a       	mov	r10,0
80003a34:	20 b6       	sub	r6,11
80003a36:	0c 17       	sub	r7,r6
80003a38:	ca 3b       	rjmp	8000397e <__avr32_f64_mul+0x22>

80003a3a <__avr32_f64_mul_op2_subnormal>:
80003a3a:	e4 19 00 0f 	andh	r9,0xf
80003a3e:	f0 0c 12 00 	clz	r12,r8
80003a42:	f2 05 12 00 	clz	r5,r9
80003a46:	f7 bc 03 ea 	sublo	r12,-22
80003a4a:	f8 05 17 30 	movlo	r5,r12
80003a4e:	f7 b5 02 0a 	subhs	r5,10
80003a52:	e0 45 00 20 	cp.w	r5,32
80003a56:	c0 d4       	brge	80003a70 <__avr32_f64_mul_op2_subnormal+0x36>
80003a58:	ea 0c 11 20 	rsub	r12,r5,32
80003a5c:	f2 05 09 49 	lsl	r9,r9,r5
80003a60:	f0 0c 0a 4c 	lsr	r12,r8,r12
80003a64:	18 49       	or	r9,r12
80003a66:	f0 05 09 48 	lsl	r8,r8,r5
80003a6a:	20 25       	sub	r5,2
80003a6c:	0a 16       	sub	r6,r5
80003a6e:	c8 fb       	rjmp	8000398c <__avr32_f64_mul+0x30>
80003a70:	f0 05 09 49 	lsl	r9,r8,r5
80003a74:	c4 20       	breq	80003af8 <__avr32_f64_mul_res_zero>
80003a76:	30 08       	mov	r8,0
80003a78:	20 25       	sub	r5,2
80003a7a:	0a 16       	sub	r6,r5
80003a7c:	c8 8b       	rjmp	8000398c <__avr32_f64_mul+0x30>

80003a7e <__avr32_f64_mul_op_nan_or_inf>:
80003a7e:	e4 19 00 0f 	andh	r9,0xf
80003a82:	e4 1b 00 0f 	andh	r11,0xf
80003a86:	14 4b       	or	r11,r10
80003a88:	10 49       	or	r9,r8
80003a8a:	e0 47 07 ff 	cp.w	r7,2047
80003a8e:	c0 91       	brne	80003aa0 <__avr32_f64_mul_op1_not_naninf>
80003a90:	58 0b       	cp.w	r11,0
80003a92:	c3 81       	brne	80003b02 <__avr32_f64_mul_res_nan>
80003a94:	e0 46 07 ff 	cp.w	r6,2047
80003a98:	c3 81       	brne	80003b08 <__avr32_f64_mul_res_inf>
80003a9a:	58 09       	cp.w	r9,0
80003a9c:	c3 60       	breq	80003b08 <__avr32_f64_mul_res_inf>
80003a9e:	c3 28       	rjmp	80003b02 <__avr32_f64_mul_res_nan>

80003aa0 <__avr32_f64_mul_op1_not_naninf>:
80003aa0:	58 09       	cp.w	r9,0
80003aa2:	c3 30       	breq	80003b08 <__avr32_f64_mul_res_inf>
80003aa4:	c2 f8       	rjmp	80003b02 <__avr32_f64_mul_res_nan>

80003aa6 <__avr32_f64_mul_res_subnormal>:
80003aa6:	5c 3c       	neg	r12
80003aa8:	2f fc       	sub	r12,-1
80003aaa:	f1 bc 04 c0 	satu	r12,0x6
80003aae:	e0 4c 00 20 	cp.w	r12,32
80003ab2:	c1 14       	brge	80003ad4 <__avr32_f64_mul_res_subnormal+0x2e>
80003ab4:	f8 08 11 20 	rsub	r8,r12,32
80003ab8:	0e 46       	or	r6,r7
80003aba:	ee 0c 0a 47 	lsr	r7,r7,r12
80003abe:	f4 08 09 49 	lsl	r9,r10,r8
80003ac2:	12 47       	or	r7,r9
80003ac4:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003ac8:	f6 08 09 49 	lsl	r9,r11,r8
80003acc:	12 4a       	or	r10,r9
80003ace:	f6 0c 0a 4b 	lsr	r11,r11,r12
80003ad2:	c8 3b       	rjmp	800039d8 <__avr32_f64_mul+0x7c>
80003ad4:	f8 08 11 20 	rsub	r8,r12,32
80003ad8:	f9 b9 00 00 	moveq	r9,0
80003adc:	c0 30       	breq	80003ae2 <__avr32_f64_mul_res_subnormal+0x3c>
80003ade:	f6 08 09 49 	lsl	r9,r11,r8
80003ae2:	0e 46       	or	r6,r7
80003ae4:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003ae8:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003aec:	f3 ea 10 07 	or	r7,r9,r10
80003af0:	f6 0c 0a 4a 	lsr	r10,r11,r12
80003af4:	30 0b       	mov	r11,0
80003af6:	c7 1b       	rjmp	800039d8 <__avr32_f64_mul+0x7c>

80003af8 <__avr32_f64_mul_res_zero>:
80003af8:	1c 9b       	mov	r11,lr
80003afa:	e6 1b 80 00 	andh	r11,0x8000,COH
80003afe:	30 0a       	mov	r10,0
80003b00:	d8 22       	popm	r4-r7,pc

80003b02 <__avr32_f64_mul_res_nan>:
80003b02:	3f fb       	mov	r11,-1
80003b04:	3f fa       	mov	r10,-1
80003b06:	d8 22       	popm	r4-r7,pc

80003b08 <__avr32_f64_mul_res_inf>:
80003b08:	f0 6b 00 00 	mov	r11,-1048576
80003b0c:	ed be 00 1f 	bld	lr,0x1f
80003b10:	ef bb 00 1f 	bst	r11,0x1f
80003b14:	30 0a       	mov	r10,0
80003b16:	d8 22       	popm	r4-r7,pc

80003b18 <__avr32_f64_mul_op1_zero>:
80003b18:	f7 e9 20 0b 	eor	r11,r11,r9
80003b1c:	e6 1b 80 00 	andh	r11,0x8000,COH
80003b20:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80003b24:	e0 4c 07 ff 	cp.w	r12,2047
80003b28:	5e 1c       	retne	r12
80003b2a:	3f fa       	mov	r10,-1
80003b2c:	3f fb       	mov	r11,-1
80003b2e:	5e fc       	retal	r12

80003b30 <__avr32_u32_to_f64>:
80003b30:	f8 cb 00 00 	sub	r11,r12,0
80003b34:	30 0c       	mov	r12,0
80003b36:	c0 38       	rjmp	80003b3c <__avr32_s32_to_f64+0x4>

80003b38 <__avr32_s32_to_f64>:
80003b38:	18 9b       	mov	r11,r12
80003b3a:	5c 4b       	abs	r11
80003b3c:	30 0a       	mov	r10,0
80003b3e:	5e 0b       	reteq	r11
80003b40:	d4 01       	pushm	lr
80003b42:	e0 69 04 1e 	mov	r9,1054
80003b46:	f6 08 12 00 	clz	r8,r11
80003b4a:	c1 70       	breq	80003b78 <__avr32_s32_to_f64+0x40>
80003b4c:	c0 c3       	brcs	80003b64 <__avr32_s32_to_f64+0x2c>
80003b4e:	f0 0e 11 20 	rsub	lr,r8,32
80003b52:	f6 08 09 4b 	lsl	r11,r11,r8
80003b56:	f4 0e 0a 4e 	lsr	lr,r10,lr
80003b5a:	1c 4b       	or	r11,lr
80003b5c:	f4 08 09 4a 	lsl	r10,r10,r8
80003b60:	10 19       	sub	r9,r8
80003b62:	c0 b8       	rjmp	80003b78 <__avr32_s32_to_f64+0x40>
80003b64:	f4 08 12 00 	clz	r8,r10
80003b68:	f9 b8 03 00 	movlo	r8,0
80003b6c:	f7 b8 02 e0 	subhs	r8,-32
80003b70:	f4 08 09 4b 	lsl	r11,r10,r8
80003b74:	30 0a       	mov	r10,0
80003b76:	10 19       	sub	r9,r8
80003b78:	58 09       	cp.w	r9,0
80003b7a:	e0 89 00 30 	brgt	80003bda <__avr32_s32_to_f64+0xa2>
80003b7e:	5c 39       	neg	r9
80003b80:	2f f9       	sub	r9,-1
80003b82:	e0 49 00 36 	cp.w	r9,54
80003b86:	c0 43       	brcs	80003b8e <__avr32_s32_to_f64+0x56>
80003b88:	30 0b       	mov	r11,0
80003b8a:	30 0a       	mov	r10,0
80003b8c:	c2 68       	rjmp	80003bd8 <__avr32_s32_to_f64+0xa0>
80003b8e:	2f 69       	sub	r9,-10
80003b90:	f2 08 11 20 	rsub	r8,r9,32
80003b94:	e0 49 00 20 	cp.w	r9,32
80003b98:	c0 b2       	brcc	80003bae <__avr32_s32_to_f64+0x76>
80003b9a:	f4 08 09 4e 	lsl	lr,r10,r8
80003b9e:	f6 08 09 48 	lsl	r8,r11,r8
80003ba2:	f4 09 0a 4a 	lsr	r10,r10,r9
80003ba6:	f6 09 0a 4b 	lsr	r11,r11,r9
80003baa:	10 4b       	or	r11,r8
80003bac:	c0 88       	rjmp	80003bbc <__avr32_s32_to_f64+0x84>
80003bae:	f6 08 09 4e 	lsl	lr,r11,r8
80003bb2:	14 4e       	or	lr,r10
80003bb4:	16 9a       	mov	r10,r11
80003bb6:	30 0b       	mov	r11,0
80003bb8:	f4 09 0a 4a 	lsr	r10,r10,r9
80003bbc:	ed ba 00 00 	bld	r10,0x0
80003bc0:	c0 92       	brcc	80003bd2 <__avr32_s32_to_f64+0x9a>
80003bc2:	1c 7e       	tst	lr,lr
80003bc4:	c0 41       	brne	80003bcc <__avr32_s32_to_f64+0x94>
80003bc6:	ed ba 00 01 	bld	r10,0x1
80003bca:	c0 42       	brcc	80003bd2 <__avr32_s32_to_f64+0x9a>
80003bcc:	2f fa       	sub	r10,-1
80003bce:	f7 bb 02 ff 	subhs	r11,-1
80003bd2:	5c fc       	rol	r12
80003bd4:	5d 0b       	ror	r11
80003bd6:	5d 0a       	ror	r10
80003bd8:	d8 02       	popm	pc
80003bda:	e0 68 03 ff 	mov	r8,1023
80003bde:	ed ba 00 0b 	bld	r10,0xb
80003be2:	f7 b8 00 ff 	subeq	r8,-1
80003be6:	10 0a       	add	r10,r8
80003be8:	5c 0b       	acr	r11
80003bea:	f7 b9 03 fe 	sublo	r9,-2
80003bee:	e0 49 07 ff 	cp.w	r9,2047
80003bf2:	c0 55       	brlt	80003bfc <__avr32_s32_to_f64+0xc4>
80003bf4:	30 0a       	mov	r10,0
80003bf6:	fc 1b ff e0 	movh	r11,0xffe0
80003bfa:	c0 c8       	rjmp	80003c12 <__floatsidf_return_op1>
80003bfc:	ed bb 00 1f 	bld	r11,0x1f
80003c00:	f7 b9 01 01 	subne	r9,1
80003c04:	ab 9a       	lsr	r10,0xb
80003c06:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003c0a:	a1 7b       	lsl	r11,0x1
80003c0c:	ab 9b       	lsr	r11,0xb
80003c0e:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003c12 <__floatsidf_return_op1>:
80003c12:	a1 7c       	lsl	r12,0x1
80003c14:	5d 0b       	ror	r11
80003c16:	d8 02       	popm	pc

80003c18 <__avr32_f32_to_f64>:
80003c18:	f8 0b 15 01 	lsl	r11,r12,0x1
80003c1c:	f9 ba 00 00 	moveq	r10,0
80003c20:	5e 0b       	reteq	r11
80003c22:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003c26:	e0 49 00 ff 	cp.w	r9,255
80003c2a:	c1 e0       	breq	80003c66 <__extendsfdf_return_op1+0x6>
80003c2c:	a7 7b       	lsl	r11,0x7
80003c2e:	30 0a       	mov	r10,0
80003c30:	58 09       	cp.w	r9,0
80003c32:	f7 b9 00 ff 	subeq	r9,-1
80003c36:	5f 18       	srne	r8
80003c38:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003c3c:	fe 39 fc 80 	sub	r9,-896
80003c40:	f6 08 12 00 	clz	r8,r11
80003c44:	10 19       	sub	r9,r8
80003c46:	f6 08 09 4b 	lsl	r11,r11,r8
80003c4a:	ed bb 00 1f 	bld	r11,0x1f
80003c4e:	f7 b9 01 01 	subne	r9,1
80003c52:	ab 9a       	lsr	r10,0xb
80003c54:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003c58:	a1 7b       	lsl	r11,0x1
80003c5a:	ab 9b       	lsr	r11,0xb
80003c5c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003c60 <__extendsfdf_return_op1>:
80003c60:	a1 7c       	lsl	r12,0x1
80003c62:	5d 0b       	ror	r11
80003c64:	5e fb       	retal	r11
80003c66:	fc 1a ff e0 	movh	r10,0xffe0
80003c6a:	a9 6b       	lsl	r11,0x8
80003c6c:	f9 bb 01 ff 	movne	r11,-1
80003c70:	f4 0b 17 00 	moveq	r11,r10
80003c74:	30 0a       	mov	r10,0
80003c76:	cf 5b       	rjmp	80003c60 <__extendsfdf_return_op1>

80003c78 <__avr32_f64_to_f32>:
80003c78:	f6 09 15 01 	lsl	r9,r11,0x1
80003c7c:	b5 99       	lsr	r9,0x15
80003c7e:	5e 0d       	reteq	0
80003c80:	f6 08 15 0a 	lsl	r8,r11,0xa
80003c84:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80003c88:	ab 6a       	lsl	r10,0xa
80003c8a:	5c 3a       	neg	r10
80003c8c:	5c fc       	rol	r12
80003c8e:	e0 49 07 ff 	cp.w	r9,2047
80003c92:	c1 a0       	breq	80003cc6 <__truncdfsf_return_op1+0x6>
80003c94:	e0 29 03 80 	sub	r9,896
80003c98:	bf bc       	sbr	r12,0x1f
80003c9a:	58 09       	cp.w	r9,0
80003c9c:	e0 8a 00 1a 	brle	80003cd0 <__truncdfsf_return_op1+0x10>
80003ca0:	37 fa       	mov	r10,127
80003ca2:	ed bc 00 08 	bld	r12,0x8
80003ca6:	f7 ba 00 ff 	subeq	r10,-1
80003caa:	14 0c       	add	r12,r10
80003cac:	f7 b9 03 fe 	sublo	r9,-2
80003cb0:	ed bc 00 1f 	bld	r12,0x1f
80003cb4:	f7 b9 01 01 	subne	r9,1
80003cb8:	f8 0c 16 07 	lsr	r12,r12,0x7
80003cbc:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003cc0 <__truncdfsf_return_op1>:
80003cc0:	a1 7b       	lsl	r11,0x1
80003cc2:	5d 0c       	ror	r12
80003cc4:	5e fc       	retal	r12
80003cc6:	bf dc       	cbr	r12,0x1f
80003cc8:	5e 1e       	retne	-1
80003cca:	fc 1c 7f 80 	movh	r12,0x7f80
80003cce:	5e fc       	retal	r12
80003cd0:	f2 09 11 01 	rsub	r9,r9,1
80003cd4:	59 99       	cp.w	r9,25
80003cd6:	f9 bc 02 00 	movhs	r12,0
80003cda:	c1 32       	brcc	80003d00 <__truncdfsf_return_op1+0x40>
80003cdc:	f2 0a 11 20 	rsub	r10,r9,32
80003ce0:	f8 0a 09 4a 	lsl	r10,r12,r10
80003ce4:	5f 1a       	srne	r10
80003ce6:	f8 09 0a 4c 	lsr	r12,r12,r9
80003cea:	14 4c       	or	r12,r10
80003cec:	37 fa       	mov	r10,127
80003cee:	ed bc 00 08 	bld	r12,0x8
80003cf2:	f7 ba 00 ff 	subeq	r10,-1
80003cf6:	14 0c       	add	r12,r10
80003cf8:	f8 0c 16 07 	lsr	r12,r12,0x7
80003cfc:	a1 7b       	lsl	r11,0x1
80003cfe:	5d 0c       	ror	r12
80003d00:	5e fc       	retal	r12

80003d02 <__avr32_udiv64>:
80003d02:	d4 31       	pushm	r0-r7,lr
80003d04:	1a 97       	mov	r7,sp
80003d06:	20 3d       	sub	sp,12
80003d08:	10 9c       	mov	r12,r8
80003d0a:	12 9e       	mov	lr,r9
80003d0c:	14 93       	mov	r3,r10
80003d0e:	58 09       	cp.w	r9,0
80003d10:	e0 81 00 bd 	brne	80003e8a <__avr32_udiv64+0x188>
80003d14:	16 38       	cp.w	r8,r11
80003d16:	e0 88 00 40 	brls	80003d96 <__avr32_udiv64+0x94>
80003d1a:	f0 08 12 00 	clz	r8,r8
80003d1e:	c0 d0       	breq	80003d38 <__avr32_udiv64+0x36>
80003d20:	f6 08 09 4b 	lsl	r11,r11,r8
80003d24:	f0 09 11 20 	rsub	r9,r8,32
80003d28:	f8 08 09 4c 	lsl	r12,r12,r8
80003d2c:	f4 09 0a 49 	lsr	r9,r10,r9
80003d30:	f4 08 09 43 	lsl	r3,r10,r8
80003d34:	f3 eb 10 0b 	or	r11,r9,r11
80003d38:	f8 0e 16 10 	lsr	lr,r12,0x10
80003d3c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80003d40:	f6 0e 0d 00 	divu	r0,r11,lr
80003d44:	e6 0b 16 10 	lsr	r11,r3,0x10
80003d48:	00 99       	mov	r9,r0
80003d4a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003d4e:	e0 0a 02 48 	mul	r8,r0,r10
80003d52:	10 3b       	cp.w	r11,r8
80003d54:	c0 a2       	brcc	80003d68 <__avr32_udiv64+0x66>
80003d56:	20 19       	sub	r9,1
80003d58:	18 0b       	add	r11,r12
80003d5a:	18 3b       	cp.w	r11,r12
80003d5c:	c0 63       	brcs	80003d68 <__avr32_udiv64+0x66>
80003d5e:	10 3b       	cp.w	r11,r8
80003d60:	f7 b9 03 01 	sublo	r9,1
80003d64:	f7 dc e3 0b 	addcs	r11,r11,r12
80003d68:	f6 08 01 01 	sub	r1,r11,r8
80003d6c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003d70:	e2 0e 0d 00 	divu	r0,r1,lr
80003d74:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003d78:	00 98       	mov	r8,r0
80003d7a:	e0 0a 02 4a 	mul	r10,r0,r10
80003d7e:	14 33       	cp.w	r3,r10
80003d80:	c0 82       	brcc	80003d90 <__avr32_udiv64+0x8e>
80003d82:	20 18       	sub	r8,1
80003d84:	18 03       	add	r3,r12
80003d86:	18 33       	cp.w	r3,r12
80003d88:	c0 43       	brcs	80003d90 <__avr32_udiv64+0x8e>
80003d8a:	14 33       	cp.w	r3,r10
80003d8c:	f7 b8 03 01 	sublo	r8,1
80003d90:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003d94:	cd f8       	rjmp	80003f52 <__avr32_udiv64+0x250>
80003d96:	58 08       	cp.w	r8,0
80003d98:	c0 51       	brne	80003da2 <__avr32_udiv64+0xa0>
80003d9a:	30 19       	mov	r9,1
80003d9c:	f2 08 0d 08 	divu	r8,r9,r8
80003da0:	10 9c       	mov	r12,r8
80003da2:	f8 06 12 00 	clz	r6,r12
80003da6:	c0 41       	brne	80003dae <__avr32_udiv64+0xac>
80003da8:	18 1b       	sub	r11,r12
80003daa:	30 19       	mov	r9,1
80003dac:	c4 08       	rjmp	80003e2c <__avr32_udiv64+0x12a>
80003dae:	ec 01 11 20 	rsub	r1,r6,32
80003db2:	f4 01 0a 49 	lsr	r9,r10,r1
80003db6:	f8 06 09 4c 	lsl	r12,r12,r6
80003dba:	f6 06 09 48 	lsl	r8,r11,r6
80003dbe:	f6 01 0a 41 	lsr	r1,r11,r1
80003dc2:	f3 e8 10 08 	or	r8,r9,r8
80003dc6:	f8 03 16 10 	lsr	r3,r12,0x10
80003dca:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80003dce:	e2 03 0d 00 	divu	r0,r1,r3
80003dd2:	f0 0b 16 10 	lsr	r11,r8,0x10
80003dd6:	00 9e       	mov	lr,r0
80003dd8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003ddc:	e0 05 02 49 	mul	r9,r0,r5
80003de0:	12 3b       	cp.w	r11,r9
80003de2:	c0 a2       	brcc	80003df6 <__avr32_udiv64+0xf4>
80003de4:	20 1e       	sub	lr,1
80003de6:	18 0b       	add	r11,r12
80003de8:	18 3b       	cp.w	r11,r12
80003dea:	c0 63       	brcs	80003df6 <__avr32_udiv64+0xf4>
80003dec:	12 3b       	cp.w	r11,r9
80003dee:	f7 be 03 01 	sublo	lr,1
80003df2:	f7 dc e3 0b 	addcs	r11,r11,r12
80003df6:	12 1b       	sub	r11,r9
80003df8:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80003dfc:	f6 03 0d 02 	divu	r2,r11,r3
80003e00:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80003e04:	04 99       	mov	r9,r2
80003e06:	e4 05 02 4b 	mul	r11,r2,r5
80003e0a:	16 38       	cp.w	r8,r11
80003e0c:	c0 a2       	brcc	80003e20 <__avr32_udiv64+0x11e>
80003e0e:	20 19       	sub	r9,1
80003e10:	18 08       	add	r8,r12
80003e12:	18 38       	cp.w	r8,r12
80003e14:	c0 63       	brcs	80003e20 <__avr32_udiv64+0x11e>
80003e16:	16 38       	cp.w	r8,r11
80003e18:	f7 b9 03 01 	sublo	r9,1
80003e1c:	f1 dc e3 08 	addcs	r8,r8,r12
80003e20:	f4 06 09 43 	lsl	r3,r10,r6
80003e24:	f0 0b 01 0b 	sub	r11,r8,r11
80003e28:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80003e2c:	f8 06 16 10 	lsr	r6,r12,0x10
80003e30:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80003e34:	f6 06 0d 00 	divu	r0,r11,r6
80003e38:	e6 0b 16 10 	lsr	r11,r3,0x10
80003e3c:	00 9a       	mov	r10,r0
80003e3e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003e42:	e0 0e 02 48 	mul	r8,r0,lr
80003e46:	10 3b       	cp.w	r11,r8
80003e48:	c0 a2       	brcc	80003e5c <__avr32_udiv64+0x15a>
80003e4a:	20 1a       	sub	r10,1
80003e4c:	18 0b       	add	r11,r12
80003e4e:	18 3b       	cp.w	r11,r12
80003e50:	c0 63       	brcs	80003e5c <__avr32_udiv64+0x15a>
80003e52:	10 3b       	cp.w	r11,r8
80003e54:	f7 ba 03 01 	sublo	r10,1
80003e58:	f7 dc e3 0b 	addcs	r11,r11,r12
80003e5c:	f6 08 01 01 	sub	r1,r11,r8
80003e60:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003e64:	e2 06 0d 00 	divu	r0,r1,r6
80003e68:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003e6c:	00 98       	mov	r8,r0
80003e6e:	e0 0e 02 4b 	mul	r11,r0,lr
80003e72:	16 33       	cp.w	r3,r11
80003e74:	c0 82       	brcc	80003e84 <__avr32_udiv64+0x182>
80003e76:	20 18       	sub	r8,1
80003e78:	18 03       	add	r3,r12
80003e7a:	18 33       	cp.w	r3,r12
80003e7c:	c0 43       	brcs	80003e84 <__avr32_udiv64+0x182>
80003e7e:	16 33       	cp.w	r3,r11
80003e80:	f7 b8 03 01 	sublo	r8,1
80003e84:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80003e88:	c6 98       	rjmp	80003f5a <__avr32_udiv64+0x258>
80003e8a:	16 39       	cp.w	r9,r11
80003e8c:	e0 8b 00 65 	brhi	80003f56 <__avr32_udiv64+0x254>
80003e90:	f2 09 12 00 	clz	r9,r9
80003e94:	c0 b1       	brne	80003eaa <__avr32_udiv64+0x1a8>
80003e96:	10 3a       	cp.w	r10,r8
80003e98:	5f 2a       	srhs	r10
80003e9a:	1c 3b       	cp.w	r11,lr
80003e9c:	5f b8       	srhi	r8
80003e9e:	10 4a       	or	r10,r8
80003ea0:	f2 0a 18 00 	cp.b	r10,r9
80003ea4:	c5 90       	breq	80003f56 <__avr32_udiv64+0x254>
80003ea6:	30 18       	mov	r8,1
80003ea8:	c5 98       	rjmp	80003f5a <__avr32_udiv64+0x258>
80003eaa:	f0 09 09 46 	lsl	r6,r8,r9
80003eae:	f2 03 11 20 	rsub	r3,r9,32
80003eb2:	fc 09 09 4e 	lsl	lr,lr,r9
80003eb6:	f0 03 0a 48 	lsr	r8,r8,r3
80003eba:	f6 09 09 4c 	lsl	r12,r11,r9
80003ebe:	f4 03 0a 42 	lsr	r2,r10,r3
80003ec2:	ef 46 ff f4 	st.w	r7[-12],r6
80003ec6:	f6 03 0a 43 	lsr	r3,r11,r3
80003eca:	18 42       	or	r2,r12
80003ecc:	f1 ee 10 0c 	or	r12,r8,lr
80003ed0:	f8 01 16 10 	lsr	r1,r12,0x10
80003ed4:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80003ed8:	e6 01 0d 04 	divu	r4,r3,r1
80003edc:	e4 03 16 10 	lsr	r3,r2,0x10
80003ee0:	08 9e       	mov	lr,r4
80003ee2:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80003ee6:	e8 06 02 48 	mul	r8,r4,r6
80003eea:	10 33       	cp.w	r3,r8
80003eec:	c0 a2       	brcc	80003f00 <__avr32_udiv64+0x1fe>
80003eee:	20 1e       	sub	lr,1
80003ef0:	18 03       	add	r3,r12
80003ef2:	18 33       	cp.w	r3,r12
80003ef4:	c0 63       	brcs	80003f00 <__avr32_udiv64+0x1fe>
80003ef6:	10 33       	cp.w	r3,r8
80003ef8:	f7 be 03 01 	sublo	lr,1
80003efc:	e7 dc e3 03 	addcs	r3,r3,r12
80003f00:	10 13       	sub	r3,r8
80003f02:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80003f06:	e6 01 0d 00 	divu	r0,r3,r1
80003f0a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003f0e:	00 98       	mov	r8,r0
80003f10:	e0 06 02 46 	mul	r6,r0,r6
80003f14:	0c 3b       	cp.w	r11,r6
80003f16:	c0 a2       	brcc	80003f2a <__avr32_udiv64+0x228>
80003f18:	20 18       	sub	r8,1
80003f1a:	18 0b       	add	r11,r12
80003f1c:	18 3b       	cp.w	r11,r12
80003f1e:	c0 63       	brcs	80003f2a <__avr32_udiv64+0x228>
80003f20:	0c 3b       	cp.w	r11,r6
80003f22:	f7 dc e3 0b 	addcs	r11,r11,r12
80003f26:	f7 b8 03 01 	sublo	r8,1
80003f2a:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80003f2e:	ee f4 ff f4 	ld.w	r4,r7[-12]
80003f32:	0c 1b       	sub	r11,r6
80003f34:	f0 04 06 42 	mulu.d	r2,r8,r4
80003f38:	06 95       	mov	r5,r3
80003f3a:	16 35       	cp.w	r5,r11
80003f3c:	e0 8b 00 0a 	brhi	80003f50 <__avr32_udiv64+0x24e>
80003f40:	5f 0b       	sreq	r11
80003f42:	f4 09 09 49 	lsl	r9,r10,r9
80003f46:	12 32       	cp.w	r2,r9
80003f48:	5f b9       	srhi	r9
80003f4a:	f7 e9 00 09 	and	r9,r11,r9
80003f4e:	c0 60       	breq	80003f5a <__avr32_udiv64+0x258>
80003f50:	20 18       	sub	r8,1
80003f52:	30 09       	mov	r9,0
80003f54:	c0 38       	rjmp	80003f5a <__avr32_udiv64+0x258>
80003f56:	30 09       	mov	r9,0
80003f58:	12 98       	mov	r8,r9
80003f5a:	10 9a       	mov	r10,r8
80003f5c:	12 93       	mov	r3,r9
80003f5e:	10 92       	mov	r2,r8
80003f60:	12 9b       	mov	r11,r9
80003f62:	2f dd       	sub	sp,-12
80003f64:	d8 32       	popm	r0-r7,pc

80003f66 <memcpy>:
80003f66:	58 8a       	cp.w	r10,8
80003f68:	c2 f5       	brlt	80003fc6 <memcpy+0x60>
80003f6a:	f9 eb 10 09 	or	r9,r12,r11
80003f6e:	e2 19 00 03 	andl	r9,0x3,COH
80003f72:	e0 81 00 97 	brne	800040a0 <memcpy+0x13a>
80003f76:	e0 4a 00 20 	cp.w	r10,32
80003f7a:	c3 b4       	brge	80003ff0 <memcpy+0x8a>
80003f7c:	f4 08 14 02 	asr	r8,r10,0x2
80003f80:	f0 09 11 08 	rsub	r9,r8,8
80003f84:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003f88:	76 69       	ld.w	r9,r11[0x18]
80003f8a:	99 69       	st.w	r12[0x18],r9
80003f8c:	76 59       	ld.w	r9,r11[0x14]
80003f8e:	99 59       	st.w	r12[0x14],r9
80003f90:	76 49       	ld.w	r9,r11[0x10]
80003f92:	99 49       	st.w	r12[0x10],r9
80003f94:	76 39       	ld.w	r9,r11[0xc]
80003f96:	99 39       	st.w	r12[0xc],r9
80003f98:	76 29       	ld.w	r9,r11[0x8]
80003f9a:	99 29       	st.w	r12[0x8],r9
80003f9c:	76 19       	ld.w	r9,r11[0x4]
80003f9e:	99 19       	st.w	r12[0x4],r9
80003fa0:	76 09       	ld.w	r9,r11[0x0]
80003fa2:	99 09       	st.w	r12[0x0],r9
80003fa4:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003fa8:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003fac:	e0 1a 00 03 	andl	r10,0x3
80003fb0:	f4 0a 11 04 	rsub	r10,r10,4
80003fb4:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003fb8:	17 a9       	ld.ub	r9,r11[0x2]
80003fba:	b0 a9       	st.b	r8[0x2],r9
80003fbc:	17 99       	ld.ub	r9,r11[0x1]
80003fbe:	b0 99       	st.b	r8[0x1],r9
80003fc0:	17 89       	ld.ub	r9,r11[0x0]
80003fc2:	b0 89       	st.b	r8[0x0],r9
80003fc4:	5e fc       	retal	r12
80003fc6:	f4 0a 11 09 	rsub	r10,r10,9
80003fca:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003fce:	17 f9       	ld.ub	r9,r11[0x7]
80003fd0:	b8 f9       	st.b	r12[0x7],r9
80003fd2:	17 e9       	ld.ub	r9,r11[0x6]
80003fd4:	b8 e9       	st.b	r12[0x6],r9
80003fd6:	17 d9       	ld.ub	r9,r11[0x5]
80003fd8:	b8 d9       	st.b	r12[0x5],r9
80003fda:	17 c9       	ld.ub	r9,r11[0x4]
80003fdc:	b8 c9       	st.b	r12[0x4],r9
80003fde:	17 b9       	ld.ub	r9,r11[0x3]
80003fe0:	b8 b9       	st.b	r12[0x3],r9
80003fe2:	17 a9       	ld.ub	r9,r11[0x2]
80003fe4:	b8 a9       	st.b	r12[0x2],r9
80003fe6:	17 99       	ld.ub	r9,r11[0x1]
80003fe8:	b8 99       	st.b	r12[0x1],r9
80003fea:	17 89       	ld.ub	r9,r11[0x0]
80003fec:	b8 89       	st.b	r12[0x0],r9
80003fee:	5e fc       	retal	r12
80003ff0:	eb cd 40 c0 	pushm	r6-r7,lr
80003ff4:	18 99       	mov	r9,r12
80003ff6:	22 0a       	sub	r10,32
80003ff8:	b7 07       	ld.d	r6,r11++
80003ffa:	b3 26       	st.d	r9++,r6
80003ffc:	b7 07       	ld.d	r6,r11++
80003ffe:	b3 26       	st.d	r9++,r6
80004000:	b7 07       	ld.d	r6,r11++
80004002:	b3 26       	st.d	r9++,r6
80004004:	b7 07       	ld.d	r6,r11++
80004006:	b3 26       	st.d	r9++,r6
80004008:	22 0a       	sub	r10,32
8000400a:	cf 74       	brge	80003ff8 <memcpy+0x92>
8000400c:	2f 0a       	sub	r10,-16
8000400e:	c0 65       	brlt	8000401a <memcpy+0xb4>
80004010:	b7 07       	ld.d	r6,r11++
80004012:	b3 26       	st.d	r9++,r6
80004014:	b7 07       	ld.d	r6,r11++
80004016:	b3 26       	st.d	r9++,r6
80004018:	21 0a       	sub	r10,16
8000401a:	5c 3a       	neg	r10
8000401c:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004020:	d7 03       	nop
80004022:	d7 03       	nop
80004024:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004028:	f3 66 00 0e 	st.b	r9[14],r6
8000402c:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004030:	f3 66 00 0d 	st.b	r9[13],r6
80004034:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004038:	f3 66 00 0c 	st.b	r9[12],r6
8000403c:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004040:	f3 66 00 0b 	st.b	r9[11],r6
80004044:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004048:	f3 66 00 0a 	st.b	r9[10],r6
8000404c:	f7 36 00 09 	ld.ub	r6,r11[9]
80004050:	f3 66 00 09 	st.b	r9[9],r6
80004054:	f7 36 00 08 	ld.ub	r6,r11[8]
80004058:	f3 66 00 08 	st.b	r9[8],r6
8000405c:	f7 36 00 07 	ld.ub	r6,r11[7]
80004060:	f3 66 00 07 	st.b	r9[7],r6
80004064:	f7 36 00 06 	ld.ub	r6,r11[6]
80004068:	f3 66 00 06 	st.b	r9[6],r6
8000406c:	f7 36 00 05 	ld.ub	r6,r11[5]
80004070:	f3 66 00 05 	st.b	r9[5],r6
80004074:	f7 36 00 04 	ld.ub	r6,r11[4]
80004078:	f3 66 00 04 	st.b	r9[4],r6
8000407c:	f7 36 00 03 	ld.ub	r6,r11[3]
80004080:	f3 66 00 03 	st.b	r9[3],r6
80004084:	f7 36 00 02 	ld.ub	r6,r11[2]
80004088:	f3 66 00 02 	st.b	r9[2],r6
8000408c:	f7 36 00 01 	ld.ub	r6,r11[1]
80004090:	f3 66 00 01 	st.b	r9[1],r6
80004094:	f7 36 00 00 	ld.ub	r6,r11[0]
80004098:	f3 66 00 00 	st.b	r9[0],r6
8000409c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800040a0:	20 1a       	sub	r10,1
800040a2:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800040a6:	f8 0a 0b 09 	st.b	r12[r10],r9
800040aa:	cf b1       	brne	800040a0 <memcpy+0x13a>
800040ac:	5e fc       	retal	r12
800040ae:	d7 03       	nop

800040b0 <sprintf>:
800040b0:	d4 01       	pushm	lr
800040b2:	21 7d       	sub	sp,92
800040b4:	e0 68 ff ff 	mov	r8,65535
800040b8:	ea 18 7f ff 	orh	r8,0x7fff
800040bc:	50 58       	stdsp	sp[0x14],r8
800040be:	50 28       	stdsp	sp[0x8],r8
800040c0:	e0 68 02 08 	mov	r8,520
800040c4:	ba 68       	st.h	sp[0xc],r8
800040c6:	3f f8       	mov	r8,-1
800040c8:	ba 78       	st.h	sp[0xe],r8
800040ca:	e0 68 01 24 	mov	r8,292
800040ce:	50 4c       	stdsp	sp[0x10],r12
800040d0:	16 9a       	mov	r10,r11
800040d2:	50 0c       	stdsp	sp[0x0],r12
800040d4:	fa c9 ff a0 	sub	r9,sp,-96
800040d8:	70 0c       	ld.w	r12,r8[0x0]
800040da:	1a 9b       	mov	r11,sp
800040dc:	c9 ed       	rcall	80004418 <_vfprintf_r>
800040de:	30 09       	mov	r9,0
800040e0:	40 08       	lddsp	r8,sp[0x0]
800040e2:	b0 89       	st.b	r8[0x0],r9
800040e4:	2e 9d       	sub	sp,-92
800040e6:	d8 02       	popm	pc

800040e8 <get_arg>:
800040e8:	d4 31       	pushm	r0-r7,lr
800040ea:	20 8d       	sub	sp,32
800040ec:	fa c4 ff bc 	sub	r4,sp,-68
800040f0:	50 4b       	stdsp	sp[0x10],r11
800040f2:	68 2e       	ld.w	lr,r4[0x8]
800040f4:	50 58       	stdsp	sp[0x14],r8
800040f6:	12 96       	mov	r6,r9
800040f8:	7c 0b       	ld.w	r11,lr[0x0]
800040fa:	70 05       	ld.w	r5,r8[0x0]
800040fc:	50 6e       	stdsp	sp[0x18],lr
800040fe:	58 0b       	cp.w	r11,0
80004100:	f4 0b 17 00 	moveq	r11,r10
80004104:	68 03       	ld.w	r3,r4[0x0]
80004106:	68 11       	ld.w	r1,r4[0x4]
80004108:	40 49       	lddsp	r9,sp[0x10]
8000410a:	30 08       	mov	r8,0
8000410c:	c2 89       	rjmp	8000435c <get_arg+0x274>
8000410e:	2f fb       	sub	r11,-1
80004110:	32 5c       	mov	r12,37
80004112:	17 8a       	ld.ub	r10,r11[0x0]
80004114:	f8 0a 18 00 	cp.b	r10,r12
80004118:	5f 1e       	srne	lr
8000411a:	f0 0a 18 00 	cp.b	r10,r8
8000411e:	5f 1c       	srne	r12
80004120:	fd ec 00 0c 	and	r12,lr,r12
80004124:	f0 0c 18 00 	cp.b	r12,r8
80004128:	cf 31       	brne	8000410e <get_arg+0x26>
8000412a:	58 0a       	cp.w	r10,0
8000412c:	e0 80 01 25 	breq	80004376 <get_arg+0x28e>
80004130:	30 0c       	mov	r12,0
80004132:	3f fa       	mov	r10,-1
80004134:	18 90       	mov	r0,r12
80004136:	50 3a       	stdsp	sp[0xc],r10
80004138:	18 94       	mov	r4,r12
8000413a:	18 92       	mov	r2,r12
8000413c:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80004140:	16 97       	mov	r7,r11
80004142:	50 7c       	stdsp	sp[0x1c],r12
80004144:	fe cc a4 cc 	sub	r12,pc,-23348
80004148:	0f 3a       	ld.ub	r10,r7++
8000414a:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
8000414e:	40 7c       	lddsp	r12,sp[0x1c]
80004150:	1c 0c       	add	r12,lr
80004152:	fe ce a5 a2 	sub	lr,pc,-23134
80004156:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000415a:	20 1e       	sub	lr,1
8000415c:	50 0e       	stdsp	sp[0x0],lr
8000415e:	fe ce a6 1a 	sub	lr,pc,-23014
80004162:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80004166:	50 7c       	stdsp	sp[0x1c],r12
80004168:	40 0c       	lddsp	r12,sp[0x0]
8000416a:	58 7c       	cp.w	r12,7
8000416c:	e0 8b 00 f1 	brhi	8000434e <get_arg+0x266>
80004170:	fe ce a7 cc 	sub	lr,pc,-22580
80004174:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80004178:	36 8b       	mov	r11,104
8000417a:	f6 0a 18 00 	cp.b	r10,r11
8000417e:	e0 80 00 e8 	breq	8000434e <get_arg+0x266>
80004182:	37 1b       	mov	r11,113
80004184:	f6 0a 18 00 	cp.b	r10,r11
80004188:	c0 70       	breq	80004196 <get_arg+0xae>
8000418a:	34 cb       	mov	r11,76
8000418c:	f6 0a 18 00 	cp.b	r10,r11
80004190:	c0 51       	brne	8000419a <get_arg+0xb2>
80004192:	a3 b4       	sbr	r4,0x3
80004194:	cd d8       	rjmp	8000434e <get_arg+0x266>
80004196:	a5 b4       	sbr	r4,0x5
80004198:	cd b8       	rjmp	8000434e <get_arg+0x266>
8000419a:	08 9a       	mov	r10,r4
8000419c:	0e 9b       	mov	r11,r7
8000419e:	a5 aa       	sbr	r10,0x4
800041a0:	17 3c       	ld.ub	r12,r11++
800041a2:	a5 b4       	sbr	r4,0x5
800041a4:	36 ce       	mov	lr,108
800041a6:	fc 0c 18 00 	cp.b	r12,lr
800041aa:	e0 80 00 d3 	breq	80004350 <get_arg+0x268>
800041ae:	14 94       	mov	r4,r10
800041b0:	cc f8       	rjmp	8000434e <get_arg+0x266>
800041b2:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
800041b6:	36 7c       	mov	r12,103
800041b8:	f8 0a 18 00 	cp.b	r10,r12
800041bc:	e0 8b 00 27 	brhi	8000420a <get_arg+0x122>
800041c0:	36 5b       	mov	r11,101
800041c2:	f6 0a 18 00 	cp.b	r10,r11
800041c6:	c4 82       	brcc	80004256 <get_arg+0x16e>
800041c8:	34 fb       	mov	r11,79
800041ca:	f6 0a 18 00 	cp.b	r10,r11
800041ce:	c4 80       	breq	8000425e <get_arg+0x176>
800041d0:	e0 8b 00 0c 	brhi	800041e8 <get_arg+0x100>
800041d4:	34 5b       	mov	r11,69
800041d6:	f6 0a 18 00 	cp.b	r10,r11
800041da:	c3 e0       	breq	80004256 <get_arg+0x16e>
800041dc:	34 7b       	mov	r11,71
800041de:	f6 0a 18 00 	cp.b	r10,r11
800041e2:	c3 a0       	breq	80004256 <get_arg+0x16e>
800041e4:	34 4b       	mov	r11,68
800041e6:	c0 88       	rjmp	800041f6 <get_arg+0x10e>
800041e8:	35 8b       	mov	r11,88
800041ea:	f6 0a 18 00 	cp.b	r10,r11
800041ee:	c2 c0       	breq	80004246 <get_arg+0x15e>
800041f0:	e0 8b 00 07 	brhi	800041fe <get_arg+0x116>
800041f4:	35 5b       	mov	r11,85
800041f6:	f6 0a 18 00 	cp.b	r10,r11
800041fa:	c3 51       	brne	80004264 <get_arg+0x17c>
800041fc:	c3 18       	rjmp	8000425e <get_arg+0x176>
800041fe:	36 3b       	mov	r11,99
80004200:	f6 0a 18 00 	cp.b	r10,r11
80004204:	c2 f0       	breq	80004262 <get_arg+0x17a>
80004206:	36 4b       	mov	r11,100
80004208:	c0 e8       	rjmp	80004224 <get_arg+0x13c>
8000420a:	37 0b       	mov	r11,112
8000420c:	f6 0a 18 00 	cp.b	r10,r11
80004210:	c2 50       	breq	8000425a <get_arg+0x172>
80004212:	e0 8b 00 0d 	brhi	8000422c <get_arg+0x144>
80004216:	36 eb       	mov	r11,110
80004218:	f6 0a 18 00 	cp.b	r10,r11
8000421c:	c1 f0       	breq	8000425a <get_arg+0x172>
8000421e:	e0 8b 00 14 	brhi	80004246 <get_arg+0x15e>
80004222:	36 9b       	mov	r11,105
80004224:	f6 0a 18 00 	cp.b	r10,r11
80004228:	c1 e1       	brne	80004264 <get_arg+0x17c>
8000422a:	c0 e8       	rjmp	80004246 <get_arg+0x15e>
8000422c:	37 5b       	mov	r11,117
8000422e:	f6 0a 18 00 	cp.b	r10,r11
80004232:	c0 a0       	breq	80004246 <get_arg+0x15e>
80004234:	37 8b       	mov	r11,120
80004236:	f6 0a 18 00 	cp.b	r10,r11
8000423a:	c0 60       	breq	80004246 <get_arg+0x15e>
8000423c:	37 3b       	mov	r11,115
8000423e:	f6 0a 18 00 	cp.b	r10,r11
80004242:	c1 11       	brne	80004264 <get_arg+0x17c>
80004244:	c0 b8       	rjmp	8000425a <get_arg+0x172>
80004246:	ed b4 00 04 	bld	r4,0x4
8000424a:	c0 a0       	breq	8000425e <get_arg+0x176>
8000424c:	ed b4 00 05 	bld	r4,0x5
80004250:	c0 91       	brne	80004262 <get_arg+0x17a>
80004252:	30 20       	mov	r0,2
80004254:	c0 88       	rjmp	80004264 <get_arg+0x17c>
80004256:	30 40       	mov	r0,4
80004258:	c0 68       	rjmp	80004264 <get_arg+0x17c>
8000425a:	30 30       	mov	r0,3
8000425c:	c0 48       	rjmp	80004264 <get_arg+0x17c>
8000425e:	30 10       	mov	r0,1
80004260:	c0 28       	rjmp	80004264 <get_arg+0x17c>
80004262:	30 00       	mov	r0,0
80004264:	40 3b       	lddsp	r11,sp[0xc]
80004266:	5b fb       	cp.w	r11,-1
80004268:	c0 40       	breq	80004270 <get_arg+0x188>
8000426a:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000426e:	c7 08       	rjmp	8000434e <get_arg+0x266>
80004270:	58 60       	cp.w	r0,6
80004272:	e0 8b 00 6e 	brhi	8000434e <get_arg+0x266>
80004276:	6c 0a       	ld.w	r10,r6[0x0]
80004278:	ea cc ff ff 	sub	r12,r5,-1
8000427c:	fe ce a8 b8 	sub	lr,pc,-22344
80004280:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80004284:	f4 cb ff f8 	sub	r11,r10,-8
80004288:	8d 0b       	st.w	r6[0x0],r11
8000428a:	f4 ea 00 00 	ld.d	r10,r10[0]
8000428e:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004292:	c0 f8       	rjmp	800042b0 <get_arg+0x1c8>
80004294:	f4 cb ff fc 	sub	r11,r10,-4
80004298:	8d 0b       	st.w	r6[0x0],r11
8000429a:	74 0a       	ld.w	r10,r10[0x0]
8000429c:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800042a0:	c0 88       	rjmp	800042b0 <get_arg+0x1c8>
800042a2:	f4 cb ff f8 	sub	r11,r10,-8
800042a6:	8d 0b       	st.w	r6[0x0],r11
800042a8:	f4 ea 00 00 	ld.d	r10,r10[0]
800042ac:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800042b0:	0e 9b       	mov	r11,r7
800042b2:	18 95       	mov	r5,r12
800042b4:	c4 e8       	rjmp	80004350 <get_arg+0x268>
800042b6:	62 0a       	ld.w	r10,r1[0x0]
800042b8:	5b fa       	cp.w	r10,-1
800042ba:	c0 b1       	brne	800042d0 <get_arg+0x1e8>
800042bc:	50 19       	stdsp	sp[0x4],r9
800042be:	50 28       	stdsp	sp[0x8],r8
800042c0:	e0 6a 00 80 	mov	r10,128
800042c4:	30 0b       	mov	r11,0
800042c6:	02 9c       	mov	r12,r1
800042c8:	e0 a0 1d 78 	rcall	80007db8 <memset>
800042cc:	40 28       	lddsp	r8,sp[0x8]
800042ce:	40 19       	lddsp	r9,sp[0x4]
800042d0:	e4 cc 00 01 	sub	r12,r2,1
800042d4:	0e 9b       	mov	r11,r7
800042d6:	50 3c       	stdsp	sp[0xc],r12
800042d8:	f2 0c 0c 49 	max	r9,r9,r12
800042dc:	c3 a8       	rjmp	80004350 <get_arg+0x268>
800042de:	62 0a       	ld.w	r10,r1[0x0]
800042e0:	5b fa       	cp.w	r10,-1
800042e2:	c0 b1       	brne	800042f8 <get_arg+0x210>
800042e4:	50 19       	stdsp	sp[0x4],r9
800042e6:	50 28       	stdsp	sp[0x8],r8
800042e8:	e0 6a 00 80 	mov	r10,128
800042ec:	30 0b       	mov	r11,0
800042ee:	02 9c       	mov	r12,r1
800042f0:	e0 a0 1d 64 	rcall	80007db8 <memset>
800042f4:	40 28       	lddsp	r8,sp[0x8]
800042f6:	40 19       	lddsp	r9,sp[0x4]
800042f8:	20 12       	sub	r2,1
800042fa:	30 0a       	mov	r10,0
800042fc:	0e 9b       	mov	r11,r7
800042fe:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80004302:	f2 02 0c 49 	max	r9,r9,r2
80004306:	c2 58       	rjmp	80004350 <get_arg+0x268>
80004308:	16 97       	mov	r7,r11
8000430a:	6c 0a       	ld.w	r10,r6[0x0]
8000430c:	f4 cb ff fc 	sub	r11,r10,-4
80004310:	8d 0b       	st.w	r6[0x0],r11
80004312:	74 0a       	ld.w	r10,r10[0x0]
80004314:	0e 9b       	mov	r11,r7
80004316:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000431a:	2f f5       	sub	r5,-1
8000431c:	c1 a8       	rjmp	80004350 <get_arg+0x268>
8000431e:	f4 c2 00 30 	sub	r2,r10,48
80004322:	c0 68       	rjmp	8000432e <get_arg+0x246>
80004324:	e4 02 00 22 	add	r2,r2,r2<<0x2
80004328:	2f f7       	sub	r7,-1
8000432a:	f4 02 00 12 	add	r2,r10,r2<<0x1
8000432e:	0f 8a       	ld.ub	r10,r7[0x0]
80004330:	58 0a       	cp.w	r10,0
80004332:	c0 e0       	breq	8000434e <get_arg+0x266>
80004334:	23 0a       	sub	r10,48
80004336:	58 9a       	cp.w	r10,9
80004338:	fe 98 ff f6 	brls	80004324 <get_arg+0x23c>
8000433c:	c0 98       	rjmp	8000434e <get_arg+0x266>
8000433e:	2f f7       	sub	r7,-1
80004340:	0f 8a       	ld.ub	r10,r7[0x0]
80004342:	58 0a       	cp.w	r10,0
80004344:	c0 50       	breq	8000434e <get_arg+0x266>
80004346:	23 0a       	sub	r10,48
80004348:	58 9a       	cp.w	r10,9
8000434a:	fe 98 ff fa 	brls	8000433e <get_arg+0x256>
8000434e:	0e 9b       	mov	r11,r7
80004350:	40 7c       	lddsp	r12,sp[0x1c]
80004352:	30 ba       	mov	r10,11
80004354:	f4 0c 18 00 	cp.b	r12,r10
80004358:	fe 91 fe f2 	brne	8000413c <get_arg+0x54>
8000435c:	40 42       	lddsp	r2,sp[0x10]
8000435e:	17 8c       	ld.ub	r12,r11[0x0]
80004360:	0a 32       	cp.w	r2,r5
80004362:	5f 4a       	srge	r10
80004364:	f0 0c 18 00 	cp.b	r12,r8
80004368:	5f 1c       	srne	r12
8000436a:	f9 ea 00 0a 	and	r10,r12,r10
8000436e:	f0 0a 18 00 	cp.b	r10,r8
80004372:	fe 91 fe cf 	brne	80004110 <get_arg+0x28>
80004376:	30 08       	mov	r8,0
80004378:	40 4e       	lddsp	lr,sp[0x10]
8000437a:	17 8a       	ld.ub	r10,r11[0x0]
8000437c:	e2 05 00 21 	add	r1,r1,r5<<0x2
80004380:	f0 0a 18 00 	cp.b	r10,r8
80004384:	fc 09 17 10 	movne	r9,lr
80004388:	e6 05 00 38 	add	r8,r3,r5<<0x3
8000438c:	06 9e       	mov	lr,r3
8000438e:	c2 a8       	rjmp	800043e2 <get_arg+0x2fa>
80004390:	62 0a       	ld.w	r10,r1[0x0]
80004392:	58 3a       	cp.w	r10,3
80004394:	c1 e0       	breq	800043d0 <get_arg+0x2e8>
80004396:	e0 89 00 07 	brgt	800043a4 <get_arg+0x2bc>
8000439a:	58 1a       	cp.w	r10,1
8000439c:	c1 a0       	breq	800043d0 <get_arg+0x2e8>
8000439e:	58 2a       	cp.w	r10,2
800043a0:	c1 81       	brne	800043d0 <get_arg+0x2e8>
800043a2:	c0 58       	rjmp	800043ac <get_arg+0x2c4>
800043a4:	58 5a       	cp.w	r10,5
800043a6:	c0 c0       	breq	800043be <get_arg+0x2d6>
800043a8:	c0 b5       	brlt	800043be <get_arg+0x2d6>
800043aa:	c1 38       	rjmp	800043d0 <get_arg+0x2e8>
800043ac:	6c 0a       	ld.w	r10,r6[0x0]
800043ae:	f4 cc ff f8 	sub	r12,r10,-8
800043b2:	8d 0c       	st.w	r6[0x0],r12
800043b4:	f4 e2 00 00 	ld.d	r2,r10[0]
800043b8:	f0 e3 00 00 	st.d	r8[0],r2
800043bc:	c1 08       	rjmp	800043dc <get_arg+0x2f4>
800043be:	6c 0a       	ld.w	r10,r6[0x0]
800043c0:	f4 cc ff f8 	sub	r12,r10,-8
800043c4:	8d 0c       	st.w	r6[0x0],r12
800043c6:	f4 e2 00 00 	ld.d	r2,r10[0]
800043ca:	f0 e3 00 00 	st.d	r8[0],r2
800043ce:	c0 78       	rjmp	800043dc <get_arg+0x2f4>
800043d0:	6c 0a       	ld.w	r10,r6[0x0]
800043d2:	f4 cc ff fc 	sub	r12,r10,-4
800043d6:	8d 0c       	st.w	r6[0x0],r12
800043d8:	74 0a       	ld.w	r10,r10[0x0]
800043da:	91 0a       	st.w	r8[0x0],r10
800043dc:	2f f5       	sub	r5,-1
800043de:	2f 88       	sub	r8,-8
800043e0:	2f c1       	sub	r1,-4
800043e2:	12 35       	cp.w	r5,r9
800043e4:	fe 9a ff d6 	brle	80004390 <get_arg+0x2a8>
800043e8:	1c 93       	mov	r3,lr
800043ea:	40 52       	lddsp	r2,sp[0x14]
800043ec:	40 6e       	lddsp	lr,sp[0x18]
800043ee:	85 05       	st.w	r2[0x0],r5
800043f0:	9d 0b       	st.w	lr[0x0],r11
800043f2:	40 4b       	lddsp	r11,sp[0x10]
800043f4:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800043f8:	2f 8d       	sub	sp,-32
800043fa:	d8 32       	popm	r0-r7,pc

800043fc <__sprint_r>:
800043fc:	d4 21       	pushm	r4-r7,lr
800043fe:	14 97       	mov	r7,r10
80004400:	74 28       	ld.w	r8,r10[0x8]
80004402:	58 08       	cp.w	r8,0
80004404:	c0 41       	brne	8000440c <__sprint_r+0x10>
80004406:	95 18       	st.w	r10[0x4],r8
80004408:	10 9c       	mov	r12,r8
8000440a:	d8 22       	popm	r4-r7,pc
8000440c:	e0 a0 18 b4 	rcall	80007574 <__sfvwrite_r>
80004410:	30 08       	mov	r8,0
80004412:	8f 18       	st.w	r7[0x4],r8
80004414:	8f 28       	st.w	r7[0x8],r8
80004416:	d8 22       	popm	r4-r7,pc

80004418 <_vfprintf_r>:
80004418:	d4 31       	pushm	r0-r7,lr
8000441a:	fa cd 06 bc 	sub	sp,sp,1724
8000441e:	51 09       	stdsp	sp[0x40],r9
80004420:	16 91       	mov	r1,r11
80004422:	14 97       	mov	r7,r10
80004424:	18 95       	mov	r5,r12
80004426:	e0 a0 1a 1d 	rcall	80007860 <_localeconv_r>
8000442a:	78 0c       	ld.w	r12,r12[0x0]
8000442c:	50 cc       	stdsp	sp[0x30],r12
8000442e:	58 05       	cp.w	r5,0
80004430:	c0 70       	breq	8000443e <_vfprintf_r+0x26>
80004432:	6a 68       	ld.w	r8,r5[0x18]
80004434:	58 08       	cp.w	r8,0
80004436:	c0 41       	brne	8000443e <_vfprintf_r+0x26>
80004438:	0a 9c       	mov	r12,r5
8000443a:	e0 a0 17 3d 	rcall	800072b4 <__sinit>
8000443e:	fe c8 a6 b6 	sub	r8,pc,-22858
80004442:	10 31       	cp.w	r1,r8
80004444:	c0 31       	brne	8000444a <_vfprintf_r+0x32>
80004446:	6a 01       	ld.w	r1,r5[0x0]
80004448:	c0 c8       	rjmp	80004460 <_vfprintf_r+0x48>
8000444a:	fe c8 a6 a2 	sub	r8,pc,-22878
8000444e:	10 31       	cp.w	r1,r8
80004450:	c0 31       	brne	80004456 <_vfprintf_r+0x3e>
80004452:	6a 11       	ld.w	r1,r5[0x4]
80004454:	c0 68       	rjmp	80004460 <_vfprintf_r+0x48>
80004456:	fe c8 a6 8e 	sub	r8,pc,-22898
8000445a:	10 31       	cp.w	r1,r8
8000445c:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80004460:	82 68       	ld.sh	r8,r1[0xc]
80004462:	ed b8 00 03 	bld	r8,0x3
80004466:	c0 41       	brne	8000446e <_vfprintf_r+0x56>
80004468:	62 48       	ld.w	r8,r1[0x10]
8000446a:	58 08       	cp.w	r8,0
8000446c:	c0 71       	brne	8000447a <_vfprintf_r+0x62>
8000446e:	02 9b       	mov	r11,r1
80004470:	0a 9c       	mov	r12,r5
80004472:	e0 a0 0f 5d 	rcall	8000632c <__swsetup_r>
80004476:	e0 81 0f 54 	brne	8000631e <_vfprintf_r+0x1f06>
8000447a:	82 68       	ld.sh	r8,r1[0xc]
8000447c:	10 99       	mov	r9,r8
8000447e:	e2 19 00 1a 	andl	r9,0x1a,COH
80004482:	58 a9       	cp.w	r9,10
80004484:	c3 c1       	brne	800044fc <_vfprintf_r+0xe4>
80004486:	82 79       	ld.sh	r9,r1[0xe]
80004488:	30 0a       	mov	r10,0
8000448a:	f4 09 19 00 	cp.h	r9,r10
8000448e:	c3 75       	brlt	800044fc <_vfprintf_r+0xe4>
80004490:	a1 d8       	cbr	r8,0x1
80004492:	fb 58 05 d0 	st.h	sp[1488],r8
80004496:	62 88       	ld.w	r8,r1[0x20]
80004498:	fb 48 05 e4 	st.w	sp[1508],r8
8000449c:	62 a8       	ld.w	r8,r1[0x28]
8000449e:	fb 48 05 ec 	st.w	sp[1516],r8
800044a2:	fa c8 ff bc 	sub	r8,sp,-68
800044a6:	fb 48 05 d4 	st.w	sp[1492],r8
800044aa:	fb 48 05 c4 	st.w	sp[1476],r8
800044ae:	e0 68 04 00 	mov	r8,1024
800044b2:	fb 48 05 d8 	st.w	sp[1496],r8
800044b6:	fb 48 05 cc 	st.w	sp[1484],r8
800044ba:	30 08       	mov	r8,0
800044bc:	fb 59 05 d2 	st.h	sp[1490],r9
800044c0:	0e 9a       	mov	r10,r7
800044c2:	41 09       	lddsp	r9,sp[0x40]
800044c4:	fa c7 fa 3c 	sub	r7,sp,-1476
800044c8:	fb 48 05 dc 	st.w	sp[1500],r8
800044cc:	0a 9c       	mov	r12,r5
800044ce:	0e 9b       	mov	r11,r7
800044d0:	ca 4f       	rcall	80004418 <_vfprintf_r>
800044d2:	50 bc       	stdsp	sp[0x2c],r12
800044d4:	c0 95       	brlt	800044e6 <_vfprintf_r+0xce>
800044d6:	0e 9b       	mov	r11,r7
800044d8:	0a 9c       	mov	r12,r5
800044da:	e0 a0 16 15 	rcall	80007104 <_fflush_r>
800044de:	40 be       	lddsp	lr,sp[0x2c]
800044e0:	f9 be 01 ff 	movne	lr,-1
800044e4:	50 be       	stdsp	sp[0x2c],lr
800044e6:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800044ea:	ed b8 00 06 	bld	r8,0x6
800044ee:	e0 81 0f 1a 	brne	80006322 <_vfprintf_r+0x1f0a>
800044f2:	82 68       	ld.sh	r8,r1[0xc]
800044f4:	a7 a8       	sbr	r8,0x6
800044f6:	a2 68       	st.h	r1[0xc],r8
800044f8:	e0 8f 0f 15 	bral	80006322 <_vfprintf_r+0x1f0a>
800044fc:	30 08       	mov	r8,0
800044fe:	fb 48 06 b4 	st.w	sp[1716],r8
80004502:	fb 48 06 90 	st.w	sp[1680],r8
80004506:	fb 48 06 8c 	st.w	sp[1676],r8
8000450a:	fb 48 06 b0 	st.w	sp[1712],r8
8000450e:	30 08       	mov	r8,0
80004510:	30 09       	mov	r9,0
80004512:	50 a7       	stdsp	sp[0x28],r7
80004514:	50 78       	stdsp	sp[0x1c],r8
80004516:	fa c3 f9 e0 	sub	r3,sp,-1568
8000451a:	3f f8       	mov	r8,-1
8000451c:	50 59       	stdsp	sp[0x14],r9
8000451e:	fb 43 06 88 	st.w	sp[1672],r3
80004522:	fb 48 05 44 	st.w	sp[1348],r8
80004526:	12 9c       	mov	r12,r9
80004528:	50 69       	stdsp	sp[0x18],r9
8000452a:	50 d9       	stdsp	sp[0x34],r9
8000452c:	50 e9       	stdsp	sp[0x38],r9
8000452e:	50 b9       	stdsp	sp[0x2c],r9
80004530:	12 97       	mov	r7,r9
80004532:	0a 94       	mov	r4,r5
80004534:	40 a2       	lddsp	r2,sp[0x28]
80004536:	32 5a       	mov	r10,37
80004538:	30 08       	mov	r8,0
8000453a:	c0 28       	rjmp	8000453e <_vfprintf_r+0x126>
8000453c:	2f f2       	sub	r2,-1
8000453e:	05 89       	ld.ub	r9,r2[0x0]
80004540:	f0 09 18 00 	cp.b	r9,r8
80004544:	5f 1b       	srne	r11
80004546:	f4 09 18 00 	cp.b	r9,r10
8000454a:	5f 19       	srne	r9
8000454c:	f3 eb 00 0b 	and	r11,r9,r11
80004550:	f0 0b 18 00 	cp.b	r11,r8
80004554:	cf 41       	brne	8000453c <_vfprintf_r+0x124>
80004556:	40 ab       	lddsp	r11,sp[0x28]
80004558:	e4 0b 01 06 	sub	r6,r2,r11
8000455c:	c1 e0       	breq	80004598 <_vfprintf_r+0x180>
8000455e:	fa f8 06 90 	ld.w	r8,sp[1680]
80004562:	0c 08       	add	r8,r6
80004564:	87 0b       	st.w	r3[0x0],r11
80004566:	fb 48 06 90 	st.w	sp[1680],r8
8000456a:	87 16       	st.w	r3[0x4],r6
8000456c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80004570:	2f f8       	sub	r8,-1
80004572:	fb 48 06 8c 	st.w	sp[1676],r8
80004576:	58 78       	cp.w	r8,7
80004578:	e0 89 00 04 	brgt	80004580 <_vfprintf_r+0x168>
8000457c:	2f 83       	sub	r3,-8
8000457e:	c0 a8       	rjmp	80004592 <_vfprintf_r+0x17a>
80004580:	fa ca f9 78 	sub	r10,sp,-1672
80004584:	02 9b       	mov	r11,r1
80004586:	08 9c       	mov	r12,r4
80004588:	c3 af       	rcall	800043fc <__sprint_r>
8000458a:	e0 81 0e c6 	brne	80006316 <_vfprintf_r+0x1efe>
8000458e:	fa c3 f9 e0 	sub	r3,sp,-1568
80004592:	40 ba       	lddsp	r10,sp[0x2c]
80004594:	0c 0a       	add	r10,r6
80004596:	50 ba       	stdsp	sp[0x2c],r10
80004598:	05 89       	ld.ub	r9,r2[0x0]
8000459a:	30 08       	mov	r8,0
8000459c:	f0 09 18 00 	cp.b	r9,r8
800045a0:	e0 80 0e aa 	breq	800062f4 <_vfprintf_r+0x1edc>
800045a4:	30 09       	mov	r9,0
800045a6:	fb 68 06 bb 	st.b	sp[1723],r8
800045aa:	0e 96       	mov	r6,r7
800045ac:	e4 c8 ff ff 	sub	r8,r2,-1
800045b0:	3f fe       	mov	lr,-1
800045b2:	50 93       	stdsp	sp[0x24],r3
800045b4:	50 41       	stdsp	sp[0x10],r1
800045b6:	0e 93       	mov	r3,r7
800045b8:	04 91       	mov	r1,r2
800045ba:	50 89       	stdsp	sp[0x20],r9
800045bc:	50 a8       	stdsp	sp[0x28],r8
800045be:	50 2e       	stdsp	sp[0x8],lr
800045c0:	50 39       	stdsp	sp[0xc],r9
800045c2:	12 95       	mov	r5,r9
800045c4:	12 90       	mov	r0,r9
800045c6:	10 97       	mov	r7,r8
800045c8:	08 92       	mov	r2,r4
800045ca:	c0 78       	rjmp	800045d8 <_vfprintf_r+0x1c0>
800045cc:	3f fc       	mov	r12,-1
800045ce:	08 97       	mov	r7,r4
800045d0:	50 2c       	stdsp	sp[0x8],r12
800045d2:	c0 38       	rjmp	800045d8 <_vfprintf_r+0x1c0>
800045d4:	30 0b       	mov	r11,0
800045d6:	50 3b       	stdsp	sp[0xc],r11
800045d8:	0f 38       	ld.ub	r8,r7++
800045da:	c0 28       	rjmp	800045de <_vfprintf_r+0x1c6>
800045dc:	12 90       	mov	r0,r9
800045de:	f0 c9 00 20 	sub	r9,r8,32
800045e2:	e0 49 00 58 	cp.w	r9,88
800045e6:	e0 8b 0a 30 	brhi	80005a46 <_vfprintf_r+0x162e>
800045ea:	fe ca ac 0a 	sub	r10,pc,-21494
800045ee:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800045f2:	50 a7       	stdsp	sp[0x28],r7
800045f4:	50 80       	stdsp	sp[0x20],r0
800045f6:	0c 97       	mov	r7,r6
800045f8:	04 94       	mov	r4,r2
800045fa:	06 96       	mov	r6,r3
800045fc:	02 92       	mov	r2,r1
800045fe:	fe c9 a9 e2 	sub	r9,pc,-22046
80004602:	40 93       	lddsp	r3,sp[0x24]
80004604:	10 90       	mov	r0,r8
80004606:	40 41       	lddsp	r1,sp[0x10]
80004608:	50 d9       	stdsp	sp[0x34],r9
8000460a:	e0 8f 08 8e 	bral	80005726 <_vfprintf_r+0x130e>
8000460e:	30 08       	mov	r8,0
80004610:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004614:	f0 09 18 00 	cp.b	r9,r8
80004618:	ce 01       	brne	800045d8 <_vfprintf_r+0x1c0>
8000461a:	32 08       	mov	r8,32
8000461c:	c6 e8       	rjmp	800046f8 <_vfprintf_r+0x2e0>
8000461e:	a1 a5       	sbr	r5,0x0
80004620:	cd cb       	rjmp	800045d8 <_vfprintf_r+0x1c0>
80004622:	0f 89       	ld.ub	r9,r7[0x0]
80004624:	f2 c8 00 30 	sub	r8,r9,48
80004628:	58 98       	cp.w	r8,9
8000462a:	e0 8b 00 1d 	brhi	80004664 <_vfprintf_r+0x24c>
8000462e:	ee c8 ff ff 	sub	r8,r7,-1
80004632:	30 0b       	mov	r11,0
80004634:	23 09       	sub	r9,48
80004636:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000463a:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000463e:	11 39       	ld.ub	r9,r8++
80004640:	f2 ca 00 30 	sub	r10,r9,48
80004644:	58 9a       	cp.w	r10,9
80004646:	fe 98 ff f7 	brls	80004634 <_vfprintf_r+0x21c>
8000464a:	e0 49 00 24 	cp.w	r9,36
8000464e:	cc 31       	brne	800045d4 <_vfprintf_r+0x1bc>
80004650:	e0 4b 00 20 	cp.w	r11,32
80004654:	e0 89 0e 60 	brgt	80006314 <_vfprintf_r+0x1efc>
80004658:	20 1b       	sub	r11,1
8000465a:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000465e:	12 3b       	cp.w	r11,r9
80004660:	c0 95       	brlt	80004672 <_vfprintf_r+0x25a>
80004662:	c1 08       	rjmp	80004682 <_vfprintf_r+0x26a>
80004664:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004668:	ec ca ff ff 	sub	r10,r6,-1
8000466c:	12 36       	cp.w	r6,r9
8000466e:	c1 f5       	brlt	800046ac <_vfprintf_r+0x294>
80004670:	c2 68       	rjmp	800046bc <_vfprintf_r+0x2a4>
80004672:	fa ce f9 44 	sub	lr,sp,-1724
80004676:	10 97       	mov	r7,r8
80004678:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
8000467c:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80004680:	c3 58       	rjmp	800046ea <_vfprintf_r+0x2d2>
80004682:	10 97       	mov	r7,r8
80004684:	fa c8 f9 50 	sub	r8,sp,-1712
80004688:	1a d8       	st.w	--sp,r8
8000468a:	fa c8 fa b8 	sub	r8,sp,-1352
8000468e:	1a d8       	st.w	--sp,r8
80004690:	fa c8 fb b4 	sub	r8,sp,-1100
80004694:	02 9a       	mov	r10,r1
80004696:	1a d8       	st.w	--sp,r8
80004698:	04 9c       	mov	r12,r2
8000469a:	fa c8 f9 40 	sub	r8,sp,-1728
8000469e:	fa c9 ff b4 	sub	r9,sp,-76
800046a2:	fe b0 fd 23 	rcall	800040e8 <get_arg>
800046a6:	2f dd       	sub	sp,-12
800046a8:	78 00       	ld.w	r0,r12[0x0]
800046aa:	c2 08       	rjmp	800046ea <_vfprintf_r+0x2d2>
800046ac:	fa cc f9 44 	sub	r12,sp,-1724
800046b0:	14 96       	mov	r6,r10
800046b2:	f8 03 00 38 	add	r8,r12,r3<<0x3
800046b6:	f0 f0 fd 88 	ld.w	r0,r8[-632]
800046ba:	c1 88       	rjmp	800046ea <_vfprintf_r+0x2d2>
800046bc:	41 08       	lddsp	r8,sp[0x40]
800046be:	59 f9       	cp.w	r9,31
800046c0:	e0 89 00 11 	brgt	800046e2 <_vfprintf_r+0x2ca>
800046c4:	f0 cb ff fc 	sub	r11,r8,-4
800046c8:	51 0b       	stdsp	sp[0x40],r11
800046ca:	70 00       	ld.w	r0,r8[0x0]
800046cc:	fa cb f9 44 	sub	r11,sp,-1724
800046d0:	f6 09 00 38 	add	r8,r11,r9<<0x3
800046d4:	f1 40 fd 88 	st.w	r8[-632],r0
800046d8:	2f f9       	sub	r9,-1
800046da:	14 96       	mov	r6,r10
800046dc:	fb 49 06 b4 	st.w	sp[1716],r9
800046e0:	c0 58       	rjmp	800046ea <_vfprintf_r+0x2d2>
800046e2:	70 00       	ld.w	r0,r8[0x0]
800046e4:	14 96       	mov	r6,r10
800046e6:	2f c8       	sub	r8,-4
800046e8:	51 08       	stdsp	sp[0x40],r8
800046ea:	58 00       	cp.w	r0,0
800046ec:	fe 94 ff 76 	brge	800045d8 <_vfprintf_r+0x1c0>
800046f0:	5c 30       	neg	r0
800046f2:	a3 a5       	sbr	r5,0x2
800046f4:	c7 2b       	rjmp	800045d8 <_vfprintf_r+0x1c0>
800046f6:	32 b8       	mov	r8,43
800046f8:	fb 68 06 bb 	st.b	sp[1723],r8
800046fc:	c6 eb       	rjmp	800045d8 <_vfprintf_r+0x1c0>
800046fe:	0f 38       	ld.ub	r8,r7++
80004700:	e0 48 00 2a 	cp.w	r8,42
80004704:	c0 30       	breq	8000470a <_vfprintf_r+0x2f2>
80004706:	30 09       	mov	r9,0
80004708:	c7 98       	rjmp	800047fa <_vfprintf_r+0x3e2>
8000470a:	0f 88       	ld.ub	r8,r7[0x0]
8000470c:	f0 c9 00 30 	sub	r9,r8,48
80004710:	58 99       	cp.w	r9,9
80004712:	e0 8b 00 1f 	brhi	80004750 <_vfprintf_r+0x338>
80004716:	ee c4 ff ff 	sub	r4,r7,-1
8000471a:	30 0b       	mov	r11,0
8000471c:	23 08       	sub	r8,48
8000471e:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004722:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80004726:	09 38       	ld.ub	r8,r4++
80004728:	f0 c9 00 30 	sub	r9,r8,48
8000472c:	58 99       	cp.w	r9,9
8000472e:	fe 98 ff f7 	brls	8000471c <_vfprintf_r+0x304>
80004732:	e0 48 00 24 	cp.w	r8,36
80004736:	fe 91 ff 4f 	brne	800045d4 <_vfprintf_r+0x1bc>
8000473a:	e0 4b 00 20 	cp.w	r11,32
8000473e:	e0 89 0d eb 	brgt	80006314 <_vfprintf_r+0x1efc>
80004742:	20 1b       	sub	r11,1
80004744:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004748:	10 3b       	cp.w	r11,r8
8000474a:	c0 a5       	brlt	8000475e <_vfprintf_r+0x346>
8000474c:	c1 18       	rjmp	8000476e <_vfprintf_r+0x356>
8000474e:	d7 03       	nop
80004750:	fa fa 06 b4 	ld.w	r10,sp[1716]
80004754:	ec c9 ff ff 	sub	r9,r6,-1
80004758:	14 36       	cp.w	r6,r10
8000475a:	c1 f5       	brlt	80004798 <_vfprintf_r+0x380>
8000475c:	c2 88       	rjmp	800047ac <_vfprintf_r+0x394>
8000475e:	fa ca f9 44 	sub	r10,sp,-1724
80004762:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80004766:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000476a:	50 2b       	stdsp	sp[0x8],r11
8000476c:	c3 c8       	rjmp	800047e4 <_vfprintf_r+0x3cc>
8000476e:	fa c8 f9 50 	sub	r8,sp,-1712
80004772:	1a d8       	st.w	--sp,r8
80004774:	fa c8 fa b8 	sub	r8,sp,-1352
80004778:	1a d8       	st.w	--sp,r8
8000477a:	fa c8 fb b4 	sub	r8,sp,-1100
8000477e:	02 9a       	mov	r10,r1
80004780:	1a d8       	st.w	--sp,r8
80004782:	04 9c       	mov	r12,r2
80004784:	fa c8 f9 40 	sub	r8,sp,-1728
80004788:	fa c9 ff b4 	sub	r9,sp,-76
8000478c:	fe b0 fc ae 	rcall	800040e8 <get_arg>
80004790:	2f dd       	sub	sp,-12
80004792:	78 0c       	ld.w	r12,r12[0x0]
80004794:	50 2c       	stdsp	sp[0x8],r12
80004796:	c2 78       	rjmp	800047e4 <_vfprintf_r+0x3cc>
80004798:	12 96       	mov	r6,r9
8000479a:	0e 94       	mov	r4,r7
8000479c:	fa c9 f9 44 	sub	r9,sp,-1724
800047a0:	f2 03 00 38 	add	r8,r9,r3<<0x3
800047a4:	f0 f8 fd 88 	ld.w	r8,r8[-632]
800047a8:	50 28       	stdsp	sp[0x8],r8
800047aa:	c1 d8       	rjmp	800047e4 <_vfprintf_r+0x3cc>
800047ac:	41 08       	lddsp	r8,sp[0x40]
800047ae:	59 fa       	cp.w	r10,31
800047b0:	e0 89 00 14 	brgt	800047d8 <_vfprintf_r+0x3c0>
800047b4:	f0 cb ff fc 	sub	r11,r8,-4
800047b8:	70 08       	ld.w	r8,r8[0x0]
800047ba:	51 0b       	stdsp	sp[0x40],r11
800047bc:	50 28       	stdsp	sp[0x8],r8
800047be:	fa c6 f9 44 	sub	r6,sp,-1724
800047c2:	40 2e       	lddsp	lr,sp[0x8]
800047c4:	ec 0a 00 38 	add	r8,r6,r10<<0x3
800047c8:	f1 4e fd 88 	st.w	r8[-632],lr
800047cc:	2f fa       	sub	r10,-1
800047ce:	0e 94       	mov	r4,r7
800047d0:	fb 4a 06 b4 	st.w	sp[1716],r10
800047d4:	12 96       	mov	r6,r9
800047d6:	c0 78       	rjmp	800047e4 <_vfprintf_r+0x3cc>
800047d8:	70 0c       	ld.w	r12,r8[0x0]
800047da:	0e 94       	mov	r4,r7
800047dc:	2f c8       	sub	r8,-4
800047de:	50 2c       	stdsp	sp[0x8],r12
800047e0:	12 96       	mov	r6,r9
800047e2:	51 08       	stdsp	sp[0x40],r8
800047e4:	40 2b       	lddsp	r11,sp[0x8]
800047e6:	58 0b       	cp.w	r11,0
800047e8:	fe 95 fe f2 	brlt	800045cc <_vfprintf_r+0x1b4>
800047ec:	08 97       	mov	r7,r4
800047ee:	cf 5a       	rjmp	800045d8 <_vfprintf_r+0x1c0>
800047f0:	f2 09 00 29 	add	r9,r9,r9<<0x2
800047f4:	0f 38       	ld.ub	r8,r7++
800047f6:	f4 09 00 19 	add	r9,r10,r9<<0x1
800047fa:	f0 ca 00 30 	sub	r10,r8,48
800047fe:	58 9a       	cp.w	r10,9
80004800:	fe 98 ff f8 	brls	800047f0 <_vfprintf_r+0x3d8>
80004804:	3f fa       	mov	r10,-1
80004806:	f2 0a 0c 49 	max	r9,r9,r10
8000480a:	50 29       	stdsp	sp[0x8],r9
8000480c:	ce 9a       	rjmp	800045de <_vfprintf_r+0x1c6>
8000480e:	a7 b5       	sbr	r5,0x7
80004810:	ce 4a       	rjmp	800045d8 <_vfprintf_r+0x1c0>
80004812:	30 09       	mov	r9,0
80004814:	23 08       	sub	r8,48
80004816:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000481a:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000481e:	0f 38       	ld.ub	r8,r7++
80004820:	f0 ca 00 30 	sub	r10,r8,48
80004824:	58 9a       	cp.w	r10,9
80004826:	fe 98 ff f7 	brls	80004814 <_vfprintf_r+0x3fc>
8000482a:	e0 48 00 24 	cp.w	r8,36
8000482e:	fe 91 fe d7 	brne	800045dc <_vfprintf_r+0x1c4>
80004832:	e0 49 00 20 	cp.w	r9,32
80004836:	e0 89 0d 6f 	brgt	80006314 <_vfprintf_r+0x1efc>
8000483a:	f2 c3 00 01 	sub	r3,r9,1
8000483e:	30 19       	mov	r9,1
80004840:	50 39       	stdsp	sp[0xc],r9
80004842:	cc ba       	rjmp	800045d8 <_vfprintf_r+0x1c0>
80004844:	a3 b5       	sbr	r5,0x3
80004846:	cc 9a       	rjmp	800045d8 <_vfprintf_r+0x1c0>
80004848:	a7 a5       	sbr	r5,0x6
8000484a:	cc 7a       	rjmp	800045d8 <_vfprintf_r+0x1c0>
8000484c:	0a 98       	mov	r8,r5
8000484e:	a5 b5       	sbr	r5,0x5
80004850:	a5 a8       	sbr	r8,0x4
80004852:	0f 89       	ld.ub	r9,r7[0x0]
80004854:	36 ce       	mov	lr,108
80004856:	fc 09 18 00 	cp.b	r9,lr
8000485a:	f7 b7 00 ff 	subeq	r7,-1
8000485e:	f0 05 17 10 	movne	r5,r8
80004862:	cb ba       	rjmp	800045d8 <_vfprintf_r+0x1c0>
80004864:	a5 b5       	sbr	r5,0x5
80004866:	cb 9a       	rjmp	800045d8 <_vfprintf_r+0x1c0>
80004868:	50 a7       	stdsp	sp[0x28],r7
8000486a:	50 80       	stdsp	sp[0x20],r0
8000486c:	0c 97       	mov	r7,r6
8000486e:	10 90       	mov	r0,r8
80004870:	06 96       	mov	r6,r3
80004872:	04 94       	mov	r4,r2
80004874:	40 93       	lddsp	r3,sp[0x24]
80004876:	02 92       	mov	r2,r1
80004878:	0e 99       	mov	r9,r7
8000487a:	40 41       	lddsp	r1,sp[0x10]
8000487c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004880:	40 3c       	lddsp	r12,sp[0xc]
80004882:	58 0c       	cp.w	r12,0
80004884:	c1 d0       	breq	800048be <_vfprintf_r+0x4a6>
80004886:	10 36       	cp.w	r6,r8
80004888:	c0 64       	brge	80004894 <_vfprintf_r+0x47c>
8000488a:	fa cb f9 44 	sub	r11,sp,-1724
8000488e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004892:	c1 d8       	rjmp	800048cc <_vfprintf_r+0x4b4>
80004894:	fa c8 f9 50 	sub	r8,sp,-1712
80004898:	1a d8       	st.w	--sp,r8
8000489a:	fa c8 fa b8 	sub	r8,sp,-1352
8000489e:	1a d8       	st.w	--sp,r8
800048a0:	fa c8 fb b4 	sub	r8,sp,-1100
800048a4:	1a d8       	st.w	--sp,r8
800048a6:	fa c8 f9 40 	sub	r8,sp,-1728
800048aa:	fa c9 ff b4 	sub	r9,sp,-76
800048ae:	04 9a       	mov	r10,r2
800048b0:	0c 9b       	mov	r11,r6
800048b2:	08 9c       	mov	r12,r4
800048b4:	fe b0 fc 1a 	rcall	800040e8 <get_arg>
800048b8:	2f dd       	sub	sp,-12
800048ba:	19 b8       	ld.ub	r8,r12[0x3]
800048bc:	c2 28       	rjmp	80004900 <_vfprintf_r+0x4e8>
800048be:	2f f7       	sub	r7,-1
800048c0:	10 39       	cp.w	r9,r8
800048c2:	c0 84       	brge	800048d2 <_vfprintf_r+0x4ba>
800048c4:	fa ca f9 44 	sub	r10,sp,-1724
800048c8:	f4 06 00 36 	add	r6,r10,r6<<0x3
800048cc:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
800048d0:	c1 88       	rjmp	80004900 <_vfprintf_r+0x4e8>
800048d2:	41 09       	lddsp	r9,sp[0x40]
800048d4:	59 f8       	cp.w	r8,31
800048d6:	e0 89 00 12 	brgt	800048fa <_vfprintf_r+0x4e2>
800048da:	f2 ca ff fc 	sub	r10,r9,-4
800048de:	51 0a       	stdsp	sp[0x40],r10
800048e0:	72 09       	ld.w	r9,r9[0x0]
800048e2:	fa c6 f9 44 	sub	r6,sp,-1724
800048e6:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800048ea:	2f f8       	sub	r8,-1
800048ec:	f5 49 fd 88 	st.w	r10[-632],r9
800048f0:	fb 48 06 b4 	st.w	sp[1716],r8
800048f4:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800048f8:	c0 48       	rjmp	80004900 <_vfprintf_r+0x4e8>
800048fa:	13 b8       	ld.ub	r8,r9[0x3]
800048fc:	2f c9       	sub	r9,-4
800048fe:	51 09       	stdsp	sp[0x40],r9
80004900:	fb 68 06 60 	st.b	sp[1632],r8
80004904:	30 0e       	mov	lr,0
80004906:	30 08       	mov	r8,0
80004908:	30 12       	mov	r2,1
8000490a:	fb 68 06 bb 	st.b	sp[1723],r8
8000490e:	50 2e       	stdsp	sp[0x8],lr
80004910:	e0 8f 08 ad 	bral	80005a6a <_vfprintf_r+0x1652>
80004914:	50 a7       	stdsp	sp[0x28],r7
80004916:	50 80       	stdsp	sp[0x20],r0
80004918:	0c 97       	mov	r7,r6
8000491a:	04 94       	mov	r4,r2
8000491c:	06 96       	mov	r6,r3
8000491e:	02 92       	mov	r2,r1
80004920:	40 93       	lddsp	r3,sp[0x24]
80004922:	10 90       	mov	r0,r8
80004924:	40 41       	lddsp	r1,sp[0x10]
80004926:	a5 a5       	sbr	r5,0x4
80004928:	c0 a8       	rjmp	8000493c <_vfprintf_r+0x524>
8000492a:	50 a7       	stdsp	sp[0x28],r7
8000492c:	50 80       	stdsp	sp[0x20],r0
8000492e:	0c 97       	mov	r7,r6
80004930:	04 94       	mov	r4,r2
80004932:	06 96       	mov	r6,r3
80004934:	02 92       	mov	r2,r1
80004936:	40 93       	lddsp	r3,sp[0x24]
80004938:	10 90       	mov	r0,r8
8000493a:	40 41       	lddsp	r1,sp[0x10]
8000493c:	ed b5 00 05 	bld	r5,0x5
80004940:	c5 11       	brne	800049e2 <_vfprintf_r+0x5ca>
80004942:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004946:	40 3c       	lddsp	r12,sp[0xc]
80004948:	58 0c       	cp.w	r12,0
8000494a:	c1 e0       	breq	80004986 <_vfprintf_r+0x56e>
8000494c:	10 36       	cp.w	r6,r8
8000494e:	c0 64       	brge	8000495a <_vfprintf_r+0x542>
80004950:	fa cb f9 44 	sub	r11,sp,-1724
80004954:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004958:	c2 08       	rjmp	80004998 <_vfprintf_r+0x580>
8000495a:	fa c8 f9 50 	sub	r8,sp,-1712
8000495e:	1a d8       	st.w	--sp,r8
80004960:	fa c8 fa b8 	sub	r8,sp,-1352
80004964:	0c 9b       	mov	r11,r6
80004966:	1a d8       	st.w	--sp,r8
80004968:	fa c8 fb b4 	sub	r8,sp,-1100
8000496c:	1a d8       	st.w	--sp,r8
8000496e:	fa c9 ff b4 	sub	r9,sp,-76
80004972:	fa c8 f9 40 	sub	r8,sp,-1728
80004976:	04 9a       	mov	r10,r2
80004978:	08 9c       	mov	r12,r4
8000497a:	fe b0 fb b7 	rcall	800040e8 <get_arg>
8000497e:	2f dd       	sub	sp,-12
80004980:	78 1b       	ld.w	r11,r12[0x4]
80004982:	78 09       	ld.w	r9,r12[0x0]
80004984:	c2 b8       	rjmp	800049da <_vfprintf_r+0x5c2>
80004986:	ee ca ff ff 	sub	r10,r7,-1
8000498a:	10 37       	cp.w	r7,r8
8000498c:	c0 b4       	brge	800049a2 <_vfprintf_r+0x58a>
8000498e:	fa c9 f9 44 	sub	r9,sp,-1724
80004992:	14 97       	mov	r7,r10
80004994:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004998:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000499c:	ec f9 fd 88 	ld.w	r9,r6[-632]
800049a0:	c1 d8       	rjmp	800049da <_vfprintf_r+0x5c2>
800049a2:	41 09       	lddsp	r9,sp[0x40]
800049a4:	59 f8       	cp.w	r8,31
800049a6:	e0 89 00 14 	brgt	800049ce <_vfprintf_r+0x5b6>
800049aa:	f2 cb ff f8 	sub	r11,r9,-8
800049ae:	51 0b       	stdsp	sp[0x40],r11
800049b0:	fa c6 f9 44 	sub	r6,sp,-1724
800049b4:	72 1b       	ld.w	r11,r9[0x4]
800049b6:	ec 08 00 3c 	add	r12,r6,r8<<0x3
800049ba:	72 09       	ld.w	r9,r9[0x0]
800049bc:	f9 4b fd 8c 	st.w	r12[-628],r11
800049c0:	f9 49 fd 88 	st.w	r12[-632],r9
800049c4:	2f f8       	sub	r8,-1
800049c6:	14 97       	mov	r7,r10
800049c8:	fb 48 06 b4 	st.w	sp[1716],r8
800049cc:	c0 78       	rjmp	800049da <_vfprintf_r+0x5c2>
800049ce:	f2 c8 ff f8 	sub	r8,r9,-8
800049d2:	72 1b       	ld.w	r11,r9[0x4]
800049d4:	14 97       	mov	r7,r10
800049d6:	51 08       	stdsp	sp[0x40],r8
800049d8:	72 09       	ld.w	r9,r9[0x0]
800049da:	16 98       	mov	r8,r11
800049dc:	fa e9 00 00 	st.d	sp[0],r8
800049e0:	ca e8       	rjmp	80004b3c <_vfprintf_r+0x724>
800049e2:	ed b5 00 04 	bld	r5,0x4
800049e6:	c1 71       	brne	80004a14 <_vfprintf_r+0x5fc>
800049e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800049ec:	40 3e       	lddsp	lr,sp[0xc]
800049ee:	58 0e       	cp.w	lr,0
800049f0:	c0 80       	breq	80004a00 <_vfprintf_r+0x5e8>
800049f2:	10 36       	cp.w	r6,r8
800049f4:	c6 94       	brge	80004ac6 <_vfprintf_r+0x6ae>
800049f6:	fa cc f9 44 	sub	r12,sp,-1724
800049fa:	f8 06 00 36 	add	r6,r12,r6<<0x3
800049fe:	c8 28       	rjmp	80004b02 <_vfprintf_r+0x6ea>
80004a00:	ee ca ff ff 	sub	r10,r7,-1
80004a04:	10 37       	cp.w	r7,r8
80004a06:	e0 84 00 81 	brge	80004b08 <_vfprintf_r+0x6f0>
80004a0a:	fa cb f9 44 	sub	r11,sp,-1724
80004a0e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004a12:	c7 78       	rjmp	80004b00 <_vfprintf_r+0x6e8>
80004a14:	ed b5 00 06 	bld	r5,0x6
80004a18:	c4 b1       	brne	80004aae <_vfprintf_r+0x696>
80004a1a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004a1e:	40 3c       	lddsp	r12,sp[0xc]
80004a20:	58 0c       	cp.w	r12,0
80004a22:	c1 d0       	breq	80004a5c <_vfprintf_r+0x644>
80004a24:	10 36       	cp.w	r6,r8
80004a26:	c0 64       	brge	80004a32 <_vfprintf_r+0x61a>
80004a28:	fa cb f9 44 	sub	r11,sp,-1724
80004a2c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004a30:	c1 f8       	rjmp	80004a6e <_vfprintf_r+0x656>
80004a32:	fa c8 f9 50 	sub	r8,sp,-1712
80004a36:	1a d8       	st.w	--sp,r8
80004a38:	fa c8 fa b8 	sub	r8,sp,-1352
80004a3c:	1a d8       	st.w	--sp,r8
80004a3e:	fa c8 fb b4 	sub	r8,sp,-1100
80004a42:	1a d8       	st.w	--sp,r8
80004a44:	fa c8 f9 40 	sub	r8,sp,-1728
80004a48:	fa c9 ff b4 	sub	r9,sp,-76
80004a4c:	04 9a       	mov	r10,r2
80004a4e:	0c 9b       	mov	r11,r6
80004a50:	08 9c       	mov	r12,r4
80004a52:	fe b0 fb 4b 	rcall	800040e8 <get_arg>
80004a56:	2f dd       	sub	sp,-12
80004a58:	98 18       	ld.sh	r8,r12[0x2]
80004a5a:	c2 68       	rjmp	80004aa6 <_vfprintf_r+0x68e>
80004a5c:	ee ca ff ff 	sub	r10,r7,-1
80004a60:	10 37       	cp.w	r7,r8
80004a62:	c0 94       	brge	80004a74 <_vfprintf_r+0x65c>
80004a64:	fa c9 f9 44 	sub	r9,sp,-1724
80004a68:	14 97       	mov	r7,r10
80004a6a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004a6e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004a72:	c1 a8       	rjmp	80004aa6 <_vfprintf_r+0x68e>
80004a74:	41 09       	lddsp	r9,sp[0x40]
80004a76:	59 f8       	cp.w	r8,31
80004a78:	e0 89 00 13 	brgt	80004a9e <_vfprintf_r+0x686>
80004a7c:	f2 cb ff fc 	sub	r11,r9,-4
80004a80:	51 0b       	stdsp	sp[0x40],r11
80004a82:	72 09       	ld.w	r9,r9[0x0]
80004a84:	fa c6 f9 44 	sub	r6,sp,-1724
80004a88:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004a8c:	2f f8       	sub	r8,-1
80004a8e:	f7 49 fd 88 	st.w	r11[-632],r9
80004a92:	fb 48 06 b4 	st.w	sp[1716],r8
80004a96:	14 97       	mov	r7,r10
80004a98:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004a9c:	c0 58       	rjmp	80004aa6 <_vfprintf_r+0x68e>
80004a9e:	92 18       	ld.sh	r8,r9[0x2]
80004aa0:	14 97       	mov	r7,r10
80004aa2:	2f c9       	sub	r9,-4
80004aa4:	51 09       	stdsp	sp[0x40],r9
80004aa6:	50 18       	stdsp	sp[0x4],r8
80004aa8:	bf 58       	asr	r8,0x1f
80004aaa:	50 08       	stdsp	sp[0x0],r8
80004aac:	c4 88       	rjmp	80004b3c <_vfprintf_r+0x724>
80004aae:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ab2:	40 3c       	lddsp	r12,sp[0xc]
80004ab4:	58 0c       	cp.w	r12,0
80004ab6:	c1 d0       	breq	80004af0 <_vfprintf_r+0x6d8>
80004ab8:	10 36       	cp.w	r6,r8
80004aba:	c0 64       	brge	80004ac6 <_vfprintf_r+0x6ae>
80004abc:	fa cb f9 44 	sub	r11,sp,-1724
80004ac0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ac4:	c1 f8       	rjmp	80004b02 <_vfprintf_r+0x6ea>
80004ac6:	fa c8 f9 50 	sub	r8,sp,-1712
80004aca:	1a d8       	st.w	--sp,r8
80004acc:	fa c8 fa b8 	sub	r8,sp,-1352
80004ad0:	0c 9b       	mov	r11,r6
80004ad2:	1a d8       	st.w	--sp,r8
80004ad4:	fa c8 fb b4 	sub	r8,sp,-1100
80004ad8:	04 9a       	mov	r10,r2
80004ada:	1a d8       	st.w	--sp,r8
80004adc:	08 9c       	mov	r12,r4
80004ade:	fa c8 f9 40 	sub	r8,sp,-1728
80004ae2:	fa c9 ff b4 	sub	r9,sp,-76
80004ae6:	fe b0 fb 01 	rcall	800040e8 <get_arg>
80004aea:	2f dd       	sub	sp,-12
80004aec:	78 0b       	ld.w	r11,r12[0x0]
80004aee:	c2 48       	rjmp	80004b36 <_vfprintf_r+0x71e>
80004af0:	ee ca ff ff 	sub	r10,r7,-1
80004af4:	10 37       	cp.w	r7,r8
80004af6:	c0 94       	brge	80004b08 <_vfprintf_r+0x6f0>
80004af8:	fa c9 f9 44 	sub	r9,sp,-1724
80004afc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004b00:	14 97       	mov	r7,r10
80004b02:	ec fb fd 88 	ld.w	r11,r6[-632]
80004b06:	c1 88       	rjmp	80004b36 <_vfprintf_r+0x71e>
80004b08:	41 09       	lddsp	r9,sp[0x40]
80004b0a:	59 f8       	cp.w	r8,31
80004b0c:	e0 89 00 11 	brgt	80004b2e <_vfprintf_r+0x716>
80004b10:	f2 cb ff fc 	sub	r11,r9,-4
80004b14:	51 0b       	stdsp	sp[0x40],r11
80004b16:	fa c6 f9 44 	sub	r6,sp,-1724
80004b1a:	72 0b       	ld.w	r11,r9[0x0]
80004b1c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004b20:	f3 4b fd 88 	st.w	r9[-632],r11
80004b24:	2f f8       	sub	r8,-1
80004b26:	14 97       	mov	r7,r10
80004b28:	fb 48 06 b4 	st.w	sp[1716],r8
80004b2c:	c0 58       	rjmp	80004b36 <_vfprintf_r+0x71e>
80004b2e:	72 0b       	ld.w	r11,r9[0x0]
80004b30:	14 97       	mov	r7,r10
80004b32:	2f c9       	sub	r9,-4
80004b34:	51 09       	stdsp	sp[0x40],r9
80004b36:	50 1b       	stdsp	sp[0x4],r11
80004b38:	bf 5b       	asr	r11,0x1f
80004b3a:	50 0b       	stdsp	sp[0x0],r11
80004b3c:	fa ea 00 00 	ld.d	r10,sp[0]
80004b40:	58 0a       	cp.w	r10,0
80004b42:	5c 2b       	cpc	r11
80004b44:	c0 e4       	brge	80004b60 <_vfprintf_r+0x748>
80004b46:	30 08       	mov	r8,0
80004b48:	fa ea 00 00 	ld.d	r10,sp[0]
80004b4c:	30 09       	mov	r9,0
80004b4e:	f0 0a 01 0a 	sub	r10,r8,r10
80004b52:	f2 0b 01 4b 	sbc	r11,r9,r11
80004b56:	32 d8       	mov	r8,45
80004b58:	fa eb 00 00 	st.d	sp[0],r10
80004b5c:	fb 68 06 bb 	st.b	sp[1723],r8
80004b60:	30 18       	mov	r8,1
80004b62:	e0 8f 06 fa 	bral	80005956 <_vfprintf_r+0x153e>
80004b66:	50 a7       	stdsp	sp[0x28],r7
80004b68:	50 80       	stdsp	sp[0x20],r0
80004b6a:	0c 97       	mov	r7,r6
80004b6c:	04 94       	mov	r4,r2
80004b6e:	06 96       	mov	r6,r3
80004b70:	02 92       	mov	r2,r1
80004b72:	40 93       	lddsp	r3,sp[0x24]
80004b74:	10 90       	mov	r0,r8
80004b76:	40 41       	lddsp	r1,sp[0x10]
80004b78:	0e 99       	mov	r9,r7
80004b7a:	ed b5 00 03 	bld	r5,0x3
80004b7e:	c4 11       	brne	80004c00 <_vfprintf_r+0x7e8>
80004b80:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004b84:	40 3a       	lddsp	r10,sp[0xc]
80004b86:	58 0a       	cp.w	r10,0
80004b88:	c1 90       	breq	80004bba <_vfprintf_r+0x7a2>
80004b8a:	10 36       	cp.w	r6,r8
80004b8c:	c6 45       	brlt	80004c54 <_vfprintf_r+0x83c>
80004b8e:	fa c8 f9 50 	sub	r8,sp,-1712
80004b92:	1a d8       	st.w	--sp,r8
80004b94:	fa c8 fa b8 	sub	r8,sp,-1352
80004b98:	1a d8       	st.w	--sp,r8
80004b9a:	fa c8 fb b4 	sub	r8,sp,-1100
80004b9e:	0c 9b       	mov	r11,r6
80004ba0:	1a d8       	st.w	--sp,r8
80004ba2:	04 9a       	mov	r10,r2
80004ba4:	fa c8 f9 40 	sub	r8,sp,-1728
80004ba8:	fa c9 ff b4 	sub	r9,sp,-76
80004bac:	08 9c       	mov	r12,r4
80004bae:	fe b0 fa 9d 	rcall	800040e8 <get_arg>
80004bb2:	2f dd       	sub	sp,-12
80004bb4:	78 16       	ld.w	r6,r12[0x4]
80004bb6:	50 76       	stdsp	sp[0x1c],r6
80004bb8:	c4 88       	rjmp	80004c48 <_vfprintf_r+0x830>
80004bba:	2f f7       	sub	r7,-1
80004bbc:	10 39       	cp.w	r9,r8
80004bbe:	c0 c4       	brge	80004bd6 <_vfprintf_r+0x7be>
80004bc0:	fa ce f9 44 	sub	lr,sp,-1724
80004bc4:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004bc8:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004bcc:	50 7c       	stdsp	sp[0x1c],r12
80004bce:	ec f6 fd 88 	ld.w	r6,r6[-632]
80004bd2:	50 56       	stdsp	sp[0x14],r6
80004bd4:	c6 68       	rjmp	80004ca0 <_vfprintf_r+0x888>
80004bd6:	41 09       	lddsp	r9,sp[0x40]
80004bd8:	59 f8       	cp.w	r8,31
80004bda:	e0 89 00 10 	brgt	80004bfa <_vfprintf_r+0x7e2>
80004bde:	f2 ca ff f8 	sub	r10,r9,-8
80004be2:	72 1b       	ld.w	r11,r9[0x4]
80004be4:	51 0a       	stdsp	sp[0x40],r10
80004be6:	72 09       	ld.w	r9,r9[0x0]
80004be8:	fa ca f9 44 	sub	r10,sp,-1724
80004bec:	50 7b       	stdsp	sp[0x1c],r11
80004bee:	50 59       	stdsp	sp[0x14],r9
80004bf0:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004bf4:	40 5b       	lddsp	r11,sp[0x14]
80004bf6:	40 7a       	lddsp	r10,sp[0x1c]
80004bf8:	c4 78       	rjmp	80004c86 <_vfprintf_r+0x86e>
80004bfa:	72 18       	ld.w	r8,r9[0x4]
80004bfc:	50 78       	stdsp	sp[0x1c],r8
80004bfe:	c4 c8       	rjmp	80004c96 <_vfprintf_r+0x87e>
80004c00:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004c04:	40 3e       	lddsp	lr,sp[0xc]
80004c06:	58 0e       	cp.w	lr,0
80004c08:	c2 30       	breq	80004c4e <_vfprintf_r+0x836>
80004c0a:	10 36       	cp.w	r6,r8
80004c0c:	c0 94       	brge	80004c1e <_vfprintf_r+0x806>
80004c0e:	fa cc f9 44 	sub	r12,sp,-1724
80004c12:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004c16:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004c1a:	50 7b       	stdsp	sp[0x1c],r11
80004c1c:	cd 9b       	rjmp	80004bce <_vfprintf_r+0x7b6>
80004c1e:	fa c8 f9 50 	sub	r8,sp,-1712
80004c22:	1a d8       	st.w	--sp,r8
80004c24:	fa c8 fa b8 	sub	r8,sp,-1352
80004c28:	04 9a       	mov	r10,r2
80004c2a:	1a d8       	st.w	--sp,r8
80004c2c:	fa c8 fb b4 	sub	r8,sp,-1100
80004c30:	0c 9b       	mov	r11,r6
80004c32:	1a d8       	st.w	--sp,r8
80004c34:	08 9c       	mov	r12,r4
80004c36:	fa c8 f9 40 	sub	r8,sp,-1728
80004c3a:	fa c9 ff b4 	sub	r9,sp,-76
80004c3e:	fe b0 fa 55 	rcall	800040e8 <get_arg>
80004c42:	2f dd       	sub	sp,-12
80004c44:	78 1a       	ld.w	r10,r12[0x4]
80004c46:	50 7a       	stdsp	sp[0x1c],r10
80004c48:	78 0c       	ld.w	r12,r12[0x0]
80004c4a:	50 5c       	stdsp	sp[0x14],r12
80004c4c:	c2 a8       	rjmp	80004ca0 <_vfprintf_r+0x888>
80004c4e:	2f f7       	sub	r7,-1
80004c50:	10 39       	cp.w	r9,r8
80004c52:	c0 94       	brge	80004c64 <_vfprintf_r+0x84c>
80004c54:	fa c9 f9 44 	sub	r9,sp,-1724
80004c58:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004c5c:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80004c60:	50 78       	stdsp	sp[0x1c],r8
80004c62:	cb 6b       	rjmp	80004bce <_vfprintf_r+0x7b6>
80004c64:	41 09       	lddsp	r9,sp[0x40]
80004c66:	59 f8       	cp.w	r8,31
80004c68:	e0 89 00 15 	brgt	80004c92 <_vfprintf_r+0x87a>
80004c6c:	f2 ca ff f8 	sub	r10,r9,-8
80004c70:	72 16       	ld.w	r6,r9[0x4]
80004c72:	72 09       	ld.w	r9,r9[0x0]
80004c74:	51 0a       	stdsp	sp[0x40],r10
80004c76:	50 59       	stdsp	sp[0x14],r9
80004c78:	fa ce f9 44 	sub	lr,sp,-1724
80004c7c:	50 76       	stdsp	sp[0x1c],r6
80004c7e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80004c82:	40 5b       	lddsp	r11,sp[0x14]
80004c84:	0c 9a       	mov	r10,r6
80004c86:	f2 eb fd 88 	st.d	r9[-632],r10
80004c8a:	2f f8       	sub	r8,-1
80004c8c:	fb 48 06 b4 	st.w	sp[1716],r8
80004c90:	c0 88       	rjmp	80004ca0 <_vfprintf_r+0x888>
80004c92:	72 1c       	ld.w	r12,r9[0x4]
80004c94:	50 7c       	stdsp	sp[0x1c],r12
80004c96:	f2 c8 ff f8 	sub	r8,r9,-8
80004c9a:	51 08       	stdsp	sp[0x40],r8
80004c9c:	72 09       	ld.w	r9,r9[0x0]
80004c9e:	50 59       	stdsp	sp[0x14],r9
80004ca0:	40 5b       	lddsp	r11,sp[0x14]
80004ca2:	40 7a       	lddsp	r10,sp[0x1c]
80004ca4:	e0 a0 1c de 	rcall	80008660 <__isinfd>
80004ca8:	18 96       	mov	r6,r12
80004caa:	c1 70       	breq	80004cd8 <_vfprintf_r+0x8c0>
80004cac:	30 08       	mov	r8,0
80004cae:	30 09       	mov	r9,0
80004cb0:	40 5b       	lddsp	r11,sp[0x14]
80004cb2:	40 7a       	lddsp	r10,sp[0x1c]
80004cb4:	e0 a0 20 6e 	rcall	80008d90 <__avr32_f64_cmp_lt>
80004cb8:	c0 40       	breq	80004cc0 <_vfprintf_r+0x8a8>
80004cba:	32 d8       	mov	r8,45
80004cbc:	fb 68 06 bb 	st.b	sp[1723],r8
80004cc0:	fe c8 b0 90 	sub	r8,pc,-20336
80004cc4:	fe c6 b0 90 	sub	r6,pc,-20336
80004cc8:	a7 d5       	cbr	r5,0x7
80004cca:	e0 40 00 47 	cp.w	r0,71
80004cce:	f0 06 17 a0 	movle	r6,r8
80004cd2:	30 32       	mov	r2,3
80004cd4:	e0 8f 06 ce 	bral	80005a70 <_vfprintf_r+0x1658>
80004cd8:	40 5b       	lddsp	r11,sp[0x14]
80004cda:	40 7a       	lddsp	r10,sp[0x1c]
80004cdc:	e0 a0 1c d7 	rcall	8000868a <__isnand>
80004ce0:	c0 e0       	breq	80004cfc <_vfprintf_r+0x8e4>
80004ce2:	50 26       	stdsp	sp[0x8],r6
80004ce4:	fe c8 b0 ac 	sub	r8,pc,-20308
80004ce8:	fe c6 b0 ac 	sub	r6,pc,-20308
80004cec:	a7 d5       	cbr	r5,0x7
80004cee:	e0 40 00 47 	cp.w	r0,71
80004cf2:	f0 06 17 a0 	movle	r6,r8
80004cf6:	30 32       	mov	r2,3
80004cf8:	e0 8f 06 c2 	bral	80005a7c <_vfprintf_r+0x1664>
80004cfc:	40 2a       	lddsp	r10,sp[0x8]
80004cfe:	5b fa       	cp.w	r10,-1
80004d00:	c0 41       	brne	80004d08 <_vfprintf_r+0x8f0>
80004d02:	30 69       	mov	r9,6
80004d04:	50 29       	stdsp	sp[0x8],r9
80004d06:	c1 18       	rjmp	80004d28 <_vfprintf_r+0x910>
80004d08:	e0 40 00 47 	cp.w	r0,71
80004d0c:	5f 09       	sreq	r9
80004d0e:	e0 40 00 67 	cp.w	r0,103
80004d12:	5f 08       	sreq	r8
80004d14:	f3 e8 10 08 	or	r8,r9,r8
80004d18:	f8 08 18 00 	cp.b	r8,r12
80004d1c:	c0 60       	breq	80004d28 <_vfprintf_r+0x910>
80004d1e:	40 28       	lddsp	r8,sp[0x8]
80004d20:	58 08       	cp.w	r8,0
80004d22:	f9 b8 00 01 	moveq	r8,1
80004d26:	50 28       	stdsp	sp[0x8],r8
80004d28:	40 78       	lddsp	r8,sp[0x1c]
80004d2a:	40 59       	lddsp	r9,sp[0x14]
80004d2c:	fa e9 06 94 	st.d	sp[1684],r8
80004d30:	a9 a5       	sbr	r5,0x8
80004d32:	fa f8 06 94 	ld.w	r8,sp[1684]
80004d36:	58 08       	cp.w	r8,0
80004d38:	c0 65       	brlt	80004d44 <_vfprintf_r+0x92c>
80004d3a:	40 5e       	lddsp	lr,sp[0x14]
80004d3c:	30 0c       	mov	r12,0
80004d3e:	50 6e       	stdsp	sp[0x18],lr
80004d40:	50 9c       	stdsp	sp[0x24],r12
80004d42:	c0 78       	rjmp	80004d50 <_vfprintf_r+0x938>
80004d44:	40 5b       	lddsp	r11,sp[0x14]
80004d46:	32 da       	mov	r10,45
80004d48:	ee 1b 80 00 	eorh	r11,0x8000
80004d4c:	50 9a       	stdsp	sp[0x24],r10
80004d4e:	50 6b       	stdsp	sp[0x18],r11
80004d50:	e0 40 00 46 	cp.w	r0,70
80004d54:	5f 09       	sreq	r9
80004d56:	e0 40 00 66 	cp.w	r0,102
80004d5a:	5f 08       	sreq	r8
80004d5c:	f3 e8 10 08 	or	r8,r9,r8
80004d60:	50 48       	stdsp	sp[0x10],r8
80004d62:	c0 40       	breq	80004d6a <_vfprintf_r+0x952>
80004d64:	40 22       	lddsp	r2,sp[0x8]
80004d66:	30 39       	mov	r9,3
80004d68:	c1 08       	rjmp	80004d88 <_vfprintf_r+0x970>
80004d6a:	e0 40 00 45 	cp.w	r0,69
80004d6e:	5f 09       	sreq	r9
80004d70:	e0 40 00 65 	cp.w	r0,101
80004d74:	5f 08       	sreq	r8
80004d76:	40 22       	lddsp	r2,sp[0x8]
80004d78:	10 49       	or	r9,r8
80004d7a:	2f f2       	sub	r2,-1
80004d7c:	40 46       	lddsp	r6,sp[0x10]
80004d7e:	ec 09 18 00 	cp.b	r9,r6
80004d82:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004d86:	30 29       	mov	r9,2
80004d88:	fa c8 f9 5c 	sub	r8,sp,-1700
80004d8c:	1a d8       	st.w	--sp,r8
80004d8e:	fa c8 f9 54 	sub	r8,sp,-1708
80004d92:	1a d8       	st.w	--sp,r8
80004d94:	fa c8 f9 4c 	sub	r8,sp,-1716
80004d98:	08 9c       	mov	r12,r4
80004d9a:	1a d8       	st.w	--sp,r8
80004d9c:	04 98       	mov	r8,r2
80004d9e:	40 9b       	lddsp	r11,sp[0x24]
80004da0:	40 aa       	lddsp	r10,sp[0x28]
80004da2:	e0 a0 0b c3 	rcall	80006528 <_dtoa_r>
80004da6:	e0 40 00 47 	cp.w	r0,71
80004daa:	5f 19       	srne	r9
80004dac:	e0 40 00 67 	cp.w	r0,103
80004db0:	5f 18       	srne	r8
80004db2:	18 96       	mov	r6,r12
80004db4:	2f dd       	sub	sp,-12
80004db6:	f3 e8 00 08 	and	r8,r9,r8
80004dba:	c0 41       	brne	80004dc2 <_vfprintf_r+0x9aa>
80004dbc:	ed b5 00 00 	bld	r5,0x0
80004dc0:	c3 01       	brne	80004e20 <_vfprintf_r+0xa08>
80004dc2:	ec 02 00 0e 	add	lr,r6,r2
80004dc6:	50 3e       	stdsp	sp[0xc],lr
80004dc8:	40 4c       	lddsp	r12,sp[0x10]
80004dca:	58 0c       	cp.w	r12,0
80004dcc:	c1 50       	breq	80004df6 <_vfprintf_r+0x9de>
80004dce:	0d 89       	ld.ub	r9,r6[0x0]
80004dd0:	33 08       	mov	r8,48
80004dd2:	f0 09 18 00 	cp.b	r9,r8
80004dd6:	c0 b1       	brne	80004dec <_vfprintf_r+0x9d4>
80004dd8:	30 08       	mov	r8,0
80004dda:	30 09       	mov	r9,0
80004ddc:	40 6b       	lddsp	r11,sp[0x18]
80004dde:	40 7a       	lddsp	r10,sp[0x1c]
80004de0:	e0 a0 1f 91 	rcall	80008d02 <__avr32_f64_cmp_eq>
80004de4:	fb b2 00 01 	rsubeq	r2,1
80004de8:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80004dec:	40 3b       	lddsp	r11,sp[0xc]
80004dee:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004df2:	10 0b       	add	r11,r8
80004df4:	50 3b       	stdsp	sp[0xc],r11
80004df6:	40 6b       	lddsp	r11,sp[0x18]
80004df8:	30 08       	mov	r8,0
80004dfa:	30 09       	mov	r9,0
80004dfc:	40 7a       	lddsp	r10,sp[0x1c]
80004dfe:	e0 a0 1f 82 	rcall	80008d02 <__avr32_f64_cmp_eq>
80004e02:	c0 90       	breq	80004e14 <_vfprintf_r+0x9fc>
80004e04:	40 3a       	lddsp	r10,sp[0xc]
80004e06:	fb 4a 06 a4 	st.w	sp[1700],r10
80004e0a:	c0 58       	rjmp	80004e14 <_vfprintf_r+0x9fc>
80004e0c:	10 c9       	st.b	r8++,r9
80004e0e:	fb 48 06 a4 	st.w	sp[1700],r8
80004e12:	c0 28       	rjmp	80004e16 <_vfprintf_r+0x9fe>
80004e14:	33 09       	mov	r9,48
80004e16:	fa f8 06 a4 	ld.w	r8,sp[1700]
80004e1a:	40 3e       	lddsp	lr,sp[0xc]
80004e1c:	1c 38       	cp.w	r8,lr
80004e1e:	cf 73       	brcs	80004e0c <_vfprintf_r+0x9f4>
80004e20:	e0 40 00 47 	cp.w	r0,71
80004e24:	5f 09       	sreq	r9
80004e26:	e0 40 00 67 	cp.w	r0,103
80004e2a:	5f 08       	sreq	r8
80004e2c:	f3 e8 10 08 	or	r8,r9,r8
80004e30:	fa f9 06 a4 	ld.w	r9,sp[1700]
80004e34:	0c 19       	sub	r9,r6
80004e36:	50 69       	stdsp	sp[0x18],r9
80004e38:	58 08       	cp.w	r8,0
80004e3a:	c0 b0       	breq	80004e50 <_vfprintf_r+0xa38>
80004e3c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004e40:	5b d8       	cp.w	r8,-3
80004e42:	c0 55       	brlt	80004e4c <_vfprintf_r+0xa34>
80004e44:	40 2c       	lddsp	r12,sp[0x8]
80004e46:	18 38       	cp.w	r8,r12
80004e48:	e0 8a 00 6a 	brle	80004f1c <_vfprintf_r+0xb04>
80004e4c:	20 20       	sub	r0,2
80004e4e:	c0 58       	rjmp	80004e58 <_vfprintf_r+0xa40>
80004e50:	e0 40 00 65 	cp.w	r0,101
80004e54:	e0 89 00 46 	brgt	80004ee0 <_vfprintf_r+0xac8>
80004e58:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004e5c:	fb 60 06 9c 	st.b	sp[1692],r0
80004e60:	20 1b       	sub	r11,1
80004e62:	fb 4b 06 ac 	st.w	sp[1708],r11
80004e66:	c0 47       	brpl	80004e6e <_vfprintf_r+0xa56>
80004e68:	5c 3b       	neg	r11
80004e6a:	32 d8       	mov	r8,45
80004e6c:	c0 28       	rjmp	80004e70 <_vfprintf_r+0xa58>
80004e6e:	32 b8       	mov	r8,43
80004e70:	fb 68 06 9d 	st.b	sp[1693],r8
80004e74:	58 9b       	cp.w	r11,9
80004e76:	e0 8a 00 1d 	brle	80004eb0 <_vfprintf_r+0xa98>
80004e7a:	fa c9 fa 35 	sub	r9,sp,-1483
80004e7e:	30 aa       	mov	r10,10
80004e80:	12 98       	mov	r8,r9
80004e82:	0e 9c       	mov	r12,r7
80004e84:	0c 92       	mov	r2,r6
80004e86:	f6 0a 0c 06 	divs	r6,r11,r10
80004e8a:	0e 9b       	mov	r11,r7
80004e8c:	2d 0b       	sub	r11,-48
80004e8e:	10 fb       	st.b	--r8,r11
80004e90:	0c 9b       	mov	r11,r6
80004e92:	58 96       	cp.w	r6,9
80004e94:	fe 99 ff f9 	brgt	80004e86 <_vfprintf_r+0xa6e>
80004e98:	2d 0b       	sub	r11,-48
80004e9a:	18 97       	mov	r7,r12
80004e9c:	04 96       	mov	r6,r2
80004e9e:	10 fb       	st.b	--r8,r11
80004ea0:	fa ca f9 62 	sub	r10,sp,-1694
80004ea4:	c0 38       	rjmp	80004eaa <_vfprintf_r+0xa92>
80004ea6:	11 3b       	ld.ub	r11,r8++
80004ea8:	14 cb       	st.b	r10++,r11
80004eaa:	12 38       	cp.w	r8,r9
80004eac:	cf d3       	brcs	80004ea6 <_vfprintf_r+0xa8e>
80004eae:	c0 98       	rjmp	80004ec0 <_vfprintf_r+0xaa8>
80004eb0:	2d 0b       	sub	r11,-48
80004eb2:	33 08       	mov	r8,48
80004eb4:	fb 6b 06 9f 	st.b	sp[1695],r11
80004eb8:	fb 68 06 9e 	st.b	sp[1694],r8
80004ebc:	fa ca f9 60 	sub	r10,sp,-1696
80004ec0:	fa c8 f9 64 	sub	r8,sp,-1692
80004ec4:	f4 08 01 08 	sub	r8,r10,r8
80004ec8:	50 e8       	stdsp	sp[0x38],r8
80004eca:	10 92       	mov	r2,r8
80004ecc:	40 6b       	lddsp	r11,sp[0x18]
80004ece:	16 02       	add	r2,r11
80004ed0:	58 1b       	cp.w	r11,1
80004ed2:	e0 89 00 05 	brgt	80004edc <_vfprintf_r+0xac4>
80004ed6:	ed b5 00 00 	bld	r5,0x0
80004eda:	c3 51       	brne	80004f44 <_vfprintf_r+0xb2c>
80004edc:	2f f2       	sub	r2,-1
80004ede:	c3 38       	rjmp	80004f44 <_vfprintf_r+0xb2c>
80004ee0:	e0 40 00 66 	cp.w	r0,102
80004ee4:	c1 c1       	brne	80004f1c <_vfprintf_r+0xb04>
80004ee6:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004eea:	58 02       	cp.w	r2,0
80004eec:	e0 8a 00 0c 	brle	80004f04 <_vfprintf_r+0xaec>
80004ef0:	40 2a       	lddsp	r10,sp[0x8]
80004ef2:	58 0a       	cp.w	r10,0
80004ef4:	c0 41       	brne	80004efc <_vfprintf_r+0xae4>
80004ef6:	ed b5 00 00 	bld	r5,0x0
80004efa:	c2 51       	brne	80004f44 <_vfprintf_r+0xb2c>
80004efc:	2f f2       	sub	r2,-1
80004efe:	40 29       	lddsp	r9,sp[0x8]
80004f00:	12 02       	add	r2,r9
80004f02:	c0 b8       	rjmp	80004f18 <_vfprintf_r+0xb00>
80004f04:	40 28       	lddsp	r8,sp[0x8]
80004f06:	58 08       	cp.w	r8,0
80004f08:	c0 61       	brne	80004f14 <_vfprintf_r+0xafc>
80004f0a:	ed b5 00 00 	bld	r5,0x0
80004f0e:	c0 30       	breq	80004f14 <_vfprintf_r+0xafc>
80004f10:	30 12       	mov	r2,1
80004f12:	c1 98       	rjmp	80004f44 <_vfprintf_r+0xb2c>
80004f14:	40 22       	lddsp	r2,sp[0x8]
80004f16:	2f e2       	sub	r2,-2
80004f18:	36 60       	mov	r0,102
80004f1a:	c1 58       	rjmp	80004f44 <_vfprintf_r+0xb2c>
80004f1c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004f20:	40 6e       	lddsp	lr,sp[0x18]
80004f22:	1c 32       	cp.w	r2,lr
80004f24:	c0 65       	brlt	80004f30 <_vfprintf_r+0xb18>
80004f26:	ed b5 00 00 	bld	r5,0x0
80004f2a:	f7 b2 00 ff 	subeq	r2,-1
80004f2e:	c0 a8       	rjmp	80004f42 <_vfprintf_r+0xb2a>
80004f30:	e4 08 11 02 	rsub	r8,r2,2
80004f34:	40 6c       	lddsp	r12,sp[0x18]
80004f36:	58 02       	cp.w	r2,0
80004f38:	f0 02 17 a0 	movle	r2,r8
80004f3c:	f9 b2 09 01 	movgt	r2,1
80004f40:	18 02       	add	r2,r12
80004f42:	36 70       	mov	r0,103
80004f44:	40 9b       	lddsp	r11,sp[0x24]
80004f46:	58 0b       	cp.w	r11,0
80004f48:	e0 80 05 94 	breq	80005a70 <_vfprintf_r+0x1658>
80004f4c:	32 d8       	mov	r8,45
80004f4e:	fb 68 06 bb 	st.b	sp[1723],r8
80004f52:	e0 8f 05 93 	bral	80005a78 <_vfprintf_r+0x1660>
80004f56:	50 a7       	stdsp	sp[0x28],r7
80004f58:	04 94       	mov	r4,r2
80004f5a:	0c 97       	mov	r7,r6
80004f5c:	02 92       	mov	r2,r1
80004f5e:	06 96       	mov	r6,r3
80004f60:	40 41       	lddsp	r1,sp[0x10]
80004f62:	40 93       	lddsp	r3,sp[0x24]
80004f64:	0e 99       	mov	r9,r7
80004f66:	ed b5 00 05 	bld	r5,0x5
80004f6a:	c4 81       	brne	80004ffa <_vfprintf_r+0xbe2>
80004f6c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f70:	40 3e       	lddsp	lr,sp[0xc]
80004f72:	58 0e       	cp.w	lr,0
80004f74:	c1 d0       	breq	80004fae <_vfprintf_r+0xb96>
80004f76:	10 36       	cp.w	r6,r8
80004f78:	c0 64       	brge	80004f84 <_vfprintf_r+0xb6c>
80004f7a:	fa cc f9 44 	sub	r12,sp,-1724
80004f7e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004f82:	c1 d8       	rjmp	80004fbc <_vfprintf_r+0xba4>
80004f84:	fa c8 f9 50 	sub	r8,sp,-1712
80004f88:	1a d8       	st.w	--sp,r8
80004f8a:	fa c8 fa b8 	sub	r8,sp,-1352
80004f8e:	04 9a       	mov	r10,r2
80004f90:	1a d8       	st.w	--sp,r8
80004f92:	fa c8 fb b4 	sub	r8,sp,-1100
80004f96:	0c 9b       	mov	r11,r6
80004f98:	1a d8       	st.w	--sp,r8
80004f9a:	08 9c       	mov	r12,r4
80004f9c:	fa c8 f9 40 	sub	r8,sp,-1728
80004fa0:	fa c9 ff b4 	sub	r9,sp,-76
80004fa4:	fe b0 f8 a2 	rcall	800040e8 <get_arg>
80004fa8:	2f dd       	sub	sp,-12
80004faa:	78 0a       	ld.w	r10,r12[0x0]
80004fac:	c2 08       	rjmp	80004fec <_vfprintf_r+0xbd4>
80004fae:	2f f7       	sub	r7,-1
80004fb0:	10 39       	cp.w	r9,r8
80004fb2:	c0 84       	brge	80004fc2 <_vfprintf_r+0xbaa>
80004fb4:	fa cb f9 44 	sub	r11,sp,-1724
80004fb8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004fbc:	ec fa fd 88 	ld.w	r10,r6[-632]
80004fc0:	c1 68       	rjmp	80004fec <_vfprintf_r+0xbd4>
80004fc2:	41 09       	lddsp	r9,sp[0x40]
80004fc4:	59 f8       	cp.w	r8,31
80004fc6:	e0 89 00 10 	brgt	80004fe6 <_vfprintf_r+0xbce>
80004fca:	f2 ca ff fc 	sub	r10,r9,-4
80004fce:	51 0a       	stdsp	sp[0x40],r10
80004fd0:	fa c6 f9 44 	sub	r6,sp,-1724
80004fd4:	72 0a       	ld.w	r10,r9[0x0]
80004fd6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004fda:	f3 4a fd 88 	st.w	r9[-632],r10
80004fde:	2f f8       	sub	r8,-1
80004fe0:	fb 48 06 b4 	st.w	sp[1716],r8
80004fe4:	c0 48       	rjmp	80004fec <_vfprintf_r+0xbd4>
80004fe6:	72 0a       	ld.w	r10,r9[0x0]
80004fe8:	2f c9       	sub	r9,-4
80004fea:	51 09       	stdsp	sp[0x40],r9
80004fec:	40 be       	lddsp	lr,sp[0x2c]
80004fee:	1c 98       	mov	r8,lr
80004ff0:	95 1e       	st.w	r10[0x4],lr
80004ff2:	bf 58       	asr	r8,0x1f
80004ff4:	95 08       	st.w	r10[0x0],r8
80004ff6:	fe 9f fa 9f 	bral	80004534 <_vfprintf_r+0x11c>
80004ffa:	ed b5 00 04 	bld	r5,0x4
80004ffe:	c4 80       	breq	8000508e <_vfprintf_r+0xc76>
80005000:	e2 15 00 40 	andl	r5,0x40,COH
80005004:	c4 50       	breq	8000508e <_vfprintf_r+0xc76>
80005006:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000500a:	40 3c       	lddsp	r12,sp[0xc]
8000500c:	58 0c       	cp.w	r12,0
8000500e:	c1 d0       	breq	80005048 <_vfprintf_r+0xc30>
80005010:	10 36       	cp.w	r6,r8
80005012:	c0 64       	brge	8000501e <_vfprintf_r+0xc06>
80005014:	fa cb f9 44 	sub	r11,sp,-1724
80005018:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000501c:	c1 d8       	rjmp	80005056 <_vfprintf_r+0xc3e>
8000501e:	fa c8 f9 50 	sub	r8,sp,-1712
80005022:	1a d8       	st.w	--sp,r8
80005024:	fa c8 fa b8 	sub	r8,sp,-1352
80005028:	04 9a       	mov	r10,r2
8000502a:	1a d8       	st.w	--sp,r8
8000502c:	fa c8 fb b4 	sub	r8,sp,-1100
80005030:	0c 9b       	mov	r11,r6
80005032:	1a d8       	st.w	--sp,r8
80005034:	08 9c       	mov	r12,r4
80005036:	fa c8 f9 40 	sub	r8,sp,-1728
8000503a:	fa c9 ff b4 	sub	r9,sp,-76
8000503e:	fe b0 f8 55 	rcall	800040e8 <get_arg>
80005042:	2f dd       	sub	sp,-12
80005044:	78 0a       	ld.w	r10,r12[0x0]
80005046:	c2 08       	rjmp	80005086 <_vfprintf_r+0xc6e>
80005048:	2f f7       	sub	r7,-1
8000504a:	10 39       	cp.w	r9,r8
8000504c:	c0 84       	brge	8000505c <_vfprintf_r+0xc44>
8000504e:	fa ca f9 44 	sub	r10,sp,-1724
80005052:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005056:	ec fa fd 88 	ld.w	r10,r6[-632]
8000505a:	c1 68       	rjmp	80005086 <_vfprintf_r+0xc6e>
8000505c:	41 09       	lddsp	r9,sp[0x40]
8000505e:	59 f8       	cp.w	r8,31
80005060:	e0 89 00 10 	brgt	80005080 <_vfprintf_r+0xc68>
80005064:	f2 ca ff fc 	sub	r10,r9,-4
80005068:	51 0a       	stdsp	sp[0x40],r10
8000506a:	fa c6 f9 44 	sub	r6,sp,-1724
8000506e:	72 0a       	ld.w	r10,r9[0x0]
80005070:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005074:	f3 4a fd 88 	st.w	r9[-632],r10
80005078:	2f f8       	sub	r8,-1
8000507a:	fb 48 06 b4 	st.w	sp[1716],r8
8000507e:	c0 48       	rjmp	80005086 <_vfprintf_r+0xc6e>
80005080:	72 0a       	ld.w	r10,r9[0x0]
80005082:	2f c9       	sub	r9,-4
80005084:	51 09       	stdsp	sp[0x40],r9
80005086:	40 be       	lddsp	lr,sp[0x2c]
80005088:	b4 0e       	st.h	r10[0x0],lr
8000508a:	fe 9f fa 55 	bral	80004534 <_vfprintf_r+0x11c>
8000508e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005092:	40 3c       	lddsp	r12,sp[0xc]
80005094:	58 0c       	cp.w	r12,0
80005096:	c1 d0       	breq	800050d0 <_vfprintf_r+0xcb8>
80005098:	10 36       	cp.w	r6,r8
8000509a:	c0 64       	brge	800050a6 <_vfprintf_r+0xc8e>
8000509c:	fa cb f9 44 	sub	r11,sp,-1724
800050a0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050a4:	c1 d8       	rjmp	800050de <_vfprintf_r+0xcc6>
800050a6:	fa c8 f9 50 	sub	r8,sp,-1712
800050aa:	1a d8       	st.w	--sp,r8
800050ac:	fa c8 fa b8 	sub	r8,sp,-1352
800050b0:	04 9a       	mov	r10,r2
800050b2:	1a d8       	st.w	--sp,r8
800050b4:	fa c8 fb b4 	sub	r8,sp,-1100
800050b8:	0c 9b       	mov	r11,r6
800050ba:	1a d8       	st.w	--sp,r8
800050bc:	08 9c       	mov	r12,r4
800050be:	fa c8 f9 40 	sub	r8,sp,-1728
800050c2:	fa c9 ff b4 	sub	r9,sp,-76
800050c6:	fe b0 f8 11 	rcall	800040e8 <get_arg>
800050ca:	2f dd       	sub	sp,-12
800050cc:	78 0a       	ld.w	r10,r12[0x0]
800050ce:	c2 08       	rjmp	8000510e <_vfprintf_r+0xcf6>
800050d0:	2f f7       	sub	r7,-1
800050d2:	10 39       	cp.w	r9,r8
800050d4:	c0 84       	brge	800050e4 <_vfprintf_r+0xccc>
800050d6:	fa ca f9 44 	sub	r10,sp,-1724
800050da:	f4 06 00 36 	add	r6,r10,r6<<0x3
800050de:	ec fa fd 88 	ld.w	r10,r6[-632]
800050e2:	c1 68       	rjmp	8000510e <_vfprintf_r+0xcf6>
800050e4:	41 09       	lddsp	r9,sp[0x40]
800050e6:	59 f8       	cp.w	r8,31
800050e8:	e0 89 00 10 	brgt	80005108 <_vfprintf_r+0xcf0>
800050ec:	f2 ca ff fc 	sub	r10,r9,-4
800050f0:	51 0a       	stdsp	sp[0x40],r10
800050f2:	fa c6 f9 44 	sub	r6,sp,-1724
800050f6:	72 0a       	ld.w	r10,r9[0x0]
800050f8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800050fc:	f3 4a fd 88 	st.w	r9[-632],r10
80005100:	2f f8       	sub	r8,-1
80005102:	fb 48 06 b4 	st.w	sp[1716],r8
80005106:	c0 48       	rjmp	8000510e <_vfprintf_r+0xcf6>
80005108:	72 0a       	ld.w	r10,r9[0x0]
8000510a:	2f c9       	sub	r9,-4
8000510c:	51 09       	stdsp	sp[0x40],r9
8000510e:	40 be       	lddsp	lr,sp[0x2c]
80005110:	95 0e       	st.w	r10[0x0],lr
80005112:	fe 9f fa 11 	bral	80004534 <_vfprintf_r+0x11c>
80005116:	50 a7       	stdsp	sp[0x28],r7
80005118:	50 80       	stdsp	sp[0x20],r0
8000511a:	0c 97       	mov	r7,r6
8000511c:	04 94       	mov	r4,r2
8000511e:	06 96       	mov	r6,r3
80005120:	02 92       	mov	r2,r1
80005122:	40 93       	lddsp	r3,sp[0x24]
80005124:	10 90       	mov	r0,r8
80005126:	40 41       	lddsp	r1,sp[0x10]
80005128:	a5 a5       	sbr	r5,0x4
8000512a:	c0 a8       	rjmp	8000513e <_vfprintf_r+0xd26>
8000512c:	50 a7       	stdsp	sp[0x28],r7
8000512e:	50 80       	stdsp	sp[0x20],r0
80005130:	0c 97       	mov	r7,r6
80005132:	04 94       	mov	r4,r2
80005134:	06 96       	mov	r6,r3
80005136:	02 92       	mov	r2,r1
80005138:	40 93       	lddsp	r3,sp[0x24]
8000513a:	10 90       	mov	r0,r8
8000513c:	40 41       	lddsp	r1,sp[0x10]
8000513e:	ed b5 00 05 	bld	r5,0x5
80005142:	c5 d1       	brne	800051fc <_vfprintf_r+0xde4>
80005144:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005148:	40 3c       	lddsp	r12,sp[0xc]
8000514a:	58 0c       	cp.w	r12,0
8000514c:	c2 60       	breq	80005198 <_vfprintf_r+0xd80>
8000514e:	10 36       	cp.w	r6,r8
80005150:	c0 a4       	brge	80005164 <_vfprintf_r+0xd4c>
80005152:	fa cb f9 44 	sub	r11,sp,-1724
80005156:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000515a:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000515e:	fa e9 00 00 	st.d	sp[0],r8
80005162:	c1 88       	rjmp	80005192 <_vfprintf_r+0xd7a>
80005164:	fa c8 f9 50 	sub	r8,sp,-1712
80005168:	1a d8       	st.w	--sp,r8
8000516a:	fa c8 fa b8 	sub	r8,sp,-1352
8000516e:	04 9a       	mov	r10,r2
80005170:	1a d8       	st.w	--sp,r8
80005172:	0c 9b       	mov	r11,r6
80005174:	fa c8 fb b4 	sub	r8,sp,-1100
80005178:	08 9c       	mov	r12,r4
8000517a:	1a d8       	st.w	--sp,r8
8000517c:	fa c8 f9 40 	sub	r8,sp,-1728
80005180:	fa c9 ff b4 	sub	r9,sp,-76
80005184:	fe b0 f7 b2 	rcall	800040e8 <get_arg>
80005188:	2f dd       	sub	sp,-12
8000518a:	f8 ea 00 00 	ld.d	r10,r12[0]
8000518e:	fa eb 00 00 	st.d	sp[0],r10
80005192:	30 08       	mov	r8,0
80005194:	e0 8f 03 de 	bral	80005950 <_vfprintf_r+0x1538>
80005198:	ee ca ff ff 	sub	r10,r7,-1
8000519c:	10 37       	cp.w	r7,r8
8000519e:	c0 b4       	brge	800051b4 <_vfprintf_r+0xd9c>
800051a0:	fa c9 f9 44 	sub	r9,sp,-1724
800051a4:	14 97       	mov	r7,r10
800051a6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800051aa:	ec ea fd 88 	ld.d	r10,r6[-632]
800051ae:	fa eb 00 00 	st.d	sp[0],r10
800051b2:	c1 88       	rjmp	800051e2 <_vfprintf_r+0xdca>
800051b4:	41 09       	lddsp	r9,sp[0x40]
800051b6:	59 f8       	cp.w	r8,31
800051b8:	e0 89 00 18 	brgt	800051e8 <_vfprintf_r+0xdd0>
800051bc:	f2 e6 00 00 	ld.d	r6,r9[0]
800051c0:	f2 cb ff f8 	sub	r11,r9,-8
800051c4:	fa e7 00 00 	st.d	sp[0],r6
800051c8:	51 0b       	stdsp	sp[0x40],r11
800051ca:	fa c6 f9 44 	sub	r6,sp,-1724
800051ce:	ec 08 00 39 	add	r9,r6,r8<<0x3
800051d2:	fa e6 00 00 	ld.d	r6,sp[0]
800051d6:	f2 e7 fd 88 	st.d	r9[-632],r6
800051da:	2f f8       	sub	r8,-1
800051dc:	14 97       	mov	r7,r10
800051de:	fb 48 06 b4 	st.w	sp[1716],r8
800051e2:	40 38       	lddsp	r8,sp[0xc]
800051e4:	e0 8f 03 b6 	bral	80005950 <_vfprintf_r+0x1538>
800051e8:	f2 e6 00 00 	ld.d	r6,r9[0]
800051ec:	40 38       	lddsp	r8,sp[0xc]
800051ee:	fa e7 00 00 	st.d	sp[0],r6
800051f2:	2f 89       	sub	r9,-8
800051f4:	14 97       	mov	r7,r10
800051f6:	51 09       	stdsp	sp[0x40],r9
800051f8:	e0 8f 03 ac 	bral	80005950 <_vfprintf_r+0x1538>
800051fc:	ed b5 00 04 	bld	r5,0x4
80005200:	c1 61       	brne	8000522c <_vfprintf_r+0xe14>
80005202:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005206:	40 3e       	lddsp	lr,sp[0xc]
80005208:	58 0e       	cp.w	lr,0
8000520a:	c0 80       	breq	8000521a <_vfprintf_r+0xe02>
8000520c:	10 36       	cp.w	r6,r8
8000520e:	c6 74       	brge	800052dc <_vfprintf_r+0xec4>
80005210:	fa cc f9 44 	sub	r12,sp,-1724
80005214:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005218:	c8 08       	rjmp	80005318 <_vfprintf_r+0xf00>
8000521a:	ee ca ff ff 	sub	r10,r7,-1
8000521e:	10 37       	cp.w	r7,r8
80005220:	c7 f4       	brge	8000531e <_vfprintf_r+0xf06>
80005222:	fa cb f9 44 	sub	r11,sp,-1724
80005226:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000522a:	c7 68       	rjmp	80005316 <_vfprintf_r+0xefe>
8000522c:	ed b5 00 06 	bld	r5,0x6
80005230:	c4 a1       	brne	800052c4 <_vfprintf_r+0xeac>
80005232:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005236:	40 3c       	lddsp	r12,sp[0xc]
80005238:	58 0c       	cp.w	r12,0
8000523a:	c1 d0       	breq	80005274 <_vfprintf_r+0xe5c>
8000523c:	10 36       	cp.w	r6,r8
8000523e:	c0 64       	brge	8000524a <_vfprintf_r+0xe32>
80005240:	fa cb f9 44 	sub	r11,sp,-1724
80005244:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005248:	c1 f8       	rjmp	80005286 <_vfprintf_r+0xe6e>
8000524a:	fa c8 f9 50 	sub	r8,sp,-1712
8000524e:	1a d8       	st.w	--sp,r8
80005250:	fa c8 fa b8 	sub	r8,sp,-1352
80005254:	1a d8       	st.w	--sp,r8
80005256:	fa c8 fb b4 	sub	r8,sp,-1100
8000525a:	1a d8       	st.w	--sp,r8
8000525c:	fa c8 f9 40 	sub	r8,sp,-1728
80005260:	fa c9 ff b4 	sub	r9,sp,-76
80005264:	04 9a       	mov	r10,r2
80005266:	0c 9b       	mov	r11,r6
80005268:	08 9c       	mov	r12,r4
8000526a:	fe b0 f7 3f 	rcall	800040e8 <get_arg>
8000526e:	2f dd       	sub	sp,-12
80005270:	98 18       	ld.sh	r8,r12[0x2]
80005272:	c2 68       	rjmp	800052be <_vfprintf_r+0xea6>
80005274:	ee ca ff ff 	sub	r10,r7,-1
80005278:	10 37       	cp.w	r7,r8
8000527a:	c0 94       	brge	8000528c <_vfprintf_r+0xe74>
8000527c:	fa c9 f9 44 	sub	r9,sp,-1724
80005280:	14 97       	mov	r7,r10
80005282:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005286:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000528a:	c1 a8       	rjmp	800052be <_vfprintf_r+0xea6>
8000528c:	41 09       	lddsp	r9,sp[0x40]
8000528e:	59 f8       	cp.w	r8,31
80005290:	e0 89 00 13 	brgt	800052b6 <_vfprintf_r+0xe9e>
80005294:	f2 cb ff fc 	sub	r11,r9,-4
80005298:	51 0b       	stdsp	sp[0x40],r11
8000529a:	72 09       	ld.w	r9,r9[0x0]
8000529c:	fa c6 f9 44 	sub	r6,sp,-1724
800052a0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800052a4:	2f f8       	sub	r8,-1
800052a6:	f7 49 fd 88 	st.w	r11[-632],r9
800052aa:	fb 48 06 b4 	st.w	sp[1716],r8
800052ae:	14 97       	mov	r7,r10
800052b0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800052b4:	c0 58       	rjmp	800052be <_vfprintf_r+0xea6>
800052b6:	92 18       	ld.sh	r8,r9[0x2]
800052b8:	14 97       	mov	r7,r10
800052ba:	2f c9       	sub	r9,-4
800052bc:	51 09       	stdsp	sp[0x40],r9
800052be:	5c 78       	castu.h	r8
800052c0:	50 18       	stdsp	sp[0x4],r8
800052c2:	c4 68       	rjmp	8000534e <_vfprintf_r+0xf36>
800052c4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800052c8:	40 3c       	lddsp	r12,sp[0xc]
800052ca:	58 0c       	cp.w	r12,0
800052cc:	c1 d0       	breq	80005306 <_vfprintf_r+0xeee>
800052ce:	10 36       	cp.w	r6,r8
800052d0:	c0 64       	brge	800052dc <_vfprintf_r+0xec4>
800052d2:	fa cb f9 44 	sub	r11,sp,-1724
800052d6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800052da:	c1 f8       	rjmp	80005318 <_vfprintf_r+0xf00>
800052dc:	fa c8 f9 50 	sub	r8,sp,-1712
800052e0:	1a d8       	st.w	--sp,r8
800052e2:	fa c8 fa b8 	sub	r8,sp,-1352
800052e6:	0c 9b       	mov	r11,r6
800052e8:	1a d8       	st.w	--sp,r8
800052ea:	fa c8 fb b4 	sub	r8,sp,-1100
800052ee:	04 9a       	mov	r10,r2
800052f0:	1a d8       	st.w	--sp,r8
800052f2:	08 9c       	mov	r12,r4
800052f4:	fa c8 f9 40 	sub	r8,sp,-1728
800052f8:	fa c9 ff b4 	sub	r9,sp,-76
800052fc:	fe b0 f6 f6 	rcall	800040e8 <get_arg>
80005300:	2f dd       	sub	sp,-12
80005302:	78 0b       	ld.w	r11,r12[0x0]
80005304:	c2 48       	rjmp	8000534c <_vfprintf_r+0xf34>
80005306:	ee ca ff ff 	sub	r10,r7,-1
8000530a:	10 37       	cp.w	r7,r8
8000530c:	c0 94       	brge	8000531e <_vfprintf_r+0xf06>
8000530e:	fa c9 f9 44 	sub	r9,sp,-1724
80005312:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005316:	14 97       	mov	r7,r10
80005318:	ec fb fd 88 	ld.w	r11,r6[-632]
8000531c:	c1 88       	rjmp	8000534c <_vfprintf_r+0xf34>
8000531e:	41 09       	lddsp	r9,sp[0x40]
80005320:	59 f8       	cp.w	r8,31
80005322:	e0 89 00 11 	brgt	80005344 <_vfprintf_r+0xf2c>
80005326:	f2 cb ff fc 	sub	r11,r9,-4
8000532a:	51 0b       	stdsp	sp[0x40],r11
8000532c:	fa c6 f9 44 	sub	r6,sp,-1724
80005330:	72 0b       	ld.w	r11,r9[0x0]
80005332:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005336:	f3 4b fd 88 	st.w	r9[-632],r11
8000533a:	2f f8       	sub	r8,-1
8000533c:	14 97       	mov	r7,r10
8000533e:	fb 48 06 b4 	st.w	sp[1716],r8
80005342:	c0 58       	rjmp	8000534c <_vfprintf_r+0xf34>
80005344:	72 0b       	ld.w	r11,r9[0x0]
80005346:	14 97       	mov	r7,r10
80005348:	2f c9       	sub	r9,-4
8000534a:	51 09       	stdsp	sp[0x40],r9
8000534c:	50 1b       	stdsp	sp[0x4],r11
8000534e:	30 0e       	mov	lr,0
80005350:	50 0e       	stdsp	sp[0x0],lr
80005352:	1c 98       	mov	r8,lr
80005354:	e0 8f 02 fe 	bral	80005950 <_vfprintf_r+0x1538>
80005358:	50 a7       	stdsp	sp[0x28],r7
8000535a:	50 80       	stdsp	sp[0x20],r0
8000535c:	0c 97       	mov	r7,r6
8000535e:	04 94       	mov	r4,r2
80005360:	06 96       	mov	r6,r3
80005362:	02 92       	mov	r2,r1
80005364:	40 93       	lddsp	r3,sp[0x24]
80005366:	40 41       	lddsp	r1,sp[0x10]
80005368:	0e 99       	mov	r9,r7
8000536a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000536e:	40 3c       	lddsp	r12,sp[0xc]
80005370:	58 0c       	cp.w	r12,0
80005372:	c1 d0       	breq	800053ac <_vfprintf_r+0xf94>
80005374:	10 36       	cp.w	r6,r8
80005376:	c0 64       	brge	80005382 <_vfprintf_r+0xf6a>
80005378:	fa cb f9 44 	sub	r11,sp,-1724
8000537c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005380:	c1 d8       	rjmp	800053ba <_vfprintf_r+0xfa2>
80005382:	fa c8 f9 50 	sub	r8,sp,-1712
80005386:	1a d8       	st.w	--sp,r8
80005388:	fa c8 fa b8 	sub	r8,sp,-1352
8000538c:	1a d8       	st.w	--sp,r8
8000538e:	fa c8 fb b4 	sub	r8,sp,-1100
80005392:	1a d8       	st.w	--sp,r8
80005394:	fa c9 ff b4 	sub	r9,sp,-76
80005398:	fa c8 f9 40 	sub	r8,sp,-1728
8000539c:	04 9a       	mov	r10,r2
8000539e:	0c 9b       	mov	r11,r6
800053a0:	08 9c       	mov	r12,r4
800053a2:	fe b0 f6 a3 	rcall	800040e8 <get_arg>
800053a6:	2f dd       	sub	sp,-12
800053a8:	78 09       	ld.w	r9,r12[0x0]
800053aa:	c2 18       	rjmp	800053ec <_vfprintf_r+0xfd4>
800053ac:	2f f7       	sub	r7,-1
800053ae:	10 39       	cp.w	r9,r8
800053b0:	c0 84       	brge	800053c0 <_vfprintf_r+0xfa8>
800053b2:	fa ca f9 44 	sub	r10,sp,-1724
800053b6:	f4 06 00 36 	add	r6,r10,r6<<0x3
800053ba:	ec f9 fd 88 	ld.w	r9,r6[-632]
800053be:	c1 78       	rjmp	800053ec <_vfprintf_r+0xfd4>
800053c0:	41 09       	lddsp	r9,sp[0x40]
800053c2:	59 f8       	cp.w	r8,31
800053c4:	e0 89 00 10 	brgt	800053e4 <_vfprintf_r+0xfcc>
800053c8:	f2 ca ff fc 	sub	r10,r9,-4
800053cc:	51 0a       	stdsp	sp[0x40],r10
800053ce:	fa c6 f9 44 	sub	r6,sp,-1724
800053d2:	72 09       	ld.w	r9,r9[0x0]
800053d4:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800053d8:	f5 49 fd 88 	st.w	r10[-632],r9
800053dc:	2f f8       	sub	r8,-1
800053de:	fb 48 06 b4 	st.w	sp[1716],r8
800053e2:	c0 58       	rjmp	800053ec <_vfprintf_r+0xfd4>
800053e4:	f2 c8 ff fc 	sub	r8,r9,-4
800053e8:	51 08       	stdsp	sp[0x40],r8
800053ea:	72 09       	ld.w	r9,r9[0x0]
800053ec:	33 08       	mov	r8,48
800053ee:	fb 68 06 b8 	st.b	sp[1720],r8
800053f2:	37 88       	mov	r8,120
800053f4:	30 0e       	mov	lr,0
800053f6:	fb 68 06 b9 	st.b	sp[1721],r8
800053fa:	fe cc b7 ba 	sub	r12,pc,-18502
800053fe:	50 19       	stdsp	sp[0x4],r9
80005400:	a1 b5       	sbr	r5,0x1
80005402:	50 0e       	stdsp	sp[0x0],lr
80005404:	50 dc       	stdsp	sp[0x34],r12
80005406:	30 28       	mov	r8,2
80005408:	37 80       	mov	r0,120
8000540a:	e0 8f 02 a3 	bral	80005950 <_vfprintf_r+0x1538>
8000540e:	50 a7       	stdsp	sp[0x28],r7
80005410:	50 80       	stdsp	sp[0x20],r0
80005412:	10 90       	mov	r0,r8
80005414:	30 08       	mov	r8,0
80005416:	fb 68 06 bb 	st.b	sp[1723],r8
8000541a:	0c 97       	mov	r7,r6
8000541c:	04 94       	mov	r4,r2
8000541e:	06 96       	mov	r6,r3
80005420:	02 92       	mov	r2,r1
80005422:	40 93       	lddsp	r3,sp[0x24]
80005424:	40 41       	lddsp	r1,sp[0x10]
80005426:	0e 99       	mov	r9,r7
80005428:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000542c:	40 3b       	lddsp	r11,sp[0xc]
8000542e:	58 0b       	cp.w	r11,0
80005430:	c1 d0       	breq	8000546a <_vfprintf_r+0x1052>
80005432:	10 36       	cp.w	r6,r8
80005434:	c0 64       	brge	80005440 <_vfprintf_r+0x1028>
80005436:	fa ca f9 44 	sub	r10,sp,-1724
8000543a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000543e:	c1 d8       	rjmp	80005478 <_vfprintf_r+0x1060>
80005440:	fa c8 f9 50 	sub	r8,sp,-1712
80005444:	1a d8       	st.w	--sp,r8
80005446:	fa c8 fa b8 	sub	r8,sp,-1352
8000544a:	1a d8       	st.w	--sp,r8
8000544c:	fa c8 fb b4 	sub	r8,sp,-1100
80005450:	0c 9b       	mov	r11,r6
80005452:	1a d8       	st.w	--sp,r8
80005454:	04 9a       	mov	r10,r2
80005456:	fa c8 f9 40 	sub	r8,sp,-1728
8000545a:	fa c9 ff b4 	sub	r9,sp,-76
8000545e:	08 9c       	mov	r12,r4
80005460:	fe b0 f6 44 	rcall	800040e8 <get_arg>
80005464:	2f dd       	sub	sp,-12
80005466:	78 06       	ld.w	r6,r12[0x0]
80005468:	c2 08       	rjmp	800054a8 <_vfprintf_r+0x1090>
8000546a:	2f f7       	sub	r7,-1
8000546c:	10 39       	cp.w	r9,r8
8000546e:	c0 84       	brge	8000547e <_vfprintf_r+0x1066>
80005470:	fa c9 f9 44 	sub	r9,sp,-1724
80005474:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005478:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000547c:	c1 68       	rjmp	800054a8 <_vfprintf_r+0x1090>
8000547e:	41 09       	lddsp	r9,sp[0x40]
80005480:	59 f8       	cp.w	r8,31
80005482:	e0 89 00 10 	brgt	800054a2 <_vfprintf_r+0x108a>
80005486:	f2 ca ff fc 	sub	r10,r9,-4
8000548a:	51 0a       	stdsp	sp[0x40],r10
8000548c:	72 06       	ld.w	r6,r9[0x0]
8000548e:	fa ce f9 44 	sub	lr,sp,-1724
80005492:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005496:	f3 46 fd 88 	st.w	r9[-632],r6
8000549a:	2f f8       	sub	r8,-1
8000549c:	fb 48 06 b4 	st.w	sp[1716],r8
800054a0:	c0 48       	rjmp	800054a8 <_vfprintf_r+0x1090>
800054a2:	72 06       	ld.w	r6,r9[0x0]
800054a4:	2f c9       	sub	r9,-4
800054a6:	51 09       	stdsp	sp[0x40],r9
800054a8:	40 2c       	lddsp	r12,sp[0x8]
800054aa:	58 0c       	cp.w	r12,0
800054ac:	c1 05       	brlt	800054cc <_vfprintf_r+0x10b4>
800054ae:	18 9a       	mov	r10,r12
800054b0:	30 0b       	mov	r11,0
800054b2:	0c 9c       	mov	r12,r6
800054b4:	e0 a0 14 58 	rcall	80007d64 <memchr>
800054b8:	e0 80 02 df 	breq	80005a76 <_vfprintf_r+0x165e>
800054bc:	f8 06 01 02 	sub	r2,r12,r6
800054c0:	40 2b       	lddsp	r11,sp[0x8]
800054c2:	16 32       	cp.w	r2,r11
800054c4:	e0 89 02 d9 	brgt	80005a76 <_vfprintf_r+0x165e>
800054c8:	e0 8f 02 d4 	bral	80005a70 <_vfprintf_r+0x1658>
800054cc:	30 0a       	mov	r10,0
800054ce:	0c 9c       	mov	r12,r6
800054d0:	50 2a       	stdsp	sp[0x8],r10
800054d2:	e0 a0 19 33 	rcall	80008738 <strlen>
800054d6:	18 92       	mov	r2,r12
800054d8:	e0 8f 02 d2 	bral	80005a7c <_vfprintf_r+0x1664>
800054dc:	50 a7       	stdsp	sp[0x28],r7
800054de:	50 80       	stdsp	sp[0x20],r0
800054e0:	0c 97       	mov	r7,r6
800054e2:	04 94       	mov	r4,r2
800054e4:	06 96       	mov	r6,r3
800054e6:	02 92       	mov	r2,r1
800054e8:	40 93       	lddsp	r3,sp[0x24]
800054ea:	10 90       	mov	r0,r8
800054ec:	40 41       	lddsp	r1,sp[0x10]
800054ee:	a5 a5       	sbr	r5,0x4
800054f0:	c0 a8       	rjmp	80005504 <_vfprintf_r+0x10ec>
800054f2:	50 a7       	stdsp	sp[0x28],r7
800054f4:	50 80       	stdsp	sp[0x20],r0
800054f6:	0c 97       	mov	r7,r6
800054f8:	04 94       	mov	r4,r2
800054fa:	06 96       	mov	r6,r3
800054fc:	02 92       	mov	r2,r1
800054fe:	40 93       	lddsp	r3,sp[0x24]
80005500:	10 90       	mov	r0,r8
80005502:	40 41       	lddsp	r1,sp[0x10]
80005504:	ed b5 00 05 	bld	r5,0x5
80005508:	c5 61       	brne	800055b4 <_vfprintf_r+0x119c>
8000550a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000550e:	40 39       	lddsp	r9,sp[0xc]
80005510:	58 09       	cp.w	r9,0
80005512:	c2 10       	breq	80005554 <_vfprintf_r+0x113c>
80005514:	10 36       	cp.w	r6,r8
80005516:	c0 74       	brge	80005524 <_vfprintf_r+0x110c>
80005518:	fa c8 f9 44 	sub	r8,sp,-1724
8000551c:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005520:	c2 38       	rjmp	80005566 <_vfprintf_r+0x114e>
80005522:	d7 03       	nop
80005524:	fa c8 f9 50 	sub	r8,sp,-1712
80005528:	1a d8       	st.w	--sp,r8
8000552a:	fa c8 fa b8 	sub	r8,sp,-1352
8000552e:	1a d8       	st.w	--sp,r8
80005530:	fa c8 fb b4 	sub	r8,sp,-1100
80005534:	1a d8       	st.w	--sp,r8
80005536:	fa c8 f9 40 	sub	r8,sp,-1728
8000553a:	fa c9 ff b4 	sub	r9,sp,-76
8000553e:	04 9a       	mov	r10,r2
80005540:	0c 9b       	mov	r11,r6
80005542:	08 9c       	mov	r12,r4
80005544:	fe b0 f5 d2 	rcall	800040e8 <get_arg>
80005548:	2f dd       	sub	sp,-12
8000554a:	f8 e8 00 00 	ld.d	r8,r12[0]
8000554e:	fa e9 00 00 	st.d	sp[0],r8
80005552:	c2 e8       	rjmp	800055ae <_vfprintf_r+0x1196>
80005554:	ee ca ff ff 	sub	r10,r7,-1
80005558:	10 37       	cp.w	r7,r8
8000555a:	c0 b4       	brge	80005570 <_vfprintf_r+0x1158>
8000555c:	fa c8 f9 44 	sub	r8,sp,-1724
80005560:	14 97       	mov	r7,r10
80005562:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005566:	ec ea fd 88 	ld.d	r10,r6[-632]
8000556a:	fa eb 00 00 	st.d	sp[0],r10
8000556e:	c2 08       	rjmp	800055ae <_vfprintf_r+0x1196>
80005570:	41 09       	lddsp	r9,sp[0x40]
80005572:	59 f8       	cp.w	r8,31
80005574:	e0 89 00 16 	brgt	800055a0 <_vfprintf_r+0x1188>
80005578:	f2 e6 00 00 	ld.d	r6,r9[0]
8000557c:	f2 cb ff f8 	sub	r11,r9,-8
80005580:	fa e7 00 00 	st.d	sp[0],r6
80005584:	51 0b       	stdsp	sp[0x40],r11
80005586:	fa c6 f9 44 	sub	r6,sp,-1724
8000558a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000558e:	fa e6 00 00 	ld.d	r6,sp[0]
80005592:	f2 e7 fd 88 	st.d	r9[-632],r6
80005596:	2f f8       	sub	r8,-1
80005598:	14 97       	mov	r7,r10
8000559a:	fb 48 06 b4 	st.w	sp[1716],r8
8000559e:	c0 88       	rjmp	800055ae <_vfprintf_r+0x1196>
800055a0:	f2 e6 00 00 	ld.d	r6,r9[0]
800055a4:	2f 89       	sub	r9,-8
800055a6:	fa e7 00 00 	st.d	sp[0],r6
800055aa:	51 09       	stdsp	sp[0x40],r9
800055ac:	14 97       	mov	r7,r10
800055ae:	30 18       	mov	r8,1
800055b0:	e0 8f 01 d0 	bral	80005950 <_vfprintf_r+0x1538>
800055b4:	ed b5 00 04 	bld	r5,0x4
800055b8:	c1 61       	brne	800055e4 <_vfprintf_r+0x11cc>
800055ba:	fa f8 06 b4 	ld.w	r8,sp[1716]
800055be:	40 3e       	lddsp	lr,sp[0xc]
800055c0:	58 0e       	cp.w	lr,0
800055c2:	c0 80       	breq	800055d2 <_vfprintf_r+0x11ba>
800055c4:	10 36       	cp.w	r6,r8
800055c6:	c6 74       	brge	80005694 <_vfprintf_r+0x127c>
800055c8:	fa cc f9 44 	sub	r12,sp,-1724
800055cc:	f8 06 00 36 	add	r6,r12,r6<<0x3
800055d0:	c8 08       	rjmp	800056d0 <_vfprintf_r+0x12b8>
800055d2:	ee ca ff ff 	sub	r10,r7,-1
800055d6:	10 37       	cp.w	r7,r8
800055d8:	c7 f4       	brge	800056d6 <_vfprintf_r+0x12be>
800055da:	fa cb f9 44 	sub	r11,sp,-1724
800055de:	f6 06 00 36 	add	r6,r11,r6<<0x3
800055e2:	c7 68       	rjmp	800056ce <_vfprintf_r+0x12b6>
800055e4:	ed b5 00 06 	bld	r5,0x6
800055e8:	c4 a1       	brne	8000567c <_vfprintf_r+0x1264>
800055ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
800055ee:	40 3c       	lddsp	r12,sp[0xc]
800055f0:	58 0c       	cp.w	r12,0
800055f2:	c1 d0       	breq	8000562c <_vfprintf_r+0x1214>
800055f4:	10 36       	cp.w	r6,r8
800055f6:	c0 64       	brge	80005602 <_vfprintf_r+0x11ea>
800055f8:	fa cb f9 44 	sub	r11,sp,-1724
800055fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005600:	c1 f8       	rjmp	8000563e <_vfprintf_r+0x1226>
80005602:	fa c8 f9 50 	sub	r8,sp,-1712
80005606:	1a d8       	st.w	--sp,r8
80005608:	fa c8 fa b8 	sub	r8,sp,-1352
8000560c:	1a d8       	st.w	--sp,r8
8000560e:	fa c8 fb b4 	sub	r8,sp,-1100
80005612:	1a d8       	st.w	--sp,r8
80005614:	fa c8 f9 40 	sub	r8,sp,-1728
80005618:	fa c9 ff b4 	sub	r9,sp,-76
8000561c:	04 9a       	mov	r10,r2
8000561e:	0c 9b       	mov	r11,r6
80005620:	08 9c       	mov	r12,r4
80005622:	fe b0 f5 63 	rcall	800040e8 <get_arg>
80005626:	2f dd       	sub	sp,-12
80005628:	98 18       	ld.sh	r8,r12[0x2]
8000562a:	c2 68       	rjmp	80005676 <_vfprintf_r+0x125e>
8000562c:	ee ca ff ff 	sub	r10,r7,-1
80005630:	10 37       	cp.w	r7,r8
80005632:	c0 94       	brge	80005644 <_vfprintf_r+0x122c>
80005634:	fa c9 f9 44 	sub	r9,sp,-1724
80005638:	14 97       	mov	r7,r10
8000563a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000563e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005642:	c1 a8       	rjmp	80005676 <_vfprintf_r+0x125e>
80005644:	41 09       	lddsp	r9,sp[0x40]
80005646:	59 f8       	cp.w	r8,31
80005648:	e0 89 00 13 	brgt	8000566e <_vfprintf_r+0x1256>
8000564c:	f2 cb ff fc 	sub	r11,r9,-4
80005650:	51 0b       	stdsp	sp[0x40],r11
80005652:	72 09       	ld.w	r9,r9[0x0]
80005654:	fa c6 f9 44 	sub	r6,sp,-1724
80005658:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000565c:	2f f8       	sub	r8,-1
8000565e:	f7 49 fd 88 	st.w	r11[-632],r9
80005662:	fb 48 06 b4 	st.w	sp[1716],r8
80005666:	14 97       	mov	r7,r10
80005668:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000566c:	c0 58       	rjmp	80005676 <_vfprintf_r+0x125e>
8000566e:	92 18       	ld.sh	r8,r9[0x2]
80005670:	14 97       	mov	r7,r10
80005672:	2f c9       	sub	r9,-4
80005674:	51 09       	stdsp	sp[0x40],r9
80005676:	5c 78       	castu.h	r8
80005678:	50 18       	stdsp	sp[0x4],r8
8000567a:	c4 68       	rjmp	80005706 <_vfprintf_r+0x12ee>
8000567c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005680:	40 3c       	lddsp	r12,sp[0xc]
80005682:	58 0c       	cp.w	r12,0
80005684:	c1 d0       	breq	800056be <_vfprintf_r+0x12a6>
80005686:	10 36       	cp.w	r6,r8
80005688:	c0 64       	brge	80005694 <_vfprintf_r+0x127c>
8000568a:	fa cb f9 44 	sub	r11,sp,-1724
8000568e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005692:	c1 f8       	rjmp	800056d0 <_vfprintf_r+0x12b8>
80005694:	fa c8 f9 50 	sub	r8,sp,-1712
80005698:	1a d8       	st.w	--sp,r8
8000569a:	fa c8 fa b8 	sub	r8,sp,-1352
8000569e:	0c 9b       	mov	r11,r6
800056a0:	1a d8       	st.w	--sp,r8
800056a2:	fa c8 fb b4 	sub	r8,sp,-1100
800056a6:	04 9a       	mov	r10,r2
800056a8:	1a d8       	st.w	--sp,r8
800056aa:	08 9c       	mov	r12,r4
800056ac:	fa c8 f9 40 	sub	r8,sp,-1728
800056b0:	fa c9 ff b4 	sub	r9,sp,-76
800056b4:	fe b0 f5 1a 	rcall	800040e8 <get_arg>
800056b8:	2f dd       	sub	sp,-12
800056ba:	78 0b       	ld.w	r11,r12[0x0]
800056bc:	c2 48       	rjmp	80005704 <_vfprintf_r+0x12ec>
800056be:	ee ca ff ff 	sub	r10,r7,-1
800056c2:	10 37       	cp.w	r7,r8
800056c4:	c0 94       	brge	800056d6 <_vfprintf_r+0x12be>
800056c6:	fa c9 f9 44 	sub	r9,sp,-1724
800056ca:	f2 06 00 36 	add	r6,r9,r6<<0x3
800056ce:	14 97       	mov	r7,r10
800056d0:	ec fb fd 88 	ld.w	r11,r6[-632]
800056d4:	c1 88       	rjmp	80005704 <_vfprintf_r+0x12ec>
800056d6:	41 09       	lddsp	r9,sp[0x40]
800056d8:	59 f8       	cp.w	r8,31
800056da:	e0 89 00 11 	brgt	800056fc <_vfprintf_r+0x12e4>
800056de:	f2 cb ff fc 	sub	r11,r9,-4
800056e2:	51 0b       	stdsp	sp[0x40],r11
800056e4:	fa c6 f9 44 	sub	r6,sp,-1724
800056e8:	72 0b       	ld.w	r11,r9[0x0]
800056ea:	ec 08 00 39 	add	r9,r6,r8<<0x3
800056ee:	f3 4b fd 88 	st.w	r9[-632],r11
800056f2:	2f f8       	sub	r8,-1
800056f4:	14 97       	mov	r7,r10
800056f6:	fb 48 06 b4 	st.w	sp[1716],r8
800056fa:	c0 58       	rjmp	80005704 <_vfprintf_r+0x12ec>
800056fc:	72 0b       	ld.w	r11,r9[0x0]
800056fe:	14 97       	mov	r7,r10
80005700:	2f c9       	sub	r9,-4
80005702:	51 09       	stdsp	sp[0x40],r9
80005704:	50 1b       	stdsp	sp[0x4],r11
80005706:	30 0e       	mov	lr,0
80005708:	30 18       	mov	r8,1
8000570a:	50 0e       	stdsp	sp[0x0],lr
8000570c:	c2 29       	rjmp	80005950 <_vfprintf_r+0x1538>
8000570e:	50 a7       	stdsp	sp[0x28],r7
80005710:	50 80       	stdsp	sp[0x20],r0
80005712:	0c 97       	mov	r7,r6
80005714:	04 94       	mov	r4,r2
80005716:	06 96       	mov	r6,r3
80005718:	02 92       	mov	r2,r1
8000571a:	fe cc ba da 	sub	r12,pc,-17702
8000571e:	40 93       	lddsp	r3,sp[0x24]
80005720:	10 90       	mov	r0,r8
80005722:	40 41       	lddsp	r1,sp[0x10]
80005724:	50 dc       	stdsp	sp[0x34],r12
80005726:	ed b5 00 05 	bld	r5,0x5
8000572a:	c5 51       	brne	800057d4 <_vfprintf_r+0x13bc>
8000572c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005730:	40 3b       	lddsp	r11,sp[0xc]
80005732:	58 0b       	cp.w	r11,0
80005734:	c2 20       	breq	80005778 <_vfprintf_r+0x1360>
80005736:	10 36       	cp.w	r6,r8
80005738:	c0 a4       	brge	8000574c <_vfprintf_r+0x1334>
8000573a:	fa ca f9 44 	sub	r10,sp,-1724
8000573e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005742:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005746:	fa e9 00 00 	st.d	sp[0],r8
8000574a:	cf 28       	rjmp	8000592e <_vfprintf_r+0x1516>
8000574c:	fa c8 f9 50 	sub	r8,sp,-1712
80005750:	1a d8       	st.w	--sp,r8
80005752:	fa c8 fa b8 	sub	r8,sp,-1352
80005756:	04 9a       	mov	r10,r2
80005758:	1a d8       	st.w	--sp,r8
8000575a:	0c 9b       	mov	r11,r6
8000575c:	fa c8 fb b4 	sub	r8,sp,-1100
80005760:	08 9c       	mov	r12,r4
80005762:	1a d8       	st.w	--sp,r8
80005764:	fa c8 f9 40 	sub	r8,sp,-1728
80005768:	fa c9 ff b4 	sub	r9,sp,-76
8000576c:	fe b0 f4 be 	rcall	800040e8 <get_arg>
80005770:	2f dd       	sub	sp,-12
80005772:	f8 ea 00 00 	ld.d	r10,r12[0]
80005776:	c0 c8       	rjmp	8000578e <_vfprintf_r+0x1376>
80005778:	ee ca ff ff 	sub	r10,r7,-1
8000577c:	10 37       	cp.w	r7,r8
8000577e:	c0 b4       	brge	80005794 <_vfprintf_r+0x137c>
80005780:	fa c9 f9 44 	sub	r9,sp,-1724
80005784:	14 97       	mov	r7,r10
80005786:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000578a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000578e:	fa eb 00 00 	st.d	sp[0],r10
80005792:	cc e8       	rjmp	8000592e <_vfprintf_r+0x1516>
80005794:	41 09       	lddsp	r9,sp[0x40]
80005796:	59 f8       	cp.w	r8,31
80005798:	e0 89 00 16 	brgt	800057c4 <_vfprintf_r+0x13ac>
8000579c:	f2 e6 00 00 	ld.d	r6,r9[0]
800057a0:	f2 cb ff f8 	sub	r11,r9,-8
800057a4:	fa e7 00 00 	st.d	sp[0],r6
800057a8:	51 0b       	stdsp	sp[0x40],r11
800057aa:	fa c6 f9 44 	sub	r6,sp,-1724
800057ae:	ec 08 00 39 	add	r9,r6,r8<<0x3
800057b2:	fa e6 00 00 	ld.d	r6,sp[0]
800057b6:	f2 e7 fd 88 	st.d	r9[-632],r6
800057ba:	2f f8       	sub	r8,-1
800057bc:	14 97       	mov	r7,r10
800057be:	fb 48 06 b4 	st.w	sp[1716],r8
800057c2:	cb 68       	rjmp	8000592e <_vfprintf_r+0x1516>
800057c4:	f2 e6 00 00 	ld.d	r6,r9[0]
800057c8:	2f 89       	sub	r9,-8
800057ca:	fa e7 00 00 	st.d	sp[0],r6
800057ce:	51 09       	stdsp	sp[0x40],r9
800057d0:	14 97       	mov	r7,r10
800057d2:	ca e8       	rjmp	8000592e <_vfprintf_r+0x1516>
800057d4:	ed b5 00 04 	bld	r5,0x4
800057d8:	c1 71       	brne	80005806 <_vfprintf_r+0x13ee>
800057da:	fa f8 06 b4 	ld.w	r8,sp[1716]
800057de:	40 3e       	lddsp	lr,sp[0xc]
800057e0:	58 0e       	cp.w	lr,0
800057e2:	c0 80       	breq	800057f2 <_vfprintf_r+0x13da>
800057e4:	10 36       	cp.w	r6,r8
800057e6:	c6 94       	brge	800058b8 <_vfprintf_r+0x14a0>
800057e8:	fa cc f9 44 	sub	r12,sp,-1724
800057ec:	f8 06 00 36 	add	r6,r12,r6<<0x3
800057f0:	c8 28       	rjmp	800058f4 <_vfprintf_r+0x14dc>
800057f2:	ee ca ff ff 	sub	r10,r7,-1
800057f6:	10 37       	cp.w	r7,r8
800057f8:	e0 84 00 81 	brge	800058fa <_vfprintf_r+0x14e2>
800057fc:	fa cb f9 44 	sub	r11,sp,-1724
80005800:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005804:	c7 78       	rjmp	800058f2 <_vfprintf_r+0x14da>
80005806:	ed b5 00 06 	bld	r5,0x6
8000580a:	c4 b1       	brne	800058a0 <_vfprintf_r+0x1488>
8000580c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005810:	40 3c       	lddsp	r12,sp[0xc]
80005812:	58 0c       	cp.w	r12,0
80005814:	c1 d0       	breq	8000584e <_vfprintf_r+0x1436>
80005816:	10 36       	cp.w	r6,r8
80005818:	c0 64       	brge	80005824 <_vfprintf_r+0x140c>
8000581a:	fa cb f9 44 	sub	r11,sp,-1724
8000581e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005822:	c1 f8       	rjmp	80005860 <_vfprintf_r+0x1448>
80005824:	fa c8 f9 50 	sub	r8,sp,-1712
80005828:	1a d8       	st.w	--sp,r8
8000582a:	fa c8 fa b8 	sub	r8,sp,-1352
8000582e:	1a d8       	st.w	--sp,r8
80005830:	fa c8 fb b4 	sub	r8,sp,-1100
80005834:	1a d8       	st.w	--sp,r8
80005836:	fa c8 f9 40 	sub	r8,sp,-1728
8000583a:	fa c9 ff b4 	sub	r9,sp,-76
8000583e:	04 9a       	mov	r10,r2
80005840:	0c 9b       	mov	r11,r6
80005842:	08 9c       	mov	r12,r4
80005844:	fe b0 f4 52 	rcall	800040e8 <get_arg>
80005848:	2f dd       	sub	sp,-12
8000584a:	98 18       	ld.sh	r8,r12[0x2]
8000584c:	c2 78       	rjmp	8000589a <_vfprintf_r+0x1482>
8000584e:	ee ca ff ff 	sub	r10,r7,-1
80005852:	10 37       	cp.w	r7,r8
80005854:	c0 a4       	brge	80005868 <_vfprintf_r+0x1450>
80005856:	fa c9 f9 44 	sub	r9,sp,-1724
8000585a:	14 97       	mov	r7,r10
8000585c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005860:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005864:	c1 b8       	rjmp	8000589a <_vfprintf_r+0x1482>
80005866:	d7 03       	nop
80005868:	41 09       	lddsp	r9,sp[0x40]
8000586a:	59 f8       	cp.w	r8,31
8000586c:	e0 89 00 13 	brgt	80005892 <_vfprintf_r+0x147a>
80005870:	f2 cb ff fc 	sub	r11,r9,-4
80005874:	51 0b       	stdsp	sp[0x40],r11
80005876:	72 09       	ld.w	r9,r9[0x0]
80005878:	fa c6 f9 44 	sub	r6,sp,-1724
8000587c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005880:	2f f8       	sub	r8,-1
80005882:	f7 49 fd 88 	st.w	r11[-632],r9
80005886:	fb 48 06 b4 	st.w	sp[1716],r8
8000588a:	14 97       	mov	r7,r10
8000588c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005890:	c0 58       	rjmp	8000589a <_vfprintf_r+0x1482>
80005892:	92 18       	ld.sh	r8,r9[0x2]
80005894:	14 97       	mov	r7,r10
80005896:	2f c9       	sub	r9,-4
80005898:	51 09       	stdsp	sp[0x40],r9
8000589a:	5c 78       	castu.h	r8
8000589c:	50 18       	stdsp	sp[0x4],r8
8000589e:	c4 68       	rjmp	8000592a <_vfprintf_r+0x1512>
800058a0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800058a4:	40 3c       	lddsp	r12,sp[0xc]
800058a6:	58 0c       	cp.w	r12,0
800058a8:	c1 d0       	breq	800058e2 <_vfprintf_r+0x14ca>
800058aa:	10 36       	cp.w	r6,r8
800058ac:	c0 64       	brge	800058b8 <_vfprintf_r+0x14a0>
800058ae:	fa cb f9 44 	sub	r11,sp,-1724
800058b2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800058b6:	c1 f8       	rjmp	800058f4 <_vfprintf_r+0x14dc>
800058b8:	fa c8 f9 50 	sub	r8,sp,-1712
800058bc:	1a d8       	st.w	--sp,r8
800058be:	fa c8 fa b8 	sub	r8,sp,-1352
800058c2:	0c 9b       	mov	r11,r6
800058c4:	1a d8       	st.w	--sp,r8
800058c6:	fa c8 fb b4 	sub	r8,sp,-1100
800058ca:	04 9a       	mov	r10,r2
800058cc:	1a d8       	st.w	--sp,r8
800058ce:	08 9c       	mov	r12,r4
800058d0:	fa c8 f9 40 	sub	r8,sp,-1728
800058d4:	fa c9 ff b4 	sub	r9,sp,-76
800058d8:	fe b0 f4 08 	rcall	800040e8 <get_arg>
800058dc:	2f dd       	sub	sp,-12
800058de:	78 0b       	ld.w	r11,r12[0x0]
800058e0:	c2 48       	rjmp	80005928 <_vfprintf_r+0x1510>
800058e2:	ee ca ff ff 	sub	r10,r7,-1
800058e6:	10 37       	cp.w	r7,r8
800058e8:	c0 94       	brge	800058fa <_vfprintf_r+0x14e2>
800058ea:	fa c9 f9 44 	sub	r9,sp,-1724
800058ee:	f2 06 00 36 	add	r6,r9,r6<<0x3
800058f2:	14 97       	mov	r7,r10
800058f4:	ec fb fd 88 	ld.w	r11,r6[-632]
800058f8:	c1 88       	rjmp	80005928 <_vfprintf_r+0x1510>
800058fa:	41 09       	lddsp	r9,sp[0x40]
800058fc:	59 f8       	cp.w	r8,31
800058fe:	e0 89 00 11 	brgt	80005920 <_vfprintf_r+0x1508>
80005902:	f2 cb ff fc 	sub	r11,r9,-4
80005906:	51 0b       	stdsp	sp[0x40],r11
80005908:	fa c6 f9 44 	sub	r6,sp,-1724
8000590c:	72 0b       	ld.w	r11,r9[0x0]
8000590e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005912:	f3 4b fd 88 	st.w	r9[-632],r11
80005916:	2f f8       	sub	r8,-1
80005918:	14 97       	mov	r7,r10
8000591a:	fb 48 06 b4 	st.w	sp[1716],r8
8000591e:	c0 58       	rjmp	80005928 <_vfprintf_r+0x1510>
80005920:	72 0b       	ld.w	r11,r9[0x0]
80005922:	14 97       	mov	r7,r10
80005924:	2f c9       	sub	r9,-4
80005926:	51 09       	stdsp	sp[0x40],r9
80005928:	50 1b       	stdsp	sp[0x4],r11
8000592a:	30 0e       	mov	lr,0
8000592c:	50 0e       	stdsp	sp[0x0],lr
8000592e:	40 08       	lddsp	r8,sp[0x0]
80005930:	40 1c       	lddsp	r12,sp[0x4]
80005932:	18 48       	or	r8,r12
80005934:	5f 19       	srne	r9
80005936:	0a 98       	mov	r8,r5
80005938:	eb e9 00 09 	and	r9,r5,r9
8000593c:	a1 b8       	sbr	r8,0x1
8000593e:	58 09       	cp.w	r9,0
80005940:	c0 70       	breq	8000594e <_vfprintf_r+0x1536>
80005942:	10 95       	mov	r5,r8
80005944:	fb 60 06 b9 	st.b	sp[1721],r0
80005948:	33 08       	mov	r8,48
8000594a:	fb 68 06 b8 	st.b	sp[1720],r8
8000594e:	30 28       	mov	r8,2
80005950:	30 09       	mov	r9,0
80005952:	fb 69 06 bb 	st.b	sp[1723],r9
80005956:	0a 99       	mov	r9,r5
80005958:	a7 d9       	cbr	r9,0x7
8000595a:	40 2b       	lddsp	r11,sp[0x8]
8000595c:	40 16       	lddsp	r6,sp[0x4]
8000595e:	58 0b       	cp.w	r11,0
80005960:	5f 1a       	srne	r10
80005962:	f2 05 17 40 	movge	r5,r9
80005966:	fa c2 f9 78 	sub	r2,sp,-1672
8000596a:	40 09       	lddsp	r9,sp[0x0]
8000596c:	0c 49       	or	r9,r6
8000596e:	5f 19       	srne	r9
80005970:	f5 e9 10 09 	or	r9,r10,r9
80005974:	c5 c0       	breq	80005a2c <_vfprintf_r+0x1614>
80005976:	30 19       	mov	r9,1
80005978:	f2 08 18 00 	cp.b	r8,r9
8000597c:	c0 60       	breq	80005988 <_vfprintf_r+0x1570>
8000597e:	30 29       	mov	r9,2
80005980:	f2 08 18 00 	cp.b	r8,r9
80005984:	c0 41       	brne	8000598c <_vfprintf_r+0x1574>
80005986:	c3 c8       	rjmp	800059fe <_vfprintf_r+0x15e6>
80005988:	04 96       	mov	r6,r2
8000598a:	c3 08       	rjmp	800059ea <_vfprintf_r+0x15d2>
8000598c:	04 96       	mov	r6,r2
8000598e:	fa e8 00 00 	ld.d	r8,sp[0]
80005992:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80005996:	2d 0a       	sub	r10,-48
80005998:	0c fa       	st.b	--r6,r10
8000599a:	f0 0b 16 03 	lsr	r11,r8,0x3
8000599e:	f2 0c 16 03 	lsr	r12,r9,0x3
800059a2:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
800059a6:	18 99       	mov	r9,r12
800059a8:	16 98       	mov	r8,r11
800059aa:	58 08       	cp.w	r8,0
800059ac:	5c 29       	cpc	r9
800059ae:	cf 21       	brne	80005992 <_vfprintf_r+0x157a>
800059b0:	fa e9 00 00 	st.d	sp[0],r8
800059b4:	ed b5 00 00 	bld	r5,0x0
800059b8:	c4 51       	brne	80005a42 <_vfprintf_r+0x162a>
800059ba:	33 09       	mov	r9,48
800059bc:	f2 0a 18 00 	cp.b	r10,r9
800059c0:	c4 10       	breq	80005a42 <_vfprintf_r+0x162a>
800059c2:	0c f9       	st.b	--r6,r9
800059c4:	c3 f8       	rjmp	80005a42 <_vfprintf_r+0x162a>
800059c6:	fa ea 00 00 	ld.d	r10,sp[0]
800059ca:	30 a8       	mov	r8,10
800059cc:	30 09       	mov	r9,0
800059ce:	e0 a0 1b a1 	rcall	80009110 <__avr32_umod64>
800059d2:	30 a8       	mov	r8,10
800059d4:	2d 0a       	sub	r10,-48
800059d6:	30 09       	mov	r9,0
800059d8:	ac 8a       	st.b	r6[0x0],r10
800059da:	fa ea 00 00 	ld.d	r10,sp[0]
800059de:	fe b0 f1 92 	rcall	80003d02 <__avr32_udiv64>
800059e2:	16 99       	mov	r9,r11
800059e4:	14 98       	mov	r8,r10
800059e6:	fa e9 00 00 	st.d	sp[0],r8
800059ea:	20 16       	sub	r6,1
800059ec:	fa ea 00 00 	ld.d	r10,sp[0]
800059f0:	58 9a       	cp.w	r10,9
800059f2:	5c 2b       	cpc	r11
800059f4:	fe 9b ff e9 	brhi	800059c6 <_vfprintf_r+0x15ae>
800059f8:	1b f8       	ld.ub	r8,sp[0x7]
800059fa:	2d 08       	sub	r8,-48
800059fc:	c2 08       	rjmp	80005a3c <_vfprintf_r+0x1624>
800059fe:	04 96       	mov	r6,r2
80005a00:	fa e8 00 00 	ld.d	r8,sp[0]
80005a04:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80005a08:	40 de       	lddsp	lr,sp[0x34]
80005a0a:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80005a0e:	0c fa       	st.b	--r6,r10
80005a10:	f2 0b 16 04 	lsr	r11,r9,0x4
80005a14:	f0 0a 16 04 	lsr	r10,r8,0x4
80005a18:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80005a1c:	16 99       	mov	r9,r11
80005a1e:	14 98       	mov	r8,r10
80005a20:	58 08       	cp.w	r8,0
80005a22:	5c 29       	cpc	r9
80005a24:	cf 01       	brne	80005a04 <_vfprintf_r+0x15ec>
80005a26:	fa e9 00 00 	st.d	sp[0],r8
80005a2a:	c0 c8       	rjmp	80005a42 <_vfprintf_r+0x162a>
80005a2c:	58 08       	cp.w	r8,0
80005a2e:	c0 91       	brne	80005a40 <_vfprintf_r+0x1628>
80005a30:	ed b5 00 00 	bld	r5,0x0
80005a34:	c0 61       	brne	80005a40 <_vfprintf_r+0x1628>
80005a36:	fa c6 f9 79 	sub	r6,sp,-1671
80005a3a:	33 08       	mov	r8,48
80005a3c:	ac 88       	st.b	r6[0x0],r8
80005a3e:	c0 28       	rjmp	80005a42 <_vfprintf_r+0x162a>
80005a40:	04 96       	mov	r6,r2
80005a42:	0c 12       	sub	r2,r6
80005a44:	c1 c8       	rjmp	80005a7c <_vfprintf_r+0x1664>
80005a46:	50 a7       	stdsp	sp[0x28],r7
80005a48:	50 80       	stdsp	sp[0x20],r0
80005a4a:	40 93       	lddsp	r3,sp[0x24]
80005a4c:	0c 97       	mov	r7,r6
80005a4e:	10 90       	mov	r0,r8
80005a50:	04 94       	mov	r4,r2
80005a52:	40 41       	lddsp	r1,sp[0x10]
80005a54:	58 08       	cp.w	r8,0
80005a56:	e0 80 04 4f 	breq	800062f4 <_vfprintf_r+0x1edc>
80005a5a:	fb 68 06 60 	st.b	sp[1632],r8
80005a5e:	30 0c       	mov	r12,0
80005a60:	30 08       	mov	r8,0
80005a62:	30 12       	mov	r2,1
80005a64:	fb 68 06 bb 	st.b	sp[1723],r8
80005a68:	50 2c       	stdsp	sp[0x8],r12
80005a6a:	fa c6 f9 a0 	sub	r6,sp,-1632
80005a6e:	c0 78       	rjmp	80005a7c <_vfprintf_r+0x1664>
80005a70:	30 0b       	mov	r11,0
80005a72:	50 2b       	stdsp	sp[0x8],r11
80005a74:	c0 48       	rjmp	80005a7c <_vfprintf_r+0x1664>
80005a76:	40 22       	lddsp	r2,sp[0x8]
80005a78:	30 0a       	mov	r10,0
80005a7a:	50 2a       	stdsp	sp[0x8],r10
80005a7c:	40 29       	lddsp	r9,sp[0x8]
80005a7e:	e4 09 0c 49 	max	r9,r2,r9
80005a82:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005a86:	50 39       	stdsp	sp[0xc],r9
80005a88:	0a 9e       	mov	lr,r5
80005a8a:	30 09       	mov	r9,0
80005a8c:	e2 1e 00 02 	andl	lr,0x2,COH
80005a90:	f2 08 18 00 	cp.b	r8,r9
80005a94:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80005a98:	f7 b8 01 ff 	subne	r8,-1
80005a9c:	fb f8 1a 03 	st.wne	sp[0xc],r8
80005aa0:	0a 9b       	mov	r11,r5
80005aa2:	58 0e       	cp.w	lr,0
80005aa4:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80005aa8:	f7 bc 01 fe 	subne	r12,-2
80005aac:	fb fc 1a 03 	st.wne	sp[0xc],r12
80005ab0:	e2 1b 00 84 	andl	r11,0x84,COH
80005ab4:	50 fe       	stdsp	sp[0x3c],lr
80005ab6:	50 9b       	stdsp	sp[0x24],r11
80005ab8:	c4 71       	brne	80005b46 <_vfprintf_r+0x172e>
80005aba:	40 8a       	lddsp	r10,sp[0x20]
80005abc:	40 39       	lddsp	r9,sp[0xc]
80005abe:	12 1a       	sub	r10,r9
80005ac0:	50 4a       	stdsp	sp[0x10],r10
80005ac2:	58 0a       	cp.w	r10,0
80005ac4:	e0 89 00 20 	brgt	80005b04 <_vfprintf_r+0x16ec>
80005ac8:	c3 f8       	rjmp	80005b46 <_vfprintf_r+0x172e>
80005aca:	2f 09       	sub	r9,-16
80005acc:	2f f8       	sub	r8,-1
80005ace:	fe ce be 76 	sub	lr,pc,-16778
80005ad2:	31 0c       	mov	r12,16
80005ad4:	fb 49 06 90 	st.w	sp[1680],r9
80005ad8:	87 0e       	st.w	r3[0x0],lr
80005ada:	87 1c       	st.w	r3[0x4],r12
80005adc:	fb 48 06 8c 	st.w	sp[1676],r8
80005ae0:	58 78       	cp.w	r8,7
80005ae2:	e0 89 00 04 	brgt	80005aea <_vfprintf_r+0x16d2>
80005ae6:	2f 83       	sub	r3,-8
80005ae8:	c0 b8       	rjmp	80005afe <_vfprintf_r+0x16e6>
80005aea:	fa ca f9 78 	sub	r10,sp,-1672
80005aee:	02 9b       	mov	r11,r1
80005af0:	08 9c       	mov	r12,r4
80005af2:	fe b0 f4 85 	rcall	800043fc <__sprint_r>
80005af6:	e0 81 04 10 	brne	80006316 <_vfprintf_r+0x1efe>
80005afa:	fa c3 f9 e0 	sub	r3,sp,-1568
80005afe:	40 4b       	lddsp	r11,sp[0x10]
80005b00:	21 0b       	sub	r11,16
80005b02:	50 4b       	stdsp	sp[0x10],r11
80005b04:	fa f9 06 90 	ld.w	r9,sp[1680]
80005b08:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b0c:	fe ca be b4 	sub	r10,pc,-16716
80005b10:	40 4e       	lddsp	lr,sp[0x10]
80005b12:	59 0e       	cp.w	lr,16
80005b14:	fe 99 ff db 	brgt	80005aca <_vfprintf_r+0x16b2>
80005b18:	1c 09       	add	r9,lr
80005b1a:	2f f8       	sub	r8,-1
80005b1c:	87 0a       	st.w	r3[0x0],r10
80005b1e:	fb 49 06 90 	st.w	sp[1680],r9
80005b22:	87 1e       	st.w	r3[0x4],lr
80005b24:	fb 48 06 8c 	st.w	sp[1676],r8
80005b28:	58 78       	cp.w	r8,7
80005b2a:	e0 89 00 04 	brgt	80005b32 <_vfprintf_r+0x171a>
80005b2e:	2f 83       	sub	r3,-8
80005b30:	c0 b8       	rjmp	80005b46 <_vfprintf_r+0x172e>
80005b32:	fa ca f9 78 	sub	r10,sp,-1672
80005b36:	02 9b       	mov	r11,r1
80005b38:	08 9c       	mov	r12,r4
80005b3a:	fe b0 f4 61 	rcall	800043fc <__sprint_r>
80005b3e:	e0 81 03 ec 	brne	80006316 <_vfprintf_r+0x1efe>
80005b42:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b46:	30 09       	mov	r9,0
80005b48:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005b4c:	f2 08 18 00 	cp.b	r8,r9
80005b50:	c1 f0       	breq	80005b8e <_vfprintf_r+0x1776>
80005b52:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b56:	fa c9 f9 45 	sub	r9,sp,-1723
80005b5a:	2f f8       	sub	r8,-1
80005b5c:	87 09       	st.w	r3[0x0],r9
80005b5e:	fb 48 06 90 	st.w	sp[1680],r8
80005b62:	30 19       	mov	r9,1
80005b64:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b68:	87 19       	st.w	r3[0x4],r9
80005b6a:	2f f8       	sub	r8,-1
80005b6c:	fb 48 06 8c 	st.w	sp[1676],r8
80005b70:	58 78       	cp.w	r8,7
80005b72:	e0 89 00 04 	brgt	80005b7a <_vfprintf_r+0x1762>
80005b76:	2f 83       	sub	r3,-8
80005b78:	c0 b8       	rjmp	80005b8e <_vfprintf_r+0x1776>
80005b7a:	fa ca f9 78 	sub	r10,sp,-1672
80005b7e:	02 9b       	mov	r11,r1
80005b80:	08 9c       	mov	r12,r4
80005b82:	fe b0 f4 3d 	rcall	800043fc <__sprint_r>
80005b86:	e0 81 03 c8 	brne	80006316 <_vfprintf_r+0x1efe>
80005b8a:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b8e:	40 fc       	lddsp	r12,sp[0x3c]
80005b90:	58 0c       	cp.w	r12,0
80005b92:	c1 f0       	breq	80005bd0 <_vfprintf_r+0x17b8>
80005b94:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b98:	fa c9 f9 48 	sub	r9,sp,-1720
80005b9c:	2f e8       	sub	r8,-2
80005b9e:	87 09       	st.w	r3[0x0],r9
80005ba0:	fb 48 06 90 	st.w	sp[1680],r8
80005ba4:	30 29       	mov	r9,2
80005ba6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005baa:	87 19       	st.w	r3[0x4],r9
80005bac:	2f f8       	sub	r8,-1
80005bae:	fb 48 06 8c 	st.w	sp[1676],r8
80005bb2:	58 78       	cp.w	r8,7
80005bb4:	e0 89 00 04 	brgt	80005bbc <_vfprintf_r+0x17a4>
80005bb8:	2f 83       	sub	r3,-8
80005bba:	c0 b8       	rjmp	80005bd0 <_vfprintf_r+0x17b8>
80005bbc:	fa ca f9 78 	sub	r10,sp,-1672
80005bc0:	02 9b       	mov	r11,r1
80005bc2:	08 9c       	mov	r12,r4
80005bc4:	fe b0 f4 1c 	rcall	800043fc <__sprint_r>
80005bc8:	e0 81 03 a7 	brne	80006316 <_vfprintf_r+0x1efe>
80005bcc:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bd0:	40 9b       	lddsp	r11,sp[0x24]
80005bd2:	e0 4b 00 80 	cp.w	r11,128
80005bd6:	c4 71       	brne	80005c64 <_vfprintf_r+0x184c>
80005bd8:	40 8a       	lddsp	r10,sp[0x20]
80005bda:	40 39       	lddsp	r9,sp[0xc]
80005bdc:	12 1a       	sub	r10,r9
80005bde:	50 4a       	stdsp	sp[0x10],r10
80005be0:	58 0a       	cp.w	r10,0
80005be2:	e0 89 00 20 	brgt	80005c22 <_vfprintf_r+0x180a>
80005be6:	c3 f8       	rjmp	80005c64 <_vfprintf_r+0x184c>
80005be8:	2f 09       	sub	r9,-16
80005bea:	2f f8       	sub	r8,-1
80005bec:	fe ce bf 84 	sub	lr,pc,-16508
80005bf0:	31 0c       	mov	r12,16
80005bf2:	fb 49 06 90 	st.w	sp[1680],r9
80005bf6:	87 0e       	st.w	r3[0x0],lr
80005bf8:	87 1c       	st.w	r3[0x4],r12
80005bfa:	fb 48 06 8c 	st.w	sp[1676],r8
80005bfe:	58 78       	cp.w	r8,7
80005c00:	e0 89 00 04 	brgt	80005c08 <_vfprintf_r+0x17f0>
80005c04:	2f 83       	sub	r3,-8
80005c06:	c0 b8       	rjmp	80005c1c <_vfprintf_r+0x1804>
80005c08:	fa ca f9 78 	sub	r10,sp,-1672
80005c0c:	02 9b       	mov	r11,r1
80005c0e:	08 9c       	mov	r12,r4
80005c10:	fe b0 f3 f6 	rcall	800043fc <__sprint_r>
80005c14:	e0 81 03 81 	brne	80006316 <_vfprintf_r+0x1efe>
80005c18:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c1c:	40 4b       	lddsp	r11,sp[0x10]
80005c1e:	21 0b       	sub	r11,16
80005c20:	50 4b       	stdsp	sp[0x10],r11
80005c22:	fa f9 06 90 	ld.w	r9,sp[1680]
80005c26:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c2a:	fe ca bf c2 	sub	r10,pc,-16446
80005c2e:	40 4e       	lddsp	lr,sp[0x10]
80005c30:	59 0e       	cp.w	lr,16
80005c32:	fe 99 ff db 	brgt	80005be8 <_vfprintf_r+0x17d0>
80005c36:	1c 09       	add	r9,lr
80005c38:	2f f8       	sub	r8,-1
80005c3a:	87 0a       	st.w	r3[0x0],r10
80005c3c:	fb 49 06 90 	st.w	sp[1680],r9
80005c40:	87 1e       	st.w	r3[0x4],lr
80005c42:	fb 48 06 8c 	st.w	sp[1676],r8
80005c46:	58 78       	cp.w	r8,7
80005c48:	e0 89 00 04 	brgt	80005c50 <_vfprintf_r+0x1838>
80005c4c:	2f 83       	sub	r3,-8
80005c4e:	c0 b8       	rjmp	80005c64 <_vfprintf_r+0x184c>
80005c50:	fa ca f9 78 	sub	r10,sp,-1672
80005c54:	02 9b       	mov	r11,r1
80005c56:	08 9c       	mov	r12,r4
80005c58:	fe b0 f3 d2 	rcall	800043fc <__sprint_r>
80005c5c:	e0 81 03 5d 	brne	80006316 <_vfprintf_r+0x1efe>
80005c60:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c64:	40 2c       	lddsp	r12,sp[0x8]
80005c66:	04 1c       	sub	r12,r2
80005c68:	50 2c       	stdsp	sp[0x8],r12
80005c6a:	58 0c       	cp.w	r12,0
80005c6c:	e0 89 00 20 	brgt	80005cac <_vfprintf_r+0x1894>
80005c70:	c3 f8       	rjmp	80005cee <_vfprintf_r+0x18d6>
80005c72:	2f 09       	sub	r9,-16
80005c74:	2f f8       	sub	r8,-1
80005c76:	fe cb c0 0e 	sub	r11,pc,-16370
80005c7a:	31 0a       	mov	r10,16
80005c7c:	fb 49 06 90 	st.w	sp[1680],r9
80005c80:	87 0b       	st.w	r3[0x0],r11
80005c82:	87 1a       	st.w	r3[0x4],r10
80005c84:	fb 48 06 8c 	st.w	sp[1676],r8
80005c88:	58 78       	cp.w	r8,7
80005c8a:	e0 89 00 04 	brgt	80005c92 <_vfprintf_r+0x187a>
80005c8e:	2f 83       	sub	r3,-8
80005c90:	c0 b8       	rjmp	80005ca6 <_vfprintf_r+0x188e>
80005c92:	fa ca f9 78 	sub	r10,sp,-1672
80005c96:	02 9b       	mov	r11,r1
80005c98:	08 9c       	mov	r12,r4
80005c9a:	fe b0 f3 b1 	rcall	800043fc <__sprint_r>
80005c9e:	e0 81 03 3c 	brne	80006316 <_vfprintf_r+0x1efe>
80005ca2:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ca6:	40 29       	lddsp	r9,sp[0x8]
80005ca8:	21 09       	sub	r9,16
80005caa:	50 29       	stdsp	sp[0x8],r9
80005cac:	fa f9 06 90 	ld.w	r9,sp[1680]
80005cb0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005cb4:	fe ca c0 4c 	sub	r10,pc,-16308
80005cb8:	40 2e       	lddsp	lr,sp[0x8]
80005cba:	59 0e       	cp.w	lr,16
80005cbc:	fe 99 ff db 	brgt	80005c72 <_vfprintf_r+0x185a>
80005cc0:	1c 09       	add	r9,lr
80005cc2:	2f f8       	sub	r8,-1
80005cc4:	87 0a       	st.w	r3[0x0],r10
80005cc6:	fb 49 06 90 	st.w	sp[1680],r9
80005cca:	87 1e       	st.w	r3[0x4],lr
80005ccc:	fb 48 06 8c 	st.w	sp[1676],r8
80005cd0:	58 78       	cp.w	r8,7
80005cd2:	e0 89 00 04 	brgt	80005cda <_vfprintf_r+0x18c2>
80005cd6:	2f 83       	sub	r3,-8
80005cd8:	c0 b8       	rjmp	80005cee <_vfprintf_r+0x18d6>
80005cda:	fa ca f9 78 	sub	r10,sp,-1672
80005cde:	02 9b       	mov	r11,r1
80005ce0:	08 9c       	mov	r12,r4
80005ce2:	fe b0 f3 8d 	rcall	800043fc <__sprint_r>
80005ce6:	e0 81 03 18 	brne	80006316 <_vfprintf_r+0x1efe>
80005cea:	fa c3 f9 e0 	sub	r3,sp,-1568
80005cee:	ed b5 00 08 	bld	r5,0x8
80005cf2:	c0 b0       	breq	80005d08 <_vfprintf_r+0x18f0>
80005cf4:	fa f8 06 90 	ld.w	r8,sp[1680]
80005cf8:	87 12       	st.w	r3[0x4],r2
80005cfa:	87 06       	st.w	r3[0x0],r6
80005cfc:	f0 02 00 02 	add	r2,r8,r2
80005d00:	fb 42 06 90 	st.w	sp[1680],r2
80005d04:	e0 8f 01 d4 	bral	800060ac <_vfprintf_r+0x1c94>
80005d08:	e0 40 00 65 	cp.w	r0,101
80005d0c:	e0 8a 01 d6 	brle	800060b8 <_vfprintf_r+0x1ca0>
80005d10:	30 08       	mov	r8,0
80005d12:	30 09       	mov	r9,0
80005d14:	40 5b       	lddsp	r11,sp[0x14]
80005d16:	40 7a       	lddsp	r10,sp[0x1c]
80005d18:	e0 a0 17 f5 	rcall	80008d02 <__avr32_f64_cmp_eq>
80005d1c:	c7 90       	breq	80005e0e <_vfprintf_r+0x19f6>
80005d1e:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d22:	fe c9 c0 ce 	sub	r9,pc,-16178
80005d26:	2f f8       	sub	r8,-1
80005d28:	87 09       	st.w	r3[0x0],r9
80005d2a:	fb 48 06 90 	st.w	sp[1680],r8
80005d2e:	30 19       	mov	r9,1
80005d30:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d34:	87 19       	st.w	r3[0x4],r9
80005d36:	2f f8       	sub	r8,-1
80005d38:	fb 48 06 8c 	st.w	sp[1676],r8
80005d3c:	58 78       	cp.w	r8,7
80005d3e:	e0 89 00 05 	brgt	80005d48 <_vfprintf_r+0x1930>
80005d42:	2f 83       	sub	r3,-8
80005d44:	c0 c8       	rjmp	80005d5c <_vfprintf_r+0x1944>
80005d46:	d7 03       	nop
80005d48:	fa ca f9 78 	sub	r10,sp,-1672
80005d4c:	02 9b       	mov	r11,r1
80005d4e:	08 9c       	mov	r12,r4
80005d50:	fe b0 f3 56 	rcall	800043fc <__sprint_r>
80005d54:	e0 81 02 e1 	brne	80006316 <_vfprintf_r+0x1efe>
80005d58:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d5c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005d60:	40 6c       	lddsp	r12,sp[0x18]
80005d62:	18 38       	cp.w	r8,r12
80005d64:	c0 55       	brlt	80005d6e <_vfprintf_r+0x1956>
80005d66:	ed b5 00 00 	bld	r5,0x0
80005d6a:	e0 81 02 6b 	brne	80006240 <_vfprintf_r+0x1e28>
80005d6e:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d72:	2f f8       	sub	r8,-1
80005d74:	40 cb       	lddsp	r11,sp[0x30]
80005d76:	fb 48 06 90 	st.w	sp[1680],r8
80005d7a:	30 19       	mov	r9,1
80005d7c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d80:	87 0b       	st.w	r3[0x0],r11
80005d82:	2f f8       	sub	r8,-1
80005d84:	87 19       	st.w	r3[0x4],r9
80005d86:	fb 48 06 8c 	st.w	sp[1676],r8
80005d8a:	58 78       	cp.w	r8,7
80005d8c:	e0 89 00 04 	brgt	80005d94 <_vfprintf_r+0x197c>
80005d90:	2f 83       	sub	r3,-8
80005d92:	c0 b8       	rjmp	80005da8 <_vfprintf_r+0x1990>
80005d94:	fa ca f9 78 	sub	r10,sp,-1672
80005d98:	02 9b       	mov	r11,r1
80005d9a:	08 9c       	mov	r12,r4
80005d9c:	fe b0 f3 30 	rcall	800043fc <__sprint_r>
80005da0:	e0 81 02 bb 	brne	80006316 <_vfprintf_r+0x1efe>
80005da4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005da8:	40 66       	lddsp	r6,sp[0x18]
80005daa:	20 16       	sub	r6,1
80005dac:	58 06       	cp.w	r6,0
80005dae:	e0 89 00 1d 	brgt	80005de8 <_vfprintf_r+0x19d0>
80005db2:	e0 8f 02 47 	bral	80006240 <_vfprintf_r+0x1e28>
80005db6:	2f 09       	sub	r9,-16
80005db8:	2f f8       	sub	r8,-1
80005dba:	fb 49 06 90 	st.w	sp[1680],r9
80005dbe:	87 02       	st.w	r3[0x0],r2
80005dc0:	87 10       	st.w	r3[0x4],r0
80005dc2:	fb 48 06 8c 	st.w	sp[1676],r8
80005dc6:	58 78       	cp.w	r8,7
80005dc8:	e0 89 00 04 	brgt	80005dd0 <_vfprintf_r+0x19b8>
80005dcc:	2f 83       	sub	r3,-8
80005dce:	c0 b8       	rjmp	80005de4 <_vfprintf_r+0x19cc>
80005dd0:	fa ca f9 78 	sub	r10,sp,-1672
80005dd4:	02 9b       	mov	r11,r1
80005dd6:	08 9c       	mov	r12,r4
80005dd8:	fe b0 f3 12 	rcall	800043fc <__sprint_r>
80005ddc:	e0 81 02 9d 	brne	80006316 <_vfprintf_r+0x1efe>
80005de0:	fa c3 f9 e0 	sub	r3,sp,-1568
80005de4:	21 06       	sub	r6,16
80005de6:	c0 48       	rjmp	80005dee <_vfprintf_r+0x19d6>
80005de8:	fe c2 c1 80 	sub	r2,pc,-16000
80005dec:	31 00       	mov	r0,16
80005dee:	fa f9 06 90 	ld.w	r9,sp[1680]
80005df2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005df6:	fe ca c1 8e 	sub	r10,pc,-15986
80005dfa:	59 06       	cp.w	r6,16
80005dfc:	fe 99 ff dd 	brgt	80005db6 <_vfprintf_r+0x199e>
80005e00:	0c 09       	add	r9,r6
80005e02:	87 0a       	st.w	r3[0x0],r10
80005e04:	fb 49 06 90 	st.w	sp[1680],r9
80005e08:	2f f8       	sub	r8,-1
80005e0a:	87 16       	st.w	r3[0x4],r6
80005e0c:	c5 39       	rjmp	800060b2 <_vfprintf_r+0x1c9a>
80005e0e:	fa fa 06 ac 	ld.w	r10,sp[1708]
80005e12:	58 0a       	cp.w	r10,0
80005e14:	e0 89 00 92 	brgt	80005f38 <_vfprintf_r+0x1b20>
80005e18:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e1c:	fe c9 c1 c8 	sub	r9,pc,-15928
80005e20:	2f f8       	sub	r8,-1
80005e22:	87 09       	st.w	r3[0x0],r9
80005e24:	fb 48 06 90 	st.w	sp[1680],r8
80005e28:	30 19       	mov	r9,1
80005e2a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e2e:	87 19       	st.w	r3[0x4],r9
80005e30:	2f f8       	sub	r8,-1
80005e32:	fb 48 06 8c 	st.w	sp[1676],r8
80005e36:	58 78       	cp.w	r8,7
80005e38:	e0 89 00 04 	brgt	80005e40 <_vfprintf_r+0x1a28>
80005e3c:	2f 83       	sub	r3,-8
80005e3e:	c0 b8       	rjmp	80005e54 <_vfprintf_r+0x1a3c>
80005e40:	fa ca f9 78 	sub	r10,sp,-1672
80005e44:	02 9b       	mov	r11,r1
80005e46:	08 9c       	mov	r12,r4
80005e48:	fe b0 f2 da 	rcall	800043fc <__sprint_r>
80005e4c:	e0 81 02 65 	brne	80006316 <_vfprintf_r+0x1efe>
80005e50:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e54:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005e58:	58 08       	cp.w	r8,0
80005e5a:	c0 81       	brne	80005e6a <_vfprintf_r+0x1a52>
80005e5c:	40 6a       	lddsp	r10,sp[0x18]
80005e5e:	58 0a       	cp.w	r10,0
80005e60:	c0 51       	brne	80005e6a <_vfprintf_r+0x1a52>
80005e62:	ed b5 00 00 	bld	r5,0x0
80005e66:	e0 81 01 ed 	brne	80006240 <_vfprintf_r+0x1e28>
80005e6a:	40 c9       	lddsp	r9,sp[0x30]
80005e6c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e70:	2f f8       	sub	r8,-1
80005e72:	87 09       	st.w	r3[0x0],r9
80005e74:	fb 48 06 90 	st.w	sp[1680],r8
80005e78:	30 19       	mov	r9,1
80005e7a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e7e:	87 19       	st.w	r3[0x4],r9
80005e80:	2f f8       	sub	r8,-1
80005e82:	fb 48 06 8c 	st.w	sp[1676],r8
80005e86:	58 78       	cp.w	r8,7
80005e88:	e0 89 00 04 	brgt	80005e90 <_vfprintf_r+0x1a78>
80005e8c:	2f 83       	sub	r3,-8
80005e8e:	c0 b8       	rjmp	80005ea4 <_vfprintf_r+0x1a8c>
80005e90:	fa ca f9 78 	sub	r10,sp,-1672
80005e94:	02 9b       	mov	r11,r1
80005e96:	08 9c       	mov	r12,r4
80005e98:	fe b0 f2 b2 	rcall	800043fc <__sprint_r>
80005e9c:	e0 81 02 3d 	brne	80006316 <_vfprintf_r+0x1efe>
80005ea0:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ea4:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005ea8:	5c 32       	neg	r2
80005eaa:	58 02       	cp.w	r2,0
80005eac:	e0 89 00 1d 	brgt	80005ee6 <_vfprintf_r+0x1ace>
80005eb0:	c3 d8       	rjmp	80005f2a <_vfprintf_r+0x1b12>
80005eb2:	2f 09       	sub	r9,-16
80005eb4:	2f f8       	sub	r8,-1
80005eb6:	31 0e       	mov	lr,16
80005eb8:	fb 49 06 90 	st.w	sp[1680],r9
80005ebc:	87 00       	st.w	r3[0x0],r0
80005ebe:	87 1e       	st.w	r3[0x4],lr
80005ec0:	fb 48 06 8c 	st.w	sp[1676],r8
80005ec4:	58 78       	cp.w	r8,7
80005ec6:	e0 89 00 04 	brgt	80005ece <_vfprintf_r+0x1ab6>
80005eca:	2f 83       	sub	r3,-8
80005ecc:	c0 b8       	rjmp	80005ee2 <_vfprintf_r+0x1aca>
80005ece:	fa ca f9 78 	sub	r10,sp,-1672
80005ed2:	02 9b       	mov	r11,r1
80005ed4:	08 9c       	mov	r12,r4
80005ed6:	fe b0 f2 93 	rcall	800043fc <__sprint_r>
80005eda:	e0 81 02 1e 	brne	80006316 <_vfprintf_r+0x1efe>
80005ede:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ee2:	21 02       	sub	r2,16
80005ee4:	c0 38       	rjmp	80005eea <_vfprintf_r+0x1ad2>
80005ee6:	fe c0 c2 7e 	sub	r0,pc,-15746
80005eea:	fa f9 06 90 	ld.w	r9,sp[1680]
80005eee:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ef2:	fe ca c2 8a 	sub	r10,pc,-15734
80005ef6:	59 02       	cp.w	r2,16
80005ef8:	fe 99 ff dd 	brgt	80005eb2 <_vfprintf_r+0x1a9a>
80005efc:	04 09       	add	r9,r2
80005efe:	2f f8       	sub	r8,-1
80005f00:	87 0a       	st.w	r3[0x0],r10
80005f02:	fb 49 06 90 	st.w	sp[1680],r9
80005f06:	87 12       	st.w	r3[0x4],r2
80005f08:	fb 48 06 8c 	st.w	sp[1676],r8
80005f0c:	58 78       	cp.w	r8,7
80005f0e:	e0 89 00 04 	brgt	80005f16 <_vfprintf_r+0x1afe>
80005f12:	2f 83       	sub	r3,-8
80005f14:	c0 b8       	rjmp	80005f2a <_vfprintf_r+0x1b12>
80005f16:	fa ca f9 78 	sub	r10,sp,-1672
80005f1a:	02 9b       	mov	r11,r1
80005f1c:	08 9c       	mov	r12,r4
80005f1e:	fe b0 f2 6f 	rcall	800043fc <__sprint_r>
80005f22:	e0 81 01 fa 	brne	80006316 <_vfprintf_r+0x1efe>
80005f26:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f2a:	40 6c       	lddsp	r12,sp[0x18]
80005f2c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f30:	87 06       	st.w	r3[0x0],r6
80005f32:	87 1c       	st.w	r3[0x4],r12
80005f34:	18 08       	add	r8,r12
80005f36:	cb 98       	rjmp	800060a8 <_vfprintf_r+0x1c90>
80005f38:	fa f9 06 90 	ld.w	r9,sp[1680]
80005f3c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f40:	40 6b       	lddsp	r11,sp[0x18]
80005f42:	16 3a       	cp.w	r10,r11
80005f44:	c6 f5       	brlt	80006022 <_vfprintf_r+0x1c0a>
80005f46:	16 09       	add	r9,r11
80005f48:	2f f8       	sub	r8,-1
80005f4a:	87 06       	st.w	r3[0x0],r6
80005f4c:	fb 49 06 90 	st.w	sp[1680],r9
80005f50:	87 1b       	st.w	r3[0x4],r11
80005f52:	fb 48 06 8c 	st.w	sp[1676],r8
80005f56:	58 78       	cp.w	r8,7
80005f58:	e0 89 00 04 	brgt	80005f60 <_vfprintf_r+0x1b48>
80005f5c:	2f 83       	sub	r3,-8
80005f5e:	c0 b8       	rjmp	80005f74 <_vfprintf_r+0x1b5c>
80005f60:	fa ca f9 78 	sub	r10,sp,-1672
80005f64:	02 9b       	mov	r11,r1
80005f66:	08 9c       	mov	r12,r4
80005f68:	fe b0 f2 4a 	rcall	800043fc <__sprint_r>
80005f6c:	e0 81 01 d5 	brne	80006316 <_vfprintf_r+0x1efe>
80005f70:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f74:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005f78:	40 6a       	lddsp	r10,sp[0x18]
80005f7a:	14 16       	sub	r6,r10
80005f7c:	58 06       	cp.w	r6,0
80005f7e:	e0 89 00 1c 	brgt	80005fb6 <_vfprintf_r+0x1b9e>
80005f82:	c3 d8       	rjmp	80005ffc <_vfprintf_r+0x1be4>
80005f84:	2f 09       	sub	r9,-16
80005f86:	2f f8       	sub	r8,-1
80005f88:	fb 49 06 90 	st.w	sp[1680],r9
80005f8c:	87 02       	st.w	r3[0x0],r2
80005f8e:	87 10       	st.w	r3[0x4],r0
80005f90:	fb 48 06 8c 	st.w	sp[1676],r8
80005f94:	58 78       	cp.w	r8,7
80005f96:	e0 89 00 04 	brgt	80005f9e <_vfprintf_r+0x1b86>
80005f9a:	2f 83       	sub	r3,-8
80005f9c:	c0 b8       	rjmp	80005fb2 <_vfprintf_r+0x1b9a>
80005f9e:	fa ca f9 78 	sub	r10,sp,-1672
80005fa2:	02 9b       	mov	r11,r1
80005fa4:	08 9c       	mov	r12,r4
80005fa6:	fe b0 f2 2b 	rcall	800043fc <__sprint_r>
80005faa:	e0 81 01 b6 	brne	80006316 <_vfprintf_r+0x1efe>
80005fae:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fb2:	21 06       	sub	r6,16
80005fb4:	c0 48       	rjmp	80005fbc <_vfprintf_r+0x1ba4>
80005fb6:	fe c2 c3 4e 	sub	r2,pc,-15538
80005fba:	31 00       	mov	r0,16
80005fbc:	fa f9 06 90 	ld.w	r9,sp[1680]
80005fc0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005fc4:	fe ca c3 5c 	sub	r10,pc,-15524
80005fc8:	59 06       	cp.w	r6,16
80005fca:	fe 99 ff dd 	brgt	80005f84 <_vfprintf_r+0x1b6c>
80005fce:	0c 09       	add	r9,r6
80005fd0:	2f f8       	sub	r8,-1
80005fd2:	87 0a       	st.w	r3[0x0],r10
80005fd4:	fb 49 06 90 	st.w	sp[1680],r9
80005fd8:	87 16       	st.w	r3[0x4],r6
80005fda:	fb 48 06 8c 	st.w	sp[1676],r8
80005fde:	58 78       	cp.w	r8,7
80005fe0:	e0 89 00 04 	brgt	80005fe8 <_vfprintf_r+0x1bd0>
80005fe4:	2f 83       	sub	r3,-8
80005fe6:	c0 b8       	rjmp	80005ffc <_vfprintf_r+0x1be4>
80005fe8:	fa ca f9 78 	sub	r10,sp,-1672
80005fec:	02 9b       	mov	r11,r1
80005fee:	08 9c       	mov	r12,r4
80005ff0:	fe b0 f2 06 	rcall	800043fc <__sprint_r>
80005ff4:	e0 81 01 91 	brne	80006316 <_vfprintf_r+0x1efe>
80005ff8:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ffc:	ed b5 00 00 	bld	r5,0x0
80006000:	e0 81 01 20 	brne	80006240 <_vfprintf_r+0x1e28>
80006004:	40 c9       	lddsp	r9,sp[0x30]
80006006:	fa f8 06 90 	ld.w	r8,sp[1680]
8000600a:	2f f8       	sub	r8,-1
8000600c:	87 09       	st.w	r3[0x0],r9
8000600e:	fb 48 06 90 	st.w	sp[1680],r8
80006012:	30 19       	mov	r9,1
80006014:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006018:	87 19       	st.w	r3[0x4],r9
8000601a:	2f f8       	sub	r8,-1
8000601c:	fb 48 06 8c 	st.w	sp[1676],r8
80006020:	c0 29       	rjmp	80006224 <_vfprintf_r+0x1e0c>
80006022:	14 09       	add	r9,r10
80006024:	2f f8       	sub	r8,-1
80006026:	fb 49 06 90 	st.w	sp[1680],r9
8000602a:	87 06       	st.w	r3[0x0],r6
8000602c:	87 1a       	st.w	r3[0x4],r10
8000602e:	fb 48 06 8c 	st.w	sp[1676],r8
80006032:	58 78       	cp.w	r8,7
80006034:	e0 89 00 04 	brgt	8000603c <_vfprintf_r+0x1c24>
80006038:	2f 83       	sub	r3,-8
8000603a:	c0 b8       	rjmp	80006050 <_vfprintf_r+0x1c38>
8000603c:	fa ca f9 78 	sub	r10,sp,-1672
80006040:	02 9b       	mov	r11,r1
80006042:	08 9c       	mov	r12,r4
80006044:	fe b0 f1 dc 	rcall	800043fc <__sprint_r>
80006048:	e0 81 01 67 	brne	80006316 <_vfprintf_r+0x1efe>
8000604c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006050:	40 c8       	lddsp	r8,sp[0x30]
80006052:	87 08       	st.w	r3[0x0],r8
80006054:	fa f8 06 90 	ld.w	r8,sp[1680]
80006058:	2f f8       	sub	r8,-1
8000605a:	30 19       	mov	r9,1
8000605c:	fb 48 06 90 	st.w	sp[1680],r8
80006060:	87 19       	st.w	r3[0x4],r9
80006062:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006066:	2f f8       	sub	r8,-1
80006068:	fb 48 06 8c 	st.w	sp[1676],r8
8000606c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006070:	58 78       	cp.w	r8,7
80006072:	e0 89 00 04 	brgt	8000607a <_vfprintf_r+0x1c62>
80006076:	2f 83       	sub	r3,-8
80006078:	c0 b8       	rjmp	8000608e <_vfprintf_r+0x1c76>
8000607a:	fa ca f9 78 	sub	r10,sp,-1672
8000607e:	02 9b       	mov	r11,r1
80006080:	08 9c       	mov	r12,r4
80006082:	fe b0 f1 bd 	rcall	800043fc <__sprint_r>
80006086:	e0 81 01 48 	brne	80006316 <_vfprintf_r+0x1efe>
8000608a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000608e:	04 06       	add	r6,r2
80006090:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006094:	87 06       	st.w	r3[0x0],r6
80006096:	fa f9 06 90 	ld.w	r9,sp[1680]
8000609a:	40 66       	lddsp	r6,sp[0x18]
8000609c:	40 6e       	lddsp	lr,sp[0x18]
8000609e:	10 16       	sub	r6,r8
800060a0:	f2 08 01 08 	sub	r8,r9,r8
800060a4:	87 16       	st.w	r3[0x4],r6
800060a6:	1c 08       	add	r8,lr
800060a8:	fb 48 06 90 	st.w	sp[1680],r8
800060ac:	fa f8 06 8c 	ld.w	r8,sp[1676]
800060b0:	2f f8       	sub	r8,-1
800060b2:	fb 48 06 8c 	st.w	sp[1676],r8
800060b6:	cb 78       	rjmp	80006224 <_vfprintf_r+0x1e0c>
800060b8:	40 6c       	lddsp	r12,sp[0x18]
800060ba:	58 1c       	cp.w	r12,1
800060bc:	e0 89 00 06 	brgt	800060c8 <_vfprintf_r+0x1cb0>
800060c0:	ed b5 00 00 	bld	r5,0x0
800060c4:	e0 81 00 85 	brne	800061ce <_vfprintf_r+0x1db6>
800060c8:	fa f8 06 90 	ld.w	r8,sp[1680]
800060cc:	2f f8       	sub	r8,-1
800060ce:	30 19       	mov	r9,1
800060d0:	fb 48 06 90 	st.w	sp[1680],r8
800060d4:	87 06       	st.w	r3[0x0],r6
800060d6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800060da:	87 19       	st.w	r3[0x4],r9
800060dc:	2f f8       	sub	r8,-1
800060de:	fb 48 06 8c 	st.w	sp[1676],r8
800060e2:	58 78       	cp.w	r8,7
800060e4:	e0 89 00 04 	brgt	800060ec <_vfprintf_r+0x1cd4>
800060e8:	2f 83       	sub	r3,-8
800060ea:	c0 b8       	rjmp	80006100 <_vfprintf_r+0x1ce8>
800060ec:	fa ca f9 78 	sub	r10,sp,-1672
800060f0:	02 9b       	mov	r11,r1
800060f2:	08 9c       	mov	r12,r4
800060f4:	fe b0 f1 84 	rcall	800043fc <__sprint_r>
800060f8:	e0 81 01 0f 	brne	80006316 <_vfprintf_r+0x1efe>
800060fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80006100:	fa f8 06 90 	ld.w	r8,sp[1680]
80006104:	2f f8       	sub	r8,-1
80006106:	40 cb       	lddsp	r11,sp[0x30]
80006108:	fb 48 06 90 	st.w	sp[1680],r8
8000610c:	30 19       	mov	r9,1
8000610e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006112:	87 0b       	st.w	r3[0x0],r11
80006114:	2f f8       	sub	r8,-1
80006116:	87 19       	st.w	r3[0x4],r9
80006118:	fb 48 06 8c 	st.w	sp[1676],r8
8000611c:	58 78       	cp.w	r8,7
8000611e:	e0 89 00 05 	brgt	80006128 <_vfprintf_r+0x1d10>
80006122:	2f 83       	sub	r3,-8
80006124:	c0 c8       	rjmp	8000613c <_vfprintf_r+0x1d24>
80006126:	d7 03       	nop
80006128:	fa ca f9 78 	sub	r10,sp,-1672
8000612c:	02 9b       	mov	r11,r1
8000612e:	08 9c       	mov	r12,r4
80006130:	fe b0 f1 66 	rcall	800043fc <__sprint_r>
80006134:	e0 81 00 f1 	brne	80006316 <_vfprintf_r+0x1efe>
80006138:	fa c3 f9 e0 	sub	r3,sp,-1568
8000613c:	30 08       	mov	r8,0
8000613e:	30 09       	mov	r9,0
80006140:	40 5b       	lddsp	r11,sp[0x14]
80006142:	40 7a       	lddsp	r10,sp[0x1c]
80006144:	e0 a0 15 df 	rcall	80008d02 <__avr32_f64_cmp_eq>
80006148:	40 68       	lddsp	r8,sp[0x18]
8000614a:	20 18       	sub	r8,1
8000614c:	58 0c       	cp.w	r12,0
8000614e:	c0 d1       	brne	80006168 <_vfprintf_r+0x1d50>
80006150:	2f f6       	sub	r6,-1
80006152:	87 18       	st.w	r3[0x4],r8
80006154:	87 06       	st.w	r3[0x0],r6
80006156:	fa f6 06 90 	ld.w	r6,sp[1680]
8000615a:	10 06       	add	r6,r8
8000615c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006160:	fb 46 06 90 	st.w	sp[1680],r6
80006164:	2f f8       	sub	r8,-1
80006166:	c3 18       	rjmp	800061c8 <_vfprintf_r+0x1db0>
80006168:	10 96       	mov	r6,r8
8000616a:	58 08       	cp.w	r8,0
8000616c:	e0 89 00 1c 	brgt	800061a4 <_vfprintf_r+0x1d8c>
80006170:	c4 b8       	rjmp	80006206 <_vfprintf_r+0x1dee>
80006172:	2f 09       	sub	r9,-16
80006174:	2f f8       	sub	r8,-1
80006176:	fb 49 06 90 	st.w	sp[1680],r9
8000617a:	87 02       	st.w	r3[0x0],r2
8000617c:	87 10       	st.w	r3[0x4],r0
8000617e:	fb 48 06 8c 	st.w	sp[1676],r8
80006182:	58 78       	cp.w	r8,7
80006184:	e0 89 00 04 	brgt	8000618c <_vfprintf_r+0x1d74>
80006188:	2f 83       	sub	r3,-8
8000618a:	c0 b8       	rjmp	800061a0 <_vfprintf_r+0x1d88>
8000618c:	fa ca f9 78 	sub	r10,sp,-1672
80006190:	02 9b       	mov	r11,r1
80006192:	08 9c       	mov	r12,r4
80006194:	fe b0 f1 34 	rcall	800043fc <__sprint_r>
80006198:	e0 81 00 bf 	brne	80006316 <_vfprintf_r+0x1efe>
8000619c:	fa c3 f9 e0 	sub	r3,sp,-1568
800061a0:	21 06       	sub	r6,16
800061a2:	c0 48       	rjmp	800061aa <_vfprintf_r+0x1d92>
800061a4:	fe c2 c5 3c 	sub	r2,pc,-15044
800061a8:	31 00       	mov	r0,16
800061aa:	fa f9 06 90 	ld.w	r9,sp[1680]
800061ae:	fa f8 06 8c 	ld.w	r8,sp[1676]
800061b2:	fe ca c5 4a 	sub	r10,pc,-15030
800061b6:	59 06       	cp.w	r6,16
800061b8:	fe 99 ff dd 	brgt	80006172 <_vfprintf_r+0x1d5a>
800061bc:	0c 09       	add	r9,r6
800061be:	87 0a       	st.w	r3[0x0],r10
800061c0:	fb 49 06 90 	st.w	sp[1680],r9
800061c4:	2f f8       	sub	r8,-1
800061c6:	87 16       	st.w	r3[0x4],r6
800061c8:	fb 48 06 8c 	st.w	sp[1676],r8
800061cc:	c0 e8       	rjmp	800061e8 <_vfprintf_r+0x1dd0>
800061ce:	fa f8 06 90 	ld.w	r8,sp[1680]
800061d2:	2f f8       	sub	r8,-1
800061d4:	30 19       	mov	r9,1
800061d6:	fb 48 06 90 	st.w	sp[1680],r8
800061da:	87 06       	st.w	r3[0x0],r6
800061dc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800061e0:	87 19       	st.w	r3[0x4],r9
800061e2:	2f f8       	sub	r8,-1
800061e4:	fb 48 06 8c 	st.w	sp[1676],r8
800061e8:	58 78       	cp.w	r8,7
800061ea:	e0 89 00 04 	brgt	800061f2 <_vfprintf_r+0x1dda>
800061ee:	2f 83       	sub	r3,-8
800061f0:	c0 b8       	rjmp	80006206 <_vfprintf_r+0x1dee>
800061f2:	fa ca f9 78 	sub	r10,sp,-1672
800061f6:	02 9b       	mov	r11,r1
800061f8:	08 9c       	mov	r12,r4
800061fa:	fe b0 f1 01 	rcall	800043fc <__sprint_r>
800061fe:	e0 81 00 8c 	brne	80006316 <_vfprintf_r+0x1efe>
80006202:	fa c3 f9 e0 	sub	r3,sp,-1568
80006206:	40 ea       	lddsp	r10,sp[0x38]
80006208:	fa f8 06 90 	ld.w	r8,sp[1680]
8000620c:	14 08       	add	r8,r10
8000620e:	fa c9 f9 64 	sub	r9,sp,-1692
80006212:	fb 48 06 90 	st.w	sp[1680],r8
80006216:	87 1a       	st.w	r3[0x4],r10
80006218:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000621c:	87 09       	st.w	r3[0x0],r9
8000621e:	2f f8       	sub	r8,-1
80006220:	fb 48 06 8c 	st.w	sp[1676],r8
80006224:	58 78       	cp.w	r8,7
80006226:	e0 89 00 04 	brgt	8000622e <_vfprintf_r+0x1e16>
8000622a:	2f 83       	sub	r3,-8
8000622c:	c0 a8       	rjmp	80006240 <_vfprintf_r+0x1e28>
8000622e:	fa ca f9 78 	sub	r10,sp,-1672
80006232:	02 9b       	mov	r11,r1
80006234:	08 9c       	mov	r12,r4
80006236:	fe b0 f0 e3 	rcall	800043fc <__sprint_r>
8000623a:	c6 e1       	brne	80006316 <_vfprintf_r+0x1efe>
8000623c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006240:	e2 15 00 04 	andl	r5,0x4,COH
80006244:	c3 f0       	breq	800062c2 <_vfprintf_r+0x1eaa>
80006246:	40 86       	lddsp	r6,sp[0x20]
80006248:	40 39       	lddsp	r9,sp[0xc]
8000624a:	12 16       	sub	r6,r9
8000624c:	58 06       	cp.w	r6,0
8000624e:	e0 89 00 1a 	brgt	80006282 <_vfprintf_r+0x1e6a>
80006252:	c3 88       	rjmp	800062c2 <_vfprintf_r+0x1eaa>
80006254:	2f 09       	sub	r9,-16
80006256:	2f f8       	sub	r8,-1
80006258:	fb 49 06 90 	st.w	sp[1680],r9
8000625c:	87 05       	st.w	r3[0x0],r5
8000625e:	87 12       	st.w	r3[0x4],r2
80006260:	fb 48 06 8c 	st.w	sp[1676],r8
80006264:	58 78       	cp.w	r8,7
80006266:	e0 89 00 04 	brgt	8000626e <_vfprintf_r+0x1e56>
8000626a:	2f 83       	sub	r3,-8
8000626c:	c0 98       	rjmp	8000627e <_vfprintf_r+0x1e66>
8000626e:	00 9a       	mov	r10,r0
80006270:	02 9b       	mov	r11,r1
80006272:	08 9c       	mov	r12,r4
80006274:	fe b0 f0 c4 	rcall	800043fc <__sprint_r>
80006278:	c4 f1       	brne	80006316 <_vfprintf_r+0x1efe>
8000627a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000627e:	21 06       	sub	r6,16
80006280:	c0 68       	rjmp	8000628c <_vfprintf_r+0x1e74>
80006282:	fe c5 c6 2a 	sub	r5,pc,-14806
80006286:	31 02       	mov	r2,16
80006288:	fa c0 f9 78 	sub	r0,sp,-1672
8000628c:	fa f9 06 90 	ld.w	r9,sp[1680]
80006290:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006294:	fe ca c6 3c 	sub	r10,pc,-14788
80006298:	59 06       	cp.w	r6,16
8000629a:	fe 99 ff dd 	brgt	80006254 <_vfprintf_r+0x1e3c>
8000629e:	0c 09       	add	r9,r6
800062a0:	2f f8       	sub	r8,-1
800062a2:	87 0a       	st.w	r3[0x0],r10
800062a4:	87 16       	st.w	r3[0x4],r6
800062a6:	fb 49 06 90 	st.w	sp[1680],r9
800062aa:	fb 48 06 8c 	st.w	sp[1676],r8
800062ae:	58 78       	cp.w	r8,7
800062b0:	e0 8a 00 09 	brle	800062c2 <_vfprintf_r+0x1eaa>
800062b4:	fa ca f9 78 	sub	r10,sp,-1672
800062b8:	02 9b       	mov	r11,r1
800062ba:	08 9c       	mov	r12,r4
800062bc:	fe b0 f0 a0 	rcall	800043fc <__sprint_r>
800062c0:	c2 b1       	brne	80006316 <_vfprintf_r+0x1efe>
800062c2:	40 bc       	lddsp	r12,sp[0x2c]
800062c4:	40 36       	lddsp	r6,sp[0xc]
800062c6:	40 8e       	lddsp	lr,sp[0x20]
800062c8:	ec 0e 0c 48 	max	r8,r6,lr
800062cc:	10 0c       	add	r12,r8
800062ce:	50 bc       	stdsp	sp[0x2c],r12
800062d0:	fa f8 06 90 	ld.w	r8,sp[1680]
800062d4:	58 08       	cp.w	r8,0
800062d6:	c0 80       	breq	800062e6 <_vfprintf_r+0x1ece>
800062d8:	fa ca f9 78 	sub	r10,sp,-1672
800062dc:	02 9b       	mov	r11,r1
800062de:	08 9c       	mov	r12,r4
800062e0:	fe b0 f0 8e 	rcall	800043fc <__sprint_r>
800062e4:	c1 91       	brne	80006316 <_vfprintf_r+0x1efe>
800062e6:	30 0b       	mov	r11,0
800062e8:	fa c3 f9 e0 	sub	r3,sp,-1568
800062ec:	fb 4b 06 8c 	st.w	sp[1676],r11
800062f0:	fe 9f f1 22 	bral	80004534 <_vfprintf_r+0x11c>
800062f4:	08 95       	mov	r5,r4
800062f6:	fa f8 06 90 	ld.w	r8,sp[1680]
800062fa:	58 08       	cp.w	r8,0
800062fc:	c0 80       	breq	8000630c <_vfprintf_r+0x1ef4>
800062fe:	08 9c       	mov	r12,r4
80006300:	fa ca f9 78 	sub	r10,sp,-1672
80006304:	02 9b       	mov	r11,r1
80006306:	fe b0 f0 7b 	rcall	800043fc <__sprint_r>
8000630a:	c0 61       	brne	80006316 <_vfprintf_r+0x1efe>
8000630c:	30 08       	mov	r8,0
8000630e:	fb 48 06 8c 	st.w	sp[1676],r8
80006312:	c0 28       	rjmp	80006316 <_vfprintf_r+0x1efe>
80006314:	40 41       	lddsp	r1,sp[0x10]
80006316:	82 68       	ld.sh	r8,r1[0xc]
80006318:	ed b8 00 06 	bld	r8,0x6
8000631c:	c0 31       	brne	80006322 <_vfprintf_r+0x1f0a>
8000631e:	3f fa       	mov	r10,-1
80006320:	50 ba       	stdsp	sp[0x2c],r10
80006322:	40 bc       	lddsp	r12,sp[0x2c]
80006324:	fe 3d f9 44 	sub	sp,-1724
80006328:	d8 32       	popm	r0-r7,pc
8000632a:	d7 03       	nop

8000632c <__swsetup_r>:
8000632c:	d4 21       	pushm	r4-r7,lr
8000632e:	e0 68 01 24 	mov	r8,292
80006332:	18 96       	mov	r6,r12
80006334:	16 97       	mov	r7,r11
80006336:	70 0c       	ld.w	r12,r8[0x0]
80006338:	58 0c       	cp.w	r12,0
8000633a:	c0 60       	breq	80006346 <__swsetup_r+0x1a>
8000633c:	78 68       	ld.w	r8,r12[0x18]
8000633e:	58 08       	cp.w	r8,0
80006340:	c0 31       	brne	80006346 <__swsetup_r+0x1a>
80006342:	e0 a0 07 b9 	rcall	800072b4 <__sinit>
80006346:	fe c8 c5 be 	sub	r8,pc,-14914
8000634a:	10 37       	cp.w	r7,r8
8000634c:	c0 61       	brne	80006358 <__swsetup_r+0x2c>
8000634e:	e0 68 01 24 	mov	r8,292
80006352:	70 08       	ld.w	r8,r8[0x0]
80006354:	70 07       	ld.w	r7,r8[0x0]
80006356:	c1 28       	rjmp	8000637a <__swsetup_r+0x4e>
80006358:	fe c8 c5 b0 	sub	r8,pc,-14928
8000635c:	10 37       	cp.w	r7,r8
8000635e:	c0 61       	brne	8000636a <__swsetup_r+0x3e>
80006360:	e0 68 01 24 	mov	r8,292
80006364:	70 08       	ld.w	r8,r8[0x0]
80006366:	70 17       	ld.w	r7,r8[0x4]
80006368:	c0 98       	rjmp	8000637a <__swsetup_r+0x4e>
8000636a:	fe c8 c5 a2 	sub	r8,pc,-14942
8000636e:	10 37       	cp.w	r7,r8
80006370:	c0 51       	brne	8000637a <__swsetup_r+0x4e>
80006372:	e0 68 01 24 	mov	r8,292
80006376:	70 08       	ld.w	r8,r8[0x0]
80006378:	70 27       	ld.w	r7,r8[0x8]
8000637a:	8e 68       	ld.sh	r8,r7[0xc]
8000637c:	ed b8 00 03 	bld	r8,0x3
80006380:	c1 e0       	breq	800063bc <__swsetup_r+0x90>
80006382:	ed b8 00 04 	bld	r8,0x4
80006386:	c3 e1       	brne	80006402 <__swsetup_r+0xd6>
80006388:	ed b8 00 02 	bld	r8,0x2
8000638c:	c1 51       	brne	800063b6 <__swsetup_r+0x8a>
8000638e:	6e db       	ld.w	r11,r7[0x34]
80006390:	58 0b       	cp.w	r11,0
80006392:	c0 a0       	breq	800063a6 <__swsetup_r+0x7a>
80006394:	ee c8 ff bc 	sub	r8,r7,-68
80006398:	10 3b       	cp.w	r11,r8
8000639a:	c0 40       	breq	800063a2 <__swsetup_r+0x76>
8000639c:	0c 9c       	mov	r12,r6
8000639e:	e0 a0 08 25 	rcall	800073e8 <_free_r>
800063a2:	30 08       	mov	r8,0
800063a4:	8f d8       	st.w	r7[0x34],r8
800063a6:	8e 68       	ld.sh	r8,r7[0xc]
800063a8:	e0 18 ff db 	andl	r8,0xffdb
800063ac:	ae 68       	st.h	r7[0xc],r8
800063ae:	30 08       	mov	r8,0
800063b0:	8f 18       	st.w	r7[0x4],r8
800063b2:	6e 48       	ld.w	r8,r7[0x10]
800063b4:	8f 08       	st.w	r7[0x0],r8
800063b6:	8e 68       	ld.sh	r8,r7[0xc]
800063b8:	a3 b8       	sbr	r8,0x3
800063ba:	ae 68       	st.h	r7[0xc],r8
800063bc:	6e 48       	ld.w	r8,r7[0x10]
800063be:	58 08       	cp.w	r8,0
800063c0:	c0 b1       	brne	800063d6 <__swsetup_r+0xaa>
800063c2:	8e 68       	ld.sh	r8,r7[0xc]
800063c4:	e2 18 02 80 	andl	r8,0x280,COH
800063c8:	e0 48 02 00 	cp.w	r8,512
800063cc:	c0 50       	breq	800063d6 <__swsetup_r+0xaa>
800063ce:	0c 9c       	mov	r12,r6
800063d0:	0e 9b       	mov	r11,r7
800063d2:	e0 a0 0a 4b 	rcall	80007868 <__smakebuf_r>
800063d6:	8e 69       	ld.sh	r9,r7[0xc]
800063d8:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800063dc:	c0 70       	breq	800063ea <__swsetup_r+0xbe>
800063de:	30 08       	mov	r8,0
800063e0:	8f 28       	st.w	r7[0x8],r8
800063e2:	6e 58       	ld.w	r8,r7[0x14]
800063e4:	5c 38       	neg	r8
800063e6:	8f 68       	st.w	r7[0x18],r8
800063e8:	c0 68       	rjmp	800063f4 <__swsetup_r+0xc8>
800063ea:	ed b9 00 01 	bld	r9,0x1
800063ee:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800063f2:	8f 28       	st.w	r7[0x8],r8
800063f4:	6e 48       	ld.w	r8,r7[0x10]
800063f6:	58 08       	cp.w	r8,0
800063f8:	c0 61       	brne	80006404 <__swsetup_r+0xd8>
800063fa:	8e 68       	ld.sh	r8,r7[0xc]
800063fc:	ed b8 00 07 	bld	r8,0x7
80006400:	c0 21       	brne	80006404 <__swsetup_r+0xd8>
80006402:	dc 2a       	popm	r4-r7,pc,r12=-1
80006404:	d8 2a       	popm	r4-r7,pc,r12=0
80006406:	d7 03       	nop

80006408 <quorem>:
80006408:	d4 31       	pushm	r0-r7,lr
8000640a:	20 2d       	sub	sp,8
8000640c:	18 97       	mov	r7,r12
8000640e:	78 48       	ld.w	r8,r12[0x10]
80006410:	76 46       	ld.w	r6,r11[0x10]
80006412:	0c 38       	cp.w	r8,r6
80006414:	c0 34       	brge	8000641a <quorem+0x12>
80006416:	30 0c       	mov	r12,0
80006418:	c8 58       	rjmp	80006522 <quorem+0x11a>
8000641a:	ec c2 ff fc 	sub	r2,r6,-4
8000641e:	f6 c3 ff ec 	sub	r3,r11,-20
80006422:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006426:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000642a:	2f f9       	sub	r9,-1
8000642c:	20 16       	sub	r6,1
8000642e:	f8 09 0d 08 	divu	r8,r12,r9
80006432:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006436:	ee c4 ff ec 	sub	r4,r7,-20
8000643a:	10 95       	mov	r5,r8
8000643c:	58 08       	cp.w	r8,0
8000643e:	c4 10       	breq	800064c0 <quorem+0xb8>
80006440:	30 09       	mov	r9,0
80006442:	06 9a       	mov	r10,r3
80006444:	08 98       	mov	r8,r4
80006446:	12 91       	mov	r1,r9
80006448:	50 0b       	stdsp	sp[0x0],r11
8000644a:	70 0e       	ld.w	lr,r8[0x0]
8000644c:	b1 8e       	lsr	lr,0x10
8000644e:	50 1e       	stdsp	sp[0x4],lr
80006450:	15 0e       	ld.w	lr,r10++
80006452:	fc 00 16 10 	lsr	r0,lr,0x10
80006456:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000645a:	ea 0e 03 41 	mac	r1,r5,lr
8000645e:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80006462:	b1 81       	lsr	r1,0x10
80006464:	40 1b       	lddsp	r11,sp[0x4]
80006466:	ea 00 02 40 	mul	r0,r5,r0
8000646a:	e2 00 00 00 	add	r0,r1,r0
8000646e:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80006472:	02 1b       	sub	r11,r1
80006474:	50 1b       	stdsp	sp[0x4],r11
80006476:	70 0b       	ld.w	r11,r8[0x0]
80006478:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000647c:	02 09       	add	r9,r1
8000647e:	f2 0e 01 0e 	sub	lr,r9,lr
80006482:	b0 1e       	st.h	r8[0x2],lr
80006484:	fc 09 14 10 	asr	r9,lr,0x10
80006488:	40 1e       	lddsp	lr,sp[0x4]
8000648a:	fc 09 00 09 	add	r9,lr,r9
8000648e:	b0 09       	st.h	r8[0x0],r9
80006490:	e0 01 16 10 	lsr	r1,r0,0x10
80006494:	2f c8       	sub	r8,-4
80006496:	b1 49       	asr	r9,0x10
80006498:	04 3a       	cp.w	r10,r2
8000649a:	fe 98 ff d8 	brls	8000644a <quorem+0x42>
8000649e:	40 0b       	lddsp	r11,sp[0x0]
800064a0:	58 0c       	cp.w	r12,0
800064a2:	c0 f1       	brne	800064c0 <quorem+0xb8>
800064a4:	ec c8 ff fb 	sub	r8,r6,-5
800064a8:	ee 08 00 28 	add	r8,r7,r8<<0x2
800064ac:	c0 28       	rjmp	800064b0 <quorem+0xa8>
800064ae:	20 16       	sub	r6,1
800064b0:	20 48       	sub	r8,4
800064b2:	08 38       	cp.w	r8,r4
800064b4:	e0 88 00 05 	brls	800064be <quorem+0xb6>
800064b8:	70 09       	ld.w	r9,r8[0x0]
800064ba:	58 09       	cp.w	r9,0
800064bc:	cf 90       	breq	800064ae <quorem+0xa6>
800064be:	8f 46       	st.w	r7[0x10],r6
800064c0:	0e 9c       	mov	r12,r7
800064c2:	e0 a0 0c fb 	rcall	80007eb8 <__mcmp>
800064c6:	c2 d5       	brlt	80006520 <quorem+0x118>
800064c8:	2f f5       	sub	r5,-1
800064ca:	08 98       	mov	r8,r4
800064cc:	30 09       	mov	r9,0
800064ce:	07 0b       	ld.w	r11,r3++
800064d0:	f6 0a 16 10 	lsr	r10,r11,0x10
800064d4:	70 0c       	ld.w	r12,r8[0x0]
800064d6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800064da:	f8 0e 16 10 	lsr	lr,r12,0x10
800064de:	14 1e       	sub	lr,r10
800064e0:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800064e4:	16 1a       	sub	r10,r11
800064e6:	12 0a       	add	r10,r9
800064e8:	b0 1a       	st.h	r8[0x2],r10
800064ea:	b1 4a       	asr	r10,0x10
800064ec:	fc 0a 00 09 	add	r9,lr,r10
800064f0:	b0 09       	st.h	r8[0x0],r9
800064f2:	2f c8       	sub	r8,-4
800064f4:	b1 49       	asr	r9,0x10
800064f6:	04 33       	cp.w	r3,r2
800064f8:	fe 98 ff eb 	brls	800064ce <quorem+0xc6>
800064fc:	ec c8 ff fb 	sub	r8,r6,-5
80006500:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006504:	58 09       	cp.w	r9,0
80006506:	c0 d1       	brne	80006520 <quorem+0x118>
80006508:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000650c:	c0 28       	rjmp	80006510 <quorem+0x108>
8000650e:	20 16       	sub	r6,1
80006510:	20 48       	sub	r8,4
80006512:	08 38       	cp.w	r8,r4
80006514:	e0 88 00 05 	brls	8000651e <quorem+0x116>
80006518:	70 09       	ld.w	r9,r8[0x0]
8000651a:	58 09       	cp.w	r9,0
8000651c:	cf 90       	breq	8000650e <quorem+0x106>
8000651e:	8f 46       	st.w	r7[0x10],r6
80006520:	0a 9c       	mov	r12,r5
80006522:	2f ed       	sub	sp,-8
80006524:	d8 32       	popm	r0-r7,pc
80006526:	d7 03       	nop

80006528 <_dtoa_r>:
80006528:	d4 31       	pushm	r0-r7,lr
8000652a:	21 ad       	sub	sp,104
8000652c:	fa c4 ff 74 	sub	r4,sp,-140
80006530:	18 97       	mov	r7,r12
80006532:	16 95       	mov	r5,r11
80006534:	68 2c       	ld.w	r12,r4[0x8]
80006536:	50 c9       	stdsp	sp[0x30],r9
80006538:	68 16       	ld.w	r6,r4[0x4]
8000653a:	68 09       	ld.w	r9,r4[0x0]
8000653c:	50 e8       	stdsp	sp[0x38],r8
8000653e:	14 94       	mov	r4,r10
80006540:	51 2c       	stdsp	sp[0x48],r12
80006542:	fa e5 00 08 	st.d	sp[8],r4
80006546:	51 59       	stdsp	sp[0x54],r9
80006548:	6e 95       	ld.w	r5,r7[0x24]
8000654a:	58 05       	cp.w	r5,0
8000654c:	c0 91       	brne	8000655e <_dtoa_r+0x36>
8000654e:	31 0c       	mov	r12,16
80006550:	e0 a0 09 ea 	rcall	80007924 <malloc>
80006554:	99 35       	st.w	r12[0xc],r5
80006556:	8f 9c       	st.w	r7[0x24],r12
80006558:	99 15       	st.w	r12[0x4],r5
8000655a:	99 25       	st.w	r12[0x8],r5
8000655c:	99 05       	st.w	r12[0x0],r5
8000655e:	6e 99       	ld.w	r9,r7[0x24]
80006560:	72 08       	ld.w	r8,r9[0x0]
80006562:	58 08       	cp.w	r8,0
80006564:	c0 f0       	breq	80006582 <_dtoa_r+0x5a>
80006566:	72 1a       	ld.w	r10,r9[0x4]
80006568:	91 1a       	st.w	r8[0x4],r10
8000656a:	30 1a       	mov	r10,1
8000656c:	72 19       	ld.w	r9,r9[0x4]
8000656e:	f4 09 09 49 	lsl	r9,r10,r9
80006572:	10 9b       	mov	r11,r8
80006574:	91 29       	st.w	r8[0x8],r9
80006576:	0e 9c       	mov	r12,r7
80006578:	e0 a0 0c ba 	rcall	80007eec <_Bfree>
8000657c:	6e 98       	ld.w	r8,r7[0x24]
8000657e:	30 09       	mov	r9,0
80006580:	91 09       	st.w	r8[0x0],r9
80006582:	40 28       	lddsp	r8,sp[0x8]
80006584:	10 94       	mov	r4,r8
80006586:	58 08       	cp.w	r8,0
80006588:	c0 64       	brge	80006594 <_dtoa_r+0x6c>
8000658a:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000658e:	50 28       	stdsp	sp[0x8],r8
80006590:	30 18       	mov	r8,1
80006592:	c0 28       	rjmp	80006596 <_dtoa_r+0x6e>
80006594:	30 08       	mov	r8,0
80006596:	8d 08       	st.w	r6[0x0],r8
80006598:	fc 1c 7f f0 	movh	r12,0x7ff0
8000659c:	40 26       	lddsp	r6,sp[0x8]
8000659e:	0c 98       	mov	r8,r6
800065a0:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800065a4:	18 38       	cp.w	r8,r12
800065a6:	c2 01       	brne	800065e6 <_dtoa_r+0xbe>
800065a8:	e0 68 27 0f 	mov	r8,9999
800065ac:	41 5b       	lddsp	r11,sp[0x54]
800065ae:	97 08       	st.w	r11[0x0],r8
800065b0:	40 3a       	lddsp	r10,sp[0xc]
800065b2:	58 0a       	cp.w	r10,0
800065b4:	c0 71       	brne	800065c2 <_dtoa_r+0x9a>
800065b6:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
800065ba:	c0 41       	brne	800065c2 <_dtoa_r+0x9a>
800065bc:	fe cc c8 44 	sub	r12,pc,-14268
800065c0:	c0 38       	rjmp	800065c6 <_dtoa_r+0x9e>
800065c2:	fe cc c8 3e 	sub	r12,pc,-14274
800065c6:	41 29       	lddsp	r9,sp[0x48]
800065c8:	58 09       	cp.w	r9,0
800065ca:	e0 80 05 9a 	breq	800070fe <_dtoa_r+0xbd6>
800065ce:	f8 c8 ff fd 	sub	r8,r12,-3
800065d2:	f8 c9 ff f8 	sub	r9,r12,-8
800065d6:	11 8b       	ld.ub	r11,r8[0x0]
800065d8:	30 0a       	mov	r10,0
800065da:	41 25       	lddsp	r5,sp[0x48]
800065dc:	f4 0b 18 00 	cp.b	r11,r10
800065e0:	f2 08 17 10 	movne	r8,r9
800065e4:	c1 68       	rjmp	80006610 <_dtoa_r+0xe8>
800065e6:	fa ea 00 08 	ld.d	r10,sp[8]
800065ea:	30 08       	mov	r8,0
800065ec:	fa eb 00 3c 	st.d	sp[60],r10
800065f0:	30 09       	mov	r9,0
800065f2:	e0 a0 13 88 	rcall	80008d02 <__avr32_f64_cmp_eq>
800065f6:	c1 00       	breq	80006616 <_dtoa_r+0xee>
800065f8:	30 18       	mov	r8,1
800065fa:	41 5a       	lddsp	r10,sp[0x54]
800065fc:	95 08       	st.w	r10[0x0],r8
800065fe:	fe cc c9 aa 	sub	r12,pc,-13910
80006602:	41 29       	lddsp	r9,sp[0x48]
80006604:	f8 08 00 08 	add	r8,r12,r8
80006608:	58 09       	cp.w	r9,0
8000660a:	e0 80 05 7a 	breq	800070fe <_dtoa_r+0xbd6>
8000660e:	12 95       	mov	r5,r9
80006610:	8b 08       	st.w	r5[0x0],r8
80006612:	e0 8f 05 76 	bral	800070fe <_dtoa_r+0xbd6>
80006616:	fa c8 ff 9c 	sub	r8,sp,-100
8000661a:	fa c9 ff a0 	sub	r9,sp,-96
8000661e:	fa ea 00 3c 	ld.d	r10,sp[60]
80006622:	0e 9c       	mov	r12,r7
80006624:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80006628:	e0 a0 0c b4 	rcall	80007f90 <__d2b>
8000662c:	18 93       	mov	r3,r12
8000662e:	58 05       	cp.w	r5,0
80006630:	c0 d0       	breq	8000664a <_dtoa_r+0x122>
80006632:	fa ea 00 3c 	ld.d	r10,sp[60]
80006636:	30 04       	mov	r4,0
80006638:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
8000663c:	ea c5 03 ff 	sub	r5,r5,1023
80006640:	10 9b       	mov	r11,r8
80006642:	51 74       	stdsp	sp[0x5c],r4
80006644:	ea 1b 3f f0 	orh	r11,0x3ff0
80006648:	c2 58       	rjmp	80006692 <_dtoa_r+0x16a>
8000664a:	41 88       	lddsp	r8,sp[0x60]
8000664c:	41 9c       	lddsp	r12,sp[0x64]
8000664e:	10 0c       	add	r12,r8
80006650:	f8 c5 fb ce 	sub	r5,r12,-1074
80006654:	e0 45 00 20 	cp.w	r5,32
80006658:	e0 8a 00 0e 	brle	80006674 <_dtoa_r+0x14c>
8000665c:	f8 cc fb ee 	sub	r12,r12,-1042
80006660:	40 3b       	lddsp	r11,sp[0xc]
80006662:	ea 08 11 40 	rsub	r8,r5,64
80006666:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000666a:	ec 08 09 46 	lsl	r6,r6,r8
8000666e:	0c 4c       	or	r12,r6
80006670:	c0 78       	rjmp	8000667e <_dtoa_r+0x156>
80006672:	d7 03       	nop
80006674:	ea 0c 11 20 	rsub	r12,r5,32
80006678:	40 3a       	lddsp	r10,sp[0xc]
8000667a:	f4 0c 09 4c 	lsl	r12,r10,r12
8000667e:	fe b0 ea 59 	rcall	80003b30 <__avr32_u32_to_f64>
80006682:	fc 18 fe 10 	movh	r8,0xfe10
80006686:	30 19       	mov	r9,1
80006688:	ea c5 04 33 	sub	r5,r5,1075
8000668c:	f0 0b 00 0b 	add	r11,r8,r11
80006690:	51 79       	stdsp	sp[0x5c],r9
80006692:	30 08       	mov	r8,0
80006694:	fc 19 3f f8 	movh	r9,0x3ff8
80006698:	e0 a0 11 ca 	rcall	80008a2c <__avr32_f64_sub>
8000669c:	e0 68 43 61 	mov	r8,17249
800066a0:	ea 18 63 6f 	orh	r8,0x636f
800066a4:	e0 69 87 a7 	mov	r9,34727
800066a8:	ea 19 3f d2 	orh	r9,0x3fd2
800066ac:	fe b0 e9 58 	rcall	8000395c <__avr32_f64_mul>
800066b0:	e0 68 c8 b3 	mov	r8,51379
800066b4:	ea 18 8b 60 	orh	r8,0x8b60
800066b8:	e0 69 8a 28 	mov	r9,35368
800066bc:	ea 19 3f c6 	orh	r9,0x3fc6
800066c0:	e0 a0 12 84 	rcall	80008bc8 <__avr32_f64_add>
800066c4:	0a 9c       	mov	r12,r5
800066c6:	14 90       	mov	r0,r10
800066c8:	16 91       	mov	r1,r11
800066ca:	fe b0 ea 37 	rcall	80003b38 <__avr32_s32_to_f64>
800066ce:	e0 68 79 fb 	mov	r8,31227
800066d2:	ea 18 50 9f 	orh	r8,0x509f
800066d6:	e0 69 44 13 	mov	r9,17427
800066da:	ea 19 3f d3 	orh	r9,0x3fd3
800066de:	fe b0 e9 3f 	rcall	8000395c <__avr32_f64_mul>
800066e2:	14 98       	mov	r8,r10
800066e4:	16 99       	mov	r9,r11
800066e6:	00 9a       	mov	r10,r0
800066e8:	02 9b       	mov	r11,r1
800066ea:	e0 a0 12 6f 	rcall	80008bc8 <__avr32_f64_add>
800066ee:	14 90       	mov	r0,r10
800066f0:	16 91       	mov	r1,r11
800066f2:	e0 a0 12 f5 	rcall	80008cdc <__avr32_f64_to_s32>
800066f6:	30 08       	mov	r8,0
800066f8:	18 96       	mov	r6,r12
800066fa:	30 09       	mov	r9,0
800066fc:	00 9a       	mov	r10,r0
800066fe:	02 9b       	mov	r11,r1
80006700:	e0 a0 13 48 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006704:	c0 c0       	breq	8000671c <_dtoa_r+0x1f4>
80006706:	0c 9c       	mov	r12,r6
80006708:	fe b0 ea 18 	rcall	80003b38 <__avr32_s32_to_f64>
8000670c:	14 98       	mov	r8,r10
8000670e:	16 99       	mov	r9,r11
80006710:	00 9a       	mov	r10,r0
80006712:	02 9b       	mov	r11,r1
80006714:	e0 a0 12 f7 	rcall	80008d02 <__avr32_f64_cmp_eq>
80006718:	f7 b6 00 01 	subeq	r6,1
8000671c:	59 66       	cp.w	r6,22
8000671e:	e0 88 00 05 	brls	80006728 <_dtoa_r+0x200>
80006722:	30 18       	mov	r8,1
80006724:	51 48       	stdsp	sp[0x50],r8
80006726:	c1 38       	rjmp	8000674c <_dtoa_r+0x224>
80006728:	fe c8 c8 ec 	sub	r8,pc,-14100
8000672c:	fa ea 00 3c 	ld.d	r10,sp[60]
80006730:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006734:	e0 a0 13 2e 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006738:	f9 b4 00 00 	moveq	r4,0
8000673c:	fb f4 0a 14 	st.weq	sp[0x50],r4
80006740:	f7 b6 01 01 	subne	r6,1
80006744:	f9 bc 01 00 	movne	r12,0
80006748:	fb fc 1a 14 	st.wne	sp[0x50],r12
8000674c:	41 90       	lddsp	r0,sp[0x64]
8000674e:	20 10       	sub	r0,1
80006750:	0a 10       	sub	r0,r5
80006752:	c0 46       	brmi	8000675a <_dtoa_r+0x232>
80006754:	50 40       	stdsp	sp[0x10],r0
80006756:	30 00       	mov	r0,0
80006758:	c0 48       	rjmp	80006760 <_dtoa_r+0x238>
8000675a:	30 0b       	mov	r11,0
8000675c:	5c 30       	neg	r0
8000675e:	50 4b       	stdsp	sp[0x10],r11
80006760:	ec 02 11 00 	rsub	r2,r6,0
80006764:	58 06       	cp.w	r6,0
80006766:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000676a:	f5 d6 e4 0a 	addge	r10,r10,r6
8000676e:	fb fa 4a 04 	st.wge	sp[0x10],r10
80006772:	fb f6 4a 11 	st.wge	sp[0x44],r6
80006776:	f9 b2 04 00 	movge	r2,0
8000677a:	e1 d6 e5 10 	sublt	r0,r0,r6
8000677e:	f9 b9 05 00 	movlt	r9,0
80006782:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80006786:	40 c8       	lddsp	r8,sp[0x30]
80006788:	58 98       	cp.w	r8,9
8000678a:	e0 8b 00 20 	brhi	800067ca <_dtoa_r+0x2a2>
8000678e:	58 58       	cp.w	r8,5
80006790:	f9 b4 0a 01 	movle	r4,1
80006794:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80006798:	f7 b5 09 04 	subgt	r5,4
8000679c:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
800067a0:	f9 b4 09 00 	movgt	r4,0
800067a4:	40 cc       	lddsp	r12,sp[0x30]
800067a6:	58 3c       	cp.w	r12,3
800067a8:	c2 d0       	breq	80006802 <_dtoa_r+0x2da>
800067aa:	e0 89 00 05 	brgt	800067b4 <_dtoa_r+0x28c>
800067ae:	58 2c       	cp.w	r12,2
800067b0:	c1 01       	brne	800067d0 <_dtoa_r+0x2a8>
800067b2:	c1 88       	rjmp	800067e2 <_dtoa_r+0x2ba>
800067b4:	40 cb       	lddsp	r11,sp[0x30]
800067b6:	58 4b       	cp.w	r11,4
800067b8:	c0 60       	breq	800067c4 <_dtoa_r+0x29c>
800067ba:	58 5b       	cp.w	r11,5
800067bc:	c0 a1       	brne	800067d0 <_dtoa_r+0x2a8>
800067be:	30 1a       	mov	r10,1
800067c0:	50 da       	stdsp	sp[0x34],r10
800067c2:	c2 28       	rjmp	80006806 <_dtoa_r+0x2de>
800067c4:	30 19       	mov	r9,1
800067c6:	50 d9       	stdsp	sp[0x34],r9
800067c8:	c0 f8       	rjmp	800067e6 <_dtoa_r+0x2be>
800067ca:	30 08       	mov	r8,0
800067cc:	30 14       	mov	r4,1
800067ce:	50 c8       	stdsp	sp[0x30],r8
800067d0:	3f f5       	mov	r5,-1
800067d2:	30 1c       	mov	r12,1
800067d4:	30 0b       	mov	r11,0
800067d6:	50 95       	stdsp	sp[0x24],r5
800067d8:	50 dc       	stdsp	sp[0x34],r12
800067da:	0a 91       	mov	r1,r5
800067dc:	31 28       	mov	r8,18
800067de:	50 eb       	stdsp	sp[0x38],r11
800067e0:	c2 08       	rjmp	80006820 <_dtoa_r+0x2f8>
800067e2:	30 0a       	mov	r10,0
800067e4:	50 da       	stdsp	sp[0x34],r10
800067e6:	40 e9       	lddsp	r9,sp[0x38]
800067e8:	58 09       	cp.w	r9,0
800067ea:	e0 89 00 07 	brgt	800067f8 <_dtoa_r+0x2d0>
800067ee:	30 18       	mov	r8,1
800067f0:	50 98       	stdsp	sp[0x24],r8
800067f2:	10 91       	mov	r1,r8
800067f4:	50 e8       	stdsp	sp[0x38],r8
800067f6:	c1 58       	rjmp	80006820 <_dtoa_r+0x2f8>
800067f8:	40 e5       	lddsp	r5,sp[0x38]
800067fa:	50 95       	stdsp	sp[0x24],r5
800067fc:	0a 91       	mov	r1,r5
800067fe:	0a 98       	mov	r8,r5
80006800:	c1 08       	rjmp	80006820 <_dtoa_r+0x2f8>
80006802:	30 0c       	mov	r12,0
80006804:	50 dc       	stdsp	sp[0x34],r12
80006806:	40 eb       	lddsp	r11,sp[0x38]
80006808:	ec 0b 00 0b 	add	r11,r6,r11
8000680c:	50 9b       	stdsp	sp[0x24],r11
8000680e:	16 98       	mov	r8,r11
80006810:	2f f8       	sub	r8,-1
80006812:	58 08       	cp.w	r8,0
80006814:	e0 89 00 05 	brgt	8000681e <_dtoa_r+0x2f6>
80006818:	10 91       	mov	r1,r8
8000681a:	30 18       	mov	r8,1
8000681c:	c0 28       	rjmp	80006820 <_dtoa_r+0x2f8>
8000681e:	10 91       	mov	r1,r8
80006820:	30 09       	mov	r9,0
80006822:	6e 9a       	ld.w	r10,r7[0x24]
80006824:	95 19       	st.w	r10[0x4],r9
80006826:	30 49       	mov	r9,4
80006828:	c0 68       	rjmp	80006834 <_dtoa_r+0x30c>
8000682a:	d7 03       	nop
8000682c:	6a 1a       	ld.w	r10,r5[0x4]
8000682e:	a1 79       	lsl	r9,0x1
80006830:	2f fa       	sub	r10,-1
80006832:	8b 1a       	st.w	r5[0x4],r10
80006834:	6e 95       	ld.w	r5,r7[0x24]
80006836:	f2 ca ff ec 	sub	r10,r9,-20
8000683a:	10 3a       	cp.w	r10,r8
8000683c:	fe 98 ff f8 	brls	8000682c <_dtoa_r+0x304>
80006840:	6a 1b       	ld.w	r11,r5[0x4]
80006842:	0e 9c       	mov	r12,r7
80006844:	e0 a0 0b 6e 	rcall	80007f20 <_Balloc>
80006848:	58 e1       	cp.w	r1,14
8000684a:	5f 88       	srls	r8
8000684c:	8b 0c       	st.w	r5[0x0],r12
8000684e:	f1 e4 00 04 	and	r4,r8,r4
80006852:	6e 98       	ld.w	r8,r7[0x24]
80006854:	70 08       	ld.w	r8,r8[0x0]
80006856:	50 88       	stdsp	sp[0x20],r8
80006858:	e0 80 01 82 	breq	80006b5c <_dtoa_r+0x634>
8000685c:	58 06       	cp.w	r6,0
8000685e:	e0 8a 00 43 	brle	800068e4 <_dtoa_r+0x3bc>
80006862:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80006866:	fe c8 ca 2a 	sub	r8,pc,-13782
8000686a:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000686e:	fa e5 00 18 	st.d	sp[24],r4
80006872:	ec 04 14 04 	asr	r4,r6,0x4
80006876:	ed b4 00 04 	bld	r4,0x4
8000687a:	c0 30       	breq	80006880 <_dtoa_r+0x358>
8000687c:	30 25       	mov	r5,2
8000687e:	c1 08       	rjmp	8000689e <_dtoa_r+0x376>
80006880:	fe c8 c9 7c 	sub	r8,pc,-13956
80006884:	f0 e8 00 20 	ld.d	r8,r8[32]
80006888:	fa ea 00 3c 	ld.d	r10,sp[60]
8000688c:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80006890:	e0 a0 12 b4 	rcall	80008df8 <__avr32_f64_div>
80006894:	30 35       	mov	r5,3
80006896:	14 98       	mov	r8,r10
80006898:	16 99       	mov	r9,r11
8000689a:	fa e9 00 08 	st.d	sp[8],r8
8000689e:	fe cc c9 9a 	sub	r12,pc,-13926
800068a2:	50 a3       	stdsp	sp[0x28],r3
800068a4:	0c 93       	mov	r3,r6
800068a6:	18 96       	mov	r6,r12
800068a8:	c0 f8       	rjmp	800068c6 <_dtoa_r+0x39e>
800068aa:	fa ea 00 18 	ld.d	r10,sp[24]
800068ae:	ed b4 00 00 	bld	r4,0x0
800068b2:	c0 81       	brne	800068c2 <_dtoa_r+0x39a>
800068b4:	ec e8 00 00 	ld.d	r8,r6[0]
800068b8:	2f f5       	sub	r5,-1
800068ba:	fe b0 e8 51 	rcall	8000395c <__avr32_f64_mul>
800068be:	fa eb 00 18 	st.d	sp[24],r10
800068c2:	a1 54       	asr	r4,0x1
800068c4:	2f 86       	sub	r6,-8
800068c6:	58 04       	cp.w	r4,0
800068c8:	cf 11       	brne	800068aa <_dtoa_r+0x382>
800068ca:	fa e8 00 18 	ld.d	r8,sp[24]
800068ce:	fa ea 00 08 	ld.d	r10,sp[8]
800068d2:	06 96       	mov	r6,r3
800068d4:	e0 a0 12 92 	rcall	80008df8 <__avr32_f64_div>
800068d8:	40 a3       	lddsp	r3,sp[0x28]
800068da:	14 98       	mov	r8,r10
800068dc:	16 99       	mov	r9,r11
800068de:	fa e9 00 08 	st.d	sp[8],r8
800068e2:	c2 f8       	rjmp	80006940 <_dtoa_r+0x418>
800068e4:	ec 08 11 00 	rsub	r8,r6,0
800068e8:	c0 31       	brne	800068ee <_dtoa_r+0x3c6>
800068ea:	30 25       	mov	r5,2
800068ec:	c2 a8       	rjmp	80006940 <_dtoa_r+0x418>
800068ee:	fe cc c9 ea 	sub	r12,pc,-13846
800068f2:	f0 04 14 04 	asr	r4,r8,0x4
800068f6:	50 1c       	stdsp	sp[0x4],r12
800068f8:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800068fc:	fe c9 ca c0 	sub	r9,pc,-13632
80006900:	fa ea 00 3c 	ld.d	r10,sp[60]
80006904:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006908:	fe b0 e8 2a 	rcall	8000395c <__avr32_f64_mul>
8000690c:	40 1c       	lddsp	r12,sp[0x4]
8000690e:	50 63       	stdsp	sp[0x18],r3
80006910:	30 25       	mov	r5,2
80006912:	0c 93       	mov	r3,r6
80006914:	fa eb 00 08 	st.d	sp[8],r10
80006918:	18 96       	mov	r6,r12
8000691a:	c0 f8       	rjmp	80006938 <_dtoa_r+0x410>
8000691c:	fa ea 00 08 	ld.d	r10,sp[8]
80006920:	ed b4 00 00 	bld	r4,0x0
80006924:	c0 81       	brne	80006934 <_dtoa_r+0x40c>
80006926:	ec e8 00 00 	ld.d	r8,r6[0]
8000692a:	2f f5       	sub	r5,-1
8000692c:	fe b0 e8 18 	rcall	8000395c <__avr32_f64_mul>
80006930:	fa eb 00 08 	st.d	sp[8],r10
80006934:	a1 54       	asr	r4,0x1
80006936:	2f 86       	sub	r6,-8
80006938:	58 04       	cp.w	r4,0
8000693a:	cf 11       	brne	8000691c <_dtoa_r+0x3f4>
8000693c:	06 96       	mov	r6,r3
8000693e:	40 63       	lddsp	r3,sp[0x18]
80006940:	41 4a       	lddsp	r10,sp[0x50]
80006942:	58 0a       	cp.w	r10,0
80006944:	c2 a0       	breq	80006998 <_dtoa_r+0x470>
80006946:	fa e8 00 08 	ld.d	r8,sp[8]
8000694a:	58 01       	cp.w	r1,0
8000694c:	5f 94       	srgt	r4
8000694e:	fa e9 00 18 	st.d	sp[24],r8
80006952:	30 08       	mov	r8,0
80006954:	fc 19 3f f0 	movh	r9,0x3ff0
80006958:	fa ea 00 18 	ld.d	r10,sp[24]
8000695c:	e0 a0 12 1a 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006960:	f9 bc 00 00 	moveq	r12,0
80006964:	f9 bc 01 01 	movne	r12,1
80006968:	e9 ec 00 0c 	and	r12,r4,r12
8000696c:	c1 60       	breq	80006998 <_dtoa_r+0x470>
8000696e:	40 98       	lddsp	r8,sp[0x24]
80006970:	58 08       	cp.w	r8,0
80006972:	e0 8a 00 f1 	brle	80006b54 <_dtoa_r+0x62c>
80006976:	30 08       	mov	r8,0
80006978:	fc 19 40 24 	movh	r9,0x4024
8000697c:	ec c4 00 01 	sub	r4,r6,1
80006980:	fa ea 00 18 	ld.d	r10,sp[24]
80006984:	2f f5       	sub	r5,-1
80006986:	50 64       	stdsp	sp[0x18],r4
80006988:	fe b0 e7 ea 	rcall	8000395c <__avr32_f64_mul>
8000698c:	40 94       	lddsp	r4,sp[0x24]
8000698e:	14 98       	mov	r8,r10
80006990:	16 99       	mov	r9,r11
80006992:	fa e9 00 08 	st.d	sp[8],r8
80006996:	c0 38       	rjmp	8000699c <_dtoa_r+0x474>
80006998:	50 66       	stdsp	sp[0x18],r6
8000699a:	02 94       	mov	r4,r1
8000699c:	0a 9c       	mov	r12,r5
8000699e:	fe b0 e8 cd 	rcall	80003b38 <__avr32_s32_to_f64>
800069a2:	fa e8 00 08 	ld.d	r8,sp[8]
800069a6:	fe b0 e7 db 	rcall	8000395c <__avr32_f64_mul>
800069aa:	30 08       	mov	r8,0
800069ac:	fc 19 40 1c 	movh	r9,0x401c
800069b0:	e0 a0 11 0c 	rcall	80008bc8 <__avr32_f64_add>
800069b4:	14 98       	mov	r8,r10
800069b6:	16 99       	mov	r9,r11
800069b8:	fa e9 00 28 	st.d	sp[40],r8
800069bc:	fc 18 fc c0 	movh	r8,0xfcc0
800069c0:	40 a5       	lddsp	r5,sp[0x28]
800069c2:	10 05       	add	r5,r8
800069c4:	50 a5       	stdsp	sp[0x28],r5
800069c6:	58 04       	cp.w	r4,0
800069c8:	c2 11       	brne	80006a0a <_dtoa_r+0x4e2>
800069ca:	fa ea 00 08 	ld.d	r10,sp[8]
800069ce:	30 08       	mov	r8,0
800069d0:	fc 19 40 14 	movh	r9,0x4014
800069d4:	e0 a0 10 2c 	rcall	80008a2c <__avr32_f64_sub>
800069d8:	40 bc       	lddsp	r12,sp[0x2c]
800069da:	fa eb 00 08 	st.d	sp[8],r10
800069de:	14 98       	mov	r8,r10
800069e0:	16 99       	mov	r9,r11
800069e2:	18 9a       	mov	r10,r12
800069e4:	0a 9b       	mov	r11,r5
800069e6:	e0 a0 11 d5 	rcall	80008d90 <__avr32_f64_cmp_lt>
800069ea:	e0 81 02 54 	brne	80006e92 <_dtoa_r+0x96a>
800069ee:	0a 98       	mov	r8,r5
800069f0:	40 b9       	lddsp	r9,sp[0x2c]
800069f2:	ee 18 80 00 	eorh	r8,0x8000
800069f6:	fa ea 00 08 	ld.d	r10,sp[8]
800069fa:	10 95       	mov	r5,r8
800069fc:	12 98       	mov	r8,r9
800069fe:	0a 99       	mov	r9,r5
80006a00:	e0 a0 11 c8 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006a04:	e0 81 02 3e 	brne	80006e80 <_dtoa_r+0x958>
80006a08:	ca 68       	rjmp	80006b54 <_dtoa_r+0x62c>
80006a0a:	fe c9 cb ce 	sub	r9,pc,-13362
80006a0e:	e8 c8 00 01 	sub	r8,r4,1
80006a12:	40 d5       	lddsp	r5,sp[0x34]
80006a14:	58 05       	cp.w	r5,0
80006a16:	c4 f0       	breq	80006ab4 <_dtoa_r+0x58c>
80006a18:	30 0c       	mov	r12,0
80006a1a:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006a1e:	51 3c       	stdsp	sp[0x4c],r12
80006a20:	30 0a       	mov	r10,0
80006a22:	fc 1b 3f e0 	movh	r11,0x3fe0
80006a26:	e0 a0 11 e9 	rcall	80008df8 <__avr32_f64_div>
80006a2a:	fa e8 00 28 	ld.d	r8,sp[40]
80006a2e:	40 85       	lddsp	r5,sp[0x20]
80006a30:	e0 a0 0f fe 	rcall	80008a2c <__avr32_f64_sub>
80006a34:	fa eb 00 28 	st.d	sp[40],r10
80006a38:	fa ea 00 08 	ld.d	r10,sp[8]
80006a3c:	e0 a0 11 50 	rcall	80008cdc <__avr32_f64_to_s32>
80006a40:	51 6c       	stdsp	sp[0x58],r12
80006a42:	fe b0 e8 7b 	rcall	80003b38 <__avr32_s32_to_f64>
80006a46:	14 98       	mov	r8,r10
80006a48:	16 99       	mov	r9,r11
80006a4a:	fa ea 00 08 	ld.d	r10,sp[8]
80006a4e:	e0 a0 0f ef 	rcall	80008a2c <__avr32_f64_sub>
80006a52:	fa eb 00 08 	st.d	sp[8],r10
80006a56:	41 68       	lddsp	r8,sp[0x58]
80006a58:	2d 08       	sub	r8,-48
80006a5a:	0a c8       	st.b	r5++,r8
80006a5c:	41 39       	lddsp	r9,sp[0x4c]
80006a5e:	2f f9       	sub	r9,-1
80006a60:	51 39       	stdsp	sp[0x4c],r9
80006a62:	fa e8 00 28 	ld.d	r8,sp[40]
80006a66:	e0 a0 11 95 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006a6a:	e0 81 03 39 	brne	800070dc <_dtoa_r+0xbb4>
80006a6e:	fa e8 00 08 	ld.d	r8,sp[8]
80006a72:	30 0a       	mov	r10,0
80006a74:	fc 1b 3f f0 	movh	r11,0x3ff0
80006a78:	e0 a0 0f da 	rcall	80008a2c <__avr32_f64_sub>
80006a7c:	fa e8 00 28 	ld.d	r8,sp[40]
80006a80:	e0 a0 11 88 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006a84:	fa ea 00 28 	ld.d	r10,sp[40]
80006a88:	30 08       	mov	r8,0
80006a8a:	fc 19 40 24 	movh	r9,0x4024
80006a8e:	e0 81 00 da 	brne	80006c42 <_dtoa_r+0x71a>
80006a92:	41 3c       	lddsp	r12,sp[0x4c]
80006a94:	08 3c       	cp.w	r12,r4
80006a96:	c5 f4       	brge	80006b54 <_dtoa_r+0x62c>
80006a98:	fe b0 e7 62 	rcall	8000395c <__avr32_f64_mul>
80006a9c:	30 08       	mov	r8,0
80006a9e:	fa eb 00 28 	st.d	sp[40],r10
80006aa2:	fc 19 40 24 	movh	r9,0x4024
80006aa6:	fa ea 00 08 	ld.d	r10,sp[8]
80006aaa:	fe b0 e7 59 	rcall	8000395c <__avr32_f64_mul>
80006aae:	fa eb 00 08 	st.d	sp[8],r10
80006ab2:	cc 3b       	rjmp	80006a38 <_dtoa_r+0x510>
80006ab4:	40 85       	lddsp	r5,sp[0x20]
80006ab6:	08 05       	add	r5,r4
80006ab8:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006abc:	51 35       	stdsp	sp[0x4c],r5
80006abe:	fa e8 00 28 	ld.d	r8,sp[40]
80006ac2:	40 85       	lddsp	r5,sp[0x20]
80006ac4:	fe b0 e7 4c 	rcall	8000395c <__avr32_f64_mul>
80006ac8:	fa eb 00 28 	st.d	sp[40],r10
80006acc:	fa ea 00 08 	ld.d	r10,sp[8]
80006ad0:	e0 a0 11 06 	rcall	80008cdc <__avr32_f64_to_s32>
80006ad4:	51 6c       	stdsp	sp[0x58],r12
80006ad6:	fe b0 e8 31 	rcall	80003b38 <__avr32_s32_to_f64>
80006ada:	14 98       	mov	r8,r10
80006adc:	16 99       	mov	r9,r11
80006ade:	fa ea 00 08 	ld.d	r10,sp[8]
80006ae2:	e0 a0 0f a5 	rcall	80008a2c <__avr32_f64_sub>
80006ae6:	fa eb 00 08 	st.d	sp[8],r10
80006aea:	41 68       	lddsp	r8,sp[0x58]
80006aec:	2d 08       	sub	r8,-48
80006aee:	0a c8       	st.b	r5++,r8
80006af0:	41 3c       	lddsp	r12,sp[0x4c]
80006af2:	18 35       	cp.w	r5,r12
80006af4:	c2 81       	brne	80006b44 <_dtoa_r+0x61c>
80006af6:	30 08       	mov	r8,0
80006af8:	fc 19 3f e0 	movh	r9,0x3fe0
80006afc:	fa ea 00 28 	ld.d	r10,sp[40]
80006b00:	e0 a0 10 64 	rcall	80008bc8 <__avr32_f64_add>
80006b04:	40 85       	lddsp	r5,sp[0x20]
80006b06:	fa e8 00 08 	ld.d	r8,sp[8]
80006b0a:	08 05       	add	r5,r4
80006b0c:	e0 a0 11 42 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006b10:	e0 81 00 99 	brne	80006c42 <_dtoa_r+0x71a>
80006b14:	fa e8 00 28 	ld.d	r8,sp[40]
80006b18:	30 0a       	mov	r10,0
80006b1a:	fc 1b 3f e0 	movh	r11,0x3fe0
80006b1e:	e0 a0 0f 87 	rcall	80008a2c <__avr32_f64_sub>
80006b22:	14 98       	mov	r8,r10
80006b24:	16 99       	mov	r9,r11
80006b26:	fa ea 00 08 	ld.d	r10,sp[8]
80006b2a:	e0 a0 11 33 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006b2e:	c1 30       	breq	80006b54 <_dtoa_r+0x62c>
80006b30:	33 09       	mov	r9,48
80006b32:	0a 98       	mov	r8,r5
80006b34:	11 7a       	ld.ub	r10,--r8
80006b36:	f2 0a 18 00 	cp.b	r10,r9
80006b3a:	e0 81 02 d1 	brne	800070dc <_dtoa_r+0xbb4>
80006b3e:	10 95       	mov	r5,r8
80006b40:	cf 9b       	rjmp	80006b32 <_dtoa_r+0x60a>
80006b42:	d7 03       	nop
80006b44:	30 08       	mov	r8,0
80006b46:	fc 19 40 24 	movh	r9,0x4024
80006b4a:	fe b0 e7 09 	rcall	8000395c <__avr32_f64_mul>
80006b4e:	fa eb 00 08 	st.d	sp[8],r10
80006b52:	cb db       	rjmp	80006acc <_dtoa_r+0x5a4>
80006b54:	fa ea 00 3c 	ld.d	r10,sp[60]
80006b58:	fa eb 00 08 	st.d	sp[8],r10
80006b5c:	58 e6       	cp.w	r6,14
80006b5e:	5f ab       	srle	r11
80006b60:	41 8a       	lddsp	r10,sp[0x60]
80006b62:	30 08       	mov	r8,0
80006b64:	f4 09 11 ff 	rsub	r9,r10,-1
80006b68:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006b6c:	f0 09 18 00 	cp.b	r9,r8
80006b70:	e0 80 00 82 	breq	80006c74 <_dtoa_r+0x74c>
80006b74:	40 ea       	lddsp	r10,sp[0x38]
80006b76:	58 01       	cp.w	r1,0
80006b78:	5f a9       	srle	r9
80006b7a:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80006b7e:	fe ca cd 42 	sub	r10,pc,-12990
80006b82:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80006b86:	fa e5 00 10 	st.d	sp[16],r4
80006b8a:	f0 09 18 00 	cp.b	r9,r8
80006b8e:	c1 40       	breq	80006bb6 <_dtoa_r+0x68e>
80006b90:	58 01       	cp.w	r1,0
80006b92:	e0 81 01 77 	brne	80006e80 <_dtoa_r+0x958>
80006b96:	30 08       	mov	r8,0
80006b98:	fc 19 40 14 	movh	r9,0x4014
80006b9c:	08 9a       	mov	r10,r4
80006b9e:	0a 9b       	mov	r11,r5
80006ba0:	fe b0 e6 de 	rcall	8000395c <__avr32_f64_mul>
80006ba4:	fa e8 00 08 	ld.d	r8,sp[8]
80006ba8:	e0 a0 10 c0 	rcall	80008d28 <__avr32_f64_cmp_ge>
80006bac:	e0 81 01 6a 	brne	80006e80 <_dtoa_r+0x958>
80006bb0:	02 92       	mov	r2,r1
80006bb2:	e0 8f 01 72 	bral	80006e96 <_dtoa_r+0x96e>
80006bb6:	40 85       	lddsp	r5,sp[0x20]
80006bb8:	30 14       	mov	r4,1
80006bba:	fa e8 00 10 	ld.d	r8,sp[16]
80006bbe:	fa ea 00 08 	ld.d	r10,sp[8]
80006bc2:	e0 a0 11 1b 	rcall	80008df8 <__avr32_f64_div>
80006bc6:	e0 a0 10 8b 	rcall	80008cdc <__avr32_f64_to_s32>
80006bca:	18 92       	mov	r2,r12
80006bcc:	fe b0 e7 b6 	rcall	80003b38 <__avr32_s32_to_f64>
80006bd0:	fa e8 00 10 	ld.d	r8,sp[16]
80006bd4:	fe b0 e6 c4 	rcall	8000395c <__avr32_f64_mul>
80006bd8:	14 98       	mov	r8,r10
80006bda:	16 99       	mov	r9,r11
80006bdc:	fa ea 00 08 	ld.d	r10,sp[8]
80006be0:	e0 a0 0f 26 	rcall	80008a2c <__avr32_f64_sub>
80006be4:	fa eb 00 08 	st.d	sp[8],r10
80006be8:	e4 c8 ff d0 	sub	r8,r2,-48
80006bec:	0a c8       	st.b	r5++,r8
80006bee:	fc 19 40 24 	movh	r9,0x4024
80006bf2:	30 08       	mov	r8,0
80006bf4:	02 34       	cp.w	r4,r1
80006bf6:	c3 31       	brne	80006c5c <_dtoa_r+0x734>
80006bf8:	fa e8 00 08 	ld.d	r8,sp[8]
80006bfc:	e0 a0 0f e6 	rcall	80008bc8 <__avr32_f64_add>
80006c00:	16 91       	mov	r1,r11
80006c02:	14 90       	mov	r0,r10
80006c04:	14 98       	mov	r8,r10
80006c06:	02 99       	mov	r9,r1
80006c08:	fa ea 00 10 	ld.d	r10,sp[16]
80006c0c:	e0 a0 10 c2 	rcall	80008d90 <__avr32_f64_cmp_lt>
80006c10:	c1 a1       	brne	80006c44 <_dtoa_r+0x71c>
80006c12:	fa e8 00 10 	ld.d	r8,sp[16]
80006c16:	00 9a       	mov	r10,r0
80006c18:	02 9b       	mov	r11,r1
80006c1a:	e0 a0 10 74 	rcall	80008d02 <__avr32_f64_cmp_eq>
80006c1e:	e0 80 02 5e 	breq	800070da <_dtoa_r+0xbb2>
80006c22:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80006c26:	c0 f1       	brne	80006c44 <_dtoa_r+0x71c>
80006c28:	e0 8f 02 59 	bral	800070da <_dtoa_r+0xbb2>
80006c2c:	40 8a       	lddsp	r10,sp[0x20]
80006c2e:	14 38       	cp.w	r8,r10
80006c30:	c0 30       	breq	80006c36 <_dtoa_r+0x70e>
80006c32:	10 95       	mov	r5,r8
80006c34:	c0 98       	rjmp	80006c46 <_dtoa_r+0x71e>
80006c36:	33 08       	mov	r8,48
80006c38:	40 89       	lddsp	r9,sp[0x20]
80006c3a:	2f f6       	sub	r6,-1
80006c3c:	b2 88       	st.b	r9[0x0],r8
80006c3e:	40 88       	lddsp	r8,sp[0x20]
80006c40:	c0 88       	rjmp	80006c50 <_dtoa_r+0x728>
80006c42:	40 66       	lddsp	r6,sp[0x18]
80006c44:	33 99       	mov	r9,57
80006c46:	0a 98       	mov	r8,r5
80006c48:	11 7a       	ld.ub	r10,--r8
80006c4a:	f2 0a 18 00 	cp.b	r10,r9
80006c4e:	ce f0       	breq	80006c2c <_dtoa_r+0x704>
80006c50:	50 66       	stdsp	sp[0x18],r6
80006c52:	11 89       	ld.ub	r9,r8[0x0]
80006c54:	2f f9       	sub	r9,-1
80006c56:	b0 89       	st.b	r8[0x0],r9
80006c58:	e0 8f 02 42 	bral	800070dc <_dtoa_r+0xbb4>
80006c5c:	fe b0 e6 80 	rcall	8000395c <__avr32_f64_mul>
80006c60:	2f f4       	sub	r4,-1
80006c62:	fa eb 00 08 	st.d	sp[8],r10
80006c66:	30 08       	mov	r8,0
80006c68:	30 09       	mov	r9,0
80006c6a:	e0 a0 10 4c 	rcall	80008d02 <__avr32_f64_cmp_eq>
80006c6e:	ca 60       	breq	80006bba <_dtoa_r+0x692>
80006c70:	e0 8f 02 35 	bral	800070da <_dtoa_r+0xbb2>
80006c74:	40 d8       	lddsp	r8,sp[0x34]
80006c76:	58 08       	cp.w	r8,0
80006c78:	c0 51       	brne	80006c82 <_dtoa_r+0x75a>
80006c7a:	04 98       	mov	r8,r2
80006c7c:	00 95       	mov	r5,r0
80006c7e:	40 d4       	lddsp	r4,sp[0x34]
80006c80:	c3 78       	rjmp	80006cee <_dtoa_r+0x7c6>
80006c82:	40 c5       	lddsp	r5,sp[0x30]
80006c84:	58 15       	cp.w	r5,1
80006c86:	e0 89 00 0f 	brgt	80006ca4 <_dtoa_r+0x77c>
80006c8a:	41 74       	lddsp	r4,sp[0x5c]
80006c8c:	58 04       	cp.w	r4,0
80006c8e:	c0 40       	breq	80006c96 <_dtoa_r+0x76e>
80006c90:	f4 c9 fb cd 	sub	r9,r10,-1075
80006c94:	c0 48       	rjmp	80006c9c <_dtoa_r+0x774>
80006c96:	41 99       	lddsp	r9,sp[0x64]
80006c98:	f2 09 11 36 	rsub	r9,r9,54
80006c9c:	04 98       	mov	r8,r2
80006c9e:	00 95       	mov	r5,r0
80006ca0:	c1 c8       	rjmp	80006cd8 <_dtoa_r+0x7b0>
80006ca2:	d7 03       	nop
80006ca4:	e2 c8 00 01 	sub	r8,r1,1
80006ca8:	58 01       	cp.w	r1,0
80006caa:	e0 05 17 40 	movge	r5,r0
80006cae:	e2 09 17 40 	movge	r9,r1
80006cb2:	e1 d1 e5 15 	sublt	r5,r0,r1
80006cb6:	f9 b9 05 00 	movlt	r9,0
80006cba:	10 32       	cp.w	r2,r8
80006cbc:	e5 d8 e4 18 	subge	r8,r2,r8
80006cc0:	f1 d2 e5 18 	sublt	r8,r8,r2
80006cc4:	e5 d8 e5 02 	addlt	r2,r2,r8
80006cc8:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006ccc:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006cd0:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80006cd4:	f9 b8 05 00 	movlt	r8,0
80006cd8:	40 4b       	lddsp	r11,sp[0x10]
80006cda:	12 0b       	add	r11,r9
80006cdc:	50 08       	stdsp	sp[0x0],r8
80006cde:	50 4b       	stdsp	sp[0x10],r11
80006ce0:	12 00       	add	r0,r9
80006ce2:	30 1b       	mov	r11,1
80006ce4:	0e 9c       	mov	r12,r7
80006ce6:	e0 a0 0a d1 	rcall	80008288 <__i2b>
80006cea:	40 08       	lddsp	r8,sp[0x0]
80006cec:	18 94       	mov	r4,r12
80006cee:	40 4a       	lddsp	r10,sp[0x10]
80006cf0:	58 05       	cp.w	r5,0
80006cf2:	5f 99       	srgt	r9
80006cf4:	58 0a       	cp.w	r10,0
80006cf6:	5f 9a       	srgt	r10
80006cf8:	f5 e9 00 09 	and	r9,r10,r9
80006cfc:	c0 80       	breq	80006d0c <_dtoa_r+0x7e4>
80006cfe:	40 4c       	lddsp	r12,sp[0x10]
80006d00:	f8 05 0d 49 	min	r9,r12,r5
80006d04:	12 1c       	sub	r12,r9
80006d06:	12 10       	sub	r0,r9
80006d08:	50 4c       	stdsp	sp[0x10],r12
80006d0a:	12 15       	sub	r5,r9
80006d0c:	58 02       	cp.w	r2,0
80006d0e:	e0 8a 00 27 	brle	80006d5c <_dtoa_r+0x834>
80006d12:	40 db       	lddsp	r11,sp[0x34]
80006d14:	58 0b       	cp.w	r11,0
80006d16:	c1 d0       	breq	80006d50 <_dtoa_r+0x828>
80006d18:	58 08       	cp.w	r8,0
80006d1a:	e0 8a 00 17 	brle	80006d48 <_dtoa_r+0x820>
80006d1e:	10 9a       	mov	r10,r8
80006d20:	50 08       	stdsp	sp[0x0],r8
80006d22:	08 9b       	mov	r11,r4
80006d24:	0e 9c       	mov	r12,r7
80006d26:	e0 a0 0a f7 	rcall	80008314 <__pow5mult>
80006d2a:	06 9a       	mov	r10,r3
80006d2c:	18 9b       	mov	r11,r12
80006d2e:	18 94       	mov	r4,r12
80006d30:	0e 9c       	mov	r12,r7
80006d32:	e0 a0 0a 2b 	rcall	80008188 <__multiply>
80006d36:	18 99       	mov	r9,r12
80006d38:	06 9b       	mov	r11,r3
80006d3a:	50 19       	stdsp	sp[0x4],r9
80006d3c:	0e 9c       	mov	r12,r7
80006d3e:	e0 a0 08 d7 	rcall	80007eec <_Bfree>
80006d42:	40 19       	lddsp	r9,sp[0x4]
80006d44:	40 08       	lddsp	r8,sp[0x0]
80006d46:	12 93       	mov	r3,r9
80006d48:	e4 08 01 0a 	sub	r10,r2,r8
80006d4c:	c0 80       	breq	80006d5c <_dtoa_r+0x834>
80006d4e:	c0 28       	rjmp	80006d52 <_dtoa_r+0x82a>
80006d50:	04 9a       	mov	r10,r2
80006d52:	06 9b       	mov	r11,r3
80006d54:	0e 9c       	mov	r12,r7
80006d56:	e0 a0 0a df 	rcall	80008314 <__pow5mult>
80006d5a:	18 93       	mov	r3,r12
80006d5c:	30 1b       	mov	r11,1
80006d5e:	0e 9c       	mov	r12,r7
80006d60:	e0 a0 0a 94 	rcall	80008288 <__i2b>
80006d64:	41 1a       	lddsp	r10,sp[0x44]
80006d66:	18 92       	mov	r2,r12
80006d68:	58 0a       	cp.w	r10,0
80006d6a:	e0 8a 00 07 	brle	80006d78 <_dtoa_r+0x850>
80006d6e:	18 9b       	mov	r11,r12
80006d70:	0e 9c       	mov	r12,r7
80006d72:	e0 a0 0a d1 	rcall	80008314 <__pow5mult>
80006d76:	18 92       	mov	r2,r12
80006d78:	40 c9       	lddsp	r9,sp[0x30]
80006d7a:	58 19       	cp.w	r9,1
80006d7c:	e0 89 00 14 	brgt	80006da4 <_dtoa_r+0x87c>
80006d80:	40 38       	lddsp	r8,sp[0xc]
80006d82:	58 08       	cp.w	r8,0
80006d84:	c1 01       	brne	80006da4 <_dtoa_r+0x87c>
80006d86:	40 29       	lddsp	r9,sp[0x8]
80006d88:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006d8c:	c0 c1       	brne	80006da4 <_dtoa_r+0x87c>
80006d8e:	12 98       	mov	r8,r9
80006d90:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006d94:	c0 80       	breq	80006da4 <_dtoa_r+0x87c>
80006d96:	40 4c       	lddsp	r12,sp[0x10]
80006d98:	30 1b       	mov	r11,1
80006d9a:	2f fc       	sub	r12,-1
80006d9c:	2f f0       	sub	r0,-1
80006d9e:	50 4c       	stdsp	sp[0x10],r12
80006da0:	50 6b       	stdsp	sp[0x18],r11
80006da2:	c0 38       	rjmp	80006da8 <_dtoa_r+0x880>
80006da4:	30 0a       	mov	r10,0
80006da6:	50 6a       	stdsp	sp[0x18],r10
80006da8:	41 19       	lddsp	r9,sp[0x44]
80006daa:	58 09       	cp.w	r9,0
80006dac:	c0 31       	brne	80006db2 <_dtoa_r+0x88a>
80006dae:	30 1c       	mov	r12,1
80006db0:	c0 98       	rjmp	80006dc2 <_dtoa_r+0x89a>
80006db2:	64 48       	ld.w	r8,r2[0x10]
80006db4:	2f c8       	sub	r8,-4
80006db6:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006dba:	e0 a0 08 08 	rcall	80007dca <__hi0bits>
80006dbe:	f8 0c 11 20 	rsub	r12,r12,32
80006dc2:	40 4b       	lddsp	r11,sp[0x10]
80006dc4:	f8 0b 00 08 	add	r8,r12,r11
80006dc8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006dcc:	c0 c0       	breq	80006de4 <_dtoa_r+0x8bc>
80006dce:	f0 08 11 20 	rsub	r8,r8,32
80006dd2:	58 48       	cp.w	r8,4
80006dd4:	e0 8a 00 06 	brle	80006de0 <_dtoa_r+0x8b8>
80006dd8:	20 48       	sub	r8,4
80006dda:	10 0b       	add	r11,r8
80006ddc:	50 4b       	stdsp	sp[0x10],r11
80006dde:	c0 78       	rjmp	80006dec <_dtoa_r+0x8c4>
80006de0:	58 48       	cp.w	r8,4
80006de2:	c0 70       	breq	80006df0 <_dtoa_r+0x8c8>
80006de4:	40 4a       	lddsp	r10,sp[0x10]
80006de6:	2e 48       	sub	r8,-28
80006de8:	10 0a       	add	r10,r8
80006dea:	50 4a       	stdsp	sp[0x10],r10
80006dec:	10 00       	add	r0,r8
80006dee:	10 05       	add	r5,r8
80006df0:	58 00       	cp.w	r0,0
80006df2:	e0 8a 00 08 	brle	80006e02 <_dtoa_r+0x8da>
80006df6:	06 9b       	mov	r11,r3
80006df8:	00 9a       	mov	r10,r0
80006dfa:	0e 9c       	mov	r12,r7
80006dfc:	e0 a0 09 82 	rcall	80008100 <__lshift>
80006e00:	18 93       	mov	r3,r12
80006e02:	40 49       	lddsp	r9,sp[0x10]
80006e04:	58 09       	cp.w	r9,0
80006e06:	e0 8a 00 08 	brle	80006e16 <_dtoa_r+0x8ee>
80006e0a:	04 9b       	mov	r11,r2
80006e0c:	12 9a       	mov	r10,r9
80006e0e:	0e 9c       	mov	r12,r7
80006e10:	e0 a0 09 78 	rcall	80008100 <__lshift>
80006e14:	18 92       	mov	r2,r12
80006e16:	41 48       	lddsp	r8,sp[0x50]
80006e18:	58 08       	cp.w	r8,0
80006e1a:	c1 b0       	breq	80006e50 <_dtoa_r+0x928>
80006e1c:	04 9b       	mov	r11,r2
80006e1e:	06 9c       	mov	r12,r3
80006e20:	e0 a0 08 4c 	rcall	80007eb8 <__mcmp>
80006e24:	c1 64       	brge	80006e50 <_dtoa_r+0x928>
80006e26:	06 9b       	mov	r11,r3
80006e28:	30 09       	mov	r9,0
80006e2a:	30 aa       	mov	r10,10
80006e2c:	0e 9c       	mov	r12,r7
80006e2e:	e0 a0 0a 35 	rcall	80008298 <__multadd>
80006e32:	20 16       	sub	r6,1
80006e34:	18 93       	mov	r3,r12
80006e36:	40 dc       	lddsp	r12,sp[0x34]
80006e38:	58 0c       	cp.w	r12,0
80006e3a:	c0 31       	brne	80006e40 <_dtoa_r+0x918>
80006e3c:	40 91       	lddsp	r1,sp[0x24]
80006e3e:	c0 98       	rjmp	80006e50 <_dtoa_r+0x928>
80006e40:	08 9b       	mov	r11,r4
80006e42:	40 91       	lddsp	r1,sp[0x24]
80006e44:	30 09       	mov	r9,0
80006e46:	30 aa       	mov	r10,10
80006e48:	0e 9c       	mov	r12,r7
80006e4a:	e0 a0 0a 27 	rcall	80008298 <__multadd>
80006e4e:	18 94       	mov	r4,r12
80006e50:	58 01       	cp.w	r1,0
80006e52:	5f a9       	srle	r9
80006e54:	40 cb       	lddsp	r11,sp[0x30]
80006e56:	58 2b       	cp.w	r11,2
80006e58:	5f 98       	srgt	r8
80006e5a:	f3 e8 00 08 	and	r8,r9,r8
80006e5e:	c2 50       	breq	80006ea8 <_dtoa_r+0x980>
80006e60:	58 01       	cp.w	r1,0
80006e62:	c1 11       	brne	80006e84 <_dtoa_r+0x95c>
80006e64:	04 9b       	mov	r11,r2
80006e66:	02 99       	mov	r9,r1
80006e68:	30 5a       	mov	r10,5
80006e6a:	0e 9c       	mov	r12,r7
80006e6c:	e0 a0 0a 16 	rcall	80008298 <__multadd>
80006e70:	18 92       	mov	r2,r12
80006e72:	18 9b       	mov	r11,r12
80006e74:	06 9c       	mov	r12,r3
80006e76:	e0 a0 08 21 	rcall	80007eb8 <__mcmp>
80006e7a:	e0 89 00 0f 	brgt	80006e98 <_dtoa_r+0x970>
80006e7e:	c0 38       	rjmp	80006e84 <_dtoa_r+0x95c>
80006e80:	30 02       	mov	r2,0
80006e82:	04 94       	mov	r4,r2
80006e84:	40 ea       	lddsp	r10,sp[0x38]
80006e86:	30 09       	mov	r9,0
80006e88:	5c da       	com	r10
80006e8a:	40 85       	lddsp	r5,sp[0x20]
80006e8c:	50 6a       	stdsp	sp[0x18],r10
80006e8e:	50 49       	stdsp	sp[0x10],r9
80006e90:	c0 f9       	rjmp	800070ae <_dtoa_r+0xb86>
80006e92:	08 92       	mov	r2,r4
80006e94:	40 66       	lddsp	r6,sp[0x18]
80006e96:	04 94       	mov	r4,r2
80006e98:	2f f6       	sub	r6,-1
80006e9a:	50 66       	stdsp	sp[0x18],r6
80006e9c:	33 18       	mov	r8,49
80006e9e:	40 85       	lddsp	r5,sp[0x20]
80006ea0:	0a c8       	st.b	r5++,r8
80006ea2:	30 08       	mov	r8,0
80006ea4:	50 48       	stdsp	sp[0x10],r8
80006ea6:	c0 49       	rjmp	800070ae <_dtoa_r+0xb86>
80006ea8:	40 dc       	lddsp	r12,sp[0x34]
80006eaa:	58 0c       	cp.w	r12,0
80006eac:	e0 80 00 b5 	breq	80007016 <_dtoa_r+0xaee>
80006eb0:	58 05       	cp.w	r5,0
80006eb2:	e0 8a 00 08 	brle	80006ec2 <_dtoa_r+0x99a>
80006eb6:	08 9b       	mov	r11,r4
80006eb8:	0a 9a       	mov	r10,r5
80006eba:	0e 9c       	mov	r12,r7
80006ebc:	e0 a0 09 22 	rcall	80008100 <__lshift>
80006ec0:	18 94       	mov	r4,r12
80006ec2:	40 6b       	lddsp	r11,sp[0x18]
80006ec4:	58 0b       	cp.w	r11,0
80006ec6:	c0 31       	brne	80006ecc <_dtoa_r+0x9a4>
80006ec8:	08 9c       	mov	r12,r4
80006eca:	c1 38       	rjmp	80006ef0 <_dtoa_r+0x9c8>
80006ecc:	68 1b       	ld.w	r11,r4[0x4]
80006ece:	0e 9c       	mov	r12,r7
80006ed0:	e0 a0 08 28 	rcall	80007f20 <_Balloc>
80006ed4:	68 4a       	ld.w	r10,r4[0x10]
80006ed6:	18 95       	mov	r5,r12
80006ed8:	e8 cb ff f4 	sub	r11,r4,-12
80006edc:	2f ea       	sub	r10,-2
80006ede:	2f 4c       	sub	r12,-12
80006ee0:	a3 6a       	lsl	r10,0x2
80006ee2:	fe b0 e8 42 	rcall	80003f66 <memcpy>
80006ee6:	0a 9b       	mov	r11,r5
80006ee8:	30 1a       	mov	r10,1
80006eea:	0e 9c       	mov	r12,r7
80006eec:	e0 a0 09 0a 	rcall	80008100 <__lshift>
80006ef0:	50 44       	stdsp	sp[0x10],r4
80006ef2:	40 3a       	lddsp	r10,sp[0xc]
80006ef4:	30 19       	mov	r9,1
80006ef6:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80006efa:	18 94       	mov	r4,r12
80006efc:	50 da       	stdsp	sp[0x34],r10
80006efe:	40 85       	lddsp	r5,sp[0x20]
80006f00:	50 99       	stdsp	sp[0x24],r9
80006f02:	50 26       	stdsp	sp[0x8],r6
80006f04:	50 e1       	stdsp	sp[0x38],r1
80006f06:	04 9b       	mov	r11,r2
80006f08:	06 9c       	mov	r12,r3
80006f0a:	fe b0 fa 7f 	rcall	80006408 <quorem>
80006f0e:	40 4b       	lddsp	r11,sp[0x10]
80006f10:	f8 c0 ff d0 	sub	r0,r12,-48
80006f14:	06 9c       	mov	r12,r3
80006f16:	e0 a0 07 d1 	rcall	80007eb8 <__mcmp>
80006f1a:	08 9a       	mov	r10,r4
80006f1c:	50 6c       	stdsp	sp[0x18],r12
80006f1e:	04 9b       	mov	r11,r2
80006f20:	0e 9c       	mov	r12,r7
80006f22:	e0 a0 08 87 	rcall	80008030 <__mdiff>
80006f26:	18 91       	mov	r1,r12
80006f28:	78 38       	ld.w	r8,r12[0xc]
80006f2a:	58 08       	cp.w	r8,0
80006f2c:	c0 30       	breq	80006f32 <_dtoa_r+0xa0a>
80006f2e:	30 16       	mov	r6,1
80006f30:	c0 68       	rjmp	80006f3c <_dtoa_r+0xa14>
80006f32:	18 9b       	mov	r11,r12
80006f34:	06 9c       	mov	r12,r3
80006f36:	e0 a0 07 c1 	rcall	80007eb8 <__mcmp>
80006f3a:	18 96       	mov	r6,r12
80006f3c:	0e 9c       	mov	r12,r7
80006f3e:	02 9b       	mov	r11,r1
80006f40:	e0 a0 07 d6 	rcall	80007eec <_Bfree>
80006f44:	40 cc       	lddsp	r12,sp[0x30]
80006f46:	ed ec 10 08 	or	r8,r6,r12
80006f4a:	c0 d1       	brne	80006f64 <_dtoa_r+0xa3c>
80006f4c:	40 db       	lddsp	r11,sp[0x34]
80006f4e:	58 0b       	cp.w	r11,0
80006f50:	c0 a1       	brne	80006f64 <_dtoa_r+0xa3c>
80006f52:	40 26       	lddsp	r6,sp[0x8]
80006f54:	e0 40 00 39 	cp.w	r0,57
80006f58:	c3 00       	breq	80006fb8 <_dtoa_r+0xa90>
80006f5a:	40 6a       	lddsp	r10,sp[0x18]
80006f5c:	58 0a       	cp.w	r10,0
80006f5e:	e0 89 00 24 	brgt	80006fa6 <_dtoa_r+0xa7e>
80006f62:	c2 f8       	rjmp	80006fc0 <_dtoa_r+0xa98>
80006f64:	40 69       	lddsp	r9,sp[0x18]
80006f66:	58 09       	cp.w	r9,0
80006f68:	c0 85       	brlt	80006f78 <_dtoa_r+0xa50>
80006f6a:	12 98       	mov	r8,r9
80006f6c:	40 cc       	lddsp	r12,sp[0x30]
80006f6e:	18 48       	or	r8,r12
80006f70:	c1 d1       	brne	80006faa <_dtoa_r+0xa82>
80006f72:	40 db       	lddsp	r11,sp[0x34]
80006f74:	58 0b       	cp.w	r11,0
80006f76:	c1 a1       	brne	80006faa <_dtoa_r+0xa82>
80006f78:	0c 99       	mov	r9,r6
80006f7a:	40 26       	lddsp	r6,sp[0x8]
80006f7c:	58 09       	cp.w	r9,0
80006f7e:	e0 8a 00 21 	brle	80006fc0 <_dtoa_r+0xa98>
80006f82:	06 9b       	mov	r11,r3
80006f84:	30 1a       	mov	r10,1
80006f86:	0e 9c       	mov	r12,r7
80006f88:	e0 a0 08 bc 	rcall	80008100 <__lshift>
80006f8c:	04 9b       	mov	r11,r2
80006f8e:	18 93       	mov	r3,r12
80006f90:	e0 a0 07 94 	rcall	80007eb8 <__mcmp>
80006f94:	e0 89 00 06 	brgt	80006fa0 <_dtoa_r+0xa78>
80006f98:	c1 41       	brne	80006fc0 <_dtoa_r+0xa98>
80006f9a:	ed b0 00 00 	bld	r0,0x0
80006f9e:	c1 11       	brne	80006fc0 <_dtoa_r+0xa98>
80006fa0:	e0 40 00 39 	cp.w	r0,57
80006fa4:	c0 a0       	breq	80006fb8 <_dtoa_r+0xa90>
80006fa6:	2f f0       	sub	r0,-1
80006fa8:	c0 c8       	rjmp	80006fc0 <_dtoa_r+0xa98>
80006faa:	58 06       	cp.w	r6,0
80006fac:	e0 8a 00 0c 	brle	80006fc4 <_dtoa_r+0xa9c>
80006fb0:	40 26       	lddsp	r6,sp[0x8]
80006fb2:	e0 40 00 39 	cp.w	r0,57
80006fb6:	c0 41       	brne	80006fbe <_dtoa_r+0xa96>
80006fb8:	33 98       	mov	r8,57
80006fba:	0a c8       	st.b	r5++,r8
80006fbc:	c6 78       	rjmp	8000708a <_dtoa_r+0xb62>
80006fbe:	2f f0       	sub	r0,-1
80006fc0:	0a c0       	st.b	r5++,r0
80006fc2:	c7 58       	rjmp	800070ac <_dtoa_r+0xb84>
80006fc4:	0a c0       	st.b	r5++,r0
80006fc6:	40 9a       	lddsp	r10,sp[0x24]
80006fc8:	40 e9       	lddsp	r9,sp[0x38]
80006fca:	12 3a       	cp.w	r10,r9
80006fcc:	c4 30       	breq	80007052 <_dtoa_r+0xb2a>
80006fce:	06 9b       	mov	r11,r3
80006fd0:	30 09       	mov	r9,0
80006fd2:	30 aa       	mov	r10,10
80006fd4:	0e 9c       	mov	r12,r7
80006fd6:	e0 a0 09 61 	rcall	80008298 <__multadd>
80006fda:	40 48       	lddsp	r8,sp[0x10]
80006fdc:	18 93       	mov	r3,r12
80006fde:	08 38       	cp.w	r8,r4
80006fe0:	c0 91       	brne	80006ff2 <_dtoa_r+0xaca>
80006fe2:	10 9b       	mov	r11,r8
80006fe4:	30 09       	mov	r9,0
80006fe6:	30 aa       	mov	r10,10
80006fe8:	0e 9c       	mov	r12,r7
80006fea:	e0 a0 09 57 	rcall	80008298 <__multadd>
80006fee:	50 4c       	stdsp	sp[0x10],r12
80006ff0:	c0 e8       	rjmp	8000700c <_dtoa_r+0xae4>
80006ff2:	40 4b       	lddsp	r11,sp[0x10]
80006ff4:	30 09       	mov	r9,0
80006ff6:	30 aa       	mov	r10,10
80006ff8:	0e 9c       	mov	r12,r7
80006ffa:	e0 a0 09 4f 	rcall	80008298 <__multadd>
80006ffe:	08 9b       	mov	r11,r4
80007000:	50 4c       	stdsp	sp[0x10],r12
80007002:	30 09       	mov	r9,0
80007004:	30 aa       	mov	r10,10
80007006:	0e 9c       	mov	r12,r7
80007008:	e0 a0 09 48 	rcall	80008298 <__multadd>
8000700c:	18 94       	mov	r4,r12
8000700e:	40 9c       	lddsp	r12,sp[0x24]
80007010:	2f fc       	sub	r12,-1
80007012:	50 9c       	stdsp	sp[0x24],r12
80007014:	c7 9b       	rjmp	80006f06 <_dtoa_r+0x9de>
80007016:	30 18       	mov	r8,1
80007018:	06 90       	mov	r0,r3
8000701a:	40 85       	lddsp	r5,sp[0x20]
8000701c:	08 93       	mov	r3,r4
8000701e:	0c 94       	mov	r4,r6
80007020:	10 96       	mov	r6,r8
80007022:	04 9b       	mov	r11,r2
80007024:	00 9c       	mov	r12,r0
80007026:	fe b0 f9 f1 	rcall	80006408 <quorem>
8000702a:	2d 0c       	sub	r12,-48
8000702c:	0a cc       	st.b	r5++,r12
8000702e:	02 36       	cp.w	r6,r1
80007030:	c0 a4       	brge	80007044 <_dtoa_r+0xb1c>
80007032:	00 9b       	mov	r11,r0
80007034:	30 09       	mov	r9,0
80007036:	30 aa       	mov	r10,10
80007038:	0e 9c       	mov	r12,r7
8000703a:	2f f6       	sub	r6,-1
8000703c:	e0 a0 09 2e 	rcall	80008298 <__multadd>
80007040:	18 90       	mov	r0,r12
80007042:	cf 0b       	rjmp	80007022 <_dtoa_r+0xafa>
80007044:	08 96       	mov	r6,r4
80007046:	30 0b       	mov	r11,0
80007048:	06 94       	mov	r4,r3
8000704a:	50 4b       	stdsp	sp[0x10],r11
8000704c:	00 93       	mov	r3,r0
8000704e:	18 90       	mov	r0,r12
80007050:	c0 28       	rjmp	80007054 <_dtoa_r+0xb2c>
80007052:	40 26       	lddsp	r6,sp[0x8]
80007054:	06 9b       	mov	r11,r3
80007056:	30 1a       	mov	r10,1
80007058:	0e 9c       	mov	r12,r7
8000705a:	e0 a0 08 53 	rcall	80008100 <__lshift>
8000705e:	04 9b       	mov	r11,r2
80007060:	18 93       	mov	r3,r12
80007062:	e0 a0 07 2b 	rcall	80007eb8 <__mcmp>
80007066:	e0 89 00 12 	brgt	8000708a <_dtoa_r+0xb62>
8000706a:	c1 b1       	brne	800070a0 <_dtoa_r+0xb78>
8000706c:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80007070:	c0 d1       	brne	8000708a <_dtoa_r+0xb62>
80007072:	c1 78       	rjmp	800070a0 <_dtoa_r+0xb78>
80007074:	40 89       	lddsp	r9,sp[0x20]
80007076:	12 38       	cp.w	r8,r9
80007078:	c0 30       	breq	8000707e <_dtoa_r+0xb56>
8000707a:	10 95       	mov	r5,r8
8000707c:	c0 88       	rjmp	8000708c <_dtoa_r+0xb64>
8000707e:	2f f6       	sub	r6,-1
80007080:	50 66       	stdsp	sp[0x18],r6
80007082:	33 18       	mov	r8,49
80007084:	40 8c       	lddsp	r12,sp[0x20]
80007086:	b8 88       	st.b	r12[0x0],r8
80007088:	c1 38       	rjmp	800070ae <_dtoa_r+0xb86>
8000708a:	33 9a       	mov	r10,57
8000708c:	0a 98       	mov	r8,r5
8000708e:	11 79       	ld.ub	r9,--r8
80007090:	f4 09 18 00 	cp.b	r9,r10
80007094:	cf 00       	breq	80007074 <_dtoa_r+0xb4c>
80007096:	2f f9       	sub	r9,-1
80007098:	b0 89       	st.b	r8[0x0],r9
8000709a:	c0 98       	rjmp	800070ac <_dtoa_r+0xb84>
8000709c:	10 95       	mov	r5,r8
8000709e:	c0 28       	rjmp	800070a2 <_dtoa_r+0xb7a>
800070a0:	33 09       	mov	r9,48
800070a2:	0a 98       	mov	r8,r5
800070a4:	11 7a       	ld.ub	r10,--r8
800070a6:	f2 0a 18 00 	cp.b	r10,r9
800070aa:	cf 90       	breq	8000709c <_dtoa_r+0xb74>
800070ac:	50 66       	stdsp	sp[0x18],r6
800070ae:	04 9b       	mov	r11,r2
800070b0:	0e 9c       	mov	r12,r7
800070b2:	e0 a0 07 1d 	rcall	80007eec <_Bfree>
800070b6:	58 04       	cp.w	r4,0
800070b8:	c1 20       	breq	800070dc <_dtoa_r+0xbb4>
800070ba:	40 4b       	lddsp	r11,sp[0x10]
800070bc:	08 3b       	cp.w	r11,r4
800070be:	5f 19       	srne	r9
800070c0:	58 0b       	cp.w	r11,0
800070c2:	5f 18       	srne	r8
800070c4:	f3 e8 00 08 	and	r8,r9,r8
800070c8:	c0 40       	breq	800070d0 <_dtoa_r+0xba8>
800070ca:	0e 9c       	mov	r12,r7
800070cc:	e0 a0 07 10 	rcall	80007eec <_Bfree>
800070d0:	08 9b       	mov	r11,r4
800070d2:	0e 9c       	mov	r12,r7
800070d4:	e0 a0 07 0c 	rcall	80007eec <_Bfree>
800070d8:	c0 28       	rjmp	800070dc <_dtoa_r+0xbb4>
800070da:	50 66       	stdsp	sp[0x18],r6
800070dc:	0e 9c       	mov	r12,r7
800070de:	06 9b       	mov	r11,r3
800070e0:	e0 a0 07 06 	rcall	80007eec <_Bfree>
800070e4:	30 08       	mov	r8,0
800070e6:	aa 88       	st.b	r5[0x0],r8
800070e8:	40 68       	lddsp	r8,sp[0x18]
800070ea:	41 5a       	lddsp	r10,sp[0x54]
800070ec:	2f f8       	sub	r8,-1
800070ee:	41 29       	lddsp	r9,sp[0x48]
800070f0:	95 08       	st.w	r10[0x0],r8
800070f2:	40 8c       	lddsp	r12,sp[0x20]
800070f4:	58 09       	cp.w	r9,0
800070f6:	fb f8 10 12 	ld.wne	r8,sp[0x48]
800070fa:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800070fe:	2e 6d       	sub	sp,-104
80007100:	d8 32       	popm	r0-r7,pc
80007102:	d7 03       	nop

80007104 <_fflush_r>:
80007104:	d4 21       	pushm	r4-r7,lr
80007106:	16 97       	mov	r7,r11
80007108:	18 96       	mov	r6,r12
8000710a:	76 48       	ld.w	r8,r11[0x10]
8000710c:	58 08       	cp.w	r8,0
8000710e:	c7 f0       	breq	8000720c <_fflush_r+0x108>
80007110:	58 0c       	cp.w	r12,0
80007112:	c0 50       	breq	8000711c <_fflush_r+0x18>
80007114:	78 68       	ld.w	r8,r12[0x18]
80007116:	58 08       	cp.w	r8,0
80007118:	c0 21       	brne	8000711c <_fflush_r+0x18>
8000711a:	cc dc       	rcall	800072b4 <__sinit>
8000711c:	fe c8 d3 94 	sub	r8,pc,-11372
80007120:	10 37       	cp.w	r7,r8
80007122:	c0 31       	brne	80007128 <_fflush_r+0x24>
80007124:	6c 07       	ld.w	r7,r6[0x0]
80007126:	c0 c8       	rjmp	8000713e <_fflush_r+0x3a>
80007128:	fe c8 d3 80 	sub	r8,pc,-11392
8000712c:	10 37       	cp.w	r7,r8
8000712e:	c0 31       	brne	80007134 <_fflush_r+0x30>
80007130:	6c 17       	ld.w	r7,r6[0x4]
80007132:	c0 68       	rjmp	8000713e <_fflush_r+0x3a>
80007134:	fe c8 d3 6c 	sub	r8,pc,-11412
80007138:	10 37       	cp.w	r7,r8
8000713a:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000713e:	8e 6a       	ld.sh	r10,r7[0xc]
80007140:	14 98       	mov	r8,r10
80007142:	ed ba 00 03 	bld	r10,0x3
80007146:	c4 20       	breq	800071ca <_fflush_r+0xc6>
80007148:	ab ba       	sbr	r10,0xb
8000714a:	ae 6a       	st.h	r7[0xc],r10
8000714c:	6e 18       	ld.w	r8,r7[0x4]
8000714e:	58 08       	cp.w	r8,0
80007150:	e0 89 00 06 	brgt	8000715c <_fflush_r+0x58>
80007154:	6f 08       	ld.w	r8,r7[0x40]
80007156:	58 08       	cp.w	r8,0
80007158:	e0 8a 00 5a 	brle	8000720c <_fflush_r+0x108>
8000715c:	6e b8       	ld.w	r8,r7[0x2c]
8000715e:	58 08       	cp.w	r8,0
80007160:	c5 60       	breq	8000720c <_fflush_r+0x108>
80007162:	e2 1a 10 00 	andl	r10,0x1000,COH
80007166:	c0 30       	breq	8000716c <_fflush_r+0x68>
80007168:	6f 55       	ld.w	r5,r7[0x54]
8000716a:	c0 f8       	rjmp	80007188 <_fflush_r+0x84>
8000716c:	30 19       	mov	r9,1
8000716e:	6e 8b       	ld.w	r11,r7[0x20]
80007170:	0c 9c       	mov	r12,r6
80007172:	5d 18       	icall	r8
80007174:	18 95       	mov	r5,r12
80007176:	5b fc       	cp.w	r12,-1
80007178:	c0 81       	brne	80007188 <_fflush_r+0x84>
8000717a:	6c 38       	ld.w	r8,r6[0xc]
8000717c:	59 d8       	cp.w	r8,29
8000717e:	c4 70       	breq	8000720c <_fflush_r+0x108>
80007180:	8e 68       	ld.sh	r8,r7[0xc]
80007182:	a7 a8       	sbr	r8,0x6
80007184:	ae 68       	st.h	r7[0xc],r8
80007186:	d8 22       	popm	r4-r7,pc
80007188:	8e 68       	ld.sh	r8,r7[0xc]
8000718a:	ed b8 00 02 	bld	r8,0x2
8000718e:	c0 91       	brne	800071a0 <_fflush_r+0x9c>
80007190:	6e 18       	ld.w	r8,r7[0x4]
80007192:	10 15       	sub	r5,r8
80007194:	6e d8       	ld.w	r8,r7[0x34]
80007196:	58 08       	cp.w	r8,0
80007198:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000719c:	eb d8 e1 15 	subne	r5,r5,r8
800071a0:	6e b8       	ld.w	r8,r7[0x2c]
800071a2:	0c 9c       	mov	r12,r6
800071a4:	30 09       	mov	r9,0
800071a6:	0a 9a       	mov	r10,r5
800071a8:	6e 8b       	ld.w	r11,r7[0x20]
800071aa:	5d 18       	icall	r8
800071ac:	8e 68       	ld.sh	r8,r7[0xc]
800071ae:	0a 3c       	cp.w	r12,r5
800071b0:	c2 61       	brne	800071fc <_fflush_r+0xf8>
800071b2:	ab d8       	cbr	r8,0xb
800071b4:	30 0c       	mov	r12,0
800071b6:	6e 49       	ld.w	r9,r7[0x10]
800071b8:	ae 68       	st.h	r7[0xc],r8
800071ba:	8f 1c       	st.w	r7[0x4],r12
800071bc:	8f 09       	st.w	r7[0x0],r9
800071be:	ed b8 00 0c 	bld	r8,0xc
800071c2:	c2 51       	brne	8000720c <_fflush_r+0x108>
800071c4:	ef 45 00 54 	st.w	r7[84],r5
800071c8:	d8 22       	popm	r4-r7,pc
800071ca:	6e 45       	ld.w	r5,r7[0x10]
800071cc:	58 05       	cp.w	r5,0
800071ce:	c1 f0       	breq	8000720c <_fflush_r+0x108>
800071d0:	6e 04       	ld.w	r4,r7[0x0]
800071d2:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800071d6:	8f 05       	st.w	r7[0x0],r5
800071d8:	f9 b8 01 00 	movne	r8,0
800071dc:	ef f8 00 05 	ld.weq	r8,r7[0x14]
800071e0:	0a 14       	sub	r4,r5
800071e2:	8f 28       	st.w	r7[0x8],r8
800071e4:	c1 18       	rjmp	80007206 <_fflush_r+0x102>
800071e6:	08 99       	mov	r9,r4
800071e8:	0a 9a       	mov	r10,r5
800071ea:	6e a8       	ld.w	r8,r7[0x28]
800071ec:	6e 8b       	ld.w	r11,r7[0x20]
800071ee:	0c 9c       	mov	r12,r6
800071f0:	5d 18       	icall	r8
800071f2:	18 14       	sub	r4,r12
800071f4:	58 0c       	cp.w	r12,0
800071f6:	e0 89 00 07 	brgt	80007204 <_fflush_r+0x100>
800071fa:	8e 68       	ld.sh	r8,r7[0xc]
800071fc:	a7 a8       	sbr	r8,0x6
800071fe:	3f fc       	mov	r12,-1
80007200:	ae 68       	st.h	r7[0xc],r8
80007202:	d8 22       	popm	r4-r7,pc
80007204:	18 05       	add	r5,r12
80007206:	58 04       	cp.w	r4,0
80007208:	fe 99 ff ef 	brgt	800071e6 <_fflush_r+0xe2>
8000720c:	d8 2a       	popm	r4-r7,pc,r12=0
8000720e:	d7 03       	nop

80007210 <__sfp_lock_acquire>:
80007210:	5e fc       	retal	r12

80007212 <__sfp_lock_release>:
80007212:	5e fc       	retal	r12

80007214 <_cleanup_r>:
80007214:	d4 01       	pushm	lr
80007216:	fe cb e8 6a 	sub	r11,pc,-6038
8000721a:	e0 a0 02 fd 	rcall	80007814 <_fwalk>
8000721e:	d8 02       	popm	pc

80007220 <__sfmoreglue>:
80007220:	d4 21       	pushm	r4-r7,lr
80007222:	16 95       	mov	r5,r11
80007224:	f6 06 10 5c 	mul	r6,r11,92
80007228:	ec cb ff f4 	sub	r11,r6,-12
8000722c:	e0 a0 03 84 	rcall	80007934 <_malloc_r>
80007230:	18 97       	mov	r7,r12
80007232:	c0 90       	breq	80007244 <__sfmoreglue+0x24>
80007234:	99 15       	st.w	r12[0x4],r5
80007236:	30 0b       	mov	r11,0
80007238:	2f 4c       	sub	r12,-12
8000723a:	0c 9a       	mov	r10,r6
8000723c:	8f 2c       	st.w	r7[0x8],r12
8000723e:	8f 0b       	st.w	r7[0x0],r11
80007240:	e0 a0 05 bc 	rcall	80007db8 <memset>
80007244:	0e 9c       	mov	r12,r7
80007246:	d8 22       	popm	r4-r7,pc

80007248 <__sfp>:
80007248:	d4 21       	pushm	r4-r7,lr
8000724a:	fe c8 d4 5e 	sub	r8,pc,-11170
8000724e:	18 96       	mov	r6,r12
80007250:	70 07       	ld.w	r7,r8[0x0]
80007252:	6e 68       	ld.w	r8,r7[0x18]
80007254:	58 08       	cp.w	r8,0
80007256:	c0 31       	brne	8000725c <__sfp+0x14>
80007258:	0e 9c       	mov	r12,r7
8000725a:	c2 dc       	rcall	800072b4 <__sinit>
8000725c:	ee c7 ff 28 	sub	r7,r7,-216
80007260:	30 05       	mov	r5,0
80007262:	6e 2c       	ld.w	r12,r7[0x8]
80007264:	6e 18       	ld.w	r8,r7[0x4]
80007266:	c0 68       	rjmp	80007272 <__sfp+0x2a>
80007268:	98 69       	ld.sh	r9,r12[0xc]
8000726a:	ea 09 19 00 	cp.h	r9,r5
8000726e:	c1 10       	breq	80007290 <__sfp+0x48>
80007270:	2a 4c       	sub	r12,-92
80007272:	20 18       	sub	r8,1
80007274:	cf a7       	brpl	80007268 <__sfp+0x20>
80007276:	6e 08       	ld.w	r8,r7[0x0]
80007278:	58 08       	cp.w	r8,0
8000727a:	c0 61       	brne	80007286 <__sfp+0x3e>
8000727c:	30 4b       	mov	r11,4
8000727e:	0c 9c       	mov	r12,r6
80007280:	cd 0f       	rcall	80007220 <__sfmoreglue>
80007282:	8f 0c       	st.w	r7[0x0],r12
80007284:	c0 30       	breq	8000728a <__sfp+0x42>
80007286:	6e 07       	ld.w	r7,r7[0x0]
80007288:	ce db       	rjmp	80007262 <__sfp+0x1a>
8000728a:	30 c8       	mov	r8,12
8000728c:	8d 38       	st.w	r6[0xc],r8
8000728e:	d8 22       	popm	r4-r7,pc
80007290:	30 08       	mov	r8,0
80007292:	f9 48 00 4c 	st.w	r12[76],r8
80007296:	99 08       	st.w	r12[0x0],r8
80007298:	99 28       	st.w	r12[0x8],r8
8000729a:	99 18       	st.w	r12[0x4],r8
8000729c:	99 48       	st.w	r12[0x10],r8
8000729e:	99 58       	st.w	r12[0x14],r8
800072a0:	99 68       	st.w	r12[0x18],r8
800072a2:	99 d8       	st.w	r12[0x34],r8
800072a4:	99 e8       	st.w	r12[0x38],r8
800072a6:	f9 48 00 48 	st.w	r12[72],r8
800072aa:	3f f8       	mov	r8,-1
800072ac:	b8 78       	st.h	r12[0xe],r8
800072ae:	30 18       	mov	r8,1
800072b0:	b8 68       	st.h	r12[0xc],r8
800072b2:	d8 22       	popm	r4-r7,pc

800072b4 <__sinit>:
800072b4:	d4 21       	pushm	r4-r7,lr
800072b6:	18 96       	mov	r6,r12
800072b8:	78 67       	ld.w	r7,r12[0x18]
800072ba:	58 07       	cp.w	r7,0
800072bc:	c4 91       	brne	8000734e <__sinit+0x9a>
800072be:	fe c8 00 aa 	sub	r8,pc,170
800072c2:	30 15       	mov	r5,1
800072c4:	99 a8       	st.w	r12[0x28],r8
800072c6:	f9 47 00 d8 	st.w	r12[216],r7
800072ca:	f9 47 00 dc 	st.w	r12[220],r7
800072ce:	f9 47 00 e0 	st.w	r12[224],r7
800072d2:	99 65       	st.w	r12[0x18],r5
800072d4:	cb af       	rcall	80007248 <__sfp>
800072d6:	8d 0c       	st.w	r6[0x0],r12
800072d8:	0c 9c       	mov	r12,r6
800072da:	cb 7f       	rcall	80007248 <__sfp>
800072dc:	8d 1c       	st.w	r6[0x4],r12
800072de:	0c 9c       	mov	r12,r6
800072e0:	cb 4f       	rcall	80007248 <__sfp>
800072e2:	6c 09       	ld.w	r9,r6[0x0]
800072e4:	30 48       	mov	r8,4
800072e6:	93 07       	st.w	r9[0x0],r7
800072e8:	b2 68       	st.h	r9[0xc],r8
800072ea:	93 17       	st.w	r9[0x4],r7
800072ec:	93 27       	st.w	r9[0x8],r7
800072ee:	6c 18       	ld.w	r8,r6[0x4]
800072f0:	b2 77       	st.h	r9[0xe],r7
800072f2:	93 47       	st.w	r9[0x10],r7
800072f4:	93 57       	st.w	r9[0x14],r7
800072f6:	93 67       	st.w	r9[0x18],r7
800072f8:	93 89       	st.w	r9[0x20],r9
800072fa:	91 07       	st.w	r8[0x0],r7
800072fc:	91 17       	st.w	r8[0x4],r7
800072fe:	91 27       	st.w	r8[0x8],r7
80007300:	fe ce eb e4 	sub	lr,pc,-5148
80007304:	fe cb ec 14 	sub	r11,pc,-5100
80007308:	93 9e       	st.w	r9[0x24],lr
8000730a:	93 ab       	st.w	r9[0x28],r11
8000730c:	fe ca ec 3c 	sub	r10,pc,-5060
80007310:	fe c4 ec 48 	sub	r4,pc,-5048
80007314:	93 ba       	st.w	r9[0x2c],r10
80007316:	93 c4       	st.w	r9[0x30],r4
80007318:	30 99       	mov	r9,9
8000731a:	b0 69       	st.h	r8[0xc],r9
8000731c:	b0 75       	st.h	r8[0xe],r5
8000731e:	91 c4       	st.w	r8[0x30],r4
80007320:	91 47       	st.w	r8[0x10],r7
80007322:	91 57       	st.w	r8[0x14],r7
80007324:	91 67       	st.w	r8[0x18],r7
80007326:	91 88       	st.w	r8[0x20],r8
80007328:	91 9e       	st.w	r8[0x24],lr
8000732a:	91 ab       	st.w	r8[0x28],r11
8000732c:	91 ba       	st.w	r8[0x2c],r10
8000732e:	8d 2c       	st.w	r6[0x8],r12
80007330:	31 28       	mov	r8,18
80007332:	99 07       	st.w	r12[0x0],r7
80007334:	b8 68       	st.h	r12[0xc],r8
80007336:	99 17       	st.w	r12[0x4],r7
80007338:	99 27       	st.w	r12[0x8],r7
8000733a:	30 28       	mov	r8,2
8000733c:	b8 78       	st.h	r12[0xe],r8
8000733e:	99 c4       	st.w	r12[0x30],r4
80007340:	99 67       	st.w	r12[0x18],r7
80007342:	99 9e       	st.w	r12[0x24],lr
80007344:	99 ab       	st.w	r12[0x28],r11
80007346:	99 ba       	st.w	r12[0x2c],r10
80007348:	99 47       	st.w	r12[0x10],r7
8000734a:	99 57       	st.w	r12[0x14],r7
8000734c:	99 8c       	st.w	r12[0x20],r12
8000734e:	d8 22       	popm	r4-r7,pc

80007350 <_malloc_trim_r>:
80007350:	d4 21       	pushm	r4-r7,lr
80007352:	16 95       	mov	r5,r11
80007354:	18 97       	mov	r7,r12
80007356:	e0 a0 05 38 	rcall	80007dc6 <__malloc_lock>
8000735a:	e0 64 01 28 	mov	r4,296
8000735e:	68 28       	ld.w	r8,r4[0x8]
80007360:	70 16       	ld.w	r6,r8[0x4]
80007362:	e0 16 ff fc 	andl	r6,0xfffc
80007366:	ec c8 ff 91 	sub	r8,r6,-111
8000736a:	f0 05 01 05 	sub	r5,r8,r5
8000736e:	e0 15 ff 80 	andl	r5,0xff80
80007372:	ea c5 00 80 	sub	r5,r5,128
80007376:	e0 45 00 7f 	cp.w	r5,127
8000737a:	e0 8a 00 25 	brle	800073c4 <_malloc_trim_r+0x74>
8000737e:	30 0b       	mov	r11,0
80007380:	0e 9c       	mov	r12,r7
80007382:	e0 a0 09 93 	rcall	800086a8 <_sbrk_r>
80007386:	68 28       	ld.w	r8,r4[0x8]
80007388:	0c 08       	add	r8,r6
8000738a:	10 3c       	cp.w	r12,r8
8000738c:	c1 c1       	brne	800073c4 <_malloc_trim_r+0x74>
8000738e:	ea 0b 11 00 	rsub	r11,r5,0
80007392:	0e 9c       	mov	r12,r7
80007394:	e0 a0 09 8a 	rcall	800086a8 <_sbrk_r>
80007398:	5b fc       	cp.w	r12,-1
8000739a:	c1 91       	brne	800073cc <_malloc_trim_r+0x7c>
8000739c:	30 0b       	mov	r11,0
8000739e:	0e 9c       	mov	r12,r7
800073a0:	e0 a0 09 84 	rcall	800086a8 <_sbrk_r>
800073a4:	68 28       	ld.w	r8,r4[0x8]
800073a6:	f8 08 01 09 	sub	r9,r12,r8
800073aa:	58 f9       	cp.w	r9,15
800073ac:	e0 8a 00 0c 	brle	800073c4 <_malloc_trim_r+0x74>
800073b0:	a1 a9       	sbr	r9,0x0
800073b2:	91 19       	st.w	r8[0x4],r9
800073b4:	e0 68 05 34 	mov	r8,1332
800073b8:	70 09       	ld.w	r9,r8[0x0]
800073ba:	e0 68 06 5c 	mov	r8,1628
800073be:	f8 09 01 09 	sub	r9,r12,r9
800073c2:	91 09       	st.w	r8[0x0],r9
800073c4:	0e 9c       	mov	r12,r7
800073c6:	e0 a0 05 01 	rcall	80007dc8 <__malloc_unlock>
800073ca:	d8 2a       	popm	r4-r7,pc,r12=0
800073cc:	68 28       	ld.w	r8,r4[0x8]
800073ce:	0a 16       	sub	r6,r5
800073d0:	a1 a6       	sbr	r6,0x0
800073d2:	91 16       	st.w	r8[0x4],r6
800073d4:	e0 68 06 5c 	mov	r8,1628
800073d8:	70 09       	ld.w	r9,r8[0x0]
800073da:	0a 19       	sub	r9,r5
800073dc:	0e 9c       	mov	r12,r7
800073de:	91 09       	st.w	r8[0x0],r9
800073e0:	e0 a0 04 f4 	rcall	80007dc8 <__malloc_unlock>
800073e4:	da 2a       	popm	r4-r7,pc,r12=1
800073e6:	d7 03       	nop

800073e8 <_free_r>:
800073e8:	d4 21       	pushm	r4-r7,lr
800073ea:	16 96       	mov	r6,r11
800073ec:	18 97       	mov	r7,r12
800073ee:	58 0b       	cp.w	r11,0
800073f0:	e0 80 00 c0 	breq	80007570 <_free_r+0x188>
800073f4:	e0 a0 04 e9 	rcall	80007dc6 <__malloc_lock>
800073f8:	20 86       	sub	r6,8
800073fa:	e0 6a 01 28 	mov	r10,296
800073fe:	6c 18       	ld.w	r8,r6[0x4]
80007400:	74 2e       	ld.w	lr,r10[0x8]
80007402:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007406:	a1 c8       	cbr	r8,0x0
80007408:	ec 08 00 09 	add	r9,r6,r8
8000740c:	72 1b       	ld.w	r11,r9[0x4]
8000740e:	e0 1b ff fc 	andl	r11,0xfffc
80007412:	1c 39       	cp.w	r9,lr
80007414:	c1 e1       	brne	80007450 <_free_r+0x68>
80007416:	f6 08 00 08 	add	r8,r11,r8
8000741a:	58 0c       	cp.w	r12,0
8000741c:	c0 81       	brne	8000742c <_free_r+0x44>
8000741e:	6c 09       	ld.w	r9,r6[0x0]
80007420:	12 16       	sub	r6,r9
80007422:	12 08       	add	r8,r9
80007424:	6c 3b       	ld.w	r11,r6[0xc]
80007426:	6c 29       	ld.w	r9,r6[0x8]
80007428:	97 29       	st.w	r11[0x8],r9
8000742a:	93 3b       	st.w	r9[0xc],r11
8000742c:	10 99       	mov	r9,r8
8000742e:	95 26       	st.w	r10[0x8],r6
80007430:	a1 a9       	sbr	r9,0x0
80007432:	8d 19       	st.w	r6[0x4],r9
80007434:	e0 69 05 30 	mov	r9,1328
80007438:	72 09       	ld.w	r9,r9[0x0]
8000743a:	12 38       	cp.w	r8,r9
8000743c:	c0 63       	brcs	80007448 <_free_r+0x60>
8000743e:	e0 68 06 58 	mov	r8,1624
80007442:	0e 9c       	mov	r12,r7
80007444:	70 0b       	ld.w	r11,r8[0x0]
80007446:	c8 5f       	rcall	80007350 <_malloc_trim_r>
80007448:	0e 9c       	mov	r12,r7
8000744a:	e0 a0 04 bf 	rcall	80007dc8 <__malloc_unlock>
8000744e:	d8 22       	popm	r4-r7,pc
80007450:	93 1b       	st.w	r9[0x4],r11
80007452:	58 0c       	cp.w	r12,0
80007454:	c0 30       	breq	8000745a <_free_r+0x72>
80007456:	30 0c       	mov	r12,0
80007458:	c1 08       	rjmp	80007478 <_free_r+0x90>
8000745a:	6c 0e       	ld.w	lr,r6[0x0]
8000745c:	f4 c5 ff f8 	sub	r5,r10,-8
80007460:	1c 16       	sub	r6,lr
80007462:	1c 08       	add	r8,lr
80007464:	6c 2e       	ld.w	lr,r6[0x8]
80007466:	0a 3e       	cp.w	lr,r5
80007468:	f9 bc 00 01 	moveq	r12,1
8000746c:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80007470:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007474:	fd f5 1a 03 	st.wne	lr[0xc],r5
80007478:	f2 0b 00 0e 	add	lr,r9,r11
8000747c:	7c 1e       	ld.w	lr,lr[0x4]
8000747e:	ed be 00 00 	bld	lr,0x0
80007482:	c1 40       	breq	800074aa <_free_r+0xc2>
80007484:	16 08       	add	r8,r11
80007486:	58 0c       	cp.w	r12,0
80007488:	c0 d1       	brne	800074a2 <_free_r+0xba>
8000748a:	e0 6e 01 28 	mov	lr,296
8000748e:	72 2b       	ld.w	r11,r9[0x8]
80007490:	2f 8e       	sub	lr,-8
80007492:	1c 3b       	cp.w	r11,lr
80007494:	c0 71       	brne	800074a2 <_free_r+0xba>
80007496:	97 36       	st.w	r11[0xc],r6
80007498:	97 26       	st.w	r11[0x8],r6
8000749a:	8d 2b       	st.w	r6[0x8],r11
8000749c:	8d 3b       	st.w	r6[0xc],r11
8000749e:	30 1c       	mov	r12,1
800074a0:	c0 58       	rjmp	800074aa <_free_r+0xc2>
800074a2:	72 2b       	ld.w	r11,r9[0x8]
800074a4:	72 39       	ld.w	r9,r9[0xc]
800074a6:	93 2b       	st.w	r9[0x8],r11
800074a8:	97 39       	st.w	r11[0xc],r9
800074aa:	10 99       	mov	r9,r8
800074ac:	ec 08 09 08 	st.w	r6[r8],r8
800074b0:	a1 a9       	sbr	r9,0x0
800074b2:	8d 19       	st.w	r6[0x4],r9
800074b4:	58 0c       	cp.w	r12,0
800074b6:	c5 a1       	brne	8000756a <_free_r+0x182>
800074b8:	e0 48 01 ff 	cp.w	r8,511
800074bc:	e0 8b 00 13 	brhi	800074e2 <_free_r+0xfa>
800074c0:	a3 98       	lsr	r8,0x3
800074c2:	f4 08 00 39 	add	r9,r10,r8<<0x3
800074c6:	72 2b       	ld.w	r11,r9[0x8]
800074c8:	8d 39       	st.w	r6[0xc],r9
800074ca:	8d 2b       	st.w	r6[0x8],r11
800074cc:	97 36       	st.w	r11[0xc],r6
800074ce:	93 26       	st.w	r9[0x8],r6
800074d0:	a3 48       	asr	r8,0x2
800074d2:	74 19       	ld.w	r9,r10[0x4]
800074d4:	30 1b       	mov	r11,1
800074d6:	f6 08 09 48 	lsl	r8,r11,r8
800074da:	f3 e8 10 08 	or	r8,r9,r8
800074de:	95 18       	st.w	r10[0x4],r8
800074e0:	c4 58       	rjmp	8000756a <_free_r+0x182>
800074e2:	f0 0b 16 09 	lsr	r11,r8,0x9
800074e6:	58 4b       	cp.w	r11,4
800074e8:	e0 8b 00 06 	brhi	800074f4 <_free_r+0x10c>
800074ec:	f0 0b 16 06 	lsr	r11,r8,0x6
800074f0:	2c 8b       	sub	r11,-56
800074f2:	c2 08       	rjmp	80007532 <_free_r+0x14a>
800074f4:	59 4b       	cp.w	r11,20
800074f6:	e0 8b 00 04 	brhi	800074fe <_free_r+0x116>
800074fa:	2a 5b       	sub	r11,-91
800074fc:	c1 b8       	rjmp	80007532 <_free_r+0x14a>
800074fe:	e0 4b 00 54 	cp.w	r11,84
80007502:	e0 8b 00 06 	brhi	8000750e <_free_r+0x126>
80007506:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000750a:	29 2b       	sub	r11,-110
8000750c:	c1 38       	rjmp	80007532 <_free_r+0x14a>
8000750e:	e0 4b 01 54 	cp.w	r11,340
80007512:	e0 8b 00 06 	brhi	8000751e <_free_r+0x136>
80007516:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000751a:	28 9b       	sub	r11,-119
8000751c:	c0 b8       	rjmp	80007532 <_free_r+0x14a>
8000751e:	e0 4b 05 54 	cp.w	r11,1364
80007522:	e0 88 00 05 	brls	8000752c <_free_r+0x144>
80007526:	37 eb       	mov	r11,126
80007528:	c0 58       	rjmp	80007532 <_free_r+0x14a>
8000752a:	d7 03       	nop
8000752c:	f0 0b 16 12 	lsr	r11,r8,0x12
80007530:	28 4b       	sub	r11,-124
80007532:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007536:	78 29       	ld.w	r9,r12[0x8]
80007538:	18 39       	cp.w	r9,r12
8000753a:	c0 e1       	brne	80007556 <_free_r+0x16e>
8000753c:	74 18       	ld.w	r8,r10[0x4]
8000753e:	a3 4b       	asr	r11,0x2
80007540:	30 1c       	mov	r12,1
80007542:	f8 0b 09 4b 	lsl	r11,r12,r11
80007546:	f1 eb 10 0b 	or	r11,r8,r11
8000754a:	12 98       	mov	r8,r9
8000754c:	95 1b       	st.w	r10[0x4],r11
8000754e:	c0 a8       	rjmp	80007562 <_free_r+0x17a>
80007550:	72 29       	ld.w	r9,r9[0x8]
80007552:	18 39       	cp.w	r9,r12
80007554:	c0 60       	breq	80007560 <_free_r+0x178>
80007556:	72 1a       	ld.w	r10,r9[0x4]
80007558:	e0 1a ff fc 	andl	r10,0xfffc
8000755c:	14 38       	cp.w	r8,r10
8000755e:	cf 93       	brcs	80007550 <_free_r+0x168>
80007560:	72 38       	ld.w	r8,r9[0xc]
80007562:	8d 38       	st.w	r6[0xc],r8
80007564:	8d 29       	st.w	r6[0x8],r9
80007566:	93 36       	st.w	r9[0xc],r6
80007568:	91 26       	st.w	r8[0x8],r6
8000756a:	0e 9c       	mov	r12,r7
8000756c:	e0 a0 04 2e 	rcall	80007dc8 <__malloc_unlock>
80007570:	d8 22       	popm	r4-r7,pc
80007572:	d7 03       	nop

80007574 <__sfvwrite_r>:
80007574:	d4 31       	pushm	r0-r7,lr
80007576:	20 3d       	sub	sp,12
80007578:	14 94       	mov	r4,r10
8000757a:	18 95       	mov	r5,r12
8000757c:	16 97       	mov	r7,r11
8000757e:	74 28       	ld.w	r8,r10[0x8]
80007580:	58 08       	cp.w	r8,0
80007582:	e0 80 01 45 	breq	8000780c <__sfvwrite_r+0x298>
80007586:	96 68       	ld.sh	r8,r11[0xc]
80007588:	ed b8 00 03 	bld	r8,0x3
8000758c:	c0 41       	brne	80007594 <__sfvwrite_r+0x20>
8000758e:	76 48       	ld.w	r8,r11[0x10]
80007590:	58 08       	cp.w	r8,0
80007592:	c0 c1       	brne	800075aa <__sfvwrite_r+0x36>
80007594:	0e 9b       	mov	r11,r7
80007596:	0a 9c       	mov	r12,r5
80007598:	fe b0 f6 ca 	rcall	8000632c <__swsetup_r>
8000759c:	c0 70       	breq	800075aa <__sfvwrite_r+0x36>
8000759e:	8e 68       	ld.sh	r8,r7[0xc]
800075a0:	a7 a8       	sbr	r8,0x6
800075a2:	ae 68       	st.h	r7[0xc],r8
800075a4:	30 98       	mov	r8,9
800075a6:	8b 38       	st.w	r5[0xc],r8
800075a8:	c3 09       	rjmp	80007808 <__sfvwrite_r+0x294>
800075aa:	8e 63       	ld.sh	r3,r7[0xc]
800075ac:	68 00       	ld.w	r0,r4[0x0]
800075ae:	06 96       	mov	r6,r3
800075b0:	e2 16 00 02 	andl	r6,0x2,COH
800075b4:	c2 10       	breq	800075f6 <__sfvwrite_r+0x82>
800075b6:	30 03       	mov	r3,0
800075b8:	e0 62 04 00 	mov	r2,1024
800075bc:	06 96       	mov	r6,r3
800075be:	c0 48       	rjmp	800075c6 <__sfvwrite_r+0x52>
800075c0:	60 03       	ld.w	r3,r0[0x0]
800075c2:	60 16       	ld.w	r6,r0[0x4]
800075c4:	2f 80       	sub	r0,-8
800075c6:	58 06       	cp.w	r6,0
800075c8:	cf c0       	breq	800075c0 <__sfvwrite_r+0x4c>
800075ca:	e0 46 04 00 	cp.w	r6,1024
800075ce:	ec 09 17 80 	movls	r9,r6
800075d2:	e4 09 17 b0 	movhi	r9,r2
800075d6:	06 9a       	mov	r10,r3
800075d8:	6e a8       	ld.w	r8,r7[0x28]
800075da:	6e 8b       	ld.w	r11,r7[0x20]
800075dc:	0a 9c       	mov	r12,r5
800075de:	5d 18       	icall	r8
800075e0:	18 16       	sub	r6,r12
800075e2:	58 0c       	cp.w	r12,0
800075e4:	e0 8a 01 0f 	brle	80007802 <__sfvwrite_r+0x28e>
800075e8:	68 28       	ld.w	r8,r4[0x8]
800075ea:	18 18       	sub	r8,r12
800075ec:	89 28       	st.w	r4[0x8],r8
800075ee:	e0 80 01 0f 	breq	8000780c <__sfvwrite_r+0x298>
800075f2:	18 03       	add	r3,r12
800075f4:	ce 9b       	rjmp	800075c6 <__sfvwrite_r+0x52>
800075f6:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800075fa:	c0 70       	breq	80007608 <__sfvwrite_r+0x94>
800075fc:	50 06       	stdsp	sp[0x0],r6
800075fe:	0c 93       	mov	r3,r6
80007600:	0c 91       	mov	r1,r6
80007602:	50 15       	stdsp	sp[0x4],r5
80007604:	08 92       	mov	r2,r4
80007606:	c9 e8       	rjmp	80007742 <__sfvwrite_r+0x1ce>
80007608:	06 96       	mov	r6,r3
8000760a:	08 91       	mov	r1,r4
8000760c:	c0 48       	rjmp	80007614 <__sfvwrite_r+0xa0>
8000760e:	60 03       	ld.w	r3,r0[0x0]
80007610:	60 16       	ld.w	r6,r0[0x4]
80007612:	2f 80       	sub	r0,-8
80007614:	58 06       	cp.w	r6,0
80007616:	cf c0       	breq	8000760e <__sfvwrite_r+0x9a>
80007618:	8e 68       	ld.sh	r8,r7[0xc]
8000761a:	6e 24       	ld.w	r4,r7[0x8]
8000761c:	10 99       	mov	r9,r8
8000761e:	e2 19 02 00 	andl	r9,0x200,COH
80007622:	c5 50       	breq	800076cc <__sfvwrite_r+0x158>
80007624:	08 36       	cp.w	r6,r4
80007626:	c4 33       	brcs	800076ac <__sfvwrite_r+0x138>
80007628:	10 99       	mov	r9,r8
8000762a:	e2 19 04 80 	andl	r9,0x480,COH
8000762e:	c3 f0       	breq	800076ac <__sfvwrite_r+0x138>
80007630:	6e 4b       	ld.w	r11,r7[0x10]
80007632:	6e 09       	ld.w	r9,r7[0x0]
80007634:	16 19       	sub	r9,r11
80007636:	50 09       	stdsp	sp[0x0],r9
80007638:	6e 59       	ld.w	r9,r7[0x14]
8000763a:	10 9c       	mov	r12,r8
8000763c:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80007640:	30 28       	mov	r8,2
80007642:	f4 08 0c 08 	divs	r8,r10,r8
80007646:	fa e9 00 04 	st.d	sp[4],r8
8000764a:	10 94       	mov	r4,r8
8000764c:	40 09       	lddsp	r9,sp[0x0]
8000764e:	e2 1c 04 00 	andl	r12,0x400,COH
80007652:	2f f9       	sub	r9,-1
80007654:	0c 09       	add	r9,r6
80007656:	12 38       	cp.w	r8,r9
80007658:	f2 04 17 30 	movlo	r4,r9
8000765c:	58 0c       	cp.w	r12,0
8000765e:	c1 00       	breq	8000767e <__sfvwrite_r+0x10a>
80007660:	08 9b       	mov	r11,r4
80007662:	0a 9c       	mov	r12,r5
80007664:	c6 8d       	rcall	80007934 <_malloc_r>
80007666:	18 92       	mov	r2,r12
80007668:	c1 40       	breq	80007690 <__sfvwrite_r+0x11c>
8000766a:	40 0a       	lddsp	r10,sp[0x0]
8000766c:	6e 4b       	ld.w	r11,r7[0x10]
8000766e:	fe b0 e4 7c 	rcall	80003f66 <memcpy>
80007672:	8e 68       	ld.sh	r8,r7[0xc]
80007674:	e0 18 fb 7f 	andl	r8,0xfb7f
80007678:	a7 b8       	sbr	r8,0x7
8000767a:	ae 68       	st.h	r7[0xc],r8
8000767c:	c0 d8       	rjmp	80007696 <__sfvwrite_r+0x122>
8000767e:	08 9a       	mov	r10,r4
80007680:	0a 9c       	mov	r12,r5
80007682:	e0 a0 06 8f 	rcall	800083a0 <_realloc_r>
80007686:	18 92       	mov	r2,r12
80007688:	c0 71       	brne	80007696 <__sfvwrite_r+0x122>
8000768a:	6e 4b       	ld.w	r11,r7[0x10]
8000768c:	0a 9c       	mov	r12,r5
8000768e:	ca de       	rcall	800073e8 <_free_r>
80007690:	30 c8       	mov	r8,12
80007692:	8b 38       	st.w	r5[0xc],r8
80007694:	cb 78       	rjmp	80007802 <__sfvwrite_r+0x28e>
80007696:	40 0a       	lddsp	r10,sp[0x0]
80007698:	40 09       	lddsp	r9,sp[0x0]
8000769a:	e8 0a 01 0a 	sub	r10,r4,r10
8000769e:	e4 09 00 08 	add	r8,r2,r9
800076a2:	8f 54       	st.w	r7[0x14],r4
800076a4:	8f 2a       	st.w	r7[0x8],r10
800076a6:	8f 08       	st.w	r7[0x0],r8
800076a8:	8f 42       	st.w	r7[0x10],r2
800076aa:	0c 94       	mov	r4,r6
800076ac:	08 36       	cp.w	r6,r4
800076ae:	ec 04 17 30 	movlo	r4,r6
800076b2:	06 9b       	mov	r11,r3
800076b4:	08 9a       	mov	r10,r4
800076b6:	6e 0c       	ld.w	r12,r7[0x0]
800076b8:	e0 a0 03 61 	rcall	80007d7a <memmove>
800076bc:	6e 08       	ld.w	r8,r7[0x0]
800076be:	08 08       	add	r8,r4
800076c0:	8f 08       	st.w	r7[0x0],r8
800076c2:	6e 28       	ld.w	r8,r7[0x8]
800076c4:	08 18       	sub	r8,r4
800076c6:	0c 94       	mov	r4,r6
800076c8:	8f 28       	st.w	r7[0x8],r8
800076ca:	c3 08       	rjmp	8000772a <__sfvwrite_r+0x1b6>
800076cc:	08 36       	cp.w	r6,r4
800076ce:	5f ba       	srhi	r10
800076d0:	6e 0c       	ld.w	r12,r7[0x0]
800076d2:	6e 48       	ld.w	r8,r7[0x10]
800076d4:	10 3c       	cp.w	r12,r8
800076d6:	5f b8       	srhi	r8
800076d8:	f5 e8 00 08 	and	r8,r10,r8
800076dc:	f2 08 18 00 	cp.b	r8,r9
800076e0:	c0 e0       	breq	800076fc <__sfvwrite_r+0x188>
800076e2:	06 9b       	mov	r11,r3
800076e4:	08 9a       	mov	r10,r4
800076e6:	e0 a0 03 4a 	rcall	80007d7a <memmove>
800076ea:	6e 08       	ld.w	r8,r7[0x0]
800076ec:	08 08       	add	r8,r4
800076ee:	0e 9b       	mov	r11,r7
800076f0:	8f 08       	st.w	r7[0x0],r8
800076f2:	0a 9c       	mov	r12,r5
800076f4:	fe b0 fd 08 	rcall	80007104 <_fflush_r>
800076f8:	c1 90       	breq	8000772a <__sfvwrite_r+0x1b6>
800076fa:	c8 48       	rjmp	80007802 <__sfvwrite_r+0x28e>
800076fc:	6e 59       	ld.w	r9,r7[0x14]
800076fe:	12 36       	cp.w	r6,r9
80007700:	c0 a3       	brcs	80007714 <__sfvwrite_r+0x1a0>
80007702:	6e a8       	ld.w	r8,r7[0x28]
80007704:	06 9a       	mov	r10,r3
80007706:	6e 8b       	ld.w	r11,r7[0x20]
80007708:	0a 9c       	mov	r12,r5
8000770a:	5d 18       	icall	r8
8000770c:	18 94       	mov	r4,r12
8000770e:	e0 89 00 0e 	brgt	8000772a <__sfvwrite_r+0x1b6>
80007712:	c7 88       	rjmp	80007802 <__sfvwrite_r+0x28e>
80007714:	0c 9a       	mov	r10,r6
80007716:	06 9b       	mov	r11,r3
80007718:	e0 a0 03 31 	rcall	80007d7a <memmove>
8000771c:	6e 08       	ld.w	r8,r7[0x0]
8000771e:	0c 08       	add	r8,r6
80007720:	0c 94       	mov	r4,r6
80007722:	8f 08       	st.w	r7[0x0],r8
80007724:	6e 28       	ld.w	r8,r7[0x8]
80007726:	0c 18       	sub	r8,r6
80007728:	8f 28       	st.w	r7[0x8],r8
8000772a:	62 28       	ld.w	r8,r1[0x8]
8000772c:	08 18       	sub	r8,r4
8000772e:	83 28       	st.w	r1[0x8],r8
80007730:	c6 e0       	breq	8000780c <__sfvwrite_r+0x298>
80007732:	08 16       	sub	r6,r4
80007734:	08 03       	add	r3,r4
80007736:	c6 fb       	rjmp	80007614 <__sfvwrite_r+0xa0>
80007738:	60 03       	ld.w	r3,r0[0x0]
8000773a:	60 11       	ld.w	r1,r0[0x4]
8000773c:	30 08       	mov	r8,0
8000773e:	2f 80       	sub	r0,-8
80007740:	50 08       	stdsp	sp[0x0],r8
80007742:	58 01       	cp.w	r1,0
80007744:	cf a0       	breq	80007738 <__sfvwrite_r+0x1c4>
80007746:	40 0a       	lddsp	r10,sp[0x0]
80007748:	58 0a       	cp.w	r10,0
8000774a:	c1 51       	brne	80007774 <__sfvwrite_r+0x200>
8000774c:	e2 c6 ff ff 	sub	r6,r1,-1
80007750:	02 9a       	mov	r10,r1
80007752:	30 ab       	mov	r11,10
80007754:	06 9c       	mov	r12,r3
80007756:	e0 a0 03 07 	rcall	80007d64 <memchr>
8000775a:	f8 c8 ff ff 	sub	r8,r12,-1
8000775e:	58 0c       	cp.w	r12,0
80007760:	f1 d3 e1 16 	subne	r6,r8,r3
80007764:	f9 b9 01 01 	movne	r9,1
80007768:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000776c:	f9 b8 00 01 	moveq	r8,1
80007770:	fb f8 0a 00 	st.weq	sp[0x0],r8
80007774:	02 36       	cp.w	r6,r1
80007776:	ec 04 17 80 	movls	r4,r6
8000777a:	e2 04 17 b0 	movhi	r4,r1
8000777e:	6e 59       	ld.w	r9,r7[0x14]
80007780:	6e 25       	ld.w	r5,r7[0x8]
80007782:	f2 05 00 05 	add	r5,r9,r5
80007786:	0a 34       	cp.w	r4,r5
80007788:	5f 9a       	srgt	r10
8000778a:	6e 0c       	ld.w	r12,r7[0x0]
8000778c:	6e 48       	ld.w	r8,r7[0x10]
8000778e:	10 3c       	cp.w	r12,r8
80007790:	5f b8       	srhi	r8
80007792:	f5 e8 00 08 	and	r8,r10,r8
80007796:	30 0a       	mov	r10,0
80007798:	f4 08 18 00 	cp.b	r8,r10
8000779c:	c0 e0       	breq	800077b8 <__sfvwrite_r+0x244>
8000779e:	06 9b       	mov	r11,r3
800077a0:	0a 9a       	mov	r10,r5
800077a2:	e0 a0 02 ec 	rcall	80007d7a <memmove>
800077a6:	6e 08       	ld.w	r8,r7[0x0]
800077a8:	0a 08       	add	r8,r5
800077aa:	0e 9b       	mov	r11,r7
800077ac:	8f 08       	st.w	r7[0x0],r8
800077ae:	40 1c       	lddsp	r12,sp[0x4]
800077b0:	fe b0 fc aa 	rcall	80007104 <_fflush_r>
800077b4:	c1 80       	breq	800077e4 <__sfvwrite_r+0x270>
800077b6:	c2 68       	rjmp	80007802 <__sfvwrite_r+0x28e>
800077b8:	12 34       	cp.w	r4,r9
800077ba:	c0 a5       	brlt	800077ce <__sfvwrite_r+0x25a>
800077bc:	6e a8       	ld.w	r8,r7[0x28]
800077be:	06 9a       	mov	r10,r3
800077c0:	6e 8b       	ld.w	r11,r7[0x20]
800077c2:	40 1c       	lddsp	r12,sp[0x4]
800077c4:	5d 18       	icall	r8
800077c6:	18 95       	mov	r5,r12
800077c8:	e0 89 00 0e 	brgt	800077e4 <__sfvwrite_r+0x270>
800077cc:	c1 b8       	rjmp	80007802 <__sfvwrite_r+0x28e>
800077ce:	08 9a       	mov	r10,r4
800077d0:	06 9b       	mov	r11,r3
800077d2:	e0 a0 02 d4 	rcall	80007d7a <memmove>
800077d6:	6e 08       	ld.w	r8,r7[0x0]
800077d8:	08 08       	add	r8,r4
800077da:	08 95       	mov	r5,r4
800077dc:	8f 08       	st.w	r7[0x0],r8
800077de:	6e 28       	ld.w	r8,r7[0x8]
800077e0:	08 18       	sub	r8,r4
800077e2:	8f 28       	st.w	r7[0x8],r8
800077e4:	0a 16       	sub	r6,r5
800077e6:	c0 71       	brne	800077f4 <__sfvwrite_r+0x280>
800077e8:	0e 9b       	mov	r11,r7
800077ea:	40 1c       	lddsp	r12,sp[0x4]
800077ec:	fe b0 fc 8c 	rcall	80007104 <_fflush_r>
800077f0:	c0 91       	brne	80007802 <__sfvwrite_r+0x28e>
800077f2:	50 06       	stdsp	sp[0x0],r6
800077f4:	64 28       	ld.w	r8,r2[0x8]
800077f6:	0a 18       	sub	r8,r5
800077f8:	85 28       	st.w	r2[0x8],r8
800077fa:	c0 90       	breq	8000780c <__sfvwrite_r+0x298>
800077fc:	0a 11       	sub	r1,r5
800077fe:	0a 03       	add	r3,r5
80007800:	ca 1b       	rjmp	80007742 <__sfvwrite_r+0x1ce>
80007802:	8e 68       	ld.sh	r8,r7[0xc]
80007804:	a7 a8       	sbr	r8,0x6
80007806:	ae 68       	st.h	r7[0xc],r8
80007808:	3f fc       	mov	r12,-1
8000780a:	c0 28       	rjmp	8000780e <__sfvwrite_r+0x29a>
8000780c:	30 0c       	mov	r12,0
8000780e:	2f dd       	sub	sp,-12
80007810:	d8 32       	popm	r0-r7,pc
80007812:	d7 03       	nop

80007814 <_fwalk>:
80007814:	d4 31       	pushm	r0-r7,lr
80007816:	30 05       	mov	r5,0
80007818:	16 91       	mov	r1,r11
8000781a:	f8 c7 ff 28 	sub	r7,r12,-216
8000781e:	0a 92       	mov	r2,r5
80007820:	fe b0 fc f8 	rcall	80007210 <__sfp_lock_acquire>
80007824:	3f f3       	mov	r3,-1
80007826:	c1 68       	rjmp	80007852 <_fwalk+0x3e>
80007828:	6e 26       	ld.w	r6,r7[0x8]
8000782a:	6e 14       	ld.w	r4,r7[0x4]
8000782c:	2f 46       	sub	r6,-12
8000782e:	c0 c8       	rjmp	80007846 <_fwalk+0x32>
80007830:	8c 08       	ld.sh	r8,r6[0x0]
80007832:	e4 08 19 00 	cp.h	r8,r2
80007836:	c0 70       	breq	80007844 <_fwalk+0x30>
80007838:	8c 18       	ld.sh	r8,r6[0x2]
8000783a:	e6 08 19 00 	cp.h	r8,r3
8000783e:	c0 30       	breq	80007844 <_fwalk+0x30>
80007840:	5d 11       	icall	r1
80007842:	18 45       	or	r5,r12
80007844:	2a 46       	sub	r6,-92
80007846:	20 14       	sub	r4,1
80007848:	ec cc 00 0c 	sub	r12,r6,12
8000784c:	58 04       	cp.w	r4,0
8000784e:	cf 14       	brge	80007830 <_fwalk+0x1c>
80007850:	6e 07       	ld.w	r7,r7[0x0]
80007852:	58 07       	cp.w	r7,0
80007854:	ce a1       	brne	80007828 <_fwalk+0x14>
80007856:	fe b0 fc de 	rcall	80007212 <__sfp_lock_release>
8000785a:	0a 9c       	mov	r12,r5
8000785c:	d8 32       	popm	r0-r7,pc
8000785e:	d7 03       	nop

80007860 <_localeconv_r>:
80007860:	fe cc da 70 	sub	r12,pc,-9616
80007864:	5e fc       	retal	r12
80007866:	d7 03       	nop

80007868 <__smakebuf_r>:
80007868:	d4 21       	pushm	r4-r7,lr
8000786a:	20 fd       	sub	sp,60
8000786c:	96 68       	ld.sh	r8,r11[0xc]
8000786e:	16 97       	mov	r7,r11
80007870:	18 96       	mov	r6,r12
80007872:	e2 18 00 02 	andl	r8,0x2,COH
80007876:	c3 c1       	brne	800078ee <__smakebuf_r+0x86>
80007878:	96 7b       	ld.sh	r11,r11[0xe]
8000787a:	f0 0b 19 00 	cp.h	r11,r8
8000787e:	c0 55       	brlt	80007888 <__smakebuf_r+0x20>
80007880:	1a 9a       	mov	r10,sp
80007882:	e0 a0 08 9d 	rcall	800089bc <_fstat_r>
80007886:	c0 f4       	brge	800078a4 <__smakebuf_r+0x3c>
80007888:	8e 65       	ld.sh	r5,r7[0xc]
8000788a:	0a 98       	mov	r8,r5
8000788c:	ab b8       	sbr	r8,0xb
8000788e:	e2 15 00 80 	andl	r5,0x80,COH
80007892:	ae 68       	st.h	r7[0xc],r8
80007894:	30 04       	mov	r4,0
80007896:	e0 68 04 00 	mov	r8,1024
8000789a:	f9 b5 01 40 	movne	r5,64
8000789e:	f0 05 17 00 	moveq	r5,r8
800078a2:	c1 c8       	rjmp	800078da <__smakebuf_r+0x72>
800078a4:	40 18       	lddsp	r8,sp[0x4]
800078a6:	e2 18 f0 00 	andl	r8,0xf000,COH
800078aa:	e0 48 20 00 	cp.w	r8,8192
800078ae:	5f 04       	sreq	r4
800078b0:	e0 48 80 00 	cp.w	r8,32768
800078b4:	c0 e1       	brne	800078d0 <__smakebuf_r+0x68>
800078b6:	6e b9       	ld.w	r9,r7[0x2c]
800078b8:	fe c8 f1 e8 	sub	r8,pc,-3608
800078bc:	10 39       	cp.w	r9,r8
800078be:	c0 91       	brne	800078d0 <__smakebuf_r+0x68>
800078c0:	8e 68       	ld.sh	r8,r7[0xc]
800078c2:	e0 65 04 00 	mov	r5,1024
800078c6:	ab a8       	sbr	r8,0xa
800078c8:	ef 45 00 50 	st.w	r7[80],r5
800078cc:	ae 68       	st.h	r7[0xc],r8
800078ce:	c0 68       	rjmp	800078da <__smakebuf_r+0x72>
800078d0:	8e 68       	ld.sh	r8,r7[0xc]
800078d2:	e0 65 04 00 	mov	r5,1024
800078d6:	ab b8       	sbr	r8,0xb
800078d8:	ae 68       	st.h	r7[0xc],r8
800078da:	0a 9b       	mov	r11,r5
800078dc:	0c 9c       	mov	r12,r6
800078de:	c2 bc       	rcall	80007934 <_malloc_r>
800078e0:	8e 68       	ld.sh	r8,r7[0xc]
800078e2:	c0 d1       	brne	800078fc <__smakebuf_r+0x94>
800078e4:	ed b8 00 09 	bld	r8,0x9
800078e8:	c1 b0       	breq	8000791e <__smakebuf_r+0xb6>
800078ea:	a1 b8       	sbr	r8,0x1
800078ec:	ae 68       	st.h	r7[0xc],r8
800078ee:	ee c8 ff b9 	sub	r8,r7,-71
800078f2:	8f 48       	st.w	r7[0x10],r8
800078f4:	8f 08       	st.w	r7[0x0],r8
800078f6:	30 18       	mov	r8,1
800078f8:	8f 58       	st.w	r7[0x14],r8
800078fa:	c1 28       	rjmp	8000791e <__smakebuf_r+0xb6>
800078fc:	a7 b8       	sbr	r8,0x7
800078fe:	8f 4c       	st.w	r7[0x10],r12
80007900:	ae 68       	st.h	r7[0xc],r8
80007902:	8f 55       	st.w	r7[0x14],r5
80007904:	fe c8 06 f0 	sub	r8,pc,1776
80007908:	8f 0c       	st.w	r7[0x0],r12
8000790a:	8d a8       	st.w	r6[0x28],r8
8000790c:	58 04       	cp.w	r4,0
8000790e:	c0 80       	breq	8000791e <__smakebuf_r+0xb6>
80007910:	8e 7c       	ld.sh	r12,r7[0xe]
80007912:	e0 a0 07 47 	rcall	800087a0 <isatty>
80007916:	c0 40       	breq	8000791e <__smakebuf_r+0xb6>
80007918:	8e 68       	ld.sh	r8,r7[0xc]
8000791a:	a1 a8       	sbr	r8,0x0
8000791c:	ae 68       	st.h	r7[0xc],r8
8000791e:	2f 1d       	sub	sp,-60
80007920:	d8 22       	popm	r4-r7,pc
80007922:	d7 03       	nop

80007924 <malloc>:
80007924:	d4 01       	pushm	lr
80007926:	e0 68 01 24 	mov	r8,292
8000792a:	18 9b       	mov	r11,r12
8000792c:	70 0c       	ld.w	r12,r8[0x0]
8000792e:	c0 3c       	rcall	80007934 <_malloc_r>
80007930:	d8 02       	popm	pc
80007932:	d7 03       	nop

80007934 <_malloc_r>:
80007934:	d4 31       	pushm	r0-r7,lr
80007936:	f6 c8 ff f5 	sub	r8,r11,-11
8000793a:	18 95       	mov	r5,r12
8000793c:	10 97       	mov	r7,r8
8000793e:	e0 17 ff f8 	andl	r7,0xfff8
80007942:	59 68       	cp.w	r8,22
80007944:	f9 b7 08 10 	movls	r7,16
80007948:	16 37       	cp.w	r7,r11
8000794a:	5f 38       	srlo	r8
8000794c:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80007950:	c0 50       	breq	8000795a <_malloc_r+0x26>
80007952:	30 c8       	mov	r8,12
80007954:	99 38       	st.w	r12[0xc],r8
80007956:	e0 8f 01 f7 	bral	80007d44 <_malloc_r+0x410>
8000795a:	e0 a0 02 36 	rcall	80007dc6 <__malloc_lock>
8000795e:	e0 47 01 f7 	cp.w	r7,503
80007962:	e0 8b 00 1d 	brhi	8000799c <_malloc_r+0x68>
80007966:	ee 03 16 03 	lsr	r3,r7,0x3
8000796a:	e0 68 01 28 	mov	r8,296
8000796e:	f0 03 00 38 	add	r8,r8,r3<<0x3
80007972:	70 36       	ld.w	r6,r8[0xc]
80007974:	10 36       	cp.w	r6,r8
80007976:	c0 61       	brne	80007982 <_malloc_r+0x4e>
80007978:	ec c8 ff f8 	sub	r8,r6,-8
8000797c:	70 36       	ld.w	r6,r8[0xc]
8000797e:	10 36       	cp.w	r6,r8
80007980:	c0 c0       	breq	80007998 <_malloc_r+0x64>
80007982:	6c 18       	ld.w	r8,r6[0x4]
80007984:	e0 18 ff fc 	andl	r8,0xfffc
80007988:	6c 3a       	ld.w	r10,r6[0xc]
8000798a:	ec 08 00 09 	add	r9,r6,r8
8000798e:	0a 9c       	mov	r12,r5
80007990:	6c 28       	ld.w	r8,r6[0x8]
80007992:	95 28       	st.w	r10[0x8],r8
80007994:	91 3a       	st.w	r8[0xc],r10
80007996:	c4 78       	rjmp	80007a24 <_malloc_r+0xf0>
80007998:	2f e3       	sub	r3,-2
8000799a:	c4 d8       	rjmp	80007a34 <_malloc_r+0x100>
8000799c:	ee 03 16 09 	lsr	r3,r7,0x9
800079a0:	c0 41       	brne	800079a8 <_malloc_r+0x74>
800079a2:	ee 03 16 03 	lsr	r3,r7,0x3
800079a6:	c2 68       	rjmp	800079f2 <_malloc_r+0xbe>
800079a8:	58 43       	cp.w	r3,4
800079aa:	e0 8b 00 06 	brhi	800079b6 <_malloc_r+0x82>
800079ae:	ee 03 16 06 	lsr	r3,r7,0x6
800079b2:	2c 83       	sub	r3,-56
800079b4:	c1 f8       	rjmp	800079f2 <_malloc_r+0xbe>
800079b6:	59 43       	cp.w	r3,20
800079b8:	e0 8b 00 04 	brhi	800079c0 <_malloc_r+0x8c>
800079bc:	2a 53       	sub	r3,-91
800079be:	c1 a8       	rjmp	800079f2 <_malloc_r+0xbe>
800079c0:	e0 43 00 54 	cp.w	r3,84
800079c4:	e0 8b 00 06 	brhi	800079d0 <_malloc_r+0x9c>
800079c8:	ee 03 16 0c 	lsr	r3,r7,0xc
800079cc:	29 23       	sub	r3,-110
800079ce:	c1 28       	rjmp	800079f2 <_malloc_r+0xbe>
800079d0:	e0 43 01 54 	cp.w	r3,340
800079d4:	e0 8b 00 06 	brhi	800079e0 <_malloc_r+0xac>
800079d8:	ee 03 16 0f 	lsr	r3,r7,0xf
800079dc:	28 93       	sub	r3,-119
800079de:	c0 a8       	rjmp	800079f2 <_malloc_r+0xbe>
800079e0:	e0 43 05 54 	cp.w	r3,1364
800079e4:	e0 88 00 04 	brls	800079ec <_malloc_r+0xb8>
800079e8:	37 e3       	mov	r3,126
800079ea:	c0 48       	rjmp	800079f2 <_malloc_r+0xbe>
800079ec:	ee 03 16 12 	lsr	r3,r7,0x12
800079f0:	28 43       	sub	r3,-124
800079f2:	e0 6a 01 28 	mov	r10,296
800079f6:	f4 03 00 3a 	add	r10,r10,r3<<0x3
800079fa:	74 36       	ld.w	r6,r10[0xc]
800079fc:	c1 98       	rjmp	80007a2e <_malloc_r+0xfa>
800079fe:	6c 19       	ld.w	r9,r6[0x4]
80007a00:	e0 19 ff fc 	andl	r9,0xfffc
80007a04:	f2 07 01 0b 	sub	r11,r9,r7
80007a08:	58 fb       	cp.w	r11,15
80007a0a:	e0 8a 00 04 	brle	80007a12 <_malloc_r+0xde>
80007a0e:	20 13       	sub	r3,1
80007a10:	c1 18       	rjmp	80007a32 <_malloc_r+0xfe>
80007a12:	6c 38       	ld.w	r8,r6[0xc]
80007a14:	58 0b       	cp.w	r11,0
80007a16:	c0 b5       	brlt	80007a2c <_malloc_r+0xf8>
80007a18:	6c 2a       	ld.w	r10,r6[0x8]
80007a1a:	ec 09 00 09 	add	r9,r6,r9
80007a1e:	0a 9c       	mov	r12,r5
80007a20:	91 2a       	st.w	r8[0x8],r10
80007a22:	95 38       	st.w	r10[0xc],r8
80007a24:	72 18       	ld.w	r8,r9[0x4]
80007a26:	a1 a8       	sbr	r8,0x0
80007a28:	93 18       	st.w	r9[0x4],r8
80007a2a:	cb c8       	rjmp	80007ba2 <_malloc_r+0x26e>
80007a2c:	10 96       	mov	r6,r8
80007a2e:	14 36       	cp.w	r6,r10
80007a30:	ce 71       	brne	800079fe <_malloc_r+0xca>
80007a32:	2f f3       	sub	r3,-1
80007a34:	e0 6a 01 28 	mov	r10,296
80007a38:	f4 cc ff f8 	sub	r12,r10,-8
80007a3c:	78 26       	ld.w	r6,r12[0x8]
80007a3e:	18 36       	cp.w	r6,r12
80007a40:	c6 c0       	breq	80007b18 <_malloc_r+0x1e4>
80007a42:	6c 19       	ld.w	r9,r6[0x4]
80007a44:	e0 19 ff fc 	andl	r9,0xfffc
80007a48:	f2 07 01 08 	sub	r8,r9,r7
80007a4c:	58 f8       	cp.w	r8,15
80007a4e:	e0 89 00 8f 	brgt	80007b6c <_malloc_r+0x238>
80007a52:	99 3c       	st.w	r12[0xc],r12
80007a54:	99 2c       	st.w	r12[0x8],r12
80007a56:	58 08       	cp.w	r8,0
80007a58:	c0 55       	brlt	80007a62 <_malloc_r+0x12e>
80007a5a:	ec 09 00 09 	add	r9,r6,r9
80007a5e:	0a 9c       	mov	r12,r5
80007a60:	ce 2b       	rjmp	80007a24 <_malloc_r+0xf0>
80007a62:	e0 49 01 ff 	cp.w	r9,511
80007a66:	e0 8b 00 13 	brhi	80007a8c <_malloc_r+0x158>
80007a6a:	a3 99       	lsr	r9,0x3
80007a6c:	f4 09 00 38 	add	r8,r10,r9<<0x3
80007a70:	70 2b       	ld.w	r11,r8[0x8]
80007a72:	8d 38       	st.w	r6[0xc],r8
80007a74:	8d 2b       	st.w	r6[0x8],r11
80007a76:	97 36       	st.w	r11[0xc],r6
80007a78:	91 26       	st.w	r8[0x8],r6
80007a7a:	a3 49       	asr	r9,0x2
80007a7c:	74 18       	ld.w	r8,r10[0x4]
80007a7e:	30 1b       	mov	r11,1
80007a80:	f6 09 09 49 	lsl	r9,r11,r9
80007a84:	f1 e9 10 09 	or	r9,r8,r9
80007a88:	95 19       	st.w	r10[0x4],r9
80007a8a:	c4 78       	rjmp	80007b18 <_malloc_r+0x1e4>
80007a8c:	f2 0a 16 09 	lsr	r10,r9,0x9
80007a90:	58 4a       	cp.w	r10,4
80007a92:	e0 8b 00 07 	brhi	80007aa0 <_malloc_r+0x16c>
80007a96:	f2 0a 16 06 	lsr	r10,r9,0x6
80007a9a:	2c 8a       	sub	r10,-56
80007a9c:	c2 08       	rjmp	80007adc <_malloc_r+0x1a8>
80007a9e:	d7 03       	nop
80007aa0:	59 4a       	cp.w	r10,20
80007aa2:	e0 8b 00 04 	brhi	80007aaa <_malloc_r+0x176>
80007aa6:	2a 5a       	sub	r10,-91
80007aa8:	c1 a8       	rjmp	80007adc <_malloc_r+0x1a8>
80007aaa:	e0 4a 00 54 	cp.w	r10,84
80007aae:	e0 8b 00 06 	brhi	80007aba <_malloc_r+0x186>
80007ab2:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007ab6:	29 2a       	sub	r10,-110
80007ab8:	c1 28       	rjmp	80007adc <_malloc_r+0x1a8>
80007aba:	e0 4a 01 54 	cp.w	r10,340
80007abe:	e0 8b 00 06 	brhi	80007aca <_malloc_r+0x196>
80007ac2:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007ac6:	28 9a       	sub	r10,-119
80007ac8:	c0 a8       	rjmp	80007adc <_malloc_r+0x1a8>
80007aca:	e0 4a 05 54 	cp.w	r10,1364
80007ace:	e0 88 00 04 	brls	80007ad6 <_malloc_r+0x1a2>
80007ad2:	37 ea       	mov	r10,126
80007ad4:	c0 48       	rjmp	80007adc <_malloc_r+0x1a8>
80007ad6:	f2 0a 16 12 	lsr	r10,r9,0x12
80007ada:	28 4a       	sub	r10,-124
80007adc:	e0 6b 01 28 	mov	r11,296
80007ae0:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007ae4:	68 28       	ld.w	r8,r4[0x8]
80007ae6:	08 38       	cp.w	r8,r4
80007ae8:	c0 e1       	brne	80007b04 <_malloc_r+0x1d0>
80007aea:	76 19       	ld.w	r9,r11[0x4]
80007aec:	a3 4a       	asr	r10,0x2
80007aee:	30 1e       	mov	lr,1
80007af0:	fc 0a 09 4a 	lsl	r10,lr,r10
80007af4:	f3 ea 10 0a 	or	r10,r9,r10
80007af8:	10 99       	mov	r9,r8
80007afa:	97 1a       	st.w	r11[0x4],r10
80007afc:	c0 a8       	rjmp	80007b10 <_malloc_r+0x1dc>
80007afe:	70 28       	ld.w	r8,r8[0x8]
80007b00:	08 38       	cp.w	r8,r4
80007b02:	c0 60       	breq	80007b0e <_malloc_r+0x1da>
80007b04:	70 1a       	ld.w	r10,r8[0x4]
80007b06:	e0 1a ff fc 	andl	r10,0xfffc
80007b0a:	14 39       	cp.w	r9,r10
80007b0c:	cf 93       	brcs	80007afe <_malloc_r+0x1ca>
80007b0e:	70 39       	ld.w	r9,r8[0xc]
80007b10:	8d 39       	st.w	r6[0xc],r9
80007b12:	8d 28       	st.w	r6[0x8],r8
80007b14:	91 36       	st.w	r8[0xc],r6
80007b16:	93 26       	st.w	r9[0x8],r6
80007b18:	e6 08 14 02 	asr	r8,r3,0x2
80007b1c:	30 1b       	mov	r11,1
80007b1e:	e0 64 01 28 	mov	r4,296
80007b22:	f6 08 09 4b 	lsl	r11,r11,r8
80007b26:	68 18       	ld.w	r8,r4[0x4]
80007b28:	10 3b       	cp.w	r11,r8
80007b2a:	e0 8b 00 69 	brhi	80007bfc <_malloc_r+0x2c8>
80007b2e:	f7 e8 00 09 	and	r9,r11,r8
80007b32:	c0 b1       	brne	80007b48 <_malloc_r+0x214>
80007b34:	e0 13 ff fc 	andl	r3,0xfffc
80007b38:	a1 7b       	lsl	r11,0x1
80007b3a:	2f c3       	sub	r3,-4
80007b3c:	c0 38       	rjmp	80007b42 <_malloc_r+0x20e>
80007b3e:	2f c3       	sub	r3,-4
80007b40:	a1 7b       	lsl	r11,0x1
80007b42:	f7 e8 00 09 	and	r9,r11,r8
80007b46:	cf c0       	breq	80007b3e <_malloc_r+0x20a>
80007b48:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007b4c:	06 92       	mov	r2,r3
80007b4e:	1c 91       	mov	r1,lr
80007b50:	62 36       	ld.w	r6,r1[0xc]
80007b52:	c2 d8       	rjmp	80007bac <_malloc_r+0x278>
80007b54:	6c 1a       	ld.w	r10,r6[0x4]
80007b56:	e0 1a ff fc 	andl	r10,0xfffc
80007b5a:	f4 07 01 08 	sub	r8,r10,r7
80007b5e:	58 f8       	cp.w	r8,15
80007b60:	e0 8a 00 15 	brle	80007b8a <_malloc_r+0x256>
80007b64:	6c 3a       	ld.w	r10,r6[0xc]
80007b66:	6c 29       	ld.w	r9,r6[0x8]
80007b68:	95 29       	st.w	r10[0x8],r9
80007b6a:	93 3a       	st.w	r9[0xc],r10
80007b6c:	0e 99       	mov	r9,r7
80007b6e:	ec 07 00 07 	add	r7,r6,r7
80007b72:	a1 a9       	sbr	r9,0x0
80007b74:	99 37       	st.w	r12[0xc],r7
80007b76:	99 27       	st.w	r12[0x8],r7
80007b78:	8d 19       	st.w	r6[0x4],r9
80007b7a:	ee 08 09 08 	st.w	r7[r8],r8
80007b7e:	8f 2c       	st.w	r7[0x8],r12
80007b80:	8f 3c       	st.w	r7[0xc],r12
80007b82:	a1 a8       	sbr	r8,0x0
80007b84:	0a 9c       	mov	r12,r5
80007b86:	8f 18       	st.w	r7[0x4],r8
80007b88:	c0 d8       	rjmp	80007ba2 <_malloc_r+0x26e>
80007b8a:	6c 39       	ld.w	r9,r6[0xc]
80007b8c:	58 08       	cp.w	r8,0
80007b8e:	c0 e5       	brlt	80007baa <_malloc_r+0x276>
80007b90:	ec 0a 00 0a 	add	r10,r6,r10
80007b94:	74 18       	ld.w	r8,r10[0x4]
80007b96:	a1 a8       	sbr	r8,0x0
80007b98:	0a 9c       	mov	r12,r5
80007b9a:	95 18       	st.w	r10[0x4],r8
80007b9c:	6c 28       	ld.w	r8,r6[0x8]
80007b9e:	93 28       	st.w	r9[0x8],r8
80007ba0:	91 39       	st.w	r8[0xc],r9
80007ba2:	c1 3d       	rcall	80007dc8 <__malloc_unlock>
80007ba4:	ec cc ff f8 	sub	r12,r6,-8
80007ba8:	d8 32       	popm	r0-r7,pc
80007baa:	12 96       	mov	r6,r9
80007bac:	02 36       	cp.w	r6,r1
80007bae:	cd 31       	brne	80007b54 <_malloc_r+0x220>
80007bb0:	2f f2       	sub	r2,-1
80007bb2:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80007bb6:	c0 30       	breq	80007bbc <_malloc_r+0x288>
80007bb8:	2f 81       	sub	r1,-8
80007bba:	cc bb       	rjmp	80007b50 <_malloc_r+0x21c>
80007bbc:	1c 98       	mov	r8,lr
80007bbe:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80007bc2:	c0 81       	brne	80007bd2 <_malloc_r+0x29e>
80007bc4:	68 19       	ld.w	r9,r4[0x4]
80007bc6:	f6 08 11 ff 	rsub	r8,r11,-1
80007bca:	f3 e8 00 08 	and	r8,r9,r8
80007bce:	89 18       	st.w	r4[0x4],r8
80007bd0:	c0 78       	rjmp	80007bde <_malloc_r+0x2aa>
80007bd2:	f0 c9 00 08 	sub	r9,r8,8
80007bd6:	20 13       	sub	r3,1
80007bd8:	70 08       	ld.w	r8,r8[0x0]
80007bda:	12 38       	cp.w	r8,r9
80007bdc:	cf 10       	breq	80007bbe <_malloc_r+0x28a>
80007bde:	a1 7b       	lsl	r11,0x1
80007be0:	68 18       	ld.w	r8,r4[0x4]
80007be2:	10 3b       	cp.w	r11,r8
80007be4:	e0 8b 00 0c 	brhi	80007bfc <_malloc_r+0x2c8>
80007be8:	58 0b       	cp.w	r11,0
80007bea:	c0 90       	breq	80007bfc <_malloc_r+0x2c8>
80007bec:	04 93       	mov	r3,r2
80007bee:	c0 38       	rjmp	80007bf4 <_malloc_r+0x2c0>
80007bf0:	2f c3       	sub	r3,-4
80007bf2:	a1 7b       	lsl	r11,0x1
80007bf4:	f7 e8 00 09 	and	r9,r11,r8
80007bf8:	ca 81       	brne	80007b48 <_malloc_r+0x214>
80007bfa:	cf bb       	rjmp	80007bf0 <_malloc_r+0x2bc>
80007bfc:	68 23       	ld.w	r3,r4[0x8]
80007bfe:	66 12       	ld.w	r2,r3[0x4]
80007c00:	e0 12 ff fc 	andl	r2,0xfffc
80007c04:	0e 32       	cp.w	r2,r7
80007c06:	5f 39       	srlo	r9
80007c08:	e4 07 01 08 	sub	r8,r2,r7
80007c0c:	58 f8       	cp.w	r8,15
80007c0e:	5f aa       	srle	r10
80007c10:	f5 e9 10 09 	or	r9,r10,r9
80007c14:	e0 80 00 9a 	breq	80007d48 <_malloc_r+0x414>
80007c18:	e0 68 06 58 	mov	r8,1624
80007c1c:	70 01       	ld.w	r1,r8[0x0]
80007c1e:	e0 68 05 34 	mov	r8,1332
80007c22:	2f 01       	sub	r1,-16
80007c24:	70 08       	ld.w	r8,r8[0x0]
80007c26:	0e 01       	add	r1,r7
80007c28:	5b f8       	cp.w	r8,-1
80007c2a:	c0 40       	breq	80007c32 <_malloc_r+0x2fe>
80007c2c:	28 11       	sub	r1,-127
80007c2e:	e0 11 ff 80 	andl	r1,0xff80
80007c32:	02 9b       	mov	r11,r1
80007c34:	0a 9c       	mov	r12,r5
80007c36:	e0 a0 05 39 	rcall	800086a8 <_sbrk_r>
80007c3a:	18 96       	mov	r6,r12
80007c3c:	5b fc       	cp.w	r12,-1
80007c3e:	c7 50       	breq	80007d28 <_malloc_r+0x3f4>
80007c40:	e6 02 00 08 	add	r8,r3,r2
80007c44:	10 3c       	cp.w	r12,r8
80007c46:	c0 32       	brcc	80007c4c <_malloc_r+0x318>
80007c48:	08 33       	cp.w	r3,r4
80007c4a:	c6 f1       	brne	80007d28 <_malloc_r+0x3f4>
80007c4c:	e0 6a 06 5c 	mov	r10,1628
80007c50:	74 09       	ld.w	r9,r10[0x0]
80007c52:	e2 09 00 09 	add	r9,r1,r9
80007c56:	95 09       	st.w	r10[0x0],r9
80007c58:	10 36       	cp.w	r6,r8
80007c5a:	c0 a1       	brne	80007c6e <_malloc_r+0x33a>
80007c5c:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80007c60:	c0 71       	brne	80007c6e <_malloc_r+0x33a>
80007c62:	e2 02 00 02 	add	r2,r1,r2
80007c66:	68 28       	ld.w	r8,r4[0x8]
80007c68:	a1 a2       	sbr	r2,0x0
80007c6a:	91 12       	st.w	r8[0x4],r2
80007c6c:	c4 f8       	rjmp	80007d0a <_malloc_r+0x3d6>
80007c6e:	e0 6a 05 34 	mov	r10,1332
80007c72:	74 0b       	ld.w	r11,r10[0x0]
80007c74:	5b fb       	cp.w	r11,-1
80007c76:	c0 31       	brne	80007c7c <_malloc_r+0x348>
80007c78:	95 06       	st.w	r10[0x0],r6
80007c7a:	c0 78       	rjmp	80007c88 <_malloc_r+0x354>
80007c7c:	ec 09 00 09 	add	r9,r6,r9
80007c80:	e0 6a 06 5c 	mov	r10,1628
80007c84:	10 19       	sub	r9,r8
80007c86:	95 09       	st.w	r10[0x0],r9
80007c88:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007c8c:	f0 09 11 08 	rsub	r9,r8,8
80007c90:	58 08       	cp.w	r8,0
80007c92:	f2 08 17 10 	movne	r8,r9
80007c96:	ed d8 e1 06 	addne	r6,r6,r8
80007c9a:	28 08       	sub	r8,-128
80007c9c:	ec 01 00 01 	add	r1,r6,r1
80007ca0:	0a 9c       	mov	r12,r5
80007ca2:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007ca6:	f0 01 01 01 	sub	r1,r8,r1
80007caa:	02 9b       	mov	r11,r1
80007cac:	e0 a0 04 fe 	rcall	800086a8 <_sbrk_r>
80007cb0:	e0 68 06 5c 	mov	r8,1628
80007cb4:	5b fc       	cp.w	r12,-1
80007cb6:	ec 0c 17 00 	moveq	r12,r6
80007cba:	f9 b1 00 00 	moveq	r1,0
80007cbe:	70 09       	ld.w	r9,r8[0x0]
80007cc0:	0c 1c       	sub	r12,r6
80007cc2:	89 26       	st.w	r4[0x8],r6
80007cc4:	02 0c       	add	r12,r1
80007cc6:	12 01       	add	r1,r9
80007cc8:	a1 ac       	sbr	r12,0x0
80007cca:	91 01       	st.w	r8[0x0],r1
80007ccc:	8d 1c       	st.w	r6[0x4],r12
80007cce:	08 33       	cp.w	r3,r4
80007cd0:	c1 d0       	breq	80007d0a <_malloc_r+0x3d6>
80007cd2:	58 f2       	cp.w	r2,15
80007cd4:	e0 8b 00 05 	brhi	80007cde <_malloc_r+0x3aa>
80007cd8:	30 18       	mov	r8,1
80007cda:	8d 18       	st.w	r6[0x4],r8
80007cdc:	c2 68       	rjmp	80007d28 <_malloc_r+0x3f4>
80007cde:	30 59       	mov	r9,5
80007ce0:	20 c2       	sub	r2,12
80007ce2:	e0 12 ff f8 	andl	r2,0xfff8
80007ce6:	e6 02 00 08 	add	r8,r3,r2
80007cea:	91 29       	st.w	r8[0x8],r9
80007cec:	91 19       	st.w	r8[0x4],r9
80007cee:	66 18       	ld.w	r8,r3[0x4]
80007cf0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007cf4:	e5 e8 10 08 	or	r8,r2,r8
80007cf8:	87 18       	st.w	r3[0x4],r8
80007cfa:	58 f2       	cp.w	r2,15
80007cfc:	e0 88 00 07 	brls	80007d0a <_malloc_r+0x3d6>
80007d00:	e6 cb ff f8 	sub	r11,r3,-8
80007d04:	0a 9c       	mov	r12,r5
80007d06:	fe b0 fb 71 	rcall	800073e8 <_free_r>
80007d0a:	e0 69 06 54 	mov	r9,1620
80007d0e:	72 0a       	ld.w	r10,r9[0x0]
80007d10:	e0 68 06 5c 	mov	r8,1628
80007d14:	70 08       	ld.w	r8,r8[0x0]
80007d16:	14 38       	cp.w	r8,r10
80007d18:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007d1c:	e0 69 06 50 	mov	r9,1616
80007d20:	72 0a       	ld.w	r10,r9[0x0]
80007d22:	14 38       	cp.w	r8,r10
80007d24:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007d28:	68 28       	ld.w	r8,r4[0x8]
80007d2a:	70 18       	ld.w	r8,r8[0x4]
80007d2c:	e0 18 ff fc 	andl	r8,0xfffc
80007d30:	0e 38       	cp.w	r8,r7
80007d32:	5f 39       	srlo	r9
80007d34:	0e 18       	sub	r8,r7
80007d36:	58 f8       	cp.w	r8,15
80007d38:	5f aa       	srle	r10
80007d3a:	f5 e9 10 09 	or	r9,r10,r9
80007d3e:	c0 50       	breq	80007d48 <_malloc_r+0x414>
80007d40:	0a 9c       	mov	r12,r5
80007d42:	c4 3c       	rcall	80007dc8 <__malloc_unlock>
80007d44:	d8 3a       	popm	r0-r7,pc,r12=0
80007d46:	d7 03       	nop
80007d48:	68 26       	ld.w	r6,r4[0x8]
80007d4a:	a1 a8       	sbr	r8,0x0
80007d4c:	0e 99       	mov	r9,r7
80007d4e:	a1 a9       	sbr	r9,0x0
80007d50:	8d 19       	st.w	r6[0x4],r9
80007d52:	ec 07 00 07 	add	r7,r6,r7
80007d56:	0a 9c       	mov	r12,r5
80007d58:	89 27       	st.w	r4[0x8],r7
80007d5a:	8f 18       	st.w	r7[0x4],r8
80007d5c:	c3 6c       	rcall	80007dc8 <__malloc_unlock>
80007d5e:	ec cc ff f8 	sub	r12,r6,-8
80007d62:	d8 32       	popm	r0-r7,pc

80007d64 <memchr>:
80007d64:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007d68:	c0 68       	rjmp	80007d74 <memchr+0x10>
80007d6a:	20 1a       	sub	r10,1
80007d6c:	19 88       	ld.ub	r8,r12[0x0]
80007d6e:	16 38       	cp.w	r8,r11
80007d70:	5e 0c       	reteq	r12
80007d72:	2f fc       	sub	r12,-1
80007d74:	58 0a       	cp.w	r10,0
80007d76:	cf a1       	brne	80007d6a <memchr+0x6>
80007d78:	5e fa       	retal	r10

80007d7a <memmove>:
80007d7a:	d4 01       	pushm	lr
80007d7c:	18 3b       	cp.w	r11,r12
80007d7e:	c1 92       	brcc	80007db0 <memmove+0x36>
80007d80:	f6 0a 00 09 	add	r9,r11,r10
80007d84:	12 3c       	cp.w	r12,r9
80007d86:	c1 52       	brcc	80007db0 <memmove+0x36>
80007d88:	f8 0a 00 0b 	add	r11,r12,r10
80007d8c:	30 08       	mov	r8,0
80007d8e:	c0 68       	rjmp	80007d9a <memmove+0x20>
80007d90:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007d94:	20 1a       	sub	r10,1
80007d96:	f6 08 0b 0e 	st.b	r11[r8],lr
80007d9a:	20 18       	sub	r8,1
80007d9c:	58 0a       	cp.w	r10,0
80007d9e:	cf 91       	brne	80007d90 <memmove+0x16>
80007da0:	d8 02       	popm	pc
80007da2:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007da6:	20 1a       	sub	r10,1
80007da8:	f8 08 0b 09 	st.b	r12[r8],r9
80007dac:	2f f8       	sub	r8,-1
80007dae:	c0 28       	rjmp	80007db2 <memmove+0x38>
80007db0:	30 08       	mov	r8,0
80007db2:	58 0a       	cp.w	r10,0
80007db4:	cf 71       	brne	80007da2 <memmove+0x28>
80007db6:	d8 02       	popm	pc

80007db8 <memset>:
80007db8:	18 98       	mov	r8,r12
80007dba:	c0 38       	rjmp	80007dc0 <memset+0x8>
80007dbc:	10 cb       	st.b	r8++,r11
80007dbe:	20 1a       	sub	r10,1
80007dc0:	58 0a       	cp.w	r10,0
80007dc2:	cf d1       	brne	80007dbc <memset+0x4>
80007dc4:	5e fc       	retal	r12

80007dc6 <__malloc_lock>:
80007dc6:	5e fc       	retal	r12

80007dc8 <__malloc_unlock>:
80007dc8:	5e fc       	retal	r12

80007dca <__hi0bits>:
80007dca:	18 98       	mov	r8,r12
80007dcc:	e0 1c 00 00 	andl	r12,0x0
80007dd0:	f0 09 15 10 	lsl	r9,r8,0x10
80007dd4:	58 0c       	cp.w	r12,0
80007dd6:	f2 08 17 00 	moveq	r8,r9
80007dda:	f9 bc 00 10 	moveq	r12,16
80007dde:	f9 bc 01 00 	movne	r12,0
80007de2:	10 9a       	mov	r10,r8
80007de4:	f0 09 15 08 	lsl	r9,r8,0x8
80007de8:	e6 1a ff 00 	andh	r10,0xff00,COH
80007dec:	f7 bc 00 f8 	subeq	r12,-8
80007df0:	f2 08 17 00 	moveq	r8,r9
80007df4:	10 9a       	mov	r10,r8
80007df6:	f0 09 15 04 	lsl	r9,r8,0x4
80007dfa:	e6 1a f0 00 	andh	r10,0xf000,COH
80007dfe:	f7 bc 00 fc 	subeq	r12,-4
80007e02:	f2 08 17 00 	moveq	r8,r9
80007e06:	10 9a       	mov	r10,r8
80007e08:	f0 09 15 02 	lsl	r9,r8,0x2
80007e0c:	e6 1a c0 00 	andh	r10,0xc000,COH
80007e10:	f7 bc 00 fe 	subeq	r12,-2
80007e14:	f2 08 17 00 	moveq	r8,r9
80007e18:	58 08       	cp.w	r8,0
80007e1a:	5e 5c       	retlt	r12
80007e1c:	ed b8 00 1e 	bld	r8,0x1e
80007e20:	f9 bc 01 20 	movne	r12,32
80007e24:	f7 bc 00 ff 	subeq	r12,-1
80007e28:	5e fc       	retal	r12

80007e2a <__lo0bits>:
80007e2a:	18 99       	mov	r9,r12
80007e2c:	78 08       	ld.w	r8,r12[0x0]
80007e2e:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80007e32:	c1 50       	breq	80007e5c <__lo0bits+0x32>
80007e34:	ed b8 00 00 	bld	r8,0x0
80007e38:	c0 21       	brne	80007e3c <__lo0bits+0x12>
80007e3a:	5e fd       	retal	0
80007e3c:	10 9b       	mov	r11,r8
80007e3e:	f0 0a 16 01 	lsr	r10,r8,0x1
80007e42:	e2 1b 00 02 	andl	r11,0x2,COH
80007e46:	a3 88       	lsr	r8,0x2
80007e48:	58 0b       	cp.w	r11,0
80007e4a:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007e4e:	f9 bc 01 01 	movne	r12,1
80007e52:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80007e56:	f9 bc 00 02 	moveq	r12,2
80007e5a:	5e fc       	retal	r12
80007e5c:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007e60:	f0 0b 16 10 	lsr	r11,r8,0x10
80007e64:	58 0a       	cp.w	r10,0
80007e66:	f6 08 17 00 	moveq	r8,r11
80007e6a:	f9 bc 00 10 	moveq	r12,16
80007e6e:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80007e72:	f0 0a 16 08 	lsr	r10,r8,0x8
80007e76:	58 0b       	cp.w	r11,0
80007e78:	f7 bc 00 f8 	subeq	r12,-8
80007e7c:	f4 08 17 00 	moveq	r8,r10
80007e80:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80007e84:	f0 0a 16 04 	lsr	r10,r8,0x4
80007e88:	58 0b       	cp.w	r11,0
80007e8a:	f7 bc 00 fc 	subeq	r12,-4
80007e8e:	f4 08 17 00 	moveq	r8,r10
80007e92:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007e96:	f0 0a 16 02 	lsr	r10,r8,0x2
80007e9a:	58 0b       	cp.w	r11,0
80007e9c:	f7 bc 00 fe 	subeq	r12,-2
80007ea0:	f4 08 17 00 	moveq	r8,r10
80007ea4:	ed b8 00 00 	bld	r8,0x0
80007ea8:	c0 60       	breq	80007eb4 <__lo0bits+0x8a>
80007eaa:	a1 98       	lsr	r8,0x1
80007eac:	c0 31       	brne	80007eb2 <__lo0bits+0x88>
80007eae:	32 0c       	mov	r12,32
80007eb0:	5e fc       	retal	r12
80007eb2:	2f fc       	sub	r12,-1
80007eb4:	93 08       	st.w	r9[0x0],r8
80007eb6:	5e fc       	retal	r12

80007eb8 <__mcmp>:
80007eb8:	d4 01       	pushm	lr
80007eba:	18 98       	mov	r8,r12
80007ebc:	76 49       	ld.w	r9,r11[0x10]
80007ebe:	78 4c       	ld.w	r12,r12[0x10]
80007ec0:	12 1c       	sub	r12,r9
80007ec2:	c1 31       	brne	80007ee8 <__mcmp+0x30>
80007ec4:	2f b9       	sub	r9,-5
80007ec6:	a3 69       	lsl	r9,0x2
80007ec8:	12 0b       	add	r11,r9
80007eca:	f0 09 00 09 	add	r9,r8,r9
80007ece:	2e c8       	sub	r8,-20
80007ed0:	13 4e       	ld.w	lr,--r9
80007ed2:	17 4a       	ld.w	r10,--r11
80007ed4:	14 3e       	cp.w	lr,r10
80007ed6:	c0 60       	breq	80007ee2 <__mcmp+0x2a>
80007ed8:	f9 bc 03 ff 	movlo	r12,-1
80007edc:	f9 bc 02 01 	movhs	r12,1
80007ee0:	d8 02       	popm	pc
80007ee2:	10 39       	cp.w	r9,r8
80007ee4:	fe 9b ff f6 	brhi	80007ed0 <__mcmp+0x18>
80007ee8:	d8 02       	popm	pc
80007eea:	d7 03       	nop

80007eec <_Bfree>:
80007eec:	d4 21       	pushm	r4-r7,lr
80007eee:	18 97       	mov	r7,r12
80007ef0:	16 95       	mov	r5,r11
80007ef2:	78 96       	ld.w	r6,r12[0x24]
80007ef4:	58 06       	cp.w	r6,0
80007ef6:	c0 91       	brne	80007f08 <_Bfree+0x1c>
80007ef8:	31 0c       	mov	r12,16
80007efa:	fe b0 fd 15 	rcall	80007924 <malloc>
80007efe:	99 36       	st.w	r12[0xc],r6
80007f00:	8f 9c       	st.w	r7[0x24],r12
80007f02:	99 16       	st.w	r12[0x4],r6
80007f04:	99 26       	st.w	r12[0x8],r6
80007f06:	99 06       	st.w	r12[0x0],r6
80007f08:	58 05       	cp.w	r5,0
80007f0a:	c0 90       	breq	80007f1c <_Bfree+0x30>
80007f0c:	6a 19       	ld.w	r9,r5[0x4]
80007f0e:	6e 98       	ld.w	r8,r7[0x24]
80007f10:	70 38       	ld.w	r8,r8[0xc]
80007f12:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80007f16:	8b 0a       	st.w	r5[0x0],r10
80007f18:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80007f1c:	d8 22       	popm	r4-r7,pc
80007f1e:	d7 03       	nop

80007f20 <_Balloc>:
80007f20:	d4 21       	pushm	r4-r7,lr
80007f22:	18 97       	mov	r7,r12
80007f24:	16 96       	mov	r6,r11
80007f26:	78 95       	ld.w	r5,r12[0x24]
80007f28:	58 05       	cp.w	r5,0
80007f2a:	c0 91       	brne	80007f3c <_Balloc+0x1c>
80007f2c:	31 0c       	mov	r12,16
80007f2e:	fe b0 fc fb 	rcall	80007924 <malloc>
80007f32:	99 35       	st.w	r12[0xc],r5
80007f34:	8f 9c       	st.w	r7[0x24],r12
80007f36:	99 15       	st.w	r12[0x4],r5
80007f38:	99 25       	st.w	r12[0x8],r5
80007f3a:	99 05       	st.w	r12[0x0],r5
80007f3c:	6e 95       	ld.w	r5,r7[0x24]
80007f3e:	6a 38       	ld.w	r8,r5[0xc]
80007f40:	58 08       	cp.w	r8,0
80007f42:	c0 b1       	brne	80007f58 <_Balloc+0x38>
80007f44:	31 0a       	mov	r10,16
80007f46:	30 4b       	mov	r11,4
80007f48:	0e 9c       	mov	r12,r7
80007f4a:	e0 a0 04 93 	rcall	80008870 <_calloc_r>
80007f4e:	8b 3c       	st.w	r5[0xc],r12
80007f50:	6e 98       	ld.w	r8,r7[0x24]
80007f52:	70 3c       	ld.w	r12,r8[0xc]
80007f54:	58 0c       	cp.w	r12,0
80007f56:	c1 b0       	breq	80007f8c <_Balloc+0x6c>
80007f58:	6e 98       	ld.w	r8,r7[0x24]
80007f5a:	70 38       	ld.w	r8,r8[0xc]
80007f5c:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007f60:	70 0c       	ld.w	r12,r8[0x0]
80007f62:	58 0c       	cp.w	r12,0
80007f64:	c0 40       	breq	80007f6c <_Balloc+0x4c>
80007f66:	78 09       	ld.w	r9,r12[0x0]
80007f68:	91 09       	st.w	r8[0x0],r9
80007f6a:	c0 e8       	rjmp	80007f86 <_Balloc+0x66>
80007f6c:	0e 9c       	mov	r12,r7
80007f6e:	30 17       	mov	r7,1
80007f70:	0e 9b       	mov	r11,r7
80007f72:	ee 06 09 47 	lsl	r7,r7,r6
80007f76:	ee ca ff fb 	sub	r10,r7,-5
80007f7a:	a3 6a       	lsl	r10,0x2
80007f7c:	e0 a0 04 7a 	rcall	80008870 <_calloc_r>
80007f80:	c0 60       	breq	80007f8c <_Balloc+0x6c>
80007f82:	99 16       	st.w	r12[0x4],r6
80007f84:	99 27       	st.w	r12[0x8],r7
80007f86:	30 08       	mov	r8,0
80007f88:	99 38       	st.w	r12[0xc],r8
80007f8a:	99 48       	st.w	r12[0x10],r8
80007f8c:	d8 22       	popm	r4-r7,pc
80007f8e:	d7 03       	nop

80007f90 <__d2b>:
80007f90:	d4 31       	pushm	r0-r7,lr
80007f92:	20 2d       	sub	sp,8
80007f94:	16 93       	mov	r3,r11
80007f96:	12 96       	mov	r6,r9
80007f98:	10 95       	mov	r5,r8
80007f9a:	14 92       	mov	r2,r10
80007f9c:	30 1b       	mov	r11,1
80007f9e:	cc 1f       	rcall	80007f20 <_Balloc>
80007fa0:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80007fa4:	50 09       	stdsp	sp[0x0],r9
80007fa6:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007faa:	b5 a9       	sbr	r9,0x14
80007fac:	f0 01 16 14 	lsr	r1,r8,0x14
80007fb0:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007fb4:	18 94       	mov	r4,r12
80007fb6:	58 02       	cp.w	r2,0
80007fb8:	c1 d0       	breq	80007ff2 <__d2b+0x62>
80007fba:	fa cc ff f8 	sub	r12,sp,-8
80007fbe:	18 d2       	st.w	--r12,r2
80007fc0:	c3 5f       	rcall	80007e2a <__lo0bits>
80007fc2:	40 18       	lddsp	r8,sp[0x4]
80007fc4:	c0 d0       	breq	80007fde <__d2b+0x4e>
80007fc6:	40 09       	lddsp	r9,sp[0x0]
80007fc8:	f8 0a 11 20 	rsub	r10,r12,32
80007fcc:	f2 0a 09 4a 	lsl	r10,r9,r10
80007fd0:	f5 e8 10 08 	or	r8,r10,r8
80007fd4:	89 58       	st.w	r4[0x14],r8
80007fd6:	f2 0c 0a 49 	lsr	r9,r9,r12
80007fda:	50 09       	stdsp	sp[0x0],r9
80007fdc:	c0 28       	rjmp	80007fe0 <__d2b+0x50>
80007fde:	89 58       	st.w	r4[0x14],r8
80007fe0:	40 08       	lddsp	r8,sp[0x0]
80007fe2:	58 08       	cp.w	r8,0
80007fe4:	f9 b3 01 02 	movne	r3,2
80007fe8:	f9 b3 00 01 	moveq	r3,1
80007fec:	89 68       	st.w	r4[0x18],r8
80007fee:	89 43       	st.w	r4[0x10],r3
80007ff0:	c0 88       	rjmp	80008000 <__d2b+0x70>
80007ff2:	1a 9c       	mov	r12,sp
80007ff4:	c1 bf       	rcall	80007e2a <__lo0bits>
80007ff6:	30 13       	mov	r3,1
80007ff8:	40 08       	lddsp	r8,sp[0x0]
80007ffa:	2e 0c       	sub	r12,-32
80007ffc:	89 43       	st.w	r4[0x10],r3
80007ffe:	89 58       	st.w	r4[0x14],r8
80008000:	58 01       	cp.w	r1,0
80008002:	c0 90       	breq	80008014 <__d2b+0x84>
80008004:	e2 c1 04 33 	sub	r1,r1,1075
80008008:	18 01       	add	r1,r12
8000800a:	8d 01       	st.w	r6[0x0],r1
8000800c:	f8 0c 11 35 	rsub	r12,r12,53
80008010:	8b 0c       	st.w	r5[0x0],r12
80008012:	c0 c8       	rjmp	8000802a <__d2b+0x9a>
80008014:	e6 c8 ff fc 	sub	r8,r3,-4
80008018:	f8 cc 04 32 	sub	r12,r12,1074
8000801c:	a5 73       	lsl	r3,0x5
8000801e:	8d 0c       	st.w	r6[0x0],r12
80008020:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80008024:	cd 3e       	rcall	80007dca <__hi0bits>
80008026:	18 13       	sub	r3,r12
80008028:	8b 03       	st.w	r5[0x0],r3
8000802a:	08 9c       	mov	r12,r4
8000802c:	2f ed       	sub	sp,-8
8000802e:	d8 32       	popm	r0-r7,pc

80008030 <__mdiff>:
80008030:	d4 31       	pushm	r0-r7,lr
80008032:	74 48       	ld.w	r8,r10[0x10]
80008034:	76 45       	ld.w	r5,r11[0x10]
80008036:	16 97       	mov	r7,r11
80008038:	14 96       	mov	r6,r10
8000803a:	10 15       	sub	r5,r8
8000803c:	c1 31       	brne	80008062 <__mdiff+0x32>
8000803e:	2f b8       	sub	r8,-5
80008040:	ee ce ff ec 	sub	lr,r7,-20
80008044:	a3 68       	lsl	r8,0x2
80008046:	f4 08 00 0b 	add	r11,r10,r8
8000804a:	ee 08 00 08 	add	r8,r7,r8
8000804e:	11 4a       	ld.w	r10,--r8
80008050:	17 49       	ld.w	r9,--r11
80008052:	12 3a       	cp.w	r10,r9
80008054:	c0 30       	breq	8000805a <__mdiff+0x2a>
80008056:	c0 e2       	brcc	80008072 <__mdiff+0x42>
80008058:	c0 78       	rjmp	80008066 <__mdiff+0x36>
8000805a:	1c 38       	cp.w	r8,lr
8000805c:	fe 9b ff f9 	brhi	8000804e <__mdiff+0x1e>
80008060:	c4 98       	rjmp	800080f2 <__mdiff+0xc2>
80008062:	58 05       	cp.w	r5,0
80008064:	c0 64       	brge	80008070 <__mdiff+0x40>
80008066:	0e 98       	mov	r8,r7
80008068:	30 15       	mov	r5,1
8000806a:	0c 97       	mov	r7,r6
8000806c:	10 96       	mov	r6,r8
8000806e:	c0 28       	rjmp	80008072 <__mdiff+0x42>
80008070:	30 05       	mov	r5,0
80008072:	6e 1b       	ld.w	r11,r7[0x4]
80008074:	c5 6f       	rcall	80007f20 <_Balloc>
80008076:	6e 49       	ld.w	r9,r7[0x10]
80008078:	6c 44       	ld.w	r4,r6[0x10]
8000807a:	99 35       	st.w	r12[0xc],r5
8000807c:	2f b4       	sub	r4,-5
8000807e:	f2 c5 ff fb 	sub	r5,r9,-5
80008082:	ec 04 00 24 	add	r4,r6,r4<<0x2
80008086:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000808a:	2e c6       	sub	r6,-20
8000808c:	2e c7       	sub	r7,-20
8000808e:	f8 c8 ff ec 	sub	r8,r12,-20
80008092:	30 0a       	mov	r10,0
80008094:	0f 0e       	ld.w	lr,r7++
80008096:	0d 0b       	ld.w	r11,r6++
80008098:	fc 02 16 10 	lsr	r2,lr,0x10
8000809c:	f6 03 16 10 	lsr	r3,r11,0x10
800080a0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800080a4:	e4 03 01 03 	sub	r3,r2,r3
800080a8:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800080ac:	fc 0b 01 0b 	sub	r11,lr,r11
800080b0:	f6 0a 00 0a 	add	r10,r11,r10
800080b4:	b0 1a       	st.h	r8[0x2],r10
800080b6:	b1 4a       	asr	r10,0x10
800080b8:	e6 0a 00 0a 	add	r10,r3,r10
800080bc:	b0 0a       	st.h	r8[0x0],r10
800080be:	2f c8       	sub	r8,-4
800080c0:	b1 4a       	asr	r10,0x10
800080c2:	08 36       	cp.w	r6,r4
800080c4:	ce 83       	brcs	80008094 <__mdiff+0x64>
800080c6:	c0 d8       	rjmp	800080e0 <__mdiff+0xb0>
800080c8:	0f 0b       	ld.w	r11,r7++
800080ca:	f6 0e 16 10 	lsr	lr,r11,0x10
800080ce:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800080d2:	16 0a       	add	r10,r11
800080d4:	b0 1a       	st.h	r8[0x2],r10
800080d6:	b1 4a       	asr	r10,0x10
800080d8:	1c 0a       	add	r10,lr
800080da:	b0 0a       	st.h	r8[0x0],r10
800080dc:	2f c8       	sub	r8,-4
800080de:	b1 4a       	asr	r10,0x10
800080e0:	0a 37       	cp.w	r7,r5
800080e2:	cf 33       	brcs	800080c8 <__mdiff+0x98>
800080e4:	c0 28       	rjmp	800080e8 <__mdiff+0xb8>
800080e6:	20 19       	sub	r9,1
800080e8:	11 4a       	ld.w	r10,--r8
800080ea:	58 0a       	cp.w	r10,0
800080ec:	cf d0       	breq	800080e6 <__mdiff+0xb6>
800080ee:	99 49       	st.w	r12[0x10],r9
800080f0:	d8 32       	popm	r0-r7,pc
800080f2:	30 0b       	mov	r11,0
800080f4:	c1 6f       	rcall	80007f20 <_Balloc>
800080f6:	30 18       	mov	r8,1
800080f8:	99 48       	st.w	r12[0x10],r8
800080fa:	30 08       	mov	r8,0
800080fc:	99 58       	st.w	r12[0x14],r8
800080fe:	d8 32       	popm	r0-r7,pc

80008100 <__lshift>:
80008100:	d4 31       	pushm	r0-r7,lr
80008102:	16 97       	mov	r7,r11
80008104:	76 46       	ld.w	r6,r11[0x10]
80008106:	f4 02 14 05 	asr	r2,r10,0x5
8000810a:	2f f6       	sub	r6,-1
8000810c:	14 93       	mov	r3,r10
8000810e:	18 94       	mov	r4,r12
80008110:	04 06       	add	r6,r2
80008112:	76 1b       	ld.w	r11,r11[0x4]
80008114:	6e 28       	ld.w	r8,r7[0x8]
80008116:	c0 38       	rjmp	8000811c <__lshift+0x1c>
80008118:	2f fb       	sub	r11,-1
8000811a:	a1 78       	lsl	r8,0x1
8000811c:	10 36       	cp.w	r6,r8
8000811e:	fe 99 ff fd 	brgt	80008118 <__lshift+0x18>
80008122:	08 9c       	mov	r12,r4
80008124:	cf ee       	rcall	80007f20 <_Balloc>
80008126:	30 09       	mov	r9,0
80008128:	18 95       	mov	r5,r12
8000812a:	f8 c8 ff ec 	sub	r8,r12,-20
8000812e:	12 9a       	mov	r10,r9
80008130:	c0 38       	rjmp	80008136 <__lshift+0x36>
80008132:	10 aa       	st.w	r8++,r10
80008134:	2f f9       	sub	r9,-1
80008136:	04 39       	cp.w	r9,r2
80008138:	cf d5       	brlt	80008132 <__lshift+0x32>
8000813a:	6e 4b       	ld.w	r11,r7[0x10]
8000813c:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80008140:	2f bb       	sub	r11,-5
80008142:	ee c9 ff ec 	sub	r9,r7,-20
80008146:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000814a:	58 03       	cp.w	r3,0
8000814c:	c1 30       	breq	80008172 <__lshift+0x72>
8000814e:	e6 0c 11 20 	rsub	r12,r3,32
80008152:	30 0a       	mov	r10,0
80008154:	72 02       	ld.w	r2,r9[0x0]
80008156:	e4 03 09 42 	lsl	r2,r2,r3
8000815a:	04 4a       	or	r10,r2
8000815c:	10 aa       	st.w	r8++,r10
8000815e:	13 0a       	ld.w	r10,r9++
80008160:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008164:	16 39       	cp.w	r9,r11
80008166:	cf 73       	brcs	80008154 <__lshift+0x54>
80008168:	91 0a       	st.w	r8[0x0],r10
8000816a:	58 0a       	cp.w	r10,0
8000816c:	c0 70       	breq	8000817a <__lshift+0x7a>
8000816e:	2f f6       	sub	r6,-1
80008170:	c0 58       	rjmp	8000817a <__lshift+0x7a>
80008172:	13 0a       	ld.w	r10,r9++
80008174:	10 aa       	st.w	r8++,r10
80008176:	16 39       	cp.w	r9,r11
80008178:	cf d3       	brcs	80008172 <__lshift+0x72>
8000817a:	08 9c       	mov	r12,r4
8000817c:	20 16       	sub	r6,1
8000817e:	0e 9b       	mov	r11,r7
80008180:	8b 46       	st.w	r5[0x10],r6
80008182:	cb 5e       	rcall	80007eec <_Bfree>
80008184:	0a 9c       	mov	r12,r5
80008186:	d8 32       	popm	r0-r7,pc

80008188 <__multiply>:
80008188:	d4 31       	pushm	r0-r7,lr
8000818a:	20 2d       	sub	sp,8
8000818c:	76 49       	ld.w	r9,r11[0x10]
8000818e:	74 48       	ld.w	r8,r10[0x10]
80008190:	16 96       	mov	r6,r11
80008192:	14 95       	mov	r5,r10
80008194:	10 39       	cp.w	r9,r8
80008196:	ec 08 17 50 	movlt	r8,r6
8000819a:	ea 06 17 50 	movlt	r6,r5
8000819e:	f0 05 17 50 	movlt	r5,r8
800081a2:	6c 28       	ld.w	r8,r6[0x8]
800081a4:	76 43       	ld.w	r3,r11[0x10]
800081a6:	74 42       	ld.w	r2,r10[0x10]
800081a8:	76 1b       	ld.w	r11,r11[0x4]
800081aa:	e4 03 00 07 	add	r7,r2,r3
800081ae:	10 37       	cp.w	r7,r8
800081b0:	f7 bb 09 ff 	subgt	r11,-1
800081b4:	cb 6e       	rcall	80007f20 <_Balloc>
800081b6:	ee c4 ff fb 	sub	r4,r7,-5
800081ba:	f8 c9 ff ec 	sub	r9,r12,-20
800081be:	f8 04 00 24 	add	r4,r12,r4<<0x2
800081c2:	30 0a       	mov	r10,0
800081c4:	12 98       	mov	r8,r9
800081c6:	c0 28       	rjmp	800081ca <__multiply+0x42>
800081c8:	10 aa       	st.w	r8++,r10
800081ca:	08 38       	cp.w	r8,r4
800081cc:	cf e3       	brcs	800081c8 <__multiply+0x40>
800081ce:	2f b3       	sub	r3,-5
800081d0:	2f b2       	sub	r2,-5
800081d2:	ec 03 00 23 	add	r3,r6,r3<<0x2
800081d6:	ea 02 00 22 	add	r2,r5,r2<<0x2
800081da:	ec cb ff ec 	sub	r11,r6,-20
800081de:	50 12       	stdsp	sp[0x4],r2
800081e0:	ea ca ff ec 	sub	r10,r5,-20
800081e4:	c4 48       	rjmp	8000826c <__multiply+0xe4>
800081e6:	94 95       	ld.uh	r5,r10[0x2]
800081e8:	58 05       	cp.w	r5,0
800081ea:	c2 00       	breq	8000822a <__multiply+0xa2>
800081ec:	12 98       	mov	r8,r9
800081ee:	16 96       	mov	r6,r11
800081f0:	30 0e       	mov	lr,0
800081f2:	50 09       	stdsp	sp[0x0],r9
800081f4:	0d 02       	ld.w	r2,r6++
800081f6:	e4 00 16 10 	lsr	r0,r2,0x10
800081fa:	70 01       	ld.w	r1,r8[0x0]
800081fc:	70 09       	ld.w	r9,r8[0x0]
800081fe:	b1 81       	lsr	r1,0x10
80008200:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008204:	e0 05 03 41 	mac	r1,r0,r5
80008208:	ab 32       	mul	r2,r5
8000820a:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000820e:	00 02       	add	r2,r0
80008210:	e4 0e 00 0e 	add	lr,r2,lr
80008214:	b0 1e       	st.h	r8[0x2],lr
80008216:	b1 8e       	lsr	lr,0x10
80008218:	1c 01       	add	r1,lr
8000821a:	b0 01       	st.h	r8[0x0],r1
8000821c:	e2 0e 16 10 	lsr	lr,r1,0x10
80008220:	2f c8       	sub	r8,-4
80008222:	06 36       	cp.w	r6,r3
80008224:	ce 83       	brcs	800081f4 <__multiply+0x6c>
80008226:	40 09       	lddsp	r9,sp[0x0]
80008228:	91 0e       	st.w	r8[0x0],lr
8000822a:	94 86       	ld.uh	r6,r10[0x0]
8000822c:	58 06       	cp.w	r6,0
8000822e:	c1 d0       	breq	80008268 <__multiply+0xe0>
80008230:	72 02       	ld.w	r2,r9[0x0]
80008232:	12 98       	mov	r8,r9
80008234:	16 9e       	mov	lr,r11
80008236:	30 05       	mov	r5,0
80008238:	b0 12       	st.h	r8[0x2],r2
8000823a:	1d 01       	ld.w	r1,lr++
8000823c:	90 82       	ld.uh	r2,r8[0x0]
8000823e:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80008242:	ad 30       	mul	r0,r6
80008244:	e0 02 00 02 	add	r2,r0,r2
80008248:	e4 05 00 05 	add	r5,r2,r5
8000824c:	b0 05       	st.h	r8[0x0],r5
8000824e:	b1 85       	lsr	r5,0x10
80008250:	b1 81       	lsr	r1,0x10
80008252:	2f c8       	sub	r8,-4
80008254:	ad 31       	mul	r1,r6
80008256:	90 92       	ld.uh	r2,r8[0x2]
80008258:	e2 02 00 02 	add	r2,r1,r2
8000825c:	0a 02       	add	r2,r5
8000825e:	e4 05 16 10 	lsr	r5,r2,0x10
80008262:	06 3e       	cp.w	lr,r3
80008264:	ce a3       	brcs	80008238 <__multiply+0xb0>
80008266:	91 02       	st.w	r8[0x0],r2
80008268:	2f ca       	sub	r10,-4
8000826a:	2f c9       	sub	r9,-4
8000826c:	40 18       	lddsp	r8,sp[0x4]
8000826e:	10 3a       	cp.w	r10,r8
80008270:	cb b3       	brcs	800081e6 <__multiply+0x5e>
80008272:	c0 28       	rjmp	80008276 <__multiply+0xee>
80008274:	20 17       	sub	r7,1
80008276:	58 07       	cp.w	r7,0
80008278:	e0 8a 00 05 	brle	80008282 <__multiply+0xfa>
8000827c:	09 48       	ld.w	r8,--r4
8000827e:	58 08       	cp.w	r8,0
80008280:	cf a0       	breq	80008274 <__multiply+0xec>
80008282:	99 47       	st.w	r12[0x10],r7
80008284:	2f ed       	sub	sp,-8
80008286:	d8 32       	popm	r0-r7,pc

80008288 <__i2b>:
80008288:	d4 21       	pushm	r4-r7,lr
8000828a:	16 97       	mov	r7,r11
8000828c:	30 1b       	mov	r11,1
8000828e:	c4 9e       	rcall	80007f20 <_Balloc>
80008290:	30 19       	mov	r9,1
80008292:	99 57       	st.w	r12[0x14],r7
80008294:	99 49       	st.w	r12[0x10],r9
80008296:	d8 22       	popm	r4-r7,pc

80008298 <__multadd>:
80008298:	d4 31       	pushm	r0-r7,lr
8000829a:	30 08       	mov	r8,0
8000829c:	12 95       	mov	r5,r9
8000829e:	16 97       	mov	r7,r11
800082a0:	18 96       	mov	r6,r12
800082a2:	76 44       	ld.w	r4,r11[0x10]
800082a4:	f6 c9 ff ec 	sub	r9,r11,-20
800082a8:	72 0b       	ld.w	r11,r9[0x0]
800082aa:	f6 0c 16 10 	lsr	r12,r11,0x10
800082ae:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800082b2:	f4 0c 02 4c 	mul	r12,r10,r12
800082b6:	f4 0b 03 45 	mac	r5,r10,r11
800082ba:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
800082be:	b1 85       	lsr	r5,0x10
800082c0:	18 05       	add	r5,r12
800082c2:	ea 0c 15 10 	lsl	r12,r5,0x10
800082c6:	f8 0b 00 0b 	add	r11,r12,r11
800082ca:	12 ab       	st.w	r9++,r11
800082cc:	2f f8       	sub	r8,-1
800082ce:	b1 85       	lsr	r5,0x10
800082d0:	08 38       	cp.w	r8,r4
800082d2:	ce b5       	brlt	800082a8 <__multadd+0x10>
800082d4:	58 05       	cp.w	r5,0
800082d6:	c1 c0       	breq	8000830e <__multadd+0x76>
800082d8:	6e 28       	ld.w	r8,r7[0x8]
800082da:	10 34       	cp.w	r4,r8
800082dc:	c1 35       	brlt	80008302 <__multadd+0x6a>
800082de:	6e 1b       	ld.w	r11,r7[0x4]
800082e0:	0c 9c       	mov	r12,r6
800082e2:	2f fb       	sub	r11,-1
800082e4:	c1 ee       	rcall	80007f20 <_Balloc>
800082e6:	6e 4a       	ld.w	r10,r7[0x10]
800082e8:	ee cb ff f4 	sub	r11,r7,-12
800082ec:	18 93       	mov	r3,r12
800082ee:	2f ea       	sub	r10,-2
800082f0:	2f 4c       	sub	r12,-12
800082f2:	a3 6a       	lsl	r10,0x2
800082f4:	fe b0 de 39 	rcall	80003f66 <memcpy>
800082f8:	0e 9b       	mov	r11,r7
800082fa:	0c 9c       	mov	r12,r6
800082fc:	fe b0 fd f8 	rcall	80007eec <_Bfree>
80008300:	06 97       	mov	r7,r3
80008302:	e8 c8 ff ff 	sub	r8,r4,-1
80008306:	2f b4       	sub	r4,-5
80008308:	8f 48       	st.w	r7[0x10],r8
8000830a:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000830e:	0e 9c       	mov	r12,r7
80008310:	d8 32       	popm	r0-r7,pc
80008312:	d7 03       	nop

80008314 <__pow5mult>:
80008314:	d4 31       	pushm	r0-r7,lr
80008316:	14 96       	mov	r6,r10
80008318:	18 97       	mov	r7,r12
8000831a:	16 94       	mov	r4,r11
8000831c:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80008320:	c0 90       	breq	80008332 <__pow5mult+0x1e>
80008322:	20 18       	sub	r8,1
80008324:	fe c9 e4 f4 	sub	r9,pc,-6924
80008328:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000832c:	30 09       	mov	r9,0
8000832e:	cb 5f       	rcall	80008298 <__multadd>
80008330:	18 94       	mov	r4,r12
80008332:	a3 46       	asr	r6,0x2
80008334:	c3 40       	breq	8000839c <__pow5mult+0x88>
80008336:	6e 95       	ld.w	r5,r7[0x24]
80008338:	58 05       	cp.w	r5,0
8000833a:	c0 91       	brne	8000834c <__pow5mult+0x38>
8000833c:	31 0c       	mov	r12,16
8000833e:	fe b0 fa f3 	rcall	80007924 <malloc>
80008342:	99 35       	st.w	r12[0xc],r5
80008344:	8f 9c       	st.w	r7[0x24],r12
80008346:	99 15       	st.w	r12[0x4],r5
80008348:	99 25       	st.w	r12[0x8],r5
8000834a:	99 05       	st.w	r12[0x0],r5
8000834c:	6e 93       	ld.w	r3,r7[0x24]
8000834e:	66 25       	ld.w	r5,r3[0x8]
80008350:	58 05       	cp.w	r5,0
80008352:	c0 c1       	brne	8000836a <__pow5mult+0x56>
80008354:	e0 6b 02 71 	mov	r11,625
80008358:	0e 9c       	mov	r12,r7
8000835a:	c9 7f       	rcall	80008288 <__i2b>
8000835c:	87 2c       	st.w	r3[0x8],r12
8000835e:	30 08       	mov	r8,0
80008360:	18 95       	mov	r5,r12
80008362:	99 08       	st.w	r12[0x0],r8
80008364:	c0 38       	rjmp	8000836a <__pow5mult+0x56>
80008366:	06 9c       	mov	r12,r3
80008368:	18 95       	mov	r5,r12
8000836a:	ed b6 00 00 	bld	r6,0x0
8000836e:	c0 b1       	brne	80008384 <__pow5mult+0x70>
80008370:	08 9b       	mov	r11,r4
80008372:	0a 9a       	mov	r10,r5
80008374:	0e 9c       	mov	r12,r7
80008376:	c0 9f       	rcall	80008188 <__multiply>
80008378:	08 9b       	mov	r11,r4
8000837a:	18 93       	mov	r3,r12
8000837c:	0e 9c       	mov	r12,r7
8000837e:	06 94       	mov	r4,r3
80008380:	fe b0 fd b6 	rcall	80007eec <_Bfree>
80008384:	a1 56       	asr	r6,0x1
80008386:	c0 b0       	breq	8000839c <__pow5mult+0x88>
80008388:	6a 03       	ld.w	r3,r5[0x0]
8000838a:	58 03       	cp.w	r3,0
8000838c:	ce d1       	brne	80008366 <__pow5mult+0x52>
8000838e:	0a 9a       	mov	r10,r5
80008390:	0a 9b       	mov	r11,r5
80008392:	0e 9c       	mov	r12,r7
80008394:	cf ae       	rcall	80008188 <__multiply>
80008396:	8b 0c       	st.w	r5[0x0],r12
80008398:	99 03       	st.w	r12[0x0],r3
8000839a:	ce 7b       	rjmp	80008368 <__pow5mult+0x54>
8000839c:	08 9c       	mov	r12,r4
8000839e:	d8 32       	popm	r0-r7,pc

800083a0 <_realloc_r>:
800083a0:	d4 31       	pushm	r0-r7,lr
800083a2:	20 1d       	sub	sp,4
800083a4:	16 94       	mov	r4,r11
800083a6:	18 92       	mov	r2,r12
800083a8:	14 9b       	mov	r11,r10
800083aa:	58 04       	cp.w	r4,0
800083ac:	c0 51       	brne	800083b6 <_realloc_r+0x16>
800083ae:	fe b0 fa c3 	rcall	80007934 <_malloc_r>
800083b2:	18 95       	mov	r5,r12
800083b4:	c5 39       	rjmp	8000865a <_realloc_r+0x2ba>
800083b6:	50 0a       	stdsp	sp[0x0],r10
800083b8:	fe b0 fd 07 	rcall	80007dc6 <__malloc_lock>
800083bc:	40 0b       	lddsp	r11,sp[0x0]
800083be:	f6 c8 ff f5 	sub	r8,r11,-11
800083c2:	e8 c1 00 08 	sub	r1,r4,8
800083c6:	10 96       	mov	r6,r8
800083c8:	62 1c       	ld.w	r12,r1[0x4]
800083ca:	e0 16 ff f8 	andl	r6,0xfff8
800083ce:	59 68       	cp.w	r8,22
800083d0:	f9 b6 08 10 	movls	r6,16
800083d4:	16 36       	cp.w	r6,r11
800083d6:	5f 38       	srlo	r8
800083d8:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
800083dc:	c0 50       	breq	800083e6 <_realloc_r+0x46>
800083de:	30 c8       	mov	r8,12
800083e0:	30 05       	mov	r5,0
800083e2:	85 38       	st.w	r2[0xc],r8
800083e4:	c3 b9       	rjmp	8000865a <_realloc_r+0x2ba>
800083e6:	18 90       	mov	r0,r12
800083e8:	e0 10 ff fc 	andl	r0,0xfffc
800083ec:	0c 30       	cp.w	r0,r6
800083ee:	e0 84 01 0b 	brge	80008604 <_realloc_r+0x264>
800083f2:	e0 68 01 28 	mov	r8,296
800083f6:	e2 00 00 09 	add	r9,r1,r0
800083fa:	70 25       	ld.w	r5,r8[0x8]
800083fc:	0a 39       	cp.w	r9,r5
800083fe:	c0 90       	breq	80008410 <_realloc_r+0x70>
80008400:	72 1a       	ld.w	r10,r9[0x4]
80008402:	a1 ca       	cbr	r10,0x0
80008404:	f2 0a 00 0a 	add	r10,r9,r10
80008408:	74 1a       	ld.w	r10,r10[0x4]
8000840a:	ed ba 00 00 	bld	r10,0x0
8000840e:	c2 20       	breq	80008452 <_realloc_r+0xb2>
80008410:	72 1a       	ld.w	r10,r9[0x4]
80008412:	e0 1a ff fc 	andl	r10,0xfffc
80008416:	f4 00 00 03 	add	r3,r10,r0
8000841a:	0a 39       	cp.w	r9,r5
8000841c:	c1 31       	brne	80008442 <_realloc_r+0xa2>
8000841e:	ec c7 ff f0 	sub	r7,r6,-16
80008422:	0e 33       	cp.w	r3,r7
80008424:	c1 95       	brlt	80008456 <_realloc_r+0xb6>
80008426:	e2 06 00 09 	add	r9,r1,r6
8000842a:	0c 13       	sub	r3,r6
8000842c:	a1 a3       	sbr	r3,0x0
8000842e:	93 13       	st.w	r9[0x4],r3
80008430:	91 29       	st.w	r8[0x8],r9
80008432:	04 9c       	mov	r12,r2
80008434:	62 18       	ld.w	r8,r1[0x4]
80008436:	08 95       	mov	r5,r4
80008438:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000843c:	10 46       	or	r6,r8
8000843e:	83 16       	st.w	r1[0x4],r6
80008440:	c0 b9       	rjmp	80008656 <_realloc_r+0x2b6>
80008442:	0c 33       	cp.w	r3,r6
80008444:	c0 95       	brlt	80008456 <_realloc_r+0xb6>
80008446:	72 28       	ld.w	r8,r9[0x8]
80008448:	02 97       	mov	r7,r1
8000844a:	72 39       	ld.w	r9,r9[0xc]
8000844c:	93 28       	st.w	r9[0x8],r8
8000844e:	91 39       	st.w	r8[0xc],r9
80008450:	cd c8       	rjmp	80008608 <_realloc_r+0x268>
80008452:	30 0a       	mov	r10,0
80008454:	14 99       	mov	r9,r10
80008456:	ed bc 00 00 	bld	r12,0x0
8000845a:	e0 80 00 95 	breq	80008584 <_realloc_r+0x1e4>
8000845e:	62 07       	ld.w	r7,r1[0x0]
80008460:	e2 07 01 07 	sub	r7,r1,r7
80008464:	6e 1c       	ld.w	r12,r7[0x4]
80008466:	e0 1c ff fc 	andl	r12,0xfffc
8000846a:	58 09       	cp.w	r9,0
8000846c:	c5 60       	breq	80008518 <_realloc_r+0x178>
8000846e:	f8 00 00 03 	add	r3,r12,r0
80008472:	0a 39       	cp.w	r9,r5
80008474:	c4 81       	brne	80008504 <_realloc_r+0x164>
80008476:	14 03       	add	r3,r10
80008478:	ec c9 ff f0 	sub	r9,r6,-16
8000847c:	12 33       	cp.w	r3,r9
8000847e:	c4 d5       	brlt	80008518 <_realloc_r+0x178>
80008480:	6e 3a       	ld.w	r10,r7[0xc]
80008482:	6e 29       	ld.w	r9,r7[0x8]
80008484:	95 29       	st.w	r10[0x8],r9
80008486:	93 3a       	st.w	r9[0xc],r10
80008488:	ee c5 ff f8 	sub	r5,r7,-8
8000848c:	e0 ca 00 04 	sub	r10,r0,4
80008490:	e0 4a 00 24 	cp.w	r10,36
80008494:	e0 8b 00 25 	brhi	800084de <_realloc_r+0x13e>
80008498:	0a 99       	mov	r9,r5
8000849a:	59 3a       	cp.w	r10,19
8000849c:	e0 88 00 1a 	brls	800084d0 <_realloc_r+0x130>
800084a0:	09 09       	ld.w	r9,r4++
800084a2:	8b 09       	st.w	r5[0x0],r9
800084a4:	09 09       	ld.w	r9,r4++
800084a6:	8f 39       	st.w	r7[0xc],r9
800084a8:	ee c9 ff f0 	sub	r9,r7,-16
800084ac:	59 ba       	cp.w	r10,27
800084ae:	e0 88 00 11 	brls	800084d0 <_realloc_r+0x130>
800084b2:	09 0b       	ld.w	r11,r4++
800084b4:	93 0b       	st.w	r9[0x0],r11
800084b6:	09 09       	ld.w	r9,r4++
800084b8:	8f 59       	st.w	r7[0x14],r9
800084ba:	ee c9 ff e8 	sub	r9,r7,-24
800084be:	e0 4a 00 24 	cp.w	r10,36
800084c2:	c0 71       	brne	800084d0 <_realloc_r+0x130>
800084c4:	09 0a       	ld.w	r10,r4++
800084c6:	93 0a       	st.w	r9[0x0],r10
800084c8:	ee c9 ff e0 	sub	r9,r7,-32
800084cc:	09 0a       	ld.w	r10,r4++
800084ce:	8f 7a       	st.w	r7[0x1c],r10
800084d0:	09 0a       	ld.w	r10,r4++
800084d2:	12 aa       	st.w	r9++,r10
800084d4:	68 0a       	ld.w	r10,r4[0x0]
800084d6:	93 0a       	st.w	r9[0x0],r10
800084d8:	68 1a       	ld.w	r10,r4[0x4]
800084da:	93 1a       	st.w	r9[0x4],r10
800084dc:	c0 78       	rjmp	800084ea <_realloc_r+0x14a>
800084de:	50 08       	stdsp	sp[0x0],r8
800084e0:	08 9b       	mov	r11,r4
800084e2:	0a 9c       	mov	r12,r5
800084e4:	fe b0 fc 4b 	rcall	80007d7a <memmove>
800084e8:	40 08       	lddsp	r8,sp[0x0]
800084ea:	ee 06 00 09 	add	r9,r7,r6
800084ee:	0c 13       	sub	r3,r6
800084f0:	a1 a3       	sbr	r3,0x0
800084f2:	93 13       	st.w	r9[0x4],r3
800084f4:	91 29       	st.w	r8[0x8],r9
800084f6:	04 9c       	mov	r12,r2
800084f8:	6e 18       	ld.w	r8,r7[0x4]
800084fa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800084fe:	10 46       	or	r6,r8
80008500:	8f 16       	st.w	r7[0x4],r6
80008502:	ca a8       	rjmp	80008656 <_realloc_r+0x2b6>
80008504:	14 03       	add	r3,r10
80008506:	0c 33       	cp.w	r3,r6
80008508:	c0 85       	brlt	80008518 <_realloc_r+0x178>
8000850a:	72 28       	ld.w	r8,r9[0x8]
8000850c:	72 39       	ld.w	r9,r9[0xc]
8000850e:	93 28       	st.w	r9[0x8],r8
80008510:	91 39       	st.w	r8[0xc],r9
80008512:	6e 28       	ld.w	r8,r7[0x8]
80008514:	6e 39       	ld.w	r9,r7[0xc]
80008516:	c0 78       	rjmp	80008524 <_realloc_r+0x184>
80008518:	f8 00 00 03 	add	r3,r12,r0
8000851c:	0c 33       	cp.w	r3,r6
8000851e:	c3 35       	brlt	80008584 <_realloc_r+0x1e4>
80008520:	6e 39       	ld.w	r9,r7[0xc]
80008522:	6e 28       	ld.w	r8,r7[0x8]
80008524:	93 28       	st.w	r9[0x8],r8
80008526:	91 39       	st.w	r8[0xc],r9
80008528:	e0 ca 00 04 	sub	r10,r0,4
8000852c:	ee cc ff f8 	sub	r12,r7,-8
80008530:	e0 4a 00 24 	cp.w	r10,36
80008534:	e0 8b 00 24 	brhi	8000857c <_realloc_r+0x1dc>
80008538:	59 3a       	cp.w	r10,19
8000853a:	e0 88 00 1a 	brls	8000856e <_realloc_r+0x1ce>
8000853e:	09 08       	ld.w	r8,r4++
80008540:	99 08       	st.w	r12[0x0],r8
80008542:	09 08       	ld.w	r8,r4++
80008544:	8f 38       	st.w	r7[0xc],r8
80008546:	ee cc ff f0 	sub	r12,r7,-16
8000854a:	59 ba       	cp.w	r10,27
8000854c:	e0 88 00 11 	brls	8000856e <_realloc_r+0x1ce>
80008550:	09 08       	ld.w	r8,r4++
80008552:	99 08       	st.w	r12[0x0],r8
80008554:	09 08       	ld.w	r8,r4++
80008556:	8f 58       	st.w	r7[0x14],r8
80008558:	ee cc ff e8 	sub	r12,r7,-24
8000855c:	e0 4a 00 24 	cp.w	r10,36
80008560:	c0 71       	brne	8000856e <_realloc_r+0x1ce>
80008562:	09 08       	ld.w	r8,r4++
80008564:	99 08       	st.w	r12[0x0],r8
80008566:	ee cc ff e0 	sub	r12,r7,-32
8000856a:	09 08       	ld.w	r8,r4++
8000856c:	8f 78       	st.w	r7[0x1c],r8
8000856e:	09 08       	ld.w	r8,r4++
80008570:	18 a8       	st.w	r12++,r8
80008572:	68 08       	ld.w	r8,r4[0x0]
80008574:	99 08       	st.w	r12[0x0],r8
80008576:	68 18       	ld.w	r8,r4[0x4]
80008578:	99 18       	st.w	r12[0x4],r8
8000857a:	c4 78       	rjmp	80008608 <_realloc_r+0x268>
8000857c:	08 9b       	mov	r11,r4
8000857e:	fe b0 fb fe 	rcall	80007d7a <memmove>
80008582:	c4 38       	rjmp	80008608 <_realloc_r+0x268>
80008584:	04 9c       	mov	r12,r2
80008586:	fe b0 f9 d7 	rcall	80007934 <_malloc_r>
8000858a:	18 95       	mov	r5,r12
8000858c:	c3 a0       	breq	80008600 <_realloc_r+0x260>
8000858e:	62 18       	ld.w	r8,r1[0x4]
80008590:	f8 c9 00 08 	sub	r9,r12,8
80008594:	a1 c8       	cbr	r8,0x0
80008596:	e2 08 00 08 	add	r8,r1,r8
8000859a:	10 39       	cp.w	r9,r8
8000859c:	c0 71       	brne	800085aa <_realloc_r+0x20a>
8000859e:	72 13       	ld.w	r3,r9[0x4]
800085a0:	02 97       	mov	r7,r1
800085a2:	e0 13 ff fc 	andl	r3,0xfffc
800085a6:	00 03       	add	r3,r0
800085a8:	c3 08       	rjmp	80008608 <_realloc_r+0x268>
800085aa:	e0 ca 00 04 	sub	r10,r0,4
800085ae:	e0 4a 00 24 	cp.w	r10,36
800085b2:	e0 8b 00 20 	brhi	800085f2 <_realloc_r+0x252>
800085b6:	08 99       	mov	r9,r4
800085b8:	18 98       	mov	r8,r12
800085ba:	59 3a       	cp.w	r10,19
800085bc:	e0 88 00 14 	brls	800085e4 <_realloc_r+0x244>
800085c0:	13 0b       	ld.w	r11,r9++
800085c2:	10 ab       	st.w	r8++,r11
800085c4:	13 0b       	ld.w	r11,r9++
800085c6:	10 ab       	st.w	r8++,r11
800085c8:	59 ba       	cp.w	r10,27
800085ca:	e0 88 00 0d 	brls	800085e4 <_realloc_r+0x244>
800085ce:	13 0b       	ld.w	r11,r9++
800085d0:	10 ab       	st.w	r8++,r11
800085d2:	13 0b       	ld.w	r11,r9++
800085d4:	10 ab       	st.w	r8++,r11
800085d6:	e0 4a 00 24 	cp.w	r10,36
800085da:	c0 51       	brne	800085e4 <_realloc_r+0x244>
800085dc:	13 0a       	ld.w	r10,r9++
800085de:	10 aa       	st.w	r8++,r10
800085e0:	13 0a       	ld.w	r10,r9++
800085e2:	10 aa       	st.w	r8++,r10
800085e4:	13 0a       	ld.w	r10,r9++
800085e6:	10 aa       	st.w	r8++,r10
800085e8:	72 0a       	ld.w	r10,r9[0x0]
800085ea:	91 0a       	st.w	r8[0x0],r10
800085ec:	72 19       	ld.w	r9,r9[0x4]
800085ee:	91 19       	st.w	r8[0x4],r9
800085f0:	c0 48       	rjmp	800085f8 <_realloc_r+0x258>
800085f2:	08 9b       	mov	r11,r4
800085f4:	fe b0 fb c3 	rcall	80007d7a <memmove>
800085f8:	08 9b       	mov	r11,r4
800085fa:	04 9c       	mov	r12,r2
800085fc:	fe b0 f6 f6 	rcall	800073e8 <_free_r>
80008600:	04 9c       	mov	r12,r2
80008602:	c2 a8       	rjmp	80008656 <_realloc_r+0x2b6>
80008604:	00 93       	mov	r3,r0
80008606:	02 97       	mov	r7,r1
80008608:	e6 06 01 09 	sub	r9,r3,r6
8000860c:	6e 18       	ld.w	r8,r7[0x4]
8000860e:	58 f9       	cp.w	r9,15
80008610:	e0 88 00 16 	brls	8000863c <_realloc_r+0x29c>
80008614:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008618:	ed e8 10 08 	or	r8,r6,r8
8000861c:	8f 18       	st.w	r7[0x4],r8
8000861e:	12 98       	mov	r8,r9
80008620:	a1 a8       	sbr	r8,0x0
80008622:	ee 06 00 0b 	add	r11,r7,r6
80008626:	f6 09 00 09 	add	r9,r11,r9
8000862a:	97 18       	st.w	r11[0x4],r8
8000862c:	72 18       	ld.w	r8,r9[0x4]
8000862e:	a1 a8       	sbr	r8,0x0
80008630:	2f 8b       	sub	r11,-8
80008632:	93 18       	st.w	r9[0x4],r8
80008634:	04 9c       	mov	r12,r2
80008636:	fe b0 f6 d9 	rcall	800073e8 <_free_r>
8000863a:	c0 b8       	rjmp	80008650 <_realloc_r+0x2b0>
8000863c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008640:	e7 e8 10 08 	or	r8,r3,r8
80008644:	8f 18       	st.w	r7[0x4],r8
80008646:	ee 03 00 03 	add	r3,r7,r3
8000864a:	66 18       	ld.w	r8,r3[0x4]
8000864c:	a1 a8       	sbr	r8,0x0
8000864e:	87 18       	st.w	r3[0x4],r8
80008650:	04 9c       	mov	r12,r2
80008652:	ee c5 ff f8 	sub	r5,r7,-8
80008656:	fe b0 fb b9 	rcall	80007dc8 <__malloc_unlock>
8000865a:	0a 9c       	mov	r12,r5
8000865c:	2f fd       	sub	sp,-4
8000865e:	d8 32       	popm	r0-r7,pc

80008660 <__isinfd>:
80008660:	14 98       	mov	r8,r10
80008662:	fc 19 7f f0 	movh	r9,0x7ff0
80008666:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000866a:	f0 0b 11 00 	rsub	r11,r8,0
8000866e:	f7 e8 10 08 	or	r8,r11,r8
80008672:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80008676:	f2 08 01 08 	sub	r8,r9,r8
8000867a:	f0 0c 11 00 	rsub	r12,r8,0
8000867e:	f9 e8 10 08 	or	r8,r12,r8
80008682:	f0 0c 14 1f 	asr	r12,r8,0x1f
80008686:	2f fc       	sub	r12,-1
80008688:	5e fc       	retal	r12

8000868a <__isnand>:
8000868a:	14 98       	mov	r8,r10
8000868c:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008690:	f0 0c 11 00 	rsub	r12,r8,0
80008694:	10 4c       	or	r12,r8
80008696:	fc 18 7f f0 	movh	r8,0x7ff0
8000869a:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000869e:	f0 0c 01 0c 	sub	r12,r8,r12
800086a2:	bf 9c       	lsr	r12,0x1f
800086a4:	5e fc       	retal	r12
800086a6:	d7 03       	nop

800086a8 <_sbrk_r>:
800086a8:	d4 21       	pushm	r4-r7,lr
800086aa:	30 08       	mov	r8,0
800086ac:	18 97       	mov	r7,r12
800086ae:	e0 66 08 1c 	mov	r6,2076
800086b2:	16 9c       	mov	r12,r11
800086b4:	8d 08       	st.w	r6[0x0],r8
800086b6:	ca fc       	rcall	80008814 <_sbrk>
800086b8:	5b fc       	cp.w	r12,-1
800086ba:	c0 51       	brne	800086c4 <_sbrk_r+0x1c>
800086bc:	6c 08       	ld.w	r8,r6[0x0]
800086be:	58 08       	cp.w	r8,0
800086c0:	ef f8 1a 03 	st.wne	r7[0xc],r8
800086c4:	d8 22       	popm	r4-r7,pc
800086c6:	d7 03       	nop

800086c8 <__sclose>:
800086c8:	d4 01       	pushm	lr
800086ca:	96 7b       	ld.sh	r11,r11[0xe]
800086cc:	cf ec       	rcall	800088c8 <_close_r>
800086ce:	d8 02       	popm	pc

800086d0 <__sseek>:
800086d0:	d4 21       	pushm	r4-r7,lr
800086d2:	16 97       	mov	r7,r11
800086d4:	96 7b       	ld.sh	r11,r11[0xe]
800086d6:	c8 5d       	rcall	800089e0 <_lseek_r>
800086d8:	8e 68       	ld.sh	r8,r7[0xc]
800086da:	10 99       	mov	r9,r8
800086dc:	ad c8       	cbr	r8,0xc
800086de:	ad a9       	sbr	r9,0xc
800086e0:	5b fc       	cp.w	r12,-1
800086e2:	ef f8 0c 06 	st.heq	r7[0xc],r8
800086e6:	ef f9 1c 06 	st.hne	r7[0xc],r9
800086ea:	ef fc 1a 15 	st.wne	r7[0x54],r12
800086ee:	d8 22       	popm	r4-r7,pc

800086f0 <__swrite>:
800086f0:	d4 21       	pushm	r4-r7,lr
800086f2:	96 68       	ld.sh	r8,r11[0xc]
800086f4:	16 97       	mov	r7,r11
800086f6:	14 95       	mov	r5,r10
800086f8:	12 94       	mov	r4,r9
800086fa:	e2 18 01 00 	andl	r8,0x100,COH
800086fe:	18 96       	mov	r6,r12
80008700:	c0 50       	breq	8000870a <__swrite+0x1a>
80008702:	30 29       	mov	r9,2
80008704:	30 0a       	mov	r10,0
80008706:	96 7b       	ld.sh	r11,r11[0xe]
80008708:	c6 cd       	rcall	800089e0 <_lseek_r>
8000870a:	8e 68       	ld.sh	r8,r7[0xc]
8000870c:	ad c8       	cbr	r8,0xc
8000870e:	08 99       	mov	r9,r4
80008710:	0a 9a       	mov	r10,r5
80008712:	8e 7b       	ld.sh	r11,r7[0xe]
80008714:	0c 9c       	mov	r12,r6
80008716:	ae 68       	st.h	r7[0xc],r8
80008718:	c9 ac       	rcall	8000884c <_write_r>
8000871a:	d8 22       	popm	r4-r7,pc

8000871c <__sread>:
8000871c:	d4 21       	pushm	r4-r7,lr
8000871e:	16 97       	mov	r7,r11
80008720:	96 7b       	ld.sh	r11,r11[0xe]
80008722:	c7 1d       	rcall	80008a04 <_read_r>
80008724:	c0 65       	brlt	80008730 <__sread+0x14>
80008726:	6f 58       	ld.w	r8,r7[0x54]
80008728:	18 08       	add	r8,r12
8000872a:	ef 48 00 54 	st.w	r7[84],r8
8000872e:	d8 22       	popm	r4-r7,pc
80008730:	8e 68       	ld.sh	r8,r7[0xc]
80008732:	ad c8       	cbr	r8,0xc
80008734:	ae 68       	st.h	r7[0xc],r8
80008736:	d8 22       	popm	r4-r7,pc

80008738 <strlen>:
80008738:	30 09       	mov	r9,0
8000873a:	18 98       	mov	r8,r12
8000873c:	c0 28       	rjmp	80008740 <strlen+0x8>
8000873e:	2f f8       	sub	r8,-1
80008740:	11 8a       	ld.ub	r10,r8[0x0]
80008742:	f2 0a 18 00 	cp.b	r10,r9
80008746:	cf c1       	brne	8000873e <strlen+0x6>
80008748:	f0 0c 01 0c 	sub	r12,r8,r12
8000874c:	5e fc       	retal	r12
8000874e:	d7 03       	nop

80008750 <_close>:
80008750:	30 28       	mov	r8,2
80008752:	d6 73       	breakpoint
80008754:	3f fc       	mov	r12,-1
80008756:	35 8b       	mov	r11,88
80008758:	58 0c       	cp.w	r12,0
8000875a:	5e 4c       	retge	r12
8000875c:	e0 6a 08 1c 	mov	r10,2076
80008760:	95 0b       	st.w	r10[0x0],r11
80008762:	5e fc       	retal	r12

80008764 <_lseek>:
80008764:	30 58       	mov	r8,5
80008766:	d6 73       	breakpoint
80008768:	3f fc       	mov	r12,-1
8000876a:	35 8b       	mov	r11,88
8000876c:	58 0c       	cp.w	r12,0
8000876e:	5e 4c       	retge	r12
80008770:	e0 6a 08 1c 	mov	r10,2076
80008774:	95 0b       	st.w	r10[0x0],r11
80008776:	5e fc       	retal	r12

80008778 <_read>:
80008778:	30 38       	mov	r8,3
8000877a:	d6 73       	breakpoint
8000877c:	3f fc       	mov	r12,-1
8000877e:	35 8b       	mov	r11,88
80008780:	58 0c       	cp.w	r12,0
80008782:	5e 4c       	retge	r12
80008784:	e0 6a 08 1c 	mov	r10,2076
80008788:	95 0b       	st.w	r10[0x0],r11
8000878a:	5e fc       	retal	r12

8000878c <_write>:
8000878c:	30 48       	mov	r8,4
8000878e:	d6 73       	breakpoint
80008790:	3f fc       	mov	r12,-1
80008792:	35 8b       	mov	r11,88
80008794:	58 0c       	cp.w	r12,0
80008796:	5e 4c       	retge	r12
80008798:	e0 6a 08 1c 	mov	r10,2076
8000879c:	95 0b       	st.w	r10[0x0],r11
8000879e:	5e fc       	retal	r12

800087a0 <isatty>:
800087a0:	30 b8       	mov	r8,11
800087a2:	d6 73       	breakpoint
800087a4:	3f fc       	mov	r12,-1
800087a6:	35 8b       	mov	r11,88
800087a8:	58 0c       	cp.w	r12,0
800087aa:	5e 4c       	retge	r12
800087ac:	e0 6a 08 1c 	mov	r10,2076
800087b0:	95 0b       	st.w	r10[0x0],r11
800087b2:	5e fc       	retal	r12

800087b4 <_fstat_host>:
800087b4:	30 98       	mov	r8,9
800087b6:	d6 73       	breakpoint
800087b8:	3f fc       	mov	r12,-1
800087ba:	35 8b       	mov	r11,88
800087bc:	58 0c       	cp.w	r12,0
800087be:	5e 4c       	retge	r12
800087c0:	e0 6a 08 1c 	mov	r10,2076
800087c4:	95 0b       	st.w	r10[0x0],r11
800087c6:	5e fc       	retal	r12

800087c8 <_fstat>:
800087c8:	d4 21       	pushm	r4-r7,lr
800087ca:	21 0d       	sub	sp,64
800087cc:	16 97       	mov	r7,r11
800087ce:	1a 9b       	mov	r11,sp
800087d0:	cf 2f       	rcall	800087b4 <_fstat_host>
800087d2:	c0 34       	brge	800087d8 <_fstat+0x10>
800087d4:	3f fc       	mov	r12,-1
800087d6:	c1 c8       	rjmp	8000880e <_fstat+0x46>
800087d8:	40 08       	lddsp	r8,sp[0x0]
800087da:	ae 08       	st.h	r7[0x0],r8
800087dc:	40 18       	lddsp	r8,sp[0x4]
800087de:	ae 18       	st.h	r7[0x2],r8
800087e0:	40 28       	lddsp	r8,sp[0x8]
800087e2:	8f 18       	st.w	r7[0x4],r8
800087e4:	40 38       	lddsp	r8,sp[0xc]
800087e6:	ae 48       	st.h	r7[0x8],r8
800087e8:	40 48       	lddsp	r8,sp[0x10]
800087ea:	ae 58       	st.h	r7[0xa],r8
800087ec:	40 58       	lddsp	r8,sp[0x14]
800087ee:	ae 68       	st.h	r7[0xc],r8
800087f0:	40 68       	lddsp	r8,sp[0x18]
800087f2:	ae 78       	st.h	r7[0xe],r8
800087f4:	40 88       	lddsp	r8,sp[0x20]
800087f6:	8f 48       	st.w	r7[0x10],r8
800087f8:	40 a8       	lddsp	r8,sp[0x28]
800087fa:	8f b8       	st.w	r7[0x2c],r8
800087fc:	40 c8       	lddsp	r8,sp[0x30]
800087fe:	8f c8       	st.w	r7[0x30],r8
80008800:	40 d8       	lddsp	r8,sp[0x34]
80008802:	8f 58       	st.w	r7[0x14],r8
80008804:	40 e8       	lddsp	r8,sp[0x38]
80008806:	30 0c       	mov	r12,0
80008808:	8f 78       	st.w	r7[0x1c],r8
8000880a:	40 f8       	lddsp	r8,sp[0x3c]
8000880c:	8f 98       	st.w	r7[0x24],r8
8000880e:	2f 0d       	sub	sp,-64
80008810:	d8 22       	popm	r4-r7,pc
80008812:	d7 03       	nop

80008814 <_sbrk>:
80008814:	d4 01       	pushm	lr
80008816:	e0 68 06 84 	mov	r8,1668
8000881a:	70 09       	ld.w	r9,r8[0x0]
8000881c:	58 09       	cp.w	r9,0
8000881e:	c0 41       	brne	80008826 <_sbrk+0x12>
80008820:	e0 69 08 20 	mov	r9,2080
80008824:	91 09       	st.w	r8[0x0],r9
80008826:	e0 69 06 84 	mov	r9,1668
8000882a:	e0 6a 30 00 	mov	r10,12288
8000882e:	72 08       	ld.w	r8,r9[0x0]
80008830:	f0 0c 00 0c 	add	r12,r8,r12
80008834:	14 3c       	cp.w	r12,r10
80008836:	e0 8b 00 04 	brhi	8000883e <_sbrk+0x2a>
8000883a:	93 0c       	st.w	r9[0x0],r12
8000883c:	c0 58       	rjmp	80008846 <_sbrk+0x32>
8000883e:	c5 5c       	rcall	800088e8 <__errno>
80008840:	30 c8       	mov	r8,12
80008842:	99 08       	st.w	r12[0x0],r8
80008844:	3f f8       	mov	r8,-1
80008846:	10 9c       	mov	r12,r8
80008848:	d8 02       	popm	pc
8000884a:	d7 03       	nop

8000884c <_write_r>:
8000884c:	d4 21       	pushm	r4-r7,lr
8000884e:	16 98       	mov	r8,r11
80008850:	18 97       	mov	r7,r12
80008852:	10 9c       	mov	r12,r8
80008854:	30 08       	mov	r8,0
80008856:	14 9b       	mov	r11,r10
80008858:	e0 66 08 1c 	mov	r6,2076
8000885c:	12 9a       	mov	r10,r9
8000885e:	8d 08       	st.w	r6[0x0],r8
80008860:	c9 6f       	rcall	8000878c <_write>
80008862:	5b fc       	cp.w	r12,-1
80008864:	c0 51       	brne	8000886e <_write_r+0x22>
80008866:	6c 08       	ld.w	r8,r6[0x0]
80008868:	58 08       	cp.w	r8,0
8000886a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000886e:	d8 22       	popm	r4-r7,pc

80008870 <_calloc_r>:
80008870:	d4 21       	pushm	r4-r7,lr
80008872:	f4 0b 02 4b 	mul	r11,r10,r11
80008876:	fe b0 f8 5f 	rcall	80007934 <_malloc_r>
8000887a:	18 97       	mov	r7,r12
8000887c:	c2 30       	breq	800088c2 <_calloc_r+0x52>
8000887e:	f8 fa ff fc 	ld.w	r10,r12[-4]
80008882:	e0 1a ff fc 	andl	r10,0xfffc
80008886:	20 4a       	sub	r10,4
80008888:	e0 4a 00 24 	cp.w	r10,36
8000888c:	e0 8b 00 18 	brhi	800088bc <_calloc_r+0x4c>
80008890:	18 98       	mov	r8,r12
80008892:	59 3a       	cp.w	r10,19
80008894:	e0 88 00 0f 	brls	800088b2 <_calloc_r+0x42>
80008898:	30 09       	mov	r9,0
8000889a:	10 a9       	st.w	r8++,r9
8000889c:	10 a9       	st.w	r8++,r9
8000889e:	59 ba       	cp.w	r10,27
800088a0:	e0 88 00 09 	brls	800088b2 <_calloc_r+0x42>
800088a4:	10 a9       	st.w	r8++,r9
800088a6:	10 a9       	st.w	r8++,r9
800088a8:	e0 4a 00 24 	cp.w	r10,36
800088ac:	c0 31       	brne	800088b2 <_calloc_r+0x42>
800088ae:	10 a9       	st.w	r8++,r9
800088b0:	10 a9       	st.w	r8++,r9
800088b2:	30 09       	mov	r9,0
800088b4:	10 a9       	st.w	r8++,r9
800088b6:	91 19       	st.w	r8[0x4],r9
800088b8:	91 09       	st.w	r8[0x0],r9
800088ba:	c0 48       	rjmp	800088c2 <_calloc_r+0x52>
800088bc:	30 0b       	mov	r11,0
800088be:	fe b0 fa 7d 	rcall	80007db8 <memset>
800088c2:	0e 9c       	mov	r12,r7
800088c4:	d8 22       	popm	r4-r7,pc
800088c6:	d7 03       	nop

800088c8 <_close_r>:
800088c8:	d4 21       	pushm	r4-r7,lr
800088ca:	30 08       	mov	r8,0
800088cc:	18 97       	mov	r7,r12
800088ce:	e0 66 08 1c 	mov	r6,2076
800088d2:	16 9c       	mov	r12,r11
800088d4:	8d 08       	st.w	r6[0x0],r8
800088d6:	c3 df       	rcall	80008750 <_close>
800088d8:	5b fc       	cp.w	r12,-1
800088da:	c0 51       	brne	800088e4 <_close_r+0x1c>
800088dc:	6c 08       	ld.w	r8,r6[0x0]
800088de:	58 08       	cp.w	r8,0
800088e0:	ef f8 1a 03 	st.wne	r7[0xc],r8
800088e4:	d8 22       	popm	r4-r7,pc
800088e6:	d7 03       	nop

800088e8 <__errno>:
800088e8:	e0 68 01 24 	mov	r8,292
800088ec:	70 0c       	ld.w	r12,r8[0x0]
800088ee:	2f 4c       	sub	r12,-12
800088f0:	5e fc       	retal	r12
800088f2:	d7 03       	nop

800088f4 <_fclose_r>:
800088f4:	d4 21       	pushm	r4-r7,lr
800088f6:	18 96       	mov	r6,r12
800088f8:	16 97       	mov	r7,r11
800088fa:	58 0b       	cp.w	r11,0
800088fc:	c0 31       	brne	80008902 <_fclose_r+0xe>
800088fe:	16 95       	mov	r5,r11
80008900:	c5 38       	rjmp	800089a6 <_fclose_r+0xb2>
80008902:	fe b0 f4 87 	rcall	80007210 <__sfp_lock_acquire>
80008906:	58 06       	cp.w	r6,0
80008908:	c0 70       	breq	80008916 <_fclose_r+0x22>
8000890a:	6c 68       	ld.w	r8,r6[0x18]
8000890c:	58 08       	cp.w	r8,0
8000890e:	c0 41       	brne	80008916 <_fclose_r+0x22>
80008910:	0c 9c       	mov	r12,r6
80008912:	fe b0 f4 d1 	rcall	800072b4 <__sinit>
80008916:	fe c8 eb 8e 	sub	r8,pc,-5234
8000891a:	10 37       	cp.w	r7,r8
8000891c:	c0 31       	brne	80008922 <_fclose_r+0x2e>
8000891e:	6c 07       	ld.w	r7,r6[0x0]
80008920:	c0 c8       	rjmp	80008938 <_fclose_r+0x44>
80008922:	fe c8 eb 7a 	sub	r8,pc,-5254
80008926:	10 37       	cp.w	r7,r8
80008928:	c0 31       	brne	8000892e <_fclose_r+0x3a>
8000892a:	6c 17       	ld.w	r7,r6[0x4]
8000892c:	c0 68       	rjmp	80008938 <_fclose_r+0x44>
8000892e:	fe c8 eb 66 	sub	r8,pc,-5274
80008932:	10 37       	cp.w	r7,r8
80008934:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008938:	8e 69       	ld.sh	r9,r7[0xc]
8000893a:	30 08       	mov	r8,0
8000893c:	f0 09 19 00 	cp.h	r9,r8
80008940:	c0 51       	brne	8000894a <_fclose_r+0x56>
80008942:	fe b0 f4 68 	rcall	80007212 <__sfp_lock_release>
80008946:	30 05       	mov	r5,0
80008948:	c2 f8       	rjmp	800089a6 <_fclose_r+0xb2>
8000894a:	0e 9b       	mov	r11,r7
8000894c:	0c 9c       	mov	r12,r6
8000894e:	fe b0 f3 db 	rcall	80007104 <_fflush_r>
80008952:	6e c8       	ld.w	r8,r7[0x30]
80008954:	18 95       	mov	r5,r12
80008956:	58 08       	cp.w	r8,0
80008958:	c0 60       	breq	80008964 <_fclose_r+0x70>
8000895a:	6e 8b       	ld.w	r11,r7[0x20]
8000895c:	0c 9c       	mov	r12,r6
8000895e:	5d 18       	icall	r8
80008960:	f9 b5 05 ff 	movlt	r5,-1
80008964:	8e 68       	ld.sh	r8,r7[0xc]
80008966:	ed b8 00 07 	bld	r8,0x7
8000896a:	c0 51       	brne	80008974 <_fclose_r+0x80>
8000896c:	6e 4b       	ld.w	r11,r7[0x10]
8000896e:	0c 9c       	mov	r12,r6
80008970:	fe b0 f5 3c 	rcall	800073e8 <_free_r>
80008974:	6e db       	ld.w	r11,r7[0x34]
80008976:	58 0b       	cp.w	r11,0
80008978:	c0 a0       	breq	8000898c <_fclose_r+0x98>
8000897a:	ee c8 ff bc 	sub	r8,r7,-68
8000897e:	10 3b       	cp.w	r11,r8
80008980:	c0 40       	breq	80008988 <_fclose_r+0x94>
80008982:	0c 9c       	mov	r12,r6
80008984:	fe b0 f5 32 	rcall	800073e8 <_free_r>
80008988:	30 08       	mov	r8,0
8000898a:	8f d8       	st.w	r7[0x34],r8
8000898c:	6f 2b       	ld.w	r11,r7[0x48]
8000898e:	58 0b       	cp.w	r11,0
80008990:	c0 70       	breq	8000899e <_fclose_r+0xaa>
80008992:	0c 9c       	mov	r12,r6
80008994:	fe b0 f5 2a 	rcall	800073e8 <_free_r>
80008998:	30 08       	mov	r8,0
8000899a:	ef 48 00 48 	st.w	r7[72],r8
8000899e:	30 08       	mov	r8,0
800089a0:	ae 68       	st.h	r7[0xc],r8
800089a2:	fe b0 f4 38 	rcall	80007212 <__sfp_lock_release>
800089a6:	0a 9c       	mov	r12,r5
800089a8:	d8 22       	popm	r4-r7,pc
800089aa:	d7 03       	nop

800089ac <fclose>:
800089ac:	d4 01       	pushm	lr
800089ae:	e0 68 01 24 	mov	r8,292
800089b2:	18 9b       	mov	r11,r12
800089b4:	70 0c       	ld.w	r12,r8[0x0]
800089b6:	c9 ff       	rcall	800088f4 <_fclose_r>
800089b8:	d8 02       	popm	pc
800089ba:	d7 03       	nop

800089bc <_fstat_r>:
800089bc:	d4 21       	pushm	r4-r7,lr
800089be:	16 98       	mov	r8,r11
800089c0:	18 97       	mov	r7,r12
800089c2:	10 9c       	mov	r12,r8
800089c4:	30 08       	mov	r8,0
800089c6:	e0 66 08 1c 	mov	r6,2076
800089ca:	14 9b       	mov	r11,r10
800089cc:	8d 08       	st.w	r6[0x0],r8
800089ce:	cf de       	rcall	800087c8 <_fstat>
800089d0:	5b fc       	cp.w	r12,-1
800089d2:	c0 51       	brne	800089dc <_fstat_r+0x20>
800089d4:	6c 08       	ld.w	r8,r6[0x0]
800089d6:	58 08       	cp.w	r8,0
800089d8:	ef f8 1a 03 	st.wne	r7[0xc],r8
800089dc:	d8 22       	popm	r4-r7,pc
800089de:	d7 03       	nop

800089e0 <_lseek_r>:
800089e0:	d4 21       	pushm	r4-r7,lr
800089e2:	16 98       	mov	r8,r11
800089e4:	18 97       	mov	r7,r12
800089e6:	10 9c       	mov	r12,r8
800089e8:	30 08       	mov	r8,0
800089ea:	14 9b       	mov	r11,r10
800089ec:	e0 66 08 1c 	mov	r6,2076
800089f0:	12 9a       	mov	r10,r9
800089f2:	8d 08       	st.w	r6[0x0],r8
800089f4:	cb 8e       	rcall	80008764 <_lseek>
800089f6:	5b fc       	cp.w	r12,-1
800089f8:	c0 51       	brne	80008a02 <_lseek_r+0x22>
800089fa:	6c 08       	ld.w	r8,r6[0x0]
800089fc:	58 08       	cp.w	r8,0
800089fe:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008a02:	d8 22       	popm	r4-r7,pc

80008a04 <_read_r>:
80008a04:	d4 21       	pushm	r4-r7,lr
80008a06:	16 98       	mov	r8,r11
80008a08:	18 97       	mov	r7,r12
80008a0a:	10 9c       	mov	r12,r8
80008a0c:	30 08       	mov	r8,0
80008a0e:	14 9b       	mov	r11,r10
80008a10:	e0 66 08 1c 	mov	r6,2076
80008a14:	12 9a       	mov	r10,r9
80008a16:	8d 08       	st.w	r6[0x0],r8
80008a18:	cb 0e       	rcall	80008778 <_read>
80008a1a:	5b fc       	cp.w	r12,-1
80008a1c:	c0 51       	brne	80008a26 <_read_r+0x22>
80008a1e:	6c 08       	ld.w	r8,r6[0x0]
80008a20:	58 08       	cp.w	r8,0
80008a22:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008a26:	d8 22       	popm	r4-r7,pc

80008a28 <__avr32_f64_sub_from_add>:
80008a28:	ee 19 80 00 	eorh	r9,0x8000

80008a2c <__avr32_f64_sub>:
80008a2c:	f7 e9 20 0c 	eor	r12,r11,r9
80008a30:	e0 86 00 ca 	brmi	80008bc4 <__avr32_f64_add_from_sub>
80008a34:	eb cd 40 e0 	pushm	r5-r7,lr
80008a38:	16 9c       	mov	r12,r11
80008a3a:	e6 1c 80 00 	andh	r12,0x8000,COH
80008a3e:	bf db       	cbr	r11,0x1f
80008a40:	bf d9       	cbr	r9,0x1f
80008a42:	10 3a       	cp.w	r10,r8
80008a44:	f2 0b 13 00 	cpc	r11,r9
80008a48:	c0 92       	brcc	80008a5a <__avr32_f64_sub+0x2e>
80008a4a:	16 97       	mov	r7,r11
80008a4c:	12 9b       	mov	r11,r9
80008a4e:	0e 99       	mov	r9,r7
80008a50:	14 97       	mov	r7,r10
80008a52:	10 9a       	mov	r10,r8
80008a54:	0e 98       	mov	r8,r7
80008a56:	ee 1c 80 00 	eorh	r12,0x8000
80008a5a:	f6 07 16 14 	lsr	r7,r11,0x14
80008a5e:	ab 7b       	lsl	r11,0xb
80008a60:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008a64:	ab 7a       	lsl	r10,0xb
80008a66:	bf bb       	sbr	r11,0x1f
80008a68:	f2 06 16 14 	lsr	r6,r9,0x14
80008a6c:	c4 40       	breq	80008af4 <__avr32_f64_sub_opL_subnormal>
80008a6e:	ab 79       	lsl	r9,0xb
80008a70:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008a74:	ab 78       	lsl	r8,0xb
80008a76:	bf b9       	sbr	r9,0x1f

80008a78 <__avr32_f64_sub_opL_subnormal_done>:
80008a78:	e0 47 07 ff 	cp.w	r7,2047
80008a7c:	c4 f0       	breq	80008b1a <__avr32_f64_sub_opH_nan_or_inf>
80008a7e:	0e 26       	rsub	r6,r7
80008a80:	c1 20       	breq	80008aa4 <__avr32_f64_sub_shift_done>
80008a82:	ec 05 11 20 	rsub	r5,r6,32
80008a86:	e0 46 00 20 	cp.w	r6,32
80008a8a:	c7 c2       	brcc	80008b82 <__avr32_f64_sub_longshift>
80008a8c:	f0 05 09 4e 	lsl	lr,r8,r5
80008a90:	f2 05 09 45 	lsl	r5,r9,r5
80008a94:	f0 06 0a 48 	lsr	r8,r8,r6
80008a98:	f2 06 0a 49 	lsr	r9,r9,r6
80008a9c:	0a 48       	or	r8,r5
80008a9e:	58 0e       	cp.w	lr,0
80008aa0:	5f 1e       	srne	lr
80008aa2:	1c 48       	or	r8,lr

80008aa4 <__avr32_f64_sub_shift_done>:
80008aa4:	10 1a       	sub	r10,r8
80008aa6:	f6 09 01 4b 	sbc	r11,r11,r9
80008aaa:	f6 06 12 00 	clz	r6,r11
80008aae:	c0 e0       	breq	80008aca <__avr32_f64_sub_longnormalize_done>
80008ab0:	c7 83       	brcs	80008ba0 <__avr32_f64_sub_longnormalize>
80008ab2:	ec 0e 11 20 	rsub	lr,r6,32
80008ab6:	f6 06 09 4b 	lsl	r11,r11,r6
80008aba:	f4 0e 0a 4e 	lsr	lr,r10,lr
80008abe:	1c 4b       	or	r11,lr
80008ac0:	f4 06 09 4a 	lsl	r10,r10,r6
80008ac4:	0c 17       	sub	r7,r6
80008ac6:	e0 8a 00 39 	brle	80008b38 <__avr32_f64_sub_subnormal_result>

80008aca <__avr32_f64_sub_longnormalize_done>:
80008aca:	f4 09 15 15 	lsl	r9,r10,0x15
80008ace:	ab 9a       	lsr	r10,0xb
80008ad0:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008ad4:	ab 9b       	lsr	r11,0xb
80008ad6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008ada:	18 4b       	or	r11,r12

80008adc <__avr32_f64_sub_round>:
80008adc:	fc 17 80 00 	movh	r7,0x8000
80008ae0:	ed ba 00 00 	bld	r10,0x0
80008ae4:	f7 b7 01 ff 	subne	r7,-1
80008ae8:	0e 39       	cp.w	r9,r7
80008aea:	5f 29       	srhs	r9
80008aec:	12 0a       	add	r10,r9
80008aee:	5c 0b       	acr	r11
80008af0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008af4 <__avr32_f64_sub_opL_subnormal>:
80008af4:	ab 79       	lsl	r9,0xb
80008af6:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008afa:	ab 78       	lsl	r8,0xb
80008afc:	f3 e8 10 0e 	or	lr,r9,r8
80008b00:	f9 b6 01 01 	movne	r6,1
80008b04:	ee 0e 11 00 	rsub	lr,r7,0
80008b08:	f9 b7 00 01 	moveq	r7,1
80008b0c:	ef bb 00 1f 	bst	r11,0x1f
80008b10:	f7 ea 10 0e 	or	lr,r11,r10
80008b14:	f9 b7 00 00 	moveq	r7,0
80008b18:	cb 0b       	rjmp	80008a78 <__avr32_f64_sub_opL_subnormal_done>

80008b1a <__avr32_f64_sub_opH_nan_or_inf>:
80008b1a:	bf db       	cbr	r11,0x1f
80008b1c:	f7 ea 10 0e 	or	lr,r11,r10
80008b20:	c0 81       	brne	80008b30 <__avr32_f64_sub_return_nan>
80008b22:	e0 46 07 ff 	cp.w	r6,2047
80008b26:	c0 50       	breq	80008b30 <__avr32_f64_sub_return_nan>
80008b28:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80008b2c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008b30 <__avr32_f64_sub_return_nan>:
80008b30:	3f fa       	mov	r10,-1
80008b32:	3f fb       	mov	r11,-1
80008b34:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008b38 <__avr32_f64_sub_subnormal_result>:
80008b38:	5c 37       	neg	r7
80008b3a:	2f f7       	sub	r7,-1
80008b3c:	f1 b7 04 c0 	satu	r7,0x6
80008b40:	e0 47 00 20 	cp.w	r7,32
80008b44:	c1 14       	brge	80008b66 <__avr32_f64_sub_subnormal_result+0x2e>
80008b46:	ee 08 11 20 	rsub	r8,r7,32
80008b4a:	f4 08 09 49 	lsl	r9,r10,r8
80008b4e:	5f 16       	srne	r6
80008b50:	f4 07 0a 4a 	lsr	r10,r10,r7
80008b54:	0c 4a       	or	r10,r6
80008b56:	f6 08 09 49 	lsl	r9,r11,r8
80008b5a:	f5 e9 10 0a 	or	r10,r10,r9
80008b5e:	f4 07 0a 4b 	lsr	r11,r10,r7
80008b62:	30 07       	mov	r7,0
80008b64:	cb 3b       	rjmp	80008aca <__avr32_f64_sub_longnormalize_done>
80008b66:	ee 08 11 40 	rsub	r8,r7,64
80008b6a:	f6 08 09 49 	lsl	r9,r11,r8
80008b6e:	14 49       	or	r9,r10
80008b70:	5f 16       	srne	r6
80008b72:	f6 07 0a 4a 	lsr	r10,r11,r7
80008b76:	0c 4a       	or	r10,r6
80008b78:	30 0b       	mov	r11,0
80008b7a:	30 07       	mov	r7,0
80008b7c:	ca 7b       	rjmp	80008aca <__avr32_f64_sub_longnormalize_done>
80008b7e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008b82 <__avr32_f64_sub_longshift>:
80008b82:	f1 b6 04 c0 	satu	r6,0x6
80008b86:	f0 0e 17 00 	moveq	lr,r8
80008b8a:	c0 40       	breq	80008b92 <__avr32_f64_sub_longshift+0x10>
80008b8c:	f2 05 09 4e 	lsl	lr,r9,r5
80008b90:	10 4e       	or	lr,r8
80008b92:	f2 06 0a 48 	lsr	r8,r9,r6
80008b96:	30 09       	mov	r9,0
80008b98:	58 0e       	cp.w	lr,0
80008b9a:	5f 1e       	srne	lr
80008b9c:	1c 48       	or	r8,lr
80008b9e:	c8 3b       	rjmp	80008aa4 <__avr32_f64_sub_shift_done>

80008ba0 <__avr32_f64_sub_longnormalize>:
80008ba0:	f4 06 12 00 	clz	r6,r10
80008ba4:	f9 b7 03 00 	movlo	r7,0
80008ba8:	f9 b6 03 00 	movlo	r6,0
80008bac:	f9 bc 03 00 	movlo	r12,0
80008bb0:	f7 b6 02 e0 	subhs	r6,-32
80008bb4:	f4 06 09 4b 	lsl	r11,r10,r6
80008bb8:	30 0a       	mov	r10,0
80008bba:	0c 17       	sub	r7,r6
80008bbc:	fe 9a ff be 	brle	80008b38 <__avr32_f64_sub_subnormal_result>
80008bc0:	c8 5b       	rjmp	80008aca <__avr32_f64_sub_longnormalize_done>
80008bc2:	d7 03       	nop

80008bc4 <__avr32_f64_add_from_sub>:
80008bc4:	ee 19 80 00 	eorh	r9,0x8000

80008bc8 <__avr32_f64_add>:
80008bc8:	f7 e9 20 0c 	eor	r12,r11,r9
80008bcc:	fe 96 ff 2e 	brmi	80008a28 <__avr32_f64_sub_from_add>
80008bd0:	eb cd 40 e0 	pushm	r5-r7,lr
80008bd4:	16 9c       	mov	r12,r11
80008bd6:	e6 1c 80 00 	andh	r12,0x8000,COH
80008bda:	bf db       	cbr	r11,0x1f
80008bdc:	bf d9       	cbr	r9,0x1f
80008bde:	12 3b       	cp.w	r11,r9
80008be0:	c0 72       	brcc	80008bee <__avr32_f64_add+0x26>
80008be2:	16 97       	mov	r7,r11
80008be4:	12 9b       	mov	r11,r9
80008be6:	0e 99       	mov	r9,r7
80008be8:	14 97       	mov	r7,r10
80008bea:	10 9a       	mov	r10,r8
80008bec:	0e 98       	mov	r8,r7
80008bee:	30 0e       	mov	lr,0
80008bf0:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008bf4:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80008bf8:	b5 ab       	sbr	r11,0x14
80008bfa:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80008bfe:	c6 20       	breq	80008cc2 <__avr32_f64_add_op2_subnormal>
80008c00:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80008c04:	b5 a9       	sbr	r9,0x14
80008c06:	e0 47 07 ff 	cp.w	r7,2047
80008c0a:	c2 80       	breq	80008c5a <__avr32_f64_add_opH_nan_or_inf>
80008c0c:	0e 26       	rsub	r6,r7
80008c0e:	c1 20       	breq	80008c32 <__avr32_f64_add_shift_done>
80008c10:	e0 46 00 36 	cp.w	r6,54
80008c14:	c1 52       	brcc	80008c3e <__avr32_f64_add_res_of_done>
80008c16:	ec 05 11 20 	rsub	r5,r6,32
80008c1a:	e0 46 00 20 	cp.w	r6,32
80008c1e:	c3 52       	brcc	80008c88 <__avr32_f64_add_longshift>
80008c20:	f0 05 09 4e 	lsl	lr,r8,r5
80008c24:	f2 05 09 45 	lsl	r5,r9,r5
80008c28:	f0 06 0a 48 	lsr	r8,r8,r6
80008c2c:	f2 06 0a 49 	lsr	r9,r9,r6
80008c30:	0a 48       	or	r8,r5

80008c32 <__avr32_f64_add_shift_done>:
80008c32:	10 0a       	add	r10,r8
80008c34:	f6 09 00 4b 	adc	r11,r11,r9
80008c38:	ed bb 00 15 	bld	r11,0x15
80008c3c:	c3 40       	breq	80008ca4 <__avr32_f64_add_res_of>

80008c3e <__avr32_f64_add_res_of_done>:
80008c3e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008c42:	18 4b       	or	r11,r12

80008c44 <__avr32_f64_add_round>:
80008c44:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80008c48:	18 4e       	or	lr,r12
80008c4a:	ee 1e 80 00 	eorh	lr,0x8000
80008c4e:	f1 be 04 20 	satu	lr,0x1
80008c52:	1c 0a       	add	r10,lr
80008c54:	5c 0b       	acr	r11
80008c56:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c5a <__avr32_f64_add_opH_nan_or_inf>:
80008c5a:	b5 cb       	cbr	r11,0x14
80008c5c:	f7 ea 10 0e 	or	lr,r11,r10
80008c60:	c1 01       	brne	80008c80 <__avr32_f64_add_return_nan>
80008c62:	e0 46 07 ff 	cp.w	r6,2047
80008c66:	c0 30       	breq	80008c6c <__avr32_f64_add_opL_nan_or_inf>
80008c68:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c6c <__avr32_f64_add_opL_nan_or_inf>:
80008c6c:	b5 c9       	cbr	r9,0x14
80008c6e:	f3 e8 10 0e 	or	lr,r9,r8
80008c72:	c0 71       	brne	80008c80 <__avr32_f64_add_return_nan>
80008c74:	30 0a       	mov	r10,0
80008c76:	fc 1b 7f f0 	movh	r11,0x7ff0
80008c7a:	18 4b       	or	r11,r12
80008c7c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c80 <__avr32_f64_add_return_nan>:
80008c80:	3f fa       	mov	r10,-1
80008c82:	3f fb       	mov	r11,-1
80008c84:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c88 <__avr32_f64_add_longshift>:
80008c88:	f1 b6 04 c0 	satu	r6,0x6
80008c8c:	f0 0e 17 00 	moveq	lr,r8
80008c90:	c0 60       	breq	80008c9c <__avr32_f64_add_longshift+0x14>
80008c92:	f2 05 09 4e 	lsl	lr,r9,r5
80008c96:	58 08       	cp.w	r8,0
80008c98:	5f 18       	srne	r8
80008c9a:	10 4e       	or	lr,r8
80008c9c:	f2 06 0a 48 	lsr	r8,r9,r6
80008ca0:	30 09       	mov	r9,0
80008ca2:	cc 8b       	rjmp	80008c32 <__avr32_f64_add_shift_done>

80008ca4 <__avr32_f64_add_res_of>:
80008ca4:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008ca8:	a1 9b       	lsr	r11,0x1
80008caa:	5d 0a       	ror	r10
80008cac:	5d 0e       	ror	lr
80008cae:	2f f7       	sub	r7,-1
80008cb0:	e0 47 07 ff 	cp.w	r7,2047
80008cb4:	f9 ba 00 00 	moveq	r10,0
80008cb8:	f9 bb 00 00 	moveq	r11,0
80008cbc:	f9 be 00 00 	moveq	lr,0
80008cc0:	cb fb       	rjmp	80008c3e <__avr32_f64_add_res_of_done>

80008cc2 <__avr32_f64_add_op2_subnormal>:
80008cc2:	30 16       	mov	r6,1
80008cc4:	58 07       	cp.w	r7,0
80008cc6:	ca 01       	brne	80008c06 <__avr32_f64_add+0x3e>
80008cc8:	b5 cb       	cbr	r11,0x14
80008cca:	10 0a       	add	r10,r8
80008ccc:	f6 09 00 4b 	adc	r11,r11,r9
80008cd0:	18 4b       	or	r11,r12
80008cd2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008cd6:	d7 03       	nop

80008cd8 <__avr32_f64_to_u32>:
80008cd8:	58 0b       	cp.w	r11,0
80008cda:	5e 6d       	retmi	0

80008cdc <__avr32_f64_to_s32>:
80008cdc:	f6 0c 15 01 	lsl	r12,r11,0x1
80008ce0:	b5 9c       	lsr	r12,0x15
80008ce2:	e0 2c 03 ff 	sub	r12,1023
80008ce6:	5e 3d       	retlo	0
80008ce8:	f8 0c 11 1f 	rsub	r12,r12,31
80008cec:	16 99       	mov	r9,r11
80008cee:	ab 7b       	lsl	r11,0xb
80008cf0:	bf bb       	sbr	r11,0x1f
80008cf2:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008cf6:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008cfa:	a1 79       	lsl	r9,0x1
80008cfc:	5e 2b       	reths	r11
80008cfe:	5c 3b       	neg	r11
80008d00:	5e fb       	retal	r11

80008d02 <__avr32_f64_cmp_eq>:
80008d02:	10 3a       	cp.w	r10,r8
80008d04:	f2 0b 13 00 	cpc	r11,r9
80008d08:	c0 80       	breq	80008d18 <__avr32_f64_cmp_eq+0x16>
80008d0a:	a1 7b       	lsl	r11,0x1
80008d0c:	a1 79       	lsl	r9,0x1
80008d0e:	14 4b       	or	r11,r10
80008d10:	12 4b       	or	r11,r9
80008d12:	10 4b       	or	r11,r8
80008d14:	5e 0f       	reteq	1
80008d16:	5e fd       	retal	0
80008d18:	a1 7b       	lsl	r11,0x1
80008d1a:	fc 1c ff e0 	movh	r12,0xffe0
80008d1e:	58 0a       	cp.w	r10,0
80008d20:	f8 0b 13 00 	cpc	r11,r12
80008d24:	5e 8f       	retls	1
80008d26:	5e fd       	retal	0

80008d28 <__avr32_f64_cmp_ge>:
80008d28:	1a de       	st.w	--sp,lr
80008d2a:	1a d7       	st.w	--sp,r7
80008d2c:	a1 7b       	lsl	r11,0x1
80008d2e:	5f 3c       	srlo	r12
80008d30:	a1 79       	lsl	r9,0x1
80008d32:	5f 37       	srlo	r7
80008d34:	5c fc       	rol	r12
80008d36:	fc 1e ff e0 	movh	lr,0xffe0
80008d3a:	58 0a       	cp.w	r10,0
80008d3c:	fc 0b 13 00 	cpc	r11,lr
80008d40:	e0 8b 00 1d 	brhi	80008d7a <__avr32_f64_cmp_ge+0x52>
80008d44:	58 08       	cp.w	r8,0
80008d46:	fc 09 13 00 	cpc	r9,lr
80008d4a:	e0 8b 00 18 	brhi	80008d7a <__avr32_f64_cmp_ge+0x52>
80008d4e:	58 0b       	cp.w	r11,0
80008d50:	f5 ba 00 00 	subfeq	r10,0
80008d54:	c1 50       	breq	80008d7e <__avr32_f64_cmp_ge+0x56>
80008d56:	1b 07       	ld.w	r7,sp++
80008d58:	1b 0e       	ld.w	lr,sp++
80008d5a:	58 3c       	cp.w	r12,3
80008d5c:	c0 a0       	breq	80008d70 <__avr32_f64_cmp_ge+0x48>
80008d5e:	58 1c       	cp.w	r12,1
80008d60:	c0 33       	brcs	80008d66 <__avr32_f64_cmp_ge+0x3e>
80008d62:	5e 0f       	reteq	1
80008d64:	5e 1d       	retne	0
80008d66:	10 3a       	cp.w	r10,r8
80008d68:	f2 0b 13 00 	cpc	r11,r9
80008d6c:	5e 2f       	reths	1
80008d6e:	5e 3d       	retlo	0
80008d70:	14 38       	cp.w	r8,r10
80008d72:	f6 09 13 00 	cpc	r9,r11
80008d76:	5e 2f       	reths	1
80008d78:	5e 3d       	retlo	0
80008d7a:	1b 07       	ld.w	r7,sp++
80008d7c:	d8 0a       	popm	pc,r12=0
80008d7e:	58 17       	cp.w	r7,1
80008d80:	5f 0c       	sreq	r12
80008d82:	58 09       	cp.w	r9,0
80008d84:	f5 b8 00 00 	subfeq	r8,0
80008d88:	1b 07       	ld.w	r7,sp++
80008d8a:	1b 0e       	ld.w	lr,sp++
80008d8c:	5e 0f       	reteq	1
80008d8e:	5e fc       	retal	r12

80008d90 <__avr32_f64_cmp_lt>:
80008d90:	1a de       	st.w	--sp,lr
80008d92:	1a d7       	st.w	--sp,r7
80008d94:	a1 7b       	lsl	r11,0x1
80008d96:	5f 3c       	srlo	r12
80008d98:	a1 79       	lsl	r9,0x1
80008d9a:	5f 37       	srlo	r7
80008d9c:	5c fc       	rol	r12
80008d9e:	fc 1e ff e0 	movh	lr,0xffe0
80008da2:	58 0a       	cp.w	r10,0
80008da4:	fc 0b 13 00 	cpc	r11,lr
80008da8:	e0 8b 00 1d 	brhi	80008de2 <__avr32_f64_cmp_lt+0x52>
80008dac:	58 08       	cp.w	r8,0
80008dae:	fc 09 13 00 	cpc	r9,lr
80008db2:	e0 8b 00 18 	brhi	80008de2 <__avr32_f64_cmp_lt+0x52>
80008db6:	58 0b       	cp.w	r11,0
80008db8:	f5 ba 00 00 	subfeq	r10,0
80008dbc:	c1 50       	breq	80008de6 <__avr32_f64_cmp_lt+0x56>
80008dbe:	1b 07       	ld.w	r7,sp++
80008dc0:	1b 0e       	ld.w	lr,sp++
80008dc2:	58 3c       	cp.w	r12,3
80008dc4:	c0 a0       	breq	80008dd8 <__avr32_f64_cmp_lt+0x48>
80008dc6:	58 1c       	cp.w	r12,1
80008dc8:	c0 33       	brcs	80008dce <__avr32_f64_cmp_lt+0x3e>
80008dca:	5e 0d       	reteq	0
80008dcc:	5e 1f       	retne	1
80008dce:	10 3a       	cp.w	r10,r8
80008dd0:	f2 0b 13 00 	cpc	r11,r9
80008dd4:	5e 2d       	reths	0
80008dd6:	5e 3f       	retlo	1
80008dd8:	14 38       	cp.w	r8,r10
80008dda:	f6 09 13 00 	cpc	r9,r11
80008dde:	5e 2d       	reths	0
80008de0:	5e 3f       	retlo	1
80008de2:	1b 07       	ld.w	r7,sp++
80008de4:	d8 0a       	popm	pc,r12=0
80008de6:	58 17       	cp.w	r7,1
80008de8:	5f 1c       	srne	r12
80008dea:	58 09       	cp.w	r9,0
80008dec:	f5 b8 00 00 	subfeq	r8,0
80008df0:	1b 07       	ld.w	r7,sp++
80008df2:	1b 0e       	ld.w	lr,sp++
80008df4:	5e 0d       	reteq	0
80008df6:	5e fc       	retal	r12

80008df8 <__avr32_f64_div>:
80008df8:	eb cd 40 ff 	pushm	r0-r7,lr
80008dfc:	f7 e9 20 0e 	eor	lr,r11,r9
80008e00:	f6 07 16 14 	lsr	r7,r11,0x14
80008e04:	a9 7b       	lsl	r11,0x9
80008e06:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80008e0a:	a9 7a       	lsl	r10,0x9
80008e0c:	bd bb       	sbr	r11,0x1d
80008e0e:	e4 1b 3f ff 	andh	r11,0x3fff
80008e12:	ab d7       	cbr	r7,0xb
80008e14:	e0 80 00 cc 	breq	80008fac <__avr32_f64_div_round_subnormal+0x54>
80008e18:	e0 47 07 ff 	cp.w	r7,2047
80008e1c:	e0 84 00 b5 	brge	80008f86 <__avr32_f64_div_round_subnormal+0x2e>
80008e20:	f2 06 16 14 	lsr	r6,r9,0x14
80008e24:	a9 79       	lsl	r9,0x9
80008e26:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80008e2a:	a9 78       	lsl	r8,0x9
80008e2c:	bd b9       	sbr	r9,0x1d
80008e2e:	e4 19 3f ff 	andh	r9,0x3fff
80008e32:	ab d6       	cbr	r6,0xb
80008e34:	e0 80 00 e2 	breq	80008ff8 <__avr32_f64_div_round_subnormal+0xa0>
80008e38:	e0 46 07 ff 	cp.w	r6,2047
80008e3c:	e0 84 00 b2 	brge	80008fa0 <__avr32_f64_div_round_subnormal+0x48>
80008e40:	0c 17       	sub	r7,r6
80008e42:	fe 37 fc 01 	sub	r7,-1023
80008e46:	fc 1c 80 00 	movh	r12,0x8000
80008e4a:	f8 03 16 01 	lsr	r3,r12,0x1
80008e4e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80008e52:	5c d4       	com	r4
80008e54:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80008e58:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e5c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008e60:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e64:	ea 03 15 02 	lsl	r3,r5,0x2
80008e68:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e6c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008e70:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e74:	ea 03 15 02 	lsl	r3,r5,0x2
80008e78:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e7c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008e80:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e84:	ea 03 15 02 	lsl	r3,r5,0x2
80008e88:	e6 08 06 40 	mulu.d	r0,r3,r8
80008e8c:	e4 09 07 40 	macu.d	r0,r2,r9
80008e90:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e94:	02 04       	add	r4,r1
80008e96:	5c 05       	acr	r5
80008e98:	a3 65       	lsl	r5,0x2
80008e9a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008e9e:	a3 64       	lsl	r4,0x2
80008ea0:	5c 34       	neg	r4
80008ea2:	f8 05 01 45 	sbc	r5,r12,r5
80008ea6:	e6 04 06 40 	mulu.d	r0,r3,r4
80008eaa:	e4 05 07 40 	macu.d	r0,r2,r5
80008eae:	e6 05 06 44 	mulu.d	r4,r3,r5
80008eb2:	02 04       	add	r4,r1
80008eb4:	5c 05       	acr	r5
80008eb6:	ea 03 15 02 	lsl	r3,r5,0x2
80008eba:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008ebe:	e8 02 15 02 	lsl	r2,r4,0x2
80008ec2:	e6 08 06 40 	mulu.d	r0,r3,r8
80008ec6:	e4 09 07 40 	macu.d	r0,r2,r9
80008eca:	e6 09 06 44 	mulu.d	r4,r3,r9
80008ece:	02 04       	add	r4,r1
80008ed0:	5c 05       	acr	r5
80008ed2:	a3 65       	lsl	r5,0x2
80008ed4:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008ed8:	a3 64       	lsl	r4,0x2
80008eda:	5c 34       	neg	r4
80008edc:	f8 05 01 45 	sbc	r5,r12,r5
80008ee0:	e6 04 06 40 	mulu.d	r0,r3,r4
80008ee4:	e4 05 07 40 	macu.d	r0,r2,r5
80008ee8:	e6 05 06 44 	mulu.d	r4,r3,r5
80008eec:	02 04       	add	r4,r1
80008eee:	5c 05       	acr	r5
80008ef0:	ea 03 15 02 	lsl	r3,r5,0x2
80008ef4:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008ef8:	e8 02 15 02 	lsl	r2,r4,0x2
80008efc:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008f00:	e4 0b 07 40 	macu.d	r0,r2,r11
80008f04:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008f08:	02 02       	add	r2,r1
80008f0a:	5c 03       	acr	r3
80008f0c:	ed b3 00 1c 	bld	r3,0x1c
80008f10:	c0 90       	breq	80008f22 <__avr32_f64_div+0x12a>
80008f12:	a1 72       	lsl	r2,0x1
80008f14:	5c f3       	rol	r3
80008f16:	20 17       	sub	r7,1
80008f18:	a3 9a       	lsr	r10,0x3
80008f1a:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008f1e:	a3 9b       	lsr	r11,0x3
80008f20:	c0 58       	rjmp	80008f2a <__avr32_f64_div+0x132>
80008f22:	a5 8a       	lsr	r10,0x4
80008f24:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80008f28:	a5 8b       	lsr	r11,0x4
80008f2a:	58 07       	cp.w	r7,0
80008f2c:	e0 8a 00 8b 	brle	80009042 <__avr32_f64_div_res_subnormal>
80008f30:	e0 12 ff 00 	andl	r2,0xff00
80008f34:	e8 12 00 80 	orl	r2,0x80
80008f38:	e6 08 06 40 	mulu.d	r0,r3,r8
80008f3c:	e4 09 07 40 	macu.d	r0,r2,r9
80008f40:	e4 08 06 44 	mulu.d	r4,r2,r8
80008f44:	e6 09 06 48 	mulu.d	r8,r3,r9
80008f48:	00 05       	add	r5,r0
80008f4a:	f0 01 00 48 	adc	r8,r8,r1
80008f4e:	5c 09       	acr	r9
80008f50:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008f54:	58 04       	cp.w	r4,0
80008f56:	5c 25       	cpc	r5

80008f58 <__avr32_f64_div_round_subnormal>:
80008f58:	f4 08 13 00 	cpc	r8,r10
80008f5c:	f6 09 13 00 	cpc	r9,r11
80008f60:	5f 36       	srlo	r6
80008f62:	f8 06 17 00 	moveq	r6,r12
80008f66:	e4 0a 16 08 	lsr	r10,r2,0x8
80008f6a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80008f6e:	e6 0b 16 08 	lsr	r11,r3,0x8
80008f72:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008f76:	ed be 00 1f 	bld	lr,0x1f
80008f7a:	ef bb 00 1f 	bst	r11,0x1f
80008f7e:	0c 0a       	add	r10,r6
80008f80:	5c 0b       	acr	r11
80008f82:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008f86:	e4 1b 00 0f 	andh	r11,0xf
80008f8a:	14 4b       	or	r11,r10
80008f8c:	e0 81 00 a7 	brne	800090da <__avr32_f64_div_res_subnormal+0x98>
80008f90:	f2 06 16 14 	lsr	r6,r9,0x14
80008f94:	ab d6       	cbr	r6,0xb
80008f96:	e0 46 07 ff 	cp.w	r6,2047
80008f9a:	e0 81 00 a4 	brne	800090e2 <__avr32_f64_div_res_subnormal+0xa0>
80008f9e:	c9 e8       	rjmp	800090da <__avr32_f64_div_res_subnormal+0x98>
80008fa0:	e4 19 00 0f 	andh	r9,0xf
80008fa4:	10 49       	or	r9,r8
80008fa6:	e0 81 00 9a 	brne	800090da <__avr32_f64_div_res_subnormal+0x98>
80008faa:	c9 28       	rjmp	800090ce <__avr32_f64_div_res_subnormal+0x8c>
80008fac:	a3 7b       	lsl	r11,0x3
80008fae:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008fb2:	a3 7a       	lsl	r10,0x3
80008fb4:	f5 eb 10 04 	or	r4,r10,r11
80008fb8:	e0 80 00 a0 	breq	800090f8 <__avr32_f64_div_op1_zero>
80008fbc:	f6 04 12 00 	clz	r4,r11
80008fc0:	c1 70       	breq	80008fee <__avr32_f64_div_round_subnormal+0x96>
80008fc2:	c0 c3       	brcs	80008fda <__avr32_f64_div_round_subnormal+0x82>
80008fc4:	e8 05 11 20 	rsub	r5,r4,32
80008fc8:	f6 04 09 4b 	lsl	r11,r11,r4
80008fcc:	f4 05 0a 45 	lsr	r5,r10,r5
80008fd0:	0a 4b       	or	r11,r5
80008fd2:	f4 04 09 4a 	lsl	r10,r10,r4
80008fd6:	08 17       	sub	r7,r4
80008fd8:	c0 b8       	rjmp	80008fee <__avr32_f64_div_round_subnormal+0x96>
80008fda:	f4 04 12 00 	clz	r4,r10
80008fde:	f9 b4 03 00 	movlo	r4,0
80008fe2:	f7 b4 02 e0 	subhs	r4,-32
80008fe6:	f4 04 09 4b 	lsl	r11,r10,r4
80008fea:	30 0a       	mov	r10,0
80008fec:	08 17       	sub	r7,r4
80008fee:	a3 8a       	lsr	r10,0x2
80008ff0:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008ff4:	a3 8b       	lsr	r11,0x2
80008ff6:	c1 1b       	rjmp	80008e18 <__avr32_f64_div+0x20>
80008ff8:	a3 79       	lsl	r9,0x3
80008ffa:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008ffe:	a3 78       	lsl	r8,0x3
80009000:	f3 e8 10 04 	or	r4,r9,r8
80009004:	c6 f0       	breq	800090e2 <__avr32_f64_div_res_subnormal+0xa0>
80009006:	f2 04 12 00 	clz	r4,r9
8000900a:	c1 70       	breq	80009038 <__avr32_f64_div_round_subnormal+0xe0>
8000900c:	c0 c3       	brcs	80009024 <__avr32_f64_div_round_subnormal+0xcc>
8000900e:	e8 05 11 20 	rsub	r5,r4,32
80009012:	f2 04 09 49 	lsl	r9,r9,r4
80009016:	f0 05 0a 45 	lsr	r5,r8,r5
8000901a:	0a 49       	or	r9,r5
8000901c:	f0 04 09 48 	lsl	r8,r8,r4
80009020:	08 16       	sub	r6,r4
80009022:	c0 b8       	rjmp	80009038 <__avr32_f64_div_round_subnormal+0xe0>
80009024:	f0 04 12 00 	clz	r4,r8
80009028:	f9 b4 03 00 	movlo	r4,0
8000902c:	f7 b4 02 e0 	subhs	r4,-32
80009030:	f0 04 09 49 	lsl	r9,r8,r4
80009034:	30 08       	mov	r8,0
80009036:	08 16       	sub	r6,r4
80009038:	a3 88       	lsr	r8,0x2
8000903a:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000903e:	a3 89       	lsr	r9,0x2
80009040:	cf ca       	rjmp	80008e38 <__avr32_f64_div+0x40>

80009042 <__avr32_f64_div_res_subnormal>:
80009042:	5c 37       	neg	r7
80009044:	2f f7       	sub	r7,-1
80009046:	f1 b7 04 c0 	satu	r7,0x6
8000904a:	e0 47 00 20 	cp.w	r7,32
8000904e:	c1 54       	brge	80009078 <__avr32_f64_div_res_subnormal+0x36>
80009050:	ee 06 11 20 	rsub	r6,r7,32
80009054:	e4 07 0a 42 	lsr	r2,r2,r7
80009058:	e6 06 09 4c 	lsl	r12,r3,r6
8000905c:	18 42       	or	r2,r12
8000905e:	e6 07 0a 43 	lsr	r3,r3,r7
80009062:	f4 06 09 41 	lsl	r1,r10,r6
80009066:	f4 07 0a 4a 	lsr	r10,r10,r7
8000906a:	f6 06 09 4c 	lsl	r12,r11,r6
8000906e:	18 4a       	or	r10,r12
80009070:	f6 07 0a 4b 	lsr	r11,r11,r7
80009074:	30 00       	mov	r0,0
80009076:	c1 58       	rjmp	800090a0 <__avr32_f64_div_res_subnormal+0x5e>
80009078:	ee 06 11 20 	rsub	r6,r7,32
8000907c:	f9 b0 00 00 	moveq	r0,0
80009080:	f9 bc 00 00 	moveq	r12,0
80009084:	c0 50       	breq	8000908e <__avr32_f64_div_res_subnormal+0x4c>
80009086:	f4 06 09 40 	lsl	r0,r10,r6
8000908a:	f6 06 09 4c 	lsl	r12,r11,r6
8000908e:	e6 07 0a 42 	lsr	r2,r3,r7
80009092:	30 03       	mov	r3,0
80009094:	f4 07 0a 41 	lsr	r1,r10,r7
80009098:	18 41       	or	r1,r12
8000909a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000909e:	30 0b       	mov	r11,0
800090a0:	e0 12 ff 00 	andl	r2,0xff00
800090a4:	e8 12 00 80 	orl	r2,0x80
800090a8:	e6 08 06 46 	mulu.d	r6,r3,r8
800090ac:	e4 09 07 46 	macu.d	r6,r2,r9
800090b0:	e4 08 06 44 	mulu.d	r4,r2,r8
800090b4:	e6 09 06 48 	mulu.d	r8,r3,r9
800090b8:	0c 05       	add	r5,r6
800090ba:	f0 07 00 48 	adc	r8,r8,r7
800090be:	5c 09       	acr	r9
800090c0:	30 07       	mov	r7,0
800090c2:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800090c6:	00 34       	cp.w	r4,r0
800090c8:	e2 05 13 00 	cpc	r5,r1
800090cc:	c4 6b       	rjmp	80008f58 <__avr32_f64_div_round_subnormal>
800090ce:	1c 9b       	mov	r11,lr
800090d0:	e6 1b 80 00 	andh	r11,0x8000,COH
800090d4:	30 0a       	mov	r10,0
800090d6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800090da:	3f fb       	mov	r11,-1
800090dc:	30 0a       	mov	r10,0
800090de:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800090e2:	f5 eb 10 04 	or	r4,r10,r11
800090e6:	c0 90       	breq	800090f8 <__avr32_f64_div_op1_zero>
800090e8:	1c 9b       	mov	r11,lr
800090ea:	e6 1b 80 00 	andh	r11,0x8000,COH
800090ee:	ea 1b 7f f0 	orh	r11,0x7ff0
800090f2:	30 0a       	mov	r10,0
800090f4:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

800090f8 <__avr32_f64_div_op1_zero>:
800090f8:	f1 e9 10 15 	or	r5,r8,r9<<0x1
800090fc:	ce f0       	breq	800090da <__avr32_f64_div_res_subnormal+0x98>
800090fe:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009102:	e0 44 07 ff 	cp.w	r4,2047
80009106:	ce 41       	brne	800090ce <__avr32_f64_div_res_subnormal+0x8c>
80009108:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000910c:	ce 10       	breq	800090ce <__avr32_f64_div_res_subnormal+0x8c>
8000910e:	ce 6b       	rjmp	800090da <__avr32_f64_div_res_subnormal+0x98>

80009110 <__avr32_umod64>:
80009110:	d4 31       	pushm	r0-r7,lr
80009112:	1a 97       	mov	r7,sp
80009114:	20 3d       	sub	sp,12
80009116:	10 9c       	mov	r12,r8
80009118:	12 95       	mov	r5,r9
8000911a:	14 9e       	mov	lr,r10
8000911c:	16 91       	mov	r1,r11
8000911e:	16 96       	mov	r6,r11
80009120:	58 09       	cp.w	r9,0
80009122:	e0 81 00 81 	brne	80009224 <__avr32_umod64+0x114>
80009126:	16 38       	cp.w	r8,r11
80009128:	e0 88 00 12 	brls	8000914c <__avr32_umod64+0x3c>
8000912c:	f0 08 12 00 	clz	r8,r8
80009130:	c4 e0       	breq	800091cc <__avr32_umod64+0xbc>
80009132:	f6 08 09 46 	lsl	r6,r11,r8
80009136:	f8 08 09 4c 	lsl	r12,r12,r8
8000913a:	f0 0b 11 20 	rsub	r11,r8,32
8000913e:	f4 08 09 4e 	lsl	lr,r10,r8
80009142:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009146:	f7 e6 10 06 	or	r6,r11,r6
8000914a:	c4 18       	rjmp	800091cc <__avr32_umod64+0xbc>
8000914c:	58 08       	cp.w	r8,0
8000914e:	c0 51       	brne	80009158 <__avr32_umod64+0x48>
80009150:	30 19       	mov	r9,1
80009152:	f2 08 0d 08 	divu	r8,r9,r8
80009156:	10 9c       	mov	r12,r8
80009158:	f8 08 12 00 	clz	r8,r12
8000915c:	c0 31       	brne	80009162 <__avr32_umod64+0x52>
8000915e:	18 16       	sub	r6,r12
80009160:	c3 68       	rjmp	800091cc <__avr32_umod64+0xbc>
80009162:	f0 03 11 20 	rsub	r3,r8,32
80009166:	f4 03 0a 4b 	lsr	r11,r10,r3
8000916a:	f8 08 09 4c 	lsl	r12,r12,r8
8000916e:	ec 08 09 49 	lsl	r9,r6,r8
80009172:	ec 03 0a 43 	lsr	r3,r6,r3
80009176:	f7 e9 10 09 	or	r9,r11,r9
8000917a:	f8 05 16 10 	lsr	r5,r12,0x10
8000917e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009182:	e6 05 0d 02 	divu	r2,r3,r5
80009186:	f2 0e 16 10 	lsr	lr,r9,0x10
8000918a:	ec 02 02 4b 	mul	r11,r6,r2
8000918e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009192:	16 3e       	cp.w	lr,r11
80009194:	c0 72       	brcc	800091a2 <__avr32_umod64+0x92>
80009196:	18 0e       	add	lr,r12
80009198:	18 3e       	cp.w	lr,r12
8000919a:	c0 43       	brcs	800091a2 <__avr32_umod64+0x92>
8000919c:	16 3e       	cp.w	lr,r11
8000919e:	fd dc e3 0e 	addcs	lr,lr,r12
800091a2:	fc 0b 01 03 	sub	r3,lr,r11
800091a6:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
800091aa:	e6 05 0d 02 	divu	r2,r3,r5
800091ae:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800091b2:	a5 36       	mul	r6,r2
800091b4:	0c 39       	cp.w	r9,r6
800091b6:	c0 72       	brcc	800091c4 <__avr32_umod64+0xb4>
800091b8:	18 09       	add	r9,r12
800091ba:	18 39       	cp.w	r9,r12
800091bc:	c0 43       	brcs	800091c4 <__avr32_umod64+0xb4>
800091be:	0c 39       	cp.w	r9,r6
800091c0:	f3 dc e3 09 	addcs	r9,r9,r12
800091c4:	f2 06 01 06 	sub	r6,r9,r6
800091c8:	f4 08 09 4e 	lsl	lr,r10,r8
800091cc:	f8 0a 16 10 	lsr	r10,r12,0x10
800091d0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800091d4:	ec 0a 0d 02 	divu	r2,r6,r10
800091d8:	fc 09 16 10 	lsr	r9,lr,0x10
800091dc:	ea 02 02 4b 	mul	r11,r5,r2
800091e0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800091e4:	16 39       	cp.w	r9,r11
800091e6:	c0 72       	brcc	800091f4 <__avr32_umod64+0xe4>
800091e8:	18 09       	add	r9,r12
800091ea:	18 39       	cp.w	r9,r12
800091ec:	c0 43       	brcs	800091f4 <__avr32_umod64+0xe4>
800091ee:	16 39       	cp.w	r9,r11
800091f0:	f3 dc e3 09 	addcs	r9,r9,r12
800091f4:	f2 0b 01 0b 	sub	r11,r9,r11
800091f8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800091fc:	f6 0a 0d 0a 	divu	r10,r11,r10
80009200:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009204:	ea 0a 02 4a 	mul	r10,r5,r10
80009208:	14 3e       	cp.w	lr,r10
8000920a:	c0 72       	brcc	80009218 <__avr32_umod64+0x108>
8000920c:	18 0e       	add	lr,r12
8000920e:	18 3e       	cp.w	lr,r12
80009210:	c0 43       	brcs	80009218 <__avr32_umod64+0x108>
80009212:	14 3e       	cp.w	lr,r10
80009214:	fd dc e3 0e 	addcs	lr,lr,r12
80009218:	fc 0a 01 0a 	sub	r10,lr,r10
8000921c:	30 0b       	mov	r11,0
8000921e:	f4 08 0a 4a 	lsr	r10,r10,r8
80009222:	c7 b8       	rjmp	80009318 <__avr32_umod64+0x208>
80009224:	16 39       	cp.w	r9,r11
80009226:	e0 8b 00 79 	brhi	80009318 <__avr32_umod64+0x208>
8000922a:	f2 09 12 00 	clz	r9,r9
8000922e:	c1 21       	brne	80009252 <__avr32_umod64+0x142>
80009230:	10 3a       	cp.w	r10,r8
80009232:	5f 2b       	srhs	r11
80009234:	0a 31       	cp.w	r1,r5
80009236:	5f ba       	srhi	r10
80009238:	f7 ea 10 0a 	or	r10,r11,r10
8000923c:	f2 0a 18 00 	cp.b	r10,r9
80009240:	c0 60       	breq	8000924c <__avr32_umod64+0x13c>
80009242:	fc 08 01 0c 	sub	r12,lr,r8
80009246:	e2 05 01 46 	sbc	r6,r1,r5
8000924a:	18 9e       	mov	lr,r12
8000924c:	0c 9b       	mov	r11,r6
8000924e:	1c 9a       	mov	r10,lr
80009250:	c6 48       	rjmp	80009318 <__avr32_umod64+0x208>
80009252:	ea 09 09 4c 	lsl	r12,r5,r9
80009256:	f2 06 11 20 	rsub	r6,r9,32
8000925a:	f6 09 09 4b 	lsl	r11,r11,r9
8000925e:	f0 09 09 42 	lsl	r2,r8,r9
80009262:	ef 46 ff f4 	st.w	r7[-12],r6
80009266:	f0 06 0a 48 	lsr	r8,r8,r6
8000926a:	18 48       	or	r8,r12
8000926c:	e2 06 0a 4c 	lsr	r12,r1,r6
80009270:	f4 09 09 43 	lsl	r3,r10,r9
80009274:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009278:	f4 06 0a 4a 	lsr	r10,r10,r6
8000927c:	16 4a       	or	r10,r11
8000927e:	f0 0b 16 10 	lsr	r11,r8,0x10
80009282:	f8 0b 0d 04 	divu	r4,r12,r11
80009286:	f4 0c 16 10 	lsr	r12,r10,0x10
8000928a:	08 91       	mov	r1,r4
8000928c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009290:	e8 0e 02 46 	mul	r6,r4,lr
80009294:	0c 3c       	cp.w	r12,r6
80009296:	c0 a2       	brcc	800092aa <__avr32_umod64+0x19a>
80009298:	20 11       	sub	r1,1
8000929a:	10 0c       	add	r12,r8
8000929c:	10 3c       	cp.w	r12,r8
8000929e:	c0 63       	brcs	800092aa <__avr32_umod64+0x19a>
800092a0:	0c 3c       	cp.w	r12,r6
800092a2:	f7 b1 03 01 	sublo	r1,1
800092a6:	f9 d8 e3 0c 	addcs	r12,r12,r8
800092aa:	0c 1c       	sub	r12,r6
800092ac:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
800092b0:	f8 0b 0d 04 	divu	r4,r12,r11
800092b4:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
800092b8:	08 96       	mov	r6,r4
800092ba:	e8 0e 02 4e 	mul	lr,r4,lr
800092be:	1c 3b       	cp.w	r11,lr
800092c0:	c0 a2       	brcc	800092d4 <__avr32_umod64+0x1c4>
800092c2:	20 16       	sub	r6,1
800092c4:	10 0b       	add	r11,r8
800092c6:	10 3b       	cp.w	r11,r8
800092c8:	c0 63       	brcs	800092d4 <__avr32_umod64+0x1c4>
800092ca:	1c 3b       	cp.w	r11,lr
800092cc:	f7 b6 03 01 	sublo	r6,1
800092d0:	f7 d8 e3 0b 	addcs	r11,r11,r8
800092d4:	ed e1 11 01 	or	r1,r6,r1<<0x10
800092d8:	1c 1b       	sub	r11,lr
800092da:	e2 02 06 40 	mulu.d	r0,r1,r2
800092de:	00 9e       	mov	lr,r0
800092e0:	02 9c       	mov	r12,r1
800092e2:	16 3c       	cp.w	r12,r11
800092e4:	e0 8b 00 08 	brhi	800092f4 <__avr32_umod64+0x1e4>
800092e8:	5f 06       	sreq	r6
800092ea:	06 30       	cp.w	r0,r3
800092ec:	5f ba       	srhi	r10
800092ee:	ed ea 00 0a 	and	r10,r6,r10
800092f2:	c0 60       	breq	800092fe <__avr32_umod64+0x1ee>
800092f4:	fc 02 01 04 	sub	r4,lr,r2
800092f8:	f8 08 01 4c 	sbc	r12,r12,r8
800092fc:	08 9e       	mov	lr,r4
800092fe:	e6 0e 01 0a 	sub	r10,r3,lr
80009302:	f6 0c 01 4c 	sbc	r12,r11,r12
80009306:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000930a:	f8 09 0a 4b 	lsr	r11,r12,r9
8000930e:	f4 09 0a 4a 	lsr	r10,r10,r9
80009312:	f8 01 09 4c 	lsl	r12,r12,r1
80009316:	18 4a       	or	r10,r12
80009318:	2f dd       	sub	sp,-12
8000931a:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009400:	c0 08       	rjmp	80009400 <_evba>
	...

80009404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009404:	c0 08       	rjmp	80009404 <_handle_TLB_Multiple_Hit>
	...

80009408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009408:	c0 08       	rjmp	80009408 <_handle_Bus_Error_Data_Fetch>
	...

8000940c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000940c:	c0 08       	rjmp	8000940c <_handle_Bus_Error_Instruction_Fetch>
	...

80009410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009410:	c0 08       	rjmp	80009410 <_handle_NMI>
	...

80009414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009414:	c0 08       	rjmp	80009414 <_handle_Instruction_Address>
	...

80009418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009418:	c0 08       	rjmp	80009418 <_handle_ITLB_Protection>
	...

8000941c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000941c:	c0 08       	rjmp	8000941c <_handle_Breakpoint>
	...

80009420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009420:	c0 08       	rjmp	80009420 <_handle_Illegal_Opcode>
	...

80009424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009424:	c0 08       	rjmp	80009424 <_handle_Unimplemented_Instruction>
	...

80009428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009428:	c0 08       	rjmp	80009428 <_handle_Privilege_Violation>
	...

8000942c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000942c:	c0 08       	rjmp	8000942c <_handle_Floating_Point>
	...

80009430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009430:	c0 08       	rjmp	80009430 <_handle_Coprocessor_Absent>
	...

80009434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009434:	c0 08       	rjmp	80009434 <_handle_Data_Address_Read>
	...

80009438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009438:	c0 08       	rjmp	80009438 <_handle_Data_Address_Write>
	...

8000943c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000943c:	c0 08       	rjmp	8000943c <_handle_DTLB_Protection_Read>
	...

80009440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009440:	c0 08       	rjmp	80009440 <_handle_DTLB_Protection_Write>
	...

80009444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009444:	c0 08       	rjmp	80009444 <_handle_DTLB_Modified>
	...

80009450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009450:	c0 08       	rjmp	80009450 <_handle_ITLB_Miss>
	...

80009460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009460:	c0 08       	rjmp	80009460 <_handle_DTLB_Miss_Read>
	...

80009470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009470:	c0 08       	rjmp	80009470 <_handle_DTLB_Miss_Write>
	...

80009500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009500:	c0 08       	rjmp	80009500 <_handle_Supervisor_Call>
80009502:	d7 03       	nop

80009504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009504:	30 0c       	mov	r12,0
80009506:	fe b0 c9 3f 	rcall	80002784 <_get_interrupt_handler>
8000950a:	58 0c       	cp.w	r12,0
8000950c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009510:	d6 03       	rete

80009512 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009512:	30 1c       	mov	r12,1
80009514:	fe b0 c9 38 	rcall	80002784 <_get_interrupt_handler>
80009518:	58 0c       	cp.w	r12,0
8000951a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000951e:	d6 03       	rete

80009520 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009520:	30 2c       	mov	r12,2
80009522:	fe b0 c9 31 	rcall	80002784 <_get_interrupt_handler>
80009526:	58 0c       	cp.w	r12,0
80009528:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000952c:	d6 03       	rete

8000952e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000952e:	30 3c       	mov	r12,3
80009530:	fe b0 c9 2a 	rcall	80002784 <_get_interrupt_handler>
80009534:	58 0c       	cp.w	r12,0
80009536:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000953a:	d6 03       	rete
8000953c:	d7 03       	nop
8000953e:	d7 03       	nop
80009540:	d7 03       	nop
80009542:	d7 03       	nop
80009544:	d7 03       	nop
80009546:	d7 03       	nop
80009548:	d7 03       	nop
8000954a:	d7 03       	nop
8000954c:	d7 03       	nop
8000954e:	d7 03       	nop
80009550:	d7 03       	nop
80009552:	d7 03       	nop
80009554:	d7 03       	nop
80009556:	d7 03       	nop
80009558:	d7 03       	nop
8000955a:	d7 03       	nop
8000955c:	d7 03       	nop
8000955e:	d7 03       	nop
80009560:	d7 03       	nop
80009562:	d7 03       	nop
80009564:	d7 03       	nop
80009566:	d7 03       	nop
80009568:	d7 03       	nop
8000956a:	d7 03       	nop
8000956c:	d7 03       	nop
8000956e:	d7 03       	nop
80009570:	d7 03       	nop
80009572:	d7 03       	nop
80009574:	d7 03       	nop
80009576:	d7 03       	nop
80009578:	d7 03       	nop
8000957a:	d7 03       	nop
8000957c:	d7 03       	nop
8000957e:	d7 03       	nop
80009580:	d7 03       	nop
80009582:	d7 03       	nop
80009584:	d7 03       	nop
80009586:	d7 03       	nop
80009588:	d7 03       	nop
8000958a:	d7 03       	nop
8000958c:	d7 03       	nop
8000958e:	d7 03       	nop
80009590:	d7 03       	nop
80009592:	d7 03       	nop
80009594:	d7 03       	nop
80009596:	d7 03       	nop
80009598:	d7 03       	nop
8000959a:	d7 03       	nop
8000959c:	d7 03       	nop
8000959e:	d7 03       	nop
800095a0:	d7 03       	nop
800095a2:	d7 03       	nop
800095a4:	d7 03       	nop
800095a6:	d7 03       	nop
800095a8:	d7 03       	nop
800095aa:	d7 03       	nop
800095ac:	d7 03       	nop
800095ae:	d7 03       	nop
800095b0:	d7 03       	nop
800095b2:	d7 03       	nop
800095b4:	d7 03       	nop
800095b6:	d7 03       	nop
800095b8:	d7 03       	nop
800095ba:	d7 03       	nop
800095bc:	d7 03       	nop
800095be:	d7 03       	nop
800095c0:	d7 03       	nop
800095c2:	d7 03       	nop
800095c4:	d7 03       	nop
800095c6:	d7 03       	nop
800095c8:	d7 03       	nop
800095ca:	d7 03       	nop
800095cc:	d7 03       	nop
800095ce:	d7 03       	nop
800095d0:	d7 03       	nop
800095d2:	d7 03       	nop
800095d4:	d7 03       	nop
800095d6:	d7 03       	nop
800095d8:	d7 03       	nop
800095da:	d7 03       	nop
800095dc:	d7 03       	nop
800095de:	d7 03       	nop
800095e0:	d7 03       	nop
800095e2:	d7 03       	nop
800095e4:	d7 03       	nop
800095e6:	d7 03       	nop
800095e8:	d7 03       	nop
800095ea:	d7 03       	nop
800095ec:	d7 03       	nop
800095ee:	d7 03       	nop
800095f0:	d7 03       	nop
800095f2:	d7 03       	nop
800095f4:	d7 03       	nop
800095f6:	d7 03       	nop
800095f8:	d7 03       	nop
800095fa:	d7 03       	nop
800095fc:	d7 03       	nop
800095fe:	d7 03       	nop
