INFO: [VRFC 10-163] Analyzing VHDL file "/home/davide/git/Progetto-reti-logiche-2022/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF_D'
INFO: [VRFC 10-3107] analyzing entity 'FF_D_0'
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-3107] analyzing entity 'string_manager'
INFO: [VRFC 10-3107] analyzing entity 'convolutional_encoder'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/davide/git/Progetto-reti-logiche-2022/docs/Test Bench  Progetto/cartella_1/tb_tre_bis.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
