
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/29-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANSTEPS_VENTAJA_e7.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANSTEPS_VENTAJA_e7.v' to AST representation.
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_VENTAJA_e5.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_VENTAJA_e5.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_e9_1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_VENTAJA_e4.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_VENTAJA_e4.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e8'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e9.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e9'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10_1'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e6.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e6.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e6'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e8'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/Sarsa_Ruido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/Sarsa_Ruido_e9.v' to AST representation.
Storing AST representation for module `$abstract\Sarsa_Ruido_e9'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanStepsNada_e8_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanStepsNada_e8_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsanStepsNada_e8_1'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanstepsNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanstepsNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsanstepsNada_e8'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2468.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2468.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2468'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2470.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2470.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2470'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2471.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2471.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2471'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2475.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2475.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2475'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2479.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2479.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2479'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2485.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2485.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2485'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2493'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2496.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2496.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2496'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e24963.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e24963.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e24963'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2497.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2497.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2497'.
Successfully finished Verilog frontend.

39. Executing HIERARCHY pass (managing design hierarchy).

40. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_2bits_2op_e2493'.
Generating RTLIL representation for module `\mult8_2bits_2op_e2493'.

40.1. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493

40.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.

40.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.

40.4. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Used module:     \mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9

40.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SARSA_RUIDO_e9_1'.
Generating RTLIL representation for module `\SARSA_RUIDO_e9_1'.

40.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNStepsRuido_e9'.
Generating RTLIL representation for module `\SarsaNStepsRuido_e9'.

40.7. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Used module:         \SARSA_RUIDO_e9_1
Used module:         \SarsaNStepsRuido_e9
Used module:     \mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9

40.8. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Used module:         \SARSA_RUIDO_e9_1
Used module:         \SarsaNStepsRuido_e9
Used module:     \mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Removing unused module `$abstract\mult8_2bits_2op_e2497'.
Removing unused module `$abstract\mult8_2bits_2op_e24963'.
Removing unused module `$abstract\mult8_2bits_2op_e2496'.
Removing unused module `$abstract\mult8_2bits_2op_e2493'.
Removing unused module `$abstract\mult8_2bits_2op_e2485'.
Removing unused module `$abstract\mult8_2bits_2op_e2479'.
Removing unused module `$abstract\mult8_2bits_2op_e2475'.
Removing unused module `$abstract\mult8_2bits_2op_e2471'.
Removing unused module `$abstract\mult8_2bits_2op_e2470'.
Removing unused module `$abstract\mult8_2bits_2op_e2468'.
Removing unused module `$abstract\mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\SarsanstepsNada_e8'.
Removing unused module `$abstract\SarsanStepsNada_e8_1'.
Removing unused module `$abstract\Sarsa_Ruido_e9'.
Removing unused module `$abstract\SarsaNada_e8'.
Removing unused module `$abstract\SarsaNada_e6'.
Removing unused module `$abstract\SarsaNada_e10_1'.
Removing unused module `$abstract\SarsaNada_e10'.
Removing unused module `$abstract\SarsaNStepsRuido_e9'.
Removing unused module `$abstract\SARSA_WInd_e9'.
Removing unused module `$abstract\SARSA_WInd_e8'.
Removing unused module `$abstract\SARSA_VENTAJA_e4'.
Removing unused module `$abstract\SARSA_RUIDO_e9_1'.
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Removed 37 unused modules.
Renaming module mult8_2bits_2op_e2493 to mult8_2bits_2op_e2493.

41. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/29-yosys-synthesis/hierarchy.dot'.
Dumping module mult8_2bits_2op_e2493 to page 1.

42. Executing TRIBUF pass.

43. Executing HIERARCHY pass (managing design hierarchy).

43.1. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Used module:         \SARSA_RUIDO_e9_1
Used module:         \SarsaNStepsRuido_e9
Used module:     \mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9

43.2. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Used module:         \SARSA_RUIDO_e9_1
Used module:         \SarsaNStepsRuido_e9
Used module:     \mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9
Removed 0 unused modules.

44. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

45. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:18$35 in module SarsaNStepsRuido_e9.
Marked 1 switch rules as full_case in process $proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:20$27 in module SARSA_RUIDO_e9_1.
Removed a total of 0 dead cases.

46. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

47. Executing PROC_INIT pass (extract init attributes).

48. Executing PROC_ARST pass (detect async resets in processes).

49. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

50. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SarsaNStepsRuido_e9.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:18$35'.
     1/1: $1\corrected[3:0]
Creating decoders for process `\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:20$27'.
     1/1: $1\corrected[3:0]

51. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SarsaNStepsRuido_e9.\corrected' from process `\SarsaNStepsRuido_e9.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:18$35'.
No latch inferred for signal `\SARSA_RUIDO_e9_1.\corrected' from process `\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:20$27'.

52. Executing PROC_DFF pass (convert process syncs to FFs).

53. Executing PROC_MEMWR pass (convert process memory writes to cells).

54. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\SarsaNStepsRuido_e9.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:18$35'.
Removing empty process `SarsaNStepsRuido_e9.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:18$35'.
Found and cleaned up 1 empty switch in `\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:20$27'.
Removing empty process `SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:20$27'.
Cleaned up 2 empty switches.

55. Executing CHECK pass (checking for obvious problems).
Checking module mult8_2bits_2op_e2493...
Checking module mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9...
Checking module mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9...
Checking module SarsaNStepsRuido_e9...
Checking module SARSA_RUIDO_e9_1...
Found and reported 0 problems.

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.
<suppressed ~3 debug messages>
Optimizing module mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.
<suppressed ~3 debug messages>
Optimizing module mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.
<suppressed ~3 debug messages>
Optimizing module SarsaNStepsRuido_e9.
<suppressed ~3 debug messages>
Optimizing module SARSA_RUIDO_e9_1.
<suppressed ~3 debug messages>

57. Executing FLATTEN pass (flatten design).
Deleting now unused module mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.
Deleting now unused module mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.
Deleting now unused module SarsaNStepsRuido_e9.
Deleting now unused module SARSA_RUIDO_e9_1.
<suppressed ~12 debug messages>

58. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 0 unused cells and 180 unused wires.
<suppressed ~1 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
    New ctrl vector for $pmux cell $flatten\mul_hh.\mul_hl.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$57
    New ctrl vector for $pmux cell $flatten\mul_hh.\mul_lh.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$59
    New ctrl vector for $pmux cell $flatten\mul_hl.\mul_hl.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$61
    New ctrl vector for $pmux cell $flatten\mul_hl.\mul_lh.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$63
    New ctrl vector for $pmux cell $flatten\mul_lh.\mul_hl.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$65
    New ctrl vector for $pmux cell $flatten\mul_lh.\mul_ll.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$67
    New ctrl vector for $pmux cell $flatten\mul_ll.\mul_hl.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$69
    New ctrl vector for $pmux cell $flatten\mul_ll.\mul_ll.$procmux$37: $auto$opt_reduce.cc:134:opt_pmux$71
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 8 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

68. Rerunning OPT passes. (Maybe there is more to do…)

69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 0 changes.

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

74. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

75. Executing FSM pass (extract and optimize FSM).

75.1. Executing FSM_DETECT pass (finding FSMs in design).

75.2. Executing FSM_EXTRACT pass (extracting FSM from design).

75.3. Executing FSM_OPT pass (simple optimizations of FSMs).

75.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

75.5. Executing FSM_OPT pass (simple optimizations of FSMs).

75.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

75.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

75.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 0 changes.

80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

81. Executing OPT_DFF pass (perform DFF optimizations).

82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

83. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

84. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 16) from port B of cell mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$2 ($add).
Removed top 3 bits (of 16) from port Y of cell mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$2 ($add).
Removed top 3 bits (of 16) from port A of cell mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$4 ($add).
Removed top 4 bits (of 16) from port B of cell mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$4 ($add).
Removed top 2 bits (of 16) from port Y of cell mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$4 ($add).
Removed top 2 bits (of 16) from port A of cell mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$6 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_hl.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_ll.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$16 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_2op_e2493.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_hl.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_ll.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$16 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_2op_e2493.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_hl.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_lh.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$10 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_2op_e2493.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_hl.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_lh.$procmux$38_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
Removed top 1 bits (of 4) from port A of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 2 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
Removed top 3 bits (of 4) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$10 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_2op_e2493.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_2op_e2493.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8 ($add).
Removed top 3 bits (of 16) from wire mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$2_Y.
Removed top 2 bits (of 16) from wire mult8_2bits_2op_e2493.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$4_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_2op_e2493.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_2op_e2493.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_2op_e2493.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_2op_e2493.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14_Y.

85. Executing PEEPOPT pass (run peephole optimizers).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

87. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult8_2bits_2op_e2493:
  creating $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$2 ($add).
  creating $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$4 ($add).
  creating $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$6 ($add).
  creating $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$10 ($add).
  creating $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$12 ($add).
  creating $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8 ($add).
  creating $macc model for $flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$10 ($add).
  creating $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$12 ($add).
  creating $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8 ($add).
  creating $macc model for $flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14 ($add).
  creating $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$16 ($add).
  creating $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$18 ($add).
  creating $macc model for $flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14 ($add).
  creating $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$16 ($add).
  creating $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$18 ($add).
  creating $macc model for $flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  creating $macc model for $flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 ($add).
  creating $macc model for $flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26 ($add).
  creating $macc model for $flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31 ($add).
  creating $macc model for $flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34 ($add).
  merging $macc model for $flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$16 into $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$18.
  merging $macc model for $flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$16 into $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$18.
  merging $macc model for $flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$10 into $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$12.
  merging $macc model for $flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$24 into $flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  merging $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$10 into $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$12.
  merging $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$4 into $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$6.
  merging $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$2 into $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$6.
  creating $alu model for $macc $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14.
  creating $alu model for $macc $flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14.
  creating $alu model for $macc $flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8.
  creating $alu model for $macc $flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $alu model for $macc $flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8.
  creating $alu model for $macc $flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26.
  creating $alu model for $macc $flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31.
  creating $alu model for $macc $flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34.
  creating $macc cell for $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$78
  creating $macc cell for $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$18: $auto$alumacc.cc:365:replace_macc$79
  creating $macc cell for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v:11$6: $auto$alumacc.cc:365:replace_macc$80
  creating $macc cell for $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$81
  creating $macc cell for $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$18: $auto$alumacc.cc:365:replace_macc$82
  creating $alu cell for $flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$83
  creating $alu cell for $flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$86
  creating $alu cell for $flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$89
  creating $alu cell for $flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:485:replace_alu$92
  creating $alu cell for $flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$95
  creating $alu cell for $flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$98
  creating $alu cell for $flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$101
  creating $alu cell for $flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$104
  creating $alu cell for $flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$107
  creating $alu cell for $flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$110
  creating $alu cell for $flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$113
  creating $alu cell for $flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$116
  creating $alu cell for $flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$119
  creating $alu cell for $flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:485:replace_alu$122
  creating $alu cell for $flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$125
  creating $alu cell for $flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$128
  creating $alu cell for $flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$131
  creating $alu cell for $flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$134
  creating $alu cell for $flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$137
  creating $alu cell for $flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$140
  creating $alu cell for $flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$143
  creating $alu cell for $flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$146
  creating $alu cell for $flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14: $auto$alumacc.cc:485:replace_alu$149
  creating $alu cell for $flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$152
  creating $alu cell for $flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v:19$26: $auto$alumacc.cc:485:replace_alu$155
  creating $alu cell for $flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:15$31: $auto$alumacc.cc:485:replace_alu$158
  creating $alu cell for $flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v:17$34: $auto$alumacc.cc:485:replace_alu$161
  creating $alu cell for $flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v:11$14: $auto$alumacc.cc:485:replace_alu$164
  created 28 $alu and 5 $macc cells.

88. Executing SHARE pass (SAT-based resource sharing).

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 0 changes.

93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

94. Executing OPT_DFF pass (perform DFF optimizations).

95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 14 unused cells and 14 unused wires.
<suppressed ~15 debug messages>

96. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

97. Rerunning OPT passes. (Maybe there is more to do…)

98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 0 changes.

100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

101. Executing OPT_DFF pass (perform DFF optimizations).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

104. Executing MEMORY pass.

104.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

104.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

104.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

104.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

104.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

104.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

104.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

104.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

104.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

104.10. Executing MEMORY_COLLECT pass (generating $mem cells).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

106. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.
<suppressed ~52 debug messages>

107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

108. Executing OPT_DFF pass (perform DFF optimizations).

109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

110. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

111. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
    Consolidated identical input bits for $mux cell $flatten\mul_hh.\mul_hl.$procmux$37:
      Old ports: A={ \mul_hh.mul_hl.rawP [3:2] \mul_hh.mul_hl.columna2 [0] 1'0 }, B=4'0000, Y=\mul_hh.mul_hl.P
      New ports: A={ \mul_hh.mul_hl.rawP [3:2] \mul_hh.mul_hl.columna2 [0] }, B=3'000, Y=\mul_hh.mul_hl.P [3:1]
      New connections: \mul_hh.mul_hl.P [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_hh.\mul_lh.$procmux$37:
      Old ports: A={ \mul_hh.mul_lh.rawP [3:2] \mul_hh.mul_lh.columna2 [0] 1'0 }, B=4'0000, Y=\mul_hh.mul_lh.P
      New ports: A={ \mul_hh.mul_lh.rawP [3:2] \mul_hh.mul_lh.columna2 [0] }, B=3'000, Y=\mul_hh.mul_lh.P [3:1]
      New connections: \mul_hh.mul_lh.P [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_hl.\mul_hl.$procmux$37:
      Old ports: A={ \mul_hl.mul_hl.rawP [3:2] \mul_hl.mul_hl.columna2 [0] 1'0 }, B=4'0000, Y=\mul_hl.mul_hl.P
      New ports: A={ \mul_hl.mul_hl.rawP [3:2] \mul_hl.mul_hl.columna2 [0] }, B=3'000, Y=\mul_hl.mul_hl.P [3:1]
      New connections: \mul_hl.mul_hl.P [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_hl.\mul_lh.$procmux$37:
      Old ports: A={ \mul_hl.mul_lh.rawP [3:2] \mul_hl.mul_lh.columna2 [0] 1'0 }, B=4'0000, Y=\mul_hl.mul_lh.P
      New ports: A={ \mul_hl.mul_lh.rawP [3:2] \mul_hl.mul_lh.columna2 [0] }, B=3'000, Y=\mul_hl.mul_lh.P [3:1]
      New connections: \mul_hl.mul_lh.P [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_lh.\mul_hl.$procmux$37:
      Old ports: A={ \mul_lh.mul_hl.rawP [3:2] \mul_lh.mul_hl.columna2 [0] 1'0 }, B=4'0000, Y=\mul_lh.mul_hl.P
      New ports: A={ \mul_lh.mul_hl.rawP [3:2] \mul_lh.mul_hl.columna2 [0] }, B=3'000, Y=\mul_lh.mul_hl.P [3:1]
      New connections: \mul_lh.mul_hl.P [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_lh.\mul_ll.$procmux$37:
      Old ports: A={ \mul_lh.mul_ll.rawP [3:2] \mul_lh.mul_ll.columna2 [0] 1'0 }, B=4'0000, Y=\mul_lh.p_ll
      New ports: A={ \mul_lh.mul_ll.rawP [3:2] \mul_lh.mul_ll.columna2 [0] }, B=3'000, Y=\mul_lh.p_ll [3:1]
      New connections: \mul_lh.p_ll [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_ll.\mul_hl.$procmux$37:
      Old ports: A={ \mul_ll.mul_hl.rawP [3:2] \mul_ll.mul_hl.columna2 [0] 1'0 }, B=4'0000, Y=\mul_ll.mul_hl.P
      New ports: A={ \mul_ll.mul_hl.rawP [3:2] \mul_ll.mul_hl.columna2 [0] }, B=3'000, Y=\mul_ll.mul_hl.P [3:1]
      New connections: \mul_ll.mul_hl.P [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mul_ll.\mul_ll.$procmux$37:
      Old ports: A={ \mul_ll.mul_ll.rawP [3:2] \mul_ll.mul_ll.columna2 [0] 1'0 }, B=4'0000, Y=\mul_ll.p_ll
      New ports: A={ \mul_ll.mul_ll.rawP [3:2] \mul_ll.mul_ll.columna2 [0] }, B=3'000, Y=\mul_ll.p_ll [3:1]
      New connections: \mul_ll.p_ll [0] = 1'0
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 8 changes.

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

116. Executing OPT_SHARE pass.

117. Executing OPT_DFF pass (perform DFF optimizations).

118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

119. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.
<suppressed ~2 debug messages>

120. Rerunning OPT passes. (Maybe there is more to do…)

121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 0 changes.

123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

124. Executing OPT_SHARE pass.

125. Executing OPT_DFF pass (perform DFF optimizations).

126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

127. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

128. Executing TECHMAP pass (map to technology primitives).

128.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

128.2. Continuing TECHMAP pass.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { $auto$wreduce.cc:461:run$75 [6:3] \mul_hl.p_ll [2:0] } (7 bits, unsigned)
  add { \mul_hl.mul_hh.P 4'0000 } (8 bits, unsigned)
  add { \mul_hl.mul_hl.P [3:1] 3'000 } (6 bits, unsigned)
  add { $auto$wreduce.cc:461:run$74 [6:3] \mul_hh.p_ll [2:0] } (7 bits, unsigned)
  add { \mul_hh.mul_hh.P 4'0000 } (8 bits, unsigned)
  add { \mul_hh.mul_hl.P [3:1] 3'000 } (6 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$0ae6dcbc606d0267ec97d3ccf20343286af3366c\_90_alu for cells of type $alu.
  add \p_ll (8 bits, unsigned)
  add { \mul_hh.P 8'00000000 } (16 bits, unsigned)
  add { \mul_hl.P 4'0000 } (12 bits, unsigned)
  add { \mul_lh.P 4'0000 } (12 bits, unsigned)
  add { $auto$wreduce.cc:461:run$77 [6:2] \mul_ll.p_ll [1] 1'0 } (7 bits, unsigned)
  add { \mul_ll.mul_hh.P 4'0000 } (8 bits, unsigned)
  add { \mul_ll.mul_hl.P [3:1] 3'000 } (6 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
  add { $auto$wreduce.cc:461:run$76 [6:2] \mul_lh.p_ll [1] 1'0 } (7 bits, unsigned)
  add { \mul_lh.mul_hh.P 4'0000 } (8 bits, unsigned)
  add { \mul_lh.mul_hl.P [3:1] 3'000 } (6 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~1696 debug messages>

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.
<suppressed ~947 debug messages>

130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
<suppressed ~315 debug messages>
Removed a total of 105 cells.

131. Executing OPT_DFF pass (perform DFF optimizations).

132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 92 unused cells and 1402 unused wires.
<suppressed ~93 debug messages>

133. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

135. Executing OPT_DFF pass (perform DFF optimizations).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

137. Executing ABC pass (technology mapping using ABC).

137.1. Extracting gate netlist of module `\mult8_2bits_2op_e2493' to `<abc-temp-dir>/input.blif'..
Extracted 490 gates and 507 wires to a netlist network with 16 inputs and 15 outputs.

137.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

137.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       16
ABC RESULTS:             ORNOT cells:       26
ABC RESULTS:              NAND cells:       44
ABC RESULTS:               NOT cells:       23
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:       70
ABC RESULTS:            ANDNOT cells:      104
ABC RESULTS:               NOR cells:       54
ABC RESULTS:               XOR cells:       78
ABC RESULTS:              XNOR cells:       39
ABC RESULTS:        internal signals:      476
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

138. Executing OPT pass (performing simple optimizations).

138.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

138.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

138.3. Executing OPT_DFF pass (perform DFF optimizations).

138.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 0 unused cells and 276 unused wires.
<suppressed ~45 debug messages>

138.5. Finished fast OPT passes.

139. Executing HIERARCHY pass (managing design hierarchy).

139.1. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493

139.2. Analyzing design hierarchy..
Top module:  \mult8_2bits_2op_e2493
Removed 0 unused modules.

140. Executing CHECK pass (checking for obvious problems).
Checking module mult8_2bits_2op_e2493...
Found and reported 0 problems.

141. Printing statistics.

=== mult8_2bits_2op_e2493 ===

   Number of wires:                626
   Number of wire bits:            919
   Number of public wires:         179
   Number of public wire bits:     472
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                482
     $_ANDNOT_                     104
     $_AND_                         13
     $_MUX_                         16
     $_NAND_                        44
     $_NOR_                         52
     $_NOT_                         23
     $_ORNOT_                       26
     $_OR_                          67
     $_XNOR_                        39
     $_XOR_                         78
     $scopeinfo                     20

142. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/29-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult8_2bits_2op_e2493 to page 1.

143. Executing OPT pass (performing simple optimizations).

143.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

143.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

143.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_2op_e2493..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

143.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_2op_e2493.
Performed a total of 0 changes.

143.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_2op_e2493'.
Removed a total of 0 cells.

143.6. Executing OPT_DFF pass (perform DFF optimizations).

143.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..

143.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_2op_e2493.

143.9. Finished OPT passes. (There is nothing left to do.)

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 20 unused cells and 176 unused wires.
<suppressed ~196 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/tmp/5824d07c28be433199d5d3f01cf178ce.lib ",
   "modules": {
      "\\mult8_2bits_2op_e2493": {
         "num_wires":         450,
         "num_wire_bits":     479,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         462,
         "num_cells_by_type": {
            "$_ANDNOT_": 104,
            "$_AND_": 13,
            "$_MUX_": 16,
            "$_NAND_": 44,
            "$_NOR_": 52,
            "$_NOT_": 23,
            "$_ORNOT_": 26,
            "$_OR_": 67,
            "$_XNOR_": 39,
            "$_XOR_": 78
         }
      }
   },
      "design": {
         "num_wires":         450,
         "num_wire_bits":     479,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         462,
         "num_cells_by_type": {
            "$_ANDNOT_": 104,
            "$_AND_": 13,
            "$_MUX_": 16,
            "$_NAND_": 44,
            "$_NOR_": 52,
            "$_NOT_": 23,
            "$_ORNOT_": 26,
            "$_OR_": 67,
            "$_XNOR_": 39,
            "$_XOR_": 78
         }
      }
}

145. Printing statistics.

=== mult8_2bits_2op_e2493 ===

   Number of wires:                450
   Number of wire bits:            479
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                462
     $_ANDNOT_                     104
     $_AND_                         13
     $_MUX_                         16
     $_NAND_                        44
     $_NOR_                         52
     $_NOT_                         23
     $_ORNOT_                       26
     $_OR_                          67
     $_XNOR_                        39
     $_XOR_                         78

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

146. Executing TECHMAP pass (map to technology primitives).

146.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

146.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

147. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

148. Executing TECHMAP pass (map to technology primitives).

148.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

148.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

149. Executing SIMPLEMAP pass (map simple cells to gate primitives).

150. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

150.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult8_2bits_2op_e2493':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/tmp/5824d07c28be433199d5d3f01cf178ce.lib ",
   "modules": {
      "\\mult8_2bits_2op_e2493": {
         "num_wires":         450,
         "num_wire_bits":     479,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         462,
         "num_cells_by_type": {
            "$_ANDNOT_": 104,
            "$_AND_": 13,
            "$_MUX_": 16,
            "$_NAND_": 44,
            "$_NOR_": 52,
            "$_NOT_": 23,
            "$_ORNOT_": 26,
            "$_OR_": 67,
            "$_XNOR_": 39,
            "$_XOR_": 78
         }
      }
   },
      "design": {
         "num_wires":         450,
         "num_wire_bits":     479,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         462,
         "num_cells_by_type": {
            "$_ANDNOT_": 104,
            "$_AND_": 13,
            "$_MUX_": 16,
            "$_NAND_": 44,
            "$_NOR_": 52,
            "$_NOT_": 23,
            "$_ORNOT_": 26,
            "$_OR_": 67,
            "$_XNOR_": 39,
            "$_XOR_": 78
         }
      }
}

151. Printing statistics.

=== mult8_2bits_2op_e2493 ===

   Number of wires:                450
   Number of wire bits:            479
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                462
     $_ANDNOT_                     104
     $_AND_                         13
     $_MUX_                         16
     $_NAND_                        44
     $_NOR_                         52
     $_NOT_                         23
     $_ORNOT_                       26
     $_OR_                          67
     $_XNOR_                        39
     $_XOR_                         78

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/29-yosys-synthesis/AREA_0.abc'…

152. Executing ABC pass (technology mapping using ABC).

152.1. Extracting gate netlist of module `\mult8_2bits_2op_e2493' to `/tmp/yosys-abc-ku2xP2/input.blif'..
Extracted 462 gates and 478 wires to a netlist network with 16 inputs and 15 outputs.

152.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-ku2xP2/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ku2xP2/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ku2xP2/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/tmp/5824d07c28be433199d5d3f01cf178ce.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/tmp/5824d07c28be433199d5d3f01cf178ce.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/29-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/29-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    292 (  4.1 %)   Cap = 10.4 ff (  1.5 %)   Area =     2706.35 ( 93.2 %)   Delay =  4501.88 ps  (  6.2 %)               
ABC: Path  0 --       1 : 0   13 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  39.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      51 : 4    1 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df = 605.1 -446.8 ps  S =  90.6 ps  Cin =  1.5 ff  Cout =   2.7 ff  Cmax = 312.2 ff  G =  165  
ABC: Path  2 --      52 : 5    1 sky130_fd_sc_hd__a32o_2   A =  11.26  Df = 844.7 -520.5 ps  S =  43.1 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 264.6 ff  G =  100  
ABC: Path  3 --      54 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df = 977.9 -326.9 ps  S =  60.6 ps  Cin =  2.4 ff  Cout =   6.2 ff  Cmax = 268.3 ff  G =  245  
ABC: Path  4 --      55 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1415.4 -637.7 ps  S =  98.0 ps  Cin =  1.5 ff  Cout =   9.1 ff  Cmax = 310.4 ff  G =  579  
ABC: Path  5 --      68 : 2    1 sky130_fd_sc_hd__or2_2    A =   6.26  Df =1717.9 -691.7 ps  S =  52.6 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  164  
ABC: Path  6 --      86 : 3    2 sky130_fd_sc_hd__o21ba_2  A =  10.01  Df =1958.7 -512.0 ps  S =  95.7 ps  Cin =  2.1 ff  Cout =  14.0 ff  Cmax = 264.6 ff  G =  652  
ABC: Path  7 --      90 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =2149.5 -477.7 ps  S = 188.0 ps  Cin =  8.6 ff  Cout =  11.5 ff  Cmax = 130.0 ff  G =  129  
ABC: Path  8 --      97 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2353.9 -472.9 ps  S = 184.0 ps  Cin =  8.5 ff  Cout =  10.1 ff  Cmax = 121.8 ff  G =  115  
ABC: Path  9 --      99 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2553.5 -485.5 ps  S = 191.8 ps  Cin =  8.5 ff  Cout =  10.7 ff  Cmax = 121.8 ff  G =  121  
ABC: Path 10 --     110 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2775.2 -221.5 ps  S = 204.4 ps  Cin =  8.5 ff  Cout =  11.8 ff  Cmax = 121.8 ff  G =  133  
ABC: Path 11 --     150 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2968.9  -10.6 ps  S =  80.4 ps  Cin =  2.4 ff  Cout =  13.5 ff  Cmax = 309.5 ff  G =  551  
ABC: Path 12 --     185 : 3    3 sky130_fd_sc_hd__a21boi_2 A =  11.26  Df =3185.7 -130.5 ps  S = 215.4 ps  Cin =  3.6 ff  Cout =  15.7 ff  Cmax = 129.1 ff  G =  415  
ABC: Path 13 --     250 : 5    4 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =3485.9  -43.4 ps  S = 103.9 ps  Cin =  2.4 ff  Cout =  16.0 ff  Cmax = 293.9 ff  G =  649  
ABC: Path 14 --     296 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =3808.1 -214.0 ps  S =  62.0 ps  Cin =  2.4 ff  Cout =   8.0 ff  Cmax = 325.0 ff  G =  329  
ABC: Path 15 --     310 : 4    3 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =4099.7 -301.3 ps  S = 105.8 ps  Cin =  1.8 ff  Cout =  16.6 ff  Cmax = 294.8 ff  G =  906  
ABC: Path 16 --     319 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4501.9 -453.5 ps  S = 453.6 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi0 (\A [0]).  End-point = po12 (\P [14]).
ABC: netlist                       : i/o =   16/   15  lat =    0  nd =   292  edge =    749  area =2706.99  delay =16.00  lev = 16
ABC: + write_blif /tmp/yosys-abc-ku2xP2/output.blif 

152.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       21
ABC RESULTS:        internal signals:      447
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

153. Executing SETUNDEF pass (replace undef values with defined constants).

154. Executing HILOMAP pass (mapping to constant drivers).

155. Executing SPLITNETS pass (splitting up multi-bit signals).

156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_2op_e2493..
Removed 0 unused cells and 479 unused wires.
<suppressed ~1 debug messages>

157. Executing INSBUF pass (insert buffer cells for connected wires).

158. Executing CHECK pass (checking for obvious problems).
Checking module mult8_2bits_2op_e2493...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2493/tmp/5824d07c28be433199d5d3f01cf178ce.lib ",
   "modules": {
      "\\mult8_2bits_2op_e2493": {
         "num_wires":         280,
         "num_wire_bits":     309,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         293,
         "area":              2710.099200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 3,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21boi_2": 2,
            "sky130_fd_sc_hd__a21o_2": 7,
            "sky130_fd_sc_hd__a21oi_2": 19,
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 4,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__and2_2": 18,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 17,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__and4_2": 4,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 3,
            "sky130_fd_sc_hd__conb_1": 1,
            "sky130_fd_sc_hd__inv_2": 12,
            "sky130_fd_sc_hd__mux2_1": 5,
            "sky130_fd_sc_hd__nand2_2": 44,
            "sky130_fd_sc_hd__nand2b_2": 3,
            "sky130_fd_sc_hd__nand3_2": 4,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 21,
            "sky130_fd_sc_hd__nor3_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 3,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 8,
            "sky130_fd_sc_hd__o21ai_2": 7,
            "sky130_fd_sc_hd__o21ba_2": 2,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 2,
            "sky130_fd_sc_hd__o311a_2": 2,
            "sky130_fd_sc_hd__o31a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 14,
            "sky130_fd_sc_hd__or3_2": 10,
            "sky130_fd_sc_hd__or3b_2": 2,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 25,
            "sky130_fd_sc_hd__xor2_2": 19
         }
      }
   },
      "design": {
         "num_wires":         280,
         "num_wire_bits":     309,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         293,
         "area":              2710.099200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 3,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21boi_2": 2,
            "sky130_fd_sc_hd__a21o_2": 7,
            "sky130_fd_sc_hd__a21oi_2": 19,
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 4,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__and2_2": 18,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 17,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__and4_2": 4,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 3,
            "sky130_fd_sc_hd__conb_1": 1,
            "sky130_fd_sc_hd__inv_2": 12,
            "sky130_fd_sc_hd__mux2_1": 5,
            "sky130_fd_sc_hd__nand2_2": 44,
            "sky130_fd_sc_hd__nand2b_2": 3,
            "sky130_fd_sc_hd__nand3_2": 4,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 21,
            "sky130_fd_sc_hd__nor3_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 3,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 8,
            "sky130_fd_sc_hd__o21ai_2": 7,
            "sky130_fd_sc_hd__o21ba_2": 2,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 2,
            "sky130_fd_sc_hd__o311a_2": 2,
            "sky130_fd_sc_hd__o31a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 14,
            "sky130_fd_sc_hd__or3_2": 10,
            "sky130_fd_sc_hd__or3b_2": 2,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 25,
            "sky130_fd_sc_hd__xor2_2": 19
         }
      }
}

159. Printing statistics.

=== mult8_2bits_2op_e2493 ===

   Number of wires:                280
   Number of wire bits:            309
   Number of public wires:           3
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                293
     sky130_fd_sc_hd__a211o_2        3
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        2
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2         7
     sky130_fd_sc_hd__a21oi_2       19
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         4
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2        18
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        17
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         4
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__inv_2         12
     sky130_fd_sc_hd__mux2_1         5
     sky130_fd_sc_hd__nand2_2       44
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2        4
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nor2_2        21
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         8
     sky130_fd_sc_hd__o21ai_2        7
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         14
     sky130_fd_sc_hd__or3_2         10
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2       25
     sky130_fd_sc_hd__xor2_2        19

   Chip area for module '\mult8_2bits_2op_e2493': 2710.099200
     of which used for sequential elements: 0.000000 (0.00%)

160. Executing Verilog backend.
Dumping module `\mult8_2bits_2op_e2493'.

161. Executing JSON backend.
