INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Devy/Desktop/ECE366_Projects/project_1/project_1.srcs/sources_1/new/fulladder_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Devy/Desktop/ECE366_Projects/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
