module ram(
    input clk,
    input [7:0] addr,
    input [7:0] data_in,
    output [7:0] data_out,
    input we,  // Write Enable
    input oe   // Output Enable
);

reg [7:0] mem [255:0];  // 256 bytes of RAM

always @(posedge clk) begin
    if (we) begin
        mem[addr] <= data_in;
    end
end

assign data_out = (oe) ? mem[addr] : 8'bz;

endmodule
