{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:17:08 2013 " "Info: Processing started: Wed Dec 25 17:17:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "delayflag\[1\]~43 " "Warning: Node \"delayflag\[1\]~43\"" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ENABLE register mode register mode 7.7 ns " "Info: Slack time is 7.7 ns for clock \"ENABLE\" between source register \"mode\" and destination register \"mode\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "208.33 MHz 4.8 ns " "Info: Fmax is 208.33 MHz (period= 4.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.500 ns + Largest register register " "Info: + Largest register to register requirement is 10.500 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ENABLE 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ENABLE\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ENABLE 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ENABLE\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 3.100 ns + Shortest register " "Info: + Shortest clock path from clock \"ENABLE\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 18; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns mode 2 REG LC50 19 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ENABLE mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"ENABLE\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 18; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns mode 2 REG LC50 19 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ENABLE mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns - " "Info: - Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.800 ns - Longest register register " "Info: - Longest register to register delay is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode 1 REG LC50 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.500 ns) 2.800 ns mode 2 REG LC50 19 " "Info: 2: + IC(1.300 ns) + CELL(1.500 ns) = 2.800 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { mode mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 53.57 % ) " "Info: Total cell delay = 1.500 ns ( 53.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 46.43 % ) " "Info: Total interconnect delay = 1.300 ns ( 46.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { mode mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { mode {} mode {} } { 0.000ns 1.300ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { mode mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { mode {} mode {} } { 0.000ns 1.300ns } { 0.000ns 1.500ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK register lpm_counter:delaytmp_rtl_2\|dffs\[0\] register lpm_counter:ratetmp_rtl_0\|dffs\[1\] -2.4 ns " "Info: Slack time is -2.4 ns for clock \"CLK\" between source register \"lpm_counter:delaytmp_rtl_2\|dffs\[0\]\" and destination register \"lpm_counter:ratetmp_rtl_0\|dffs\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "67.11 MHz 14.9 ns " "Info: Fmax is 67.11 MHz (period= 14.9 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.500 ns + Largest register register " "Info: + Largest register to register requirement is 10.500 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.100 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns lpm_counter:ratetmp_rtl_0\|dffs\[1\] 2 REG LC8 49 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC8; Fanout = 49; REG Node = 'lpm_counter:ratetmp_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns lpm_counter:delaytmp_rtl_2\|dffs\[0\] 2 REG LC52 6 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC52; Fanout = 6; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns - " "Info: - Micro setup delay of destination is 1.300 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.900 ns - Longest register register " "Info: - Longest register to register delay is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:delaytmp_rtl_2\|dffs\[0\] 1 REG LC52 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC52; Fanout = 6; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.800 ns) 2.800 ns delayflag\[1\]~33 2 COMB SEXP50 1 " "Info: 2: + IC(1.000 ns) + CELL(1.800 ns) = 2.800 ns; Loc. = SEXP50; Fanout = 1; COMB Node = 'delayflag\[1\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] delayflag[1]~33 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 4.900 ns delayflag\[1\]~28 3 COMB LC63 2 " "Info: 3: + IC(0.000 ns) + CELL(2.100 ns) = 4.900 ns; Loc. = LC63; Fanout = 2; COMB Node = 'delayflag\[1\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { delayflag[1]~33 delayflag[1]~28 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 8.000 ns delayflag\[1\]~43 4 COMB LOOP LC39 10 " "Info: 4: + IC(0.000 ns) + CELL(3.100 ns) = 8.000 ns; Loc. = LC39; Fanout = 10; COMB LOOP Node = 'delayflag\[1\]~43'" { { "Info" "ITDB_PART_OF_SCC" "delayflag\[1\]~43 LC39 " "Info: Loc. = LC39; Node \"delayflag\[1\]~43\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~43 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { delayflag[1]~28 delayflag[1]~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.800 ns) 11.000 ns process_3~2sexp 5 COMB SEXP9 14 " "Info: 5: + IC(1.200 ns) + CELL(1.800 ns) = 11.000 ns; Loc. = SEXP9; Fanout = 14; COMB Node = 'process_3~2sexp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { delayflag[1]~43 process_3~2sexp } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 11.600 ns lpm_counter:ratetmp_rtl_0\|dffs\[1\]~300 6 COMB LC7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.600 ns) = 11.600 ns; Loc. = LC7; Fanout = 1; COMB Node = 'lpm_counter:ratetmp_rtl_0\|dffs\[1\]~300'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { process_3~2sexp lpm_counter:ratetmp_rtl_0|dffs[1]~300 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 12.900 ns lpm_counter:ratetmp_rtl_0\|dffs\[1\] 7 REG LC8 49 " "Info: 7: + IC(0.000 ns) + CELL(1.300 ns) = 12.900 ns; Loc. = LC8; Fanout = 49; REG Node = 'lpm_counter:ratetmp_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_counter:ratetmp_rtl_0|dffs[1]~300 lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 82.95 % ) " "Info: Total cell delay = 10.700 ns ( 82.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 17.05 % ) " "Info: Total interconnect delay = 2.200 ns ( 17.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] delayflag[1]~33 delayflag[1]~28 delayflag[1]~43 process_3~2sexp lpm_counter:ratetmp_rtl_0|dffs[1]~300 lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] {} delayflag[1]~33 {} delayflag[1]~28 {} delayflag[1]~43 {} process_3~2sexp {} lpm_counter:ratetmp_rtl_0|dffs[1]~300 {} lpm_counter:ratetmp_rtl_0|dffs[1] {} } { 0.000ns 1.000ns 0.000ns 0.000ns 1.200ns 0.000ns 0.000ns } { 0.000ns 1.800ns 2.100ns 3.100ns 1.800ns 0.600ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] delayflag[1]~33 delayflag[1]~28 delayflag[1]~43 process_3~2sexp lpm_counter:ratetmp_rtl_0|dffs[1]~300 lpm_counter:ratetmp_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] {} delayflag[1]~33 {} delayflag[1]~28 {} delayflag[1]~43 {} process_3~2sexp {} lpm_counter:ratetmp_rtl_0|dffs[1]~300 {} lpm_counter:ratetmp_rtl_0|dffs[1] {} } { 0.000ns 1.000ns 0.000ns 0.000ns 1.200ns 0.000ns 0.000ns } { 0.000ns 1.800ns 2.100ns 3.100ns 1.800ns 0.600ns 1.300ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLK' 164 " "Warning: Can't achieve timing requirement Clock Setup: 'CLK' along 164 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PD_CLK_IN register lpm_counter:delaytmp_rtl_2\|dffs\[0\] register flagtmp -500 ps " "Info: Slack time is -500 ps for clock \"PD_CLK_IN\" between source register \"lpm_counter:delaytmp_rtl_2\|dffs\[0\]\" and destination register \"flagtmp\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "76.92 MHz 13.0 ns " "Info: Fmax is 76.92 MHz (period= 13.0 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.200 ns + Largest register register " "Info: + Largest register to register requirement is 10.200 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PD_CLK_IN 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PD_CLK_IN\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.300 ns + Largest " "Info: + Largest clock skew is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"PD_CLK_IN\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns flagtmp 2 REG LC46 9 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns lpm_counter:delaytmp_rtl_2\|dffs\[0\] 2 REG LC52 6 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC52; Fanout = 6; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns - " "Info: - Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns - Longest register register " "Info: - Longest register to register delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:delaytmp_rtl_2\|dffs\[0\] 1 REG LC52 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC52; Fanout = 6; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.800 ns) 2.800 ns delayflag\[1\]~33 2 COMB SEXP50 1 " "Info: 2: + IC(1.000 ns) + CELL(1.800 ns) = 2.800 ns; Loc. = SEXP50; Fanout = 1; COMB Node = 'delayflag\[1\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] delayflag[1]~33 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 4.900 ns delayflag\[1\]~28 3 COMB LC63 2 " "Info: 3: + IC(0.000 ns) + CELL(2.100 ns) = 4.900 ns; Loc. = LC63; Fanout = 2; COMB Node = 'delayflag\[1\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { delayflag[1]~33 delayflag[1]~28 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 8.000 ns delayflag\[1\]~43 4 COMB LOOP LC39 10 " "Info: 4: + IC(0.000 ns) + CELL(3.100 ns) = 8.000 ns; Loc. = LC39; Fanout = 10; COMB LOOP Node = 'delayflag\[1\]~43'" { { "Info" "ITDB_PART_OF_SCC" "delayflag\[1\]~43 LC39 " "Info: Loc. = LC39; Node \"delayflag\[1\]~43\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~43 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { delayflag[1]~28 delayflag[1]~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.500 ns) 10.700 ns flagtmp 5 REG LC46 9 " "Info: 5: + IC(1.200 ns) + CELL(1.500 ns) = 10.700 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { delayflag[1]~43 flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 79.44 % ) " "Info: Total cell delay = 8.500 ns ( 79.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 20.56 % ) " "Info: Total interconnect delay = 2.200 ns ( 20.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] delayflag[1]~33 delayflag[1]~28 delayflag[1]~43 flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] {} delayflag[1]~33 {} delayflag[1]~28 {} delayflag[1]~43 {} flagtmp {} } { 0.000ns 1.000ns 0.000ns 0.000ns 1.200ns } { 0.000ns 1.800ns 2.100ns 3.100ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] delayflag[1]~33 delayflag[1]~28 delayflag[1]~43 flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[0] {} delayflag[1]~33 {} delayflag[1]~28 {} delayflag[1]~43 {} flagtmp {} } { 0.000ns 1.000ns 0.000ns 0.000ns 1.200ns } { 0.000ns 1.800ns 2.100ns 3.100ns 1.500ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PD_CLK_IN' 7 " "Warning: Can't achieve timing requirement Clock Setup: 'PD_CLK_IN' along 7 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ENABLE register mode register mode 2.6 ns " "Info: Minimum slack time is 2.6 ns for clock \"ENABLE\" between source register \"mode\" and destination register \"mode\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns + Shortest register register " "Info: + Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode 1 REG LC50 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns mode 2 REG LC50 19 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mode mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 100.00 % ) " "Info: Total cell delay = 2.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mode mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { mode {} mode {} } { 0.000ns 0.000ns } { 0.000ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.100 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.100 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ENABLE 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ENABLE\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ENABLE 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ENABLE\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 3.100 ns + Longest register " "Info: + Longest clock path from clock \"ENABLE\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 18; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns mode 2 REG LC50 19 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ENABLE mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 3.100 ns - Shortest register " "Info: - Shortest clock path from clock \"ENABLE\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 18; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns mode 2 REG LC50 19 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC50; Fanout = 19; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ENABLE mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mode mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { mode {} mode {} } { 0.000ns 0.000ns } { 0.000ns 2.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK register flagtmp register lpm_counter:delaytmp_rtl_2\|dffs\[0\] 2.4 ns " "Info: Minimum slack time is 2.4 ns for clock \"CLK\" between source register \"flagtmp\" and destination register \"lpm_counter:delaytmp_rtl_2\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Shortest register register " "Info: + Shortest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flagtmp 1 REG LC46 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 2.600 ns lpm_counter:delaytmp_rtl_2\|dffs\[0\] 2 REG LC52 6 " "Info: 2: + IC(1.100 ns) + CELL(1.500 ns) = 2.600 ns; Loc. = LC52; Fanout = 6; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { flagtmp lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 57.69 % ) " "Info: Total cell delay = 1.500 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { flagtmp lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { flagtmp {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.200 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.200 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PD_CLK_IN 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PD_CLK_IN\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.300 ns + Smallest " "Info: + Smallest clock skew is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns lpm_counter:delaytmp_rtl_2\|dffs\[0\] 2 REG LC52 6 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC52; Fanout = 6; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"PD_CLK_IN\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns flagtmp 2 REG LC46 9 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { flagtmp lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { flagtmp {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PD_CLK_IN register flagtmp register flagtmp 2.7 ns " "Info: Minimum slack time is 2.7 ns for clock \"PD_CLK_IN\" between source register \"flagtmp\" and destination register \"flagtmp\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Shortest register register " "Info: + Shortest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flagtmp 1 REG LC46 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 2.600 ns flagtmp 2 REG LC46 9 " "Info: 2: + IC(1.100 ns) + CELL(1.500 ns) = 2.600 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { flagtmp flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 57.69 % ) " "Info: Total cell delay = 1.500 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { flagtmp flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { flagtmp {} flagtmp {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.100 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.100 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PD_CLK_IN 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PD_CLK_IN\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PD_CLK_IN 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PD_CLK_IN\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"PD_CLK_IN\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns flagtmp 2 REG LC46 9 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"PD_CLK_IN\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns flagtmp 2 REG LC46 9 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC46; Fanout = 9; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { flagtmp flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { flagtmp {} flagtmp {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pulsewide\[3\] RS\[1\] ENABLE 1.600 ns register " "Info: tsu for register \"pulsewide\[3\]\" (data pin = \"RS\[1\]\", clock pin = \"ENABLE\") is 1.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns + Longest pin register " "Info: + Longest pin to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns RS\[1\] 1 PIN PIN_13 36 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_13; Fanout = 36; PIN Node = 'RS\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS[1] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.500 ns) 3.400 ns pulsewide\[3\] 2 REG LC48 5 " "Info: 2: + IC(1.300 ns) + CELL(1.500 ns) = 3.400 ns; Loc. = LC48; Fanout = 5; REG Node = 'pulsewide\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { RS[1] pulsewide[3] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total cell delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total interconnect delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { RS[1] pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { RS[1] {} RS[1]~out {} pulsewide[3] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 3.100 ns - Shortest register " "Info: - Shortest clock path from clock \"ENABLE\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 18; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns pulsewide\[3\] 2 REG LC48 5 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC48; Fanout = 5; REG Node = 'pulsewide\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ENABLE pulsewide[3] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} pulsewide[3] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { RS[1] pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { RS[1] {} RS[1]~out {} pulsewide[3] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} pulsewide[3] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PWM_OUT tmp_c1 7.700 ns register " "Info: tco from clock \"CLK\" to destination pin \"PWM_OUT\" through register \"tmp_c1\" is 7.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns tmp_c1 2 REG LC1 4 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC1; Fanout = 4; REG Node = 'tmp_c1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK tmp_c1 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK tmp_c1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} tmp_c1 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest register pin " "Info: + Longest register to pin delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp_c1 1 REG LC1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 4; REG Node = 'tmp_c1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp_c1 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.100 ns) 3.100 ns PWM_OUT~5 2 COMB LC11 1 " "Info: 2: + IC(1.000 ns) + CELL(2.100 ns) = 3.100 ns; Loc. = LC11; Fanout = 1; COMB Node = 'PWM_OUT~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { tmp_c1 PWM_OUT~5 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 3.900 ns PWM_OUT 3 PIN PIN_44 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 3.900 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'PWM_OUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { PWM_OUT~5 PWM_OUT } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 74.36 % ) " "Info: Total cell delay = 2.900 ns ( 74.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 25.64 % ) " "Info: Total interconnect delay = 1.000 ns ( 25.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { tmp_c1 PWM_OUT~5 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { tmp_c1 {} PWM_OUT~5 {} PWM_OUT {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 2.100ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK tmp_c1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} tmp_c1 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { tmp_c1 PWM_OUT~5 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { tmp_c1 {} PWM_OUT~5 {} PWM_OUT {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 2.100ns 0.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "GATE PWM_OUT 4.500 ns Longest " "Info: Longest tpd from source pin \"GATE\" to destination pin \"PWM_OUT\" is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns GATE 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'GATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GATE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.100 ns) 3.700 ns PWM_OUT~5 2 COMB LC11 1 " "Info: 2: + IC(1.000 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC11; Fanout = 1; COMB Node = 'PWM_OUT~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { GATE PWM_OUT~5 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.500 ns PWM_OUT 3 PIN PIN_44 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.500 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'PWM_OUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { PWM_OUT~5 PWM_OUT } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { GATE PWM_OUT~5 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { GATE {} GATE~out {} PWM_OUT~5 {} PWM_OUT {} } { 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 0.600ns 2.100ns 0.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pulserate\[9\] DATA\[4\] ENABLE 0.600 ns register " "Info: th for register \"pulserate\[9\]\" (data pin = \"DATA\[4\]\", clock pin = \"ENABLE\") is 0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 3.100 ns + Longest register " "Info: + Longest clock path from clock \"ENABLE\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 18; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns pulserate\[9\] 2 REG LC55 5 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC55; Fanout = 5; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns DATA\[4\] 1 PIN PIN_21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_21; Fanout = 6; PIN Node = 'DATA\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.500 ns) 3.100 ns pulserate\[9\] 2 REG LC55 5 " "Info: 2: + IC(1.000 ns) + CELL(1.500 ns) = 3.100 ns; Loc. = LC55; Fanout = 5; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { DATA[4] pulserate[9] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 67.74 % ) " "Info: Total cell delay = 2.100 ns ( 67.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 32.26 % ) " "Info: Total interconnect delay = 1.000 ns ( 32.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { DATA[4] pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { DATA[4] {} DATA[4]~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { DATA[4] pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { DATA[4] {} DATA[4]~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:17:08 2013 " "Info: Processing ended: Wed Dec 25 17:17:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
