I/O Assignment Analysis report for LCD_Driver
Sun Jul 12 19:38:54 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. I/O Assignment Analysis Summary
  3. Parallel Compilation
  4. Fitter Messages
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Pin-Out File
  9. Input Pins
 10. Output Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. PLL Summary
 14. PLL Usage
 15. I/O Rules Summary
 16. I/O Rules Details
 17. I/O Rules Matrix
 18. I/O Assignment Analysis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; I/O Assignment Analysis Summary                                             ;
+--------------------------------+--------------------------------------------+
; I/O Assignment Analysis Status ; Failed - Sun Jul 12 19:38:54 2015          ;
; Quartus II 64-Bit Version      ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                  ; LCD_Driver                                 ;
; Top-level Entity Name          ; LCD_Driver                                 ;
; Family                         ; Cyclone IV E                               ;
; Device                         ; EP4CE6E22C8                                ;
; Timing Models                  ; Final                                      ;
; Total pins                     ; 26 / 92 ( 28 % )                           ;
; Total virtual pins             ; 0                                          ;
; Total PLLs                     ; 1 / 2 ( 50 % )                             ;
+--------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6E22C8 for design "LCD_Driver"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 56, clock division of 25, and phase shift of 0 degrees (0 ps) for bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|wire_pll1_clk[0] port
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (176674): Following 8 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "pairECLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairECLK(n)"
    Warning (176118): Pin "pairE2" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairE2(n)"
    Warning (176118): Pin "pairE1" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairE1(n)"
    Warning (176118): Pin "pairE0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairE0(n)"
    Warning (176118): Pin "pairOCLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairOCLK(n)"
    Warning (176118): Pin "pairO2" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairO2(n)"
    Warning (176118): Pin "pairO1" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairO1(n)"
    Warning (176118): Pin "pairO0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairO0(n)"
Critical Warning (169085): No exact pin location assignment(s) for 18 pins of 18 total pins
    Info (169086): Pin dotReg0 not assigned to an exact location on the device
    Info (169086): Pin dotReg1 not assigned to an exact location on the device
    Info (169086): Pin dotReg2 not assigned to an exact location on the device
    Info (169086): Pin dotEnable not assigned to an exact location on the device
    Info (169086): Pin pairECLK not assigned to an exact location on the device
    Info (169086): Pin pairE2 not assigned to an exact location on the device
    Info (169086): Pin pairE1 not assigned to an exact location on the device
    Info (169086): Pin pairE0 not assigned to an exact location on the device
    Info (169086): Pin pairOCLK not assigned to an exact location on the device
    Info (169086): Pin pairO2 not assigned to an exact location on the device
    Info (169086): Pin pairO1 not assigned to an exact location on the device
    Info (169086): Pin pairO0 not assigned to an exact location on the device
    Info (169086): Pin backlight_en not assigned to an exact location on the device
    Info (169086): Pin backlight_pwm not assigned to an exact location on the device
    Info (169086): Pin clock_50 not assigned to an exact location on the device
    Info (169086): Pin dotLatch not assigned to an exact location on the device
    Info (169086): Pin dotClock not assigned to an exact location on the device
    Info (169086): Pin dotMOSI not assigned to an exact location on the device
Info (176353): Automatically promoted node bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node dotClock~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Error (176201): Can't place pin pairE2 with differential I/O standard -- no legal location available on target device File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (176150): Pin "pairE2" with LVDS_E_3R I/O standard must be driven by the external clock output of an enhanced PLL File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (15024): Input port I of node "pairE2~output_pseudo_diff" is driven by Mux47~4 which is COMBOUT output port of Combinational cell type node Mux47~4
    Error (169001): Pin 91 does not support I/O standard LVDS_E_3R for pairE2 File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169001): Pin 89 does not support I/O standard LVDS_E_3R for pairE2 File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (176150): Pin "pairE2" with LVDS_E_3R I/O standard must be driven by the external clock output of an enhanced PLL File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (15024): Input port I of node "pairE2~output_pseudo_diff" is driven by Mux47~4 which is COMBOUT output port of Combinational cell type node Mux47~4
    Error (169014): Cannot place node pairE2 in location 10 because location already occupied by node pairECLK File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 44
    Error (169014): Cannot place node pairE2 in location 10 because location already occupied by node pairECLK File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 44
    Error (169014): Cannot place node pairE2 in location 24 because location already occupied by node clock_50 File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 29
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Error (171000): Can't fit design in device
Warning (169069): Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin backlight_en has VCC driving its datain port
    Info (169070): Pin backlight_pwm has VCC driving its datain port
Error: Quartus II 64-Bit I/O Assignment Analysis was unsuccessful. 39 errors, 14 warnings
    Error: Peak virtual memory: 560 megabytes
    Error: Processing ended: Sun Jul 12 19:38:54 2015
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; backlight_en  ; Missing drive strength and slew rate ;
; backlight_pwm ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Parker/Desktop/LCD_Driver_6/output_files/LCD_Driver.pin.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+-----------+------------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+------------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clock_50  ; 24         ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotClock  ; 25         ; 2        ; 0            ; 11           ; 21           ; 27                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotEnable ; Unassigned ; --       ; --           ; --           ; --           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotLatch  ; Unassigned ; --       ; --           ; --           ; --           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotMOSI   ; Unassigned ; --       ; --           ; --           ; --           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotReg0   ; Unassigned ; --       ; --           ; --           ; --           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotReg1   ; Unassigned ; --       ; --           ; --           ; --           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
; dotReg2   ; Unassigned ; --       ; --           ; --           ; --           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V        ; --                        ; Fitter               ;
+-----------+------------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------+------------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+------------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; backlight_en  ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; backlight_pwm ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairE0        ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairE0(n)     ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairE1        ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairE1(n)     ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairE2        ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairE2(n)     ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairECLK      ; 10         ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairECLK(n)   ; 11         ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairO0        ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairO0(n)     ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairO1        ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairO1(n)     ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairO2        ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairO2(n)     ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairOCLK      ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pairOCLK(n)   ; Unassigned ; --       ; --           ; --           ; --           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+------------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 6 / 11 ( 55 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 8 ( 25 % )  ; 1.2V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 1.2V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 1.2V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 1.2V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 1.2V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 1.2V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 1.2V          ; --           ;
; Unknown  ; 22              ; --            ;              ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; pairECLK                                                  ; output ; LVDS_E_3R    ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; pairECLK(n)                                               ; output ; LVDS_E_3R    ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; clock_50                                                  ; input  ; 1.2 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 26         ; 2        ; dotClock                                                  ; input  ; 1.2 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 1.2 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                               ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------+
; SDC pin name                  ; u1|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                    ;
; Compensate clock              ; clock0                                                                    ;
; Compensated input/output pins ; --                                                                        ;
; Switchover type               ; --                                                                        ;
; Input frequency 0             ; 50.0 MHz                                                                  ;
; Input frequency 1             ; --                                                                        ;
; Nominal PFD frequency         ; 10.0 MHz                                                                  ;
; Nominal VCO frequency         ; 560.0 MHz                                                                 ;
; VCO post scale K counter      ; 2                                                                         ;
; VCO frequency control         ; Auto                                                                      ;
; VCO phase shift step          ; 223 ps                                                                    ;
; VCO multiply                  ; --                                                                        ;
; VCO divide                    ; --                                                                        ;
; Freq min lock                 ; 28.0 MHz                                                                  ;
; Freq max lock                 ; 58.06 MHz                                                                 ;
; M VCO Tap                     ; 0                                                                         ;
; M Initial                     ; 1                                                                         ;
; M value                       ; 56                                                                        ;
; N value                       ; 5                                                                         ;
; Charge pump current           ; setting 1                                                                 ;
; Loop filter resistance        ; setting 19                                                                ;
; Loop filter capacitance       ; setting 0                                                                 ;
; Bandwidth                     ; 450 kHz to 560 kHz                                                        ;
; Bandwidth type                ; Medium                                                                    ;
; Real time reconfigurable      ; Off                                                                       ;
; Scan chain MIF file           ; --                                                                        ;
; Preserve PLL counter order    ; Off                                                                       ;
; PLL location                  ; PLL_1                                                                     ;
; Inclk0 signal                 ; clock_50                                                                  ;
; Inclk1 signal                 ; --                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                             ;
; Inclk1 signal type            ; --                                                                        ;
+-------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+
; Name                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                   ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+
; bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 56   ; 25  ; 112.0 MHz        ; 0 (0 ps)    ; 9.00 (223 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 2     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 7     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Unchecked    ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 26        ; 0            ; 4         ; 0            ; 0            ; 4         ; 4         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 4         ; 2            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0         ; 0            ; 22        ; 0            ; 0            ; 22        ; 22        ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 22        ; 16           ; 0            ;
; Total Inapplicable ; 26           ; 26           ; 26           ; 0         ; 26           ; 0         ; 26           ; 26           ; 0         ; 0         ; 26           ; 24           ; 26           ; 26           ; 26           ; 26           ; 24           ; 26           ; 26           ; 26           ; 26           ; 24           ; 26           ; 26           ; 26           ; 26           ; 26           ; 0         ; 8            ; 26           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; dotReg0            ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dotReg1            ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dotReg2            ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dotEnable          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; pairECLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pairE2             ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairE1             ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairE0             ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairOCLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairO2             ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairO1             ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairO0             ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; backlight_en       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; backlight_pwm      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; clock_50           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dotLatch           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dotClock           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dotMOSI            ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; pairECLK(n)        ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pairE2(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairE1(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairE0(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairOCLK(n)        ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairO2(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairO1(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
; pairO0(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked    ; Inapplicable ;
+--------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------+
; I/O Assignment Analysis Messages ;
+----------------------------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6E22C8 for design "LCD_Driver"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 56, clock division of 25, and phase shift of 0 degrees (0 ps) for bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|wire_pll1_clk[0] port
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (176674): Following 8 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "pairECLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairECLK(n)"
    Warning (176118): Pin "pairE2" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairE2(n)"
    Warning (176118): Pin "pairE1" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairE1(n)"
    Warning (176118): Pin "pairE0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairE0(n)"
    Warning (176118): Pin "pairOCLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairOCLK(n)"
    Warning (176118): Pin "pairO2" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairO2(n)"
    Warning (176118): Pin "pairO1" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairO1(n)"
    Warning (176118): Pin "pairO0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "pairO0(n)"
Critical Warning (169085): No exact pin location assignment(s) for 18 pins of 18 total pins
    Info (169086): Pin dotReg0 not assigned to an exact location on the device
    Info (169086): Pin dotReg1 not assigned to an exact location on the device
    Info (169086): Pin dotReg2 not assigned to an exact location on the device
    Info (169086): Pin dotEnable not assigned to an exact location on the device
    Info (169086): Pin pairECLK not assigned to an exact location on the device
    Info (169086): Pin pairE2 not assigned to an exact location on the device
    Info (169086): Pin pairE1 not assigned to an exact location on the device
    Info (169086): Pin pairE0 not assigned to an exact location on the device
    Info (169086): Pin pairOCLK not assigned to an exact location on the device
    Info (169086): Pin pairO2 not assigned to an exact location on the device
    Info (169086): Pin pairO1 not assigned to an exact location on the device
    Info (169086): Pin pairO0 not assigned to an exact location on the device
    Info (169086): Pin backlight_en not assigned to an exact location on the device
    Info (169086): Pin backlight_pwm not assigned to an exact location on the device
    Info (169086): Pin clock_50 not assigned to an exact location on the device
    Info (169086): Pin dotLatch not assigned to an exact location on the device
    Info (169086): Pin dotClock not assigned to an exact location on the device
    Info (169086): Pin dotMOSI not assigned to an exact location on the device
Info (176353): Automatically promoted node bit_clock:u1|altpll:altpll_component|bit_clock_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node dotClock~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Error (176201): Can't place pin pairE2 with differential I/O standard -- no legal location available on target device File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 3. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 4. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 5. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 6. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (169308): Design partition "hard_block:auto_generated_inst" has 1 pin(s) in the I/O bank 6 and the pins(s) use VCCIO 1.2V
            Info (169073): Pin ~ALTERA_nCEO~ in I/O bank 6 uses VCCIO 1.2V
        Info (169309): Pin pairE2 is in design partition "Top"
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 7. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169026): Pin pairE2 is incompatible with I/O bank 8. It uses I/O standard LVDS_E_3R, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.2V. File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (176150): Pin "pairE2" with LVDS_E_3R I/O standard must be driven by the external clock output of an enhanced PLL File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (15024): Input port I of node "pairE2~output_pseudo_diff" is driven by Mux47~4 which is COMBOUT output port of Combinational cell type node Mux47~4
    Error (169001): Pin 91 does not support I/O standard LVDS_E_3R for pairE2 File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (169001): Pin 89 does not support I/O standard LVDS_E_3R for pairE2 File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
    Error (176150): Pin "pairE2" with LVDS_E_3R I/O standard must be driven by the external clock output of an enhanced PLL File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 45
        Info (15024): Input port I of node "pairE2~output_pseudo_diff" is driven by Mux47~4 which is COMBOUT output port of Combinational cell type node Mux47~4
    Error (169014): Cannot place node pairE2 in location 10 because location already occupied by node pairECLK File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 44
    Error (169014): Cannot place node pairE2 in location 10 because location already occupied by node pairECLK File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 44
    Error (169014): Cannot place node pairE2 in location 24 because location already occupied by node clock_50 File: C:/Users/Parker/Desktop/LCD_Driver_6/LCD_Driver.v Line: 29
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Error (171000): Can't fit design in device
Warning (169069): Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin backlight_en has VCC driving its datain port
    Info (169070): Pin backlight_pwm has VCC driving its datain port
Error: Quartus II 64-Bit I/O Assignment Analysis was unsuccessful. 39 errors, 14 warnings
    Error: Peak virtual memory: 560 megabytes
    Error: Processing ended: Sun Jul 12 19:38:54 2015
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


