#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+define+' '+memcbk' 'verilog/LSTM/lstm.svh' 'verilog/testbench/sigmoid_test.sv' 'verilog/LSTM/lstm_compute.sv' 'verilog/LSTM/delay_chain.sv' 'verilog/LSTM/sigmoid.sv' 'verilog/LSTM/tanh.sv' 'verilog/FFT/pipe_stage_mult.sv' '-o' 'dve' '-R' '-gui'  -static_dbgen_only -daidir=$1 2>&1
