<!DOCTYPE html>
<html lang="ja">
  <head>

<meta charset="utf-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<title>Intel Raptor Lake-P の PCIe I/O 構成 | Coelacanth&#39;s Dream</title>

<link rel="canonical" href="https://www.coelacanth-dream.com/posts/2022/10/09/rpl-p-pcie/">

<link rel="icon" type="image/png" sizes="128x128" href="https://www.coelacanth-dream.com/icon.png">

<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/posts/index.xml">
<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/lastmod/index.xml">

<meta property="og:site_name" content="Coelacanth&#39;s Dream">
<meta property="og:type" content="article">
<meta property="og:title" content="Intel Raptor Lake-P の PCIe I/O 構成 | Coelacanth&#39;s Dream">
<meta name="twitter:card" content="summary">
<meta name="description" content="Raptor Lake-S は Alder Lake-S と CPU部を除いて設計がほとんど共通しており、I/O 部も基本同じとされているが、モバイル向けの Raptor Lake-P は Alder Lake-P から変更される可能性がある。 Alder Lake 世代では Alder Lake-S/P/M で">
  <meta property="og:description" content="Raptor Lake-S は Alder Lake-S と CPU部を除いて設計がほとんど共通しており、I/O 部も基本同じとされているが、モバイル向けの Raptor Lake-P は Alder Lake-P から変更される可能性がある。 Alder Lake 世代では Alder Lake-S/P/M で"><meta property="og:image" content="https://www.coelacanth-dream.com/icon.png"><meta property="og:locale" content="ja_JP">
<meta name="author" content="Umio Yasuno">
<meta name="copyright" content="&copy; 2019 - 2022 Umio-Yasuno">
<meta name="keywords" content="Coelacanth&#39;s Dream, Raptor_Lake, Alder_Lake">
    <link rel="preload" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style"><link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style"><style>
  html{background:#034759 fixed no-repeat;font-size:.95rem}body{display:grid;grid-template:var(--body-grid,repeat(4,auto) 2rem/auto .5rem .25rem);gap:1rem 0;scrollbar-width:thin;scrollbar-color:rgba(5,110,138,.9)#0000}.site-title{grid-row:1/2;grid-column:1/-3;margin:.5rem 0 0;font:2rem/1 monospace;word-spacing:100vw;text-align:right;isolation:isolate;text-shadow:.1em -.1em .8em #f1f4f3}.site-title-link{color:#b7c8c4;text-decoration:none;padding:0}.site-title-link:hover{color:#dae3e0}.lain-e{display:inline-block;font:700 .7em/.7 monospace;transform:rotate(-32deg);padding:0 .3ch .3ex;margin:0 -.1em 0 0;background-color:#0005;border-radius:50%}.text{display:grid;grid-row:var(--text-row,2/3);grid-column:var(--text-column,1/-2);color:#fffefe;line-height:1.68;grid-template:auto/.5% .5% auto 1%;gap:.8rem 0;overflow:hidden;overflow-wrap:anywhere;word-break:break-word}footer{display:var(--f-disp,grid);grid-row:3/4;grid-column:1/-1;contain:content}.side,.slide{position:fixed;contain:content}.side{display:var(--side-disp,none)}.slide{display:grid;visibility:var(--slide-vis,hidden)}a{color:#b7ffff;text-decoration:none;margin:0;padding:0 .2rem}hr{background-color:#17736b;padding:0;border-width:0;width:99%;height:1px}::-webkit-scrollbar{width:.2rem;height:.2rem;background-color:#0000}::-webkit-scrollbar-thumb{background-color:rgba(5,110,138,.9)}::-webkit-scrollbar-corner,::-webkit-scrollbar-resizer{display:none}.crt{background:radial-gradient(#eee1 4%,#0000 95%,#111 98%)50%/contain fixed no-repeat,linear-gradient(to bottom,#0000 55%,#0003 55%)50%/100% .5rem fixed repeat-y,linear-gradient(to right,#f002 33.4%,#0802 33.4%,#0802 66.8%,#00f2 66.8%)50%/.25rem 100% fixed repeat-x;opacity:.4;width:100%;height:100%;position:fixed;inset:0;z-index:2;pointer-events:none;isolation:isolate;contain:strict}.sb{display:inline-block;font:.8rem/1.2 sans-serif;margin:auto 0;padding:.12rem .5rem .24rem;max-width:max-content;text-align:center;cursor:pointer;color:#eff;border:1px solid var(--sb-brdr,#046a85);text-decoration:none;background-image:linear-gradient(to bottom,#04576d 0%,#034f63 100%);contain:content}.sb:active{--sb-brdr:#04576d}.sb::before{content:attr(data-btn-txt)}.rss::before{content:"RSS: " attr(data-rss-name)}.rss-block{display:flex;gap:.2rem}.share-block{display:flex;flex-flow:row wrap;gap:.2rem .1rem;justify-content:flex-end}@media(min-width:840px){body{--body-grid:repeat(5, auto) 6vh / calc(160px + 1rem) 0.2rem 0.6rem auto 0 0.5rem}.text{--text-row:auto;--text-column:2/-2}.side{--side-disp:block;height:98vh;width:160px;inset:1vh 0 0;padding:0 .5rem;color:#28c8bb;border-right:1px solid #17736b;font-size:1rem;overflow:scroll}.slide{display:none}footer{--f-disp:none}}
  .page-title{grid-column:2/-2;font:1.1rem sans-serif;color:#e5ebea;margin:0;padding:0}.sect-title{font-size:1rem;margin:0}.delay-ds{visibility:var(--ds,hidden)}.home,.posts,.cat-tag,.tag-comple{grid-column:2/-1}datalist{display:none}.page-main{font-size:.95rem;grid-column:2/-1;overflow:hidden;contain:content;display:flex;flex-flow:column nowrap;gap:.8rem 0}.page-main>p{margin:0}.page-main>p::before{content:'';padding:0 .25rem}.delay-page{visibility:var(--dp,hidden)}.page-title{color:#f7ab39;font:1.1rem/1.4 sans-serif;grid-column:2/-2;margin:0;overflow-wrap:break-word;word-break:break-word}figure{width:98%;height:54vh}.article-time{grid-column:3/-1;display:flex;text-align:end;margin:0;flex-flow:column nowrap;gap:.1rem 0;color:#28c8bb;font:.9rem/1.1 monospace}
</style>
    <link rel="preload" href="https://www.coelacanth-dream.com/js/main.min.js" as="script">
    <script type="application/ld+json">{"@context":"https://schema.org/","@type":"Article","dateCreated":"2022-10-09","dateModified":"2022-10-09","datePublished":"2022-10-09","headline":"Intel Raptor Lake-P の PCIe I/O 構成","image":"https://www.coelacanth-dream.com/icon.png","name":"Intel Raptor Lake-P の PCIe I/O 構成"}</script>
  </head>
  <body><header class="site-title">
  <a href="https://www.coelacanth-dream.com/" class="site-title-link" title="Coelacanth&#39;s Dream">Coelacanth's Dream</a>
</header>
<link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">

    <main class="text">
      <h1 class="page-title">Intel Raptor Lake-P の PCIe I/O 構成</h1>

  <article class="page-main delay-page"><aside class="share-block"><button aria-label="Copy URL button" class="share-copy-button sb cp-url" data-btn-txt="Share" onclick="copy_url({ url: true, title: false })" tabindex="0" type="button"></button><button aria-label="Copy URL button" class="share-copy-button sb cp-url-title" data-btn-txt="Copy URL & Title" onclick="copy_url({ url: true, title: true })" tabindex="0" type="button"></button></aside><aside class="article-time">
    <time datetime="2022-10-09 12:53 +0900">Post: 2022/10/09 12:53 &#43;0900</time>
    <aside class="update">Update: 2022/10/09 14:32 &#43;0900</aside>
  </aside><p><em>Raptor Lake-S</em> は <em>Alder Lake-S</em> と CPU部を除いて設計がほとんど共通しており、I/O 部も基本同じとされているが、モバイル向けの <em>Raptor Lake-P</em> は <em>Alder Lake-P</em> から変更される可能性がある。</p>
<p><em>Alder Lake</em> 世代では <em>Alder Lake-S/P/M</em> でそれぞれ CPU 側の PCIe I/O 構成が異なり、デスクトップ向けの <em>Alder Lake-S (8P+8E)</em> では 2x Gen5 8-Lane + 1x Gen4 4-Lane、<em>Alder Lake-P (6+8)</em> では 1x Gen5 8-Lane + 2x Gen4 4-Lane、<em>Alder Lake-M (2+8)</em> では 1x Gen4 4-Lane という構成になっている。<br>
現状 <em>Alder Lake-P</em> の 1x Gen5 8-Lane は <em>H Series</em> でのみ有効とされているが、Gen5 ではなく Gen4 での利用となっている。これはドキュメント中では TTM (time-to-market, 製品化に掛かる期間) のためだとしている。<sup id="fnref:1"><a href="#fn:1" class="footnote-ref" role="doc-noteref">1</a></sup><br>
搭載するデバイスがほとんど固定されているモバイル向けでは、PCIe Gen5 対応デバイスが少ない中わざわざ Gen5 認証を取るコストに対してリターンが見合わないというのもあるだろう。<br>
また、CPU部が Atom系 (E-Core) <em>Gracemont</em> のみの <em>Alder Lake-N</em> は CPU側 PCIe I/O を持たない。</p>
<p>先日、2022/09/28 付で「13th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2」が公開された。<sup id="fnref:2"><a href="#fn:2" class="footnote-ref" role="doc-noteref">2</a></sup><br>
そのドキュメントによれば、<em>Raptor Lake-S</em> は PCIe Root Port (RP) /Root Complex (RC) に割り当てられた DeviceID は違うが、2x Gen5 4-Lane + 1x Gen4 4-Lane と <em>Alder Lake-S</em> と同様の構成を採っている。<br>
PCIe RC と DeviceID はそれぞれ <code>PCIe RC 010 G5 (DeviceID: 0xA70D), PCIe RC 011 G5 (DeviceID: 0xA72D), PCIe RC 060 (x4) G4 (DeviceID: 0xA74D)</code> となる。<br>
<em>Raptor Lake-P</em> はまだ SKU が正式発表されていないため、同様のドキュメントは公開されていないが、<em>Raptor Lake-P</em> のサポートが進められている Coreboot では各種 DeviceID の情報が追加されている。<br>
そして <em>Raptor Lake-P</em> の PCIe RP/RC には <em>Raptor Lake-S</em> と同じ DeviceID が割り当てられている。</p>
<blockquote>
<pre><code>    @@ -3434,6 +3463,10 @@
     #define PCI_DID_INTEL_MTL_IOE_P_PCIE_RP11		0x7ecb
     #define PCI_DID_INTEL_MTL_IOE_P_PCIE_RP12		0x7ecc
     
    +#define PCI_DID_INTEL_RPL_P_PCIE_RP1			0xa74d
    +#define PCI_DID_INTEL_RPL_P_PCIE_RP2			0xa70d
    +#define PCI_DID_INTEL_RPL_P_PCIE_RP3			0xa72d
    +
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/coreboot/coreboot/commit/a15b25f6fd3b121913508bf6b603856d5026be2c" rel="noopener noreferrer" target="_blank" title="https://github.com/coreboot/coreboot/commit/a15b25f6fd3b121913508bf6b603856d5026be2c">soc/intel: Add Raptor Lake device IDs · coreboot/coreboot@a15b25f</a></cite>
</div>

</blockquote>
<p>このことから、<em>Raptor Lake-P</em> では <em>Alder Lake-S/Raptor Lake-S</em> と同じ PCIe I/O 構成を採っていると考えられる。<br>
<em>Raptor Lake-P</em> と <em>Alder Lake-P</em> を比較した時、<em>Raptor Lake-P</em> では Gen5 Lane 数が増えると同時に全体の Lane 数も増えたと見ることができる。<br>
<em>Alder Lake-S/Raptor Lake-S</em> と同様の構成とすることで、開発期間も短縮することができる。</p>
<p>しかし、<em>Raptor Lake-P</em> では <em>H Series</em> だけでなく <em>U Series</em> でも追加の PCIe Lane が有効化されるのか、また <em>Alder Lake-P</em> では有効化されなかった Gen5 での利用が可能になるかは不明である。</p>
<table>
<thead>
<tr>
<th style="text-align:left"></th>
<th style="text-align:center">ADL-S</th>
<th style="text-align:center">ADL-P</th>
<th style="text-align:center">ADL-M</th>
<th style="text-align:center">ADL-N</th>
<th style="text-align:center">RPL-S</th>
<th style="text-align:center">RPL-P</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">Variant (CPUID Model)</td>
<td style="text-align:center">Desktop (0x97)</td>
<td style="text-align:center">Mobile (0x9A)</td>
<td style="text-align:center">Mobile (0x9A)</td>
<td style="text-align:center">Mobile (0xBE)</td>
<td style="text-align:center">Desktop (0xB7)</td>
<td style="text-align:center">Mobile (0xBA)</td>
</tr>
<tr>
<td style="text-align:left">CPU (big + small)</td>
<td style="text-align:center">8 + 8</td>
<td style="text-align:center">6 + 8</td>
<td style="text-align:center">2 + 8</td>
<td style="text-align:center">0 + 8</td>
<td style="text-align:center">8 + 16</td>
<td style="text-align:center">6 + 8?</td>
</tr>
<tr>
<td style="text-align:left">GPU (Gen12.2)</td>
<td style="text-align:center">GT1 32EU</td>
<td style="text-align:center">GT2 96EU</td>
<td style="text-align:center">GT2 96EU</td>
<td style="text-align:center">GT1 32EU</td>
<td style="text-align:center">GT1 32EU</td>
<td style="text-align:center">GT2 96EU</td>
</tr>
<tr>
<td style="text-align:left">Display ver</td>
<td style="text-align:center">Gen12</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
<td style="text-align:center">Gen12</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
</tr>
<tr>
<td style="text-align:left">CPU PCIe</td>
<td style="text-align:center">2x Gen5 8L,<br>1x Gen4 4L</td>
<td style="text-align:center">1x Gen5 8L,<br>2x Gen4 4L</td>
<td style="text-align:center">1x Gen4 4L</td>
<td style="text-align:center">N/A</td>
<td style="text-align:center">2x Gen5 8L,<br>1x Gen4 4L</td>
<td style="text-align:center">2x Gen5 8L?,<br>1x Gen4 4L?</td>
</tr>
</tbody>
</table>
<section class="reference"><h3 id="reference_title">参考リンク<a href="#reference_title" class="head-cur-link" aria-hidden></a>
</h3>
<ul>
<li><a href="https://pc.watch.impress.co.jp/docs/column/ubiq/1442699.html" rel="noopener noreferrer" target="_blank" title="https://pc.watch.impress.co.jp/docs/column/ubiq/1442699.html">【笠原一輝のユビキタス情報局】Alder Lake/Raptor Lakeの「高性能の秘密」はPコアに内蔵されたマイクロコントローラにあった！ - PC Watch</a></li>
<li><a href="https://www.intel.com/content/www/us/en/content-details/743844/13th-generation-intel-core-processors-datasheet-volume-1-of-2.html" rel="noopener noreferrer" target="_blank" title="https://www.intel.com/content/www/us/en/content-details/743844/13th-generation-intel-core-processors-datasheet-volume-1-of-2.html">13th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2</a></li>
<li><a href="https://github.com/coreboot/coreboot/commit/a15b25f6fd3b121913508bf6b603856d5026be2c" rel="noopener noreferrer" target="_blank" title="https://github.com/coreboot/coreboot/commit/a15b25f6fd3b121913508bf6b603856d5026be2c">soc/intel: Add Raptor Lake device IDs · coreboot/coreboot@a15b25f</a></li>
<li><a href="https://github.com/coreboot/coreboot/commit/9e86b71e7936fd17a2b6d2c15ccd81442f21c576" rel="noopener noreferrer" target="_blank" title="https://github.com/coreboot/coreboot/commit/9e86b71e7936fd17a2b6d2c15ccd81442f21c576">soc/intel/alderlake: Add new pcie5 alias for raptorlake · coreboot/coreboot@9e86b71</a></li>
<li><a href="https://www.intel.com/content/www/us/en/products/platforms/details/alder-lake-p.html" rel="noopener noreferrer" target="_blank" title="https://www.intel.com/content/www/us/en/products/platforms/details/alder-lake-p.html">Alder Lake P: Overview and Technical Documentation</a></li>
</ul>
</section>

<div class="footnotes" role="doc-endnotes">
<hr>
<ol>
<li id="fn:1">
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/introduction/" rel="noopener noreferrer" target="_blank" title="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/introduction/">Introduction - 009 - ID:655258 | 12th Generation Intel® Core™ Processors</a>&#160;<a href="#fnref:1" class="footnote-backref" role="doc-backlink">&#x21a9;&#xfe0e;</a></p>
</li>
<li id="fn:2">
<p><a href="https://www.intel.com/content/www/us/en/content-details/743844/13th-generation-intel-core-processors-datasheet-volume-1-of-2.html" rel="noopener noreferrer" target="_blank" title="https://www.intel.com/content/www/us/en/content-details/743844/13th-generation-intel-core-processors-datasheet-volume-1-of-2.html">13th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2</a>&#160;<a href="#fnref:2" class="footnote-backref" role="doc-backlink">&#x21a9;&#xfe0e;</a></p>
</li>
</ol>
</div>
</article><nav class="article-bottom-tags delay-page"><a class="bottom-tag-link" href="https://www.coelacanth-dream.com/tags/raptor_lake/" title="Raptor_Lake">#Raptor Lake</a><a class="bottom-tag-link" href="https://www.coelacanth-dream.com/tags/alder_lake/" title="Alder_Lake">#Alder Lake</a></nav><aside class="article-bottom-misc delay-page">
  <a href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2022/10/09/rpl-p-pcie.md" class="changelog sb" rel="noopener noreferrer" target="_blank">Changelog</a>
</aside>
    </main><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/ds.min.css"><footer class="delay-ds"><hr>
  <nav class="foot-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/about/#matrix">Matrix</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>
<a href="#" class="pagetop sb">Page Top</a>
  </nav><nav class="rss-block"><a aria-label="RSS: Home" class="rss sb" data-rss-name="Home" href="https://www.coelacanth-dream.com/posts/index.xml" role="button" tabindex="0" target="_blank"></a><a aria-label="RSS: Updated" class="rss sb" data-rss-name="Updated" href="https://www.coelacanth-dream.com/lastmod/index.xml" role="button" tabindex="0" target="_blank"></a></nav>
<aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" rel="noopener noreferrer" target="_blank">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" rel="noopener noreferrer" target="_blank">Hugo 0.105.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
</footer>
<aside class="side">
  <aside class="side-block delay-ds" id="side-menu" role="menu"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a></nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/cpu/" class="menu-cat-tag-lower">CPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/alder_lake/" class="menu-cat-tag-lower">Alder Lake</a><a href="https://www.coelacanth-dream.com/tags/raptor_lake/" class="menu-cat-tag-lower">Raptor Lake</a>
  </nav></nav><nav class="rss-block"><a aria-label="RSS: Home" class="rss sb" data-rss-name="Home" href="https://www.coelacanth-dream.com/posts/index.xml" role="button" tabindex="0" target="_blank"></a><a aria-label="RSS: Updated" class="rss sb" data-rss-name="Updated" href="https://www.coelacanth-dream.com/lastmod/index.xml" role="button" tabindex="0" target="_blank"></a></nav>

    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/about/#matrix">Matrix</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>
</nav><aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" rel="noopener noreferrer" target="_blank">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" rel="noopener noreferrer" target="_blank">Hugo 0.105.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
  </aside>
</aside>
<aside class="slide"><input checked id="menu-open" type="checkbox">
  <label class="menu-label" for="menu-open"></label>

  <nav class="slide-menu-block"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a></nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/cpu/" class="menu-cat-tag-lower">CPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/alder_lake/" class="menu-cat-tag-lower">Alder Lake</a><a href="https://www.coelacanth-dream.com/tags/raptor_lake/" class="menu-cat-tag-lower">Raptor Lake</a>
  </nav></nav>
  
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/about/#matrix">Matrix</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>

    </nav>
  </nav>
</aside>
<div class="crt"></div>
    <script defer src="https://www.coelacanth-dream.com/js/main.min.js"></script>

    <template id="msg_tmp">
      <div id="toast_msg" class="toast_msg"></div>
    </template>
  </body>
</html>