Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Sep 10 14:34:39 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_ll_two_displays_impl_1.twr lab2_ll_two_displays_impl_1.udb -gui -msgset C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/radiant_project/lab2_ll_two_displays/promote.xml

-----------------------------------------
Design:          lab2_ll_two_displays
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 67.1378%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
clk_divider/clk_div/SR                  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset_p34                               |                     input
switch2[0]                              |                     input
switch2[1]                              |                     input
switch2[2]                              |                     input
switch2[3]                              |                     input
switch1[0]                              |                     input
switch1[1]                              |                     input
switch1[2]                              |                     input
switch1[3]                              |                     input
seg[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{clk_divider/counter_15__i23/SR   clk_divider/counter_15__i24/SR}              
                                         |   25.608 ns 
{clk_divider/counter_15__i29/SR   clk_divider/counter_15__i30/SR}              
                                         |   25.608 ns 
{clk_divider/counter_15__i25/SR   clk_divider/counter_15__i26/SR}              
                                         |   25.608 ns 
{clk_divider/counter_15__i27/SR   clk_divider/counter_15__i28/SR}              
                                         |   25.608 ns 
clk_divider/counter_15__i31/D            |   26.049 ns 
clk_divider/counter_15__i31/SR           |   26.202 ns 
clk_divider/counter_15__i30/D            |   26.881 ns 
clk_divider/counter_15__i29/D            |   27.158 ns 
{clk_divider/counter_15__i19/SR   clk_divider/counter_15__i20/SR}              
                                         |   27.313 ns 
{clk_divider/counter_15__i21/SR   clk_divider/counter_15__i22/SR}              
                                         |   27.313 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : {clk_divider/counter_15__i23/SR   clk_divider/counter_15__i24/SR}  (SLICE_R13C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.607 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           3.846                 21.029  17      
{clk_divider/counter_15__i23/SR   clk_divider/counter_15__i24/SR}
                                                             ENDPOINT            0.000                 21.029  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
{clk_divider/counter_15__i23/CK   clk_divider/counter_15__i24/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.028)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.607  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : {clk_divider/counter_15__i29/SR   clk_divider/counter_15__i30/SR}  (SLICE_R13C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.607 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           3.846                 21.029  17      
{clk_divider/counter_15__i29/SR   clk_divider/counter_15__i30/SR}
                                                             ENDPOINT            0.000                 21.029  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.028)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.607  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : {clk_divider/counter_15__i25/SR   clk_divider/counter_15__i26/SR}  (SLICE_R13C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.607 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           3.846                 21.029  17      
{clk_divider/counter_15__i25/SR   clk_divider/counter_15__i26/SR}
                                                             ENDPOINT            0.000                 21.029  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
{clk_divider/counter_15__i25/CK   clk_divider/counter_15__i26/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.028)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.607  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : {clk_divider/counter_15__i27/SR   clk_divider/counter_15__i28/SR}  (SLICE_R13C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.607 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           3.846                 21.029  17      
{clk_divider/counter_15__i27/SR   clk_divider/counter_15__i28/SR}
                                                             ENDPOINT            0.000                 21.029  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
{clk_divider/counter_15__i27/CK   clk_divider/counter_15__i28/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.028)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.607  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i0/Q  (SLICE_R13C3A)
Path End         : clk_divider/counter_15__i31/D  (SLICE_R13C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 33
Delay Ratio      : 31.8% (route), 68.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.048 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
clk_divider/clk                                              NET DELAY               5.499                  5.499  19      
clk_divider/counter_15__i0/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_divider/counter_15__i0/CK->clk_divider/counter_15__i0/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_divider/counter[0]                                       NET DELAY               2.022                  8.909  2       
clk_divider/counter_15_add_4_1/C1->clk_divider/counter_15_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clk_divider/n236                                             NET DELAY               0.000                  9.252  2       
clk_divider/counter_15_add_4_3/CI0->clk_divider/counter_15_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clk_divider/n827                                             NET DELAY               0.000                  9.529  2       
clk_divider/counter_15_add_4_3/CI1->clk_divider/counter_15_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clk_divider/n238                                             NET DELAY               0.000                  9.806  2       
clk_divider/counter_15_add_4_5/CI0->clk_divider/counter_15_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clk_divider/n830                                             NET DELAY               0.000                 10.083  2       
clk_divider/counter_15_add_4_5/CI1->clk_divider/counter_15_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clk_divider/n240                                             NET DELAY               0.000                 10.360  2       
clk_divider/counter_15_add_4_7/CI0->clk_divider/counter_15_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clk_divider/n833                                             NET DELAY               0.000                 10.637  2       
clk_divider/counter_15_add_4_7/CI1->clk_divider/counter_15_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clk_divider/n242                                             NET DELAY               0.555                 11.469  2       
clk_divider/counter_15_add_4_9/CI0->clk_divider/counter_15_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clk_divider/n836                                             NET DELAY               0.000                 11.746  2       
clk_divider/counter_15_add_4_9/CI1->clk_divider/counter_15_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clk_divider/n244                                             NET DELAY               0.000                 12.023  2       
clk_divider/counter_15_add_4_11/CI0->clk_divider/counter_15_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clk_divider/n839                                             NET DELAY               0.000                 12.300  2       
clk_divider/counter_15_add_4_11/CI1->clk_divider/counter_15_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clk_divider/n246                                             NET DELAY               0.000                 12.577  2       
clk_divider/counter_15_add_4_13/CI0->clk_divider/counter_15_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clk_divider/n842                                             NET DELAY               0.000                 12.854  2       
clk_divider/counter_15_add_4_13/CI1->clk_divider/counter_15_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clk_divider/n248                                             NET DELAY               0.000                 13.131  2       
clk_divider/counter_15_add_4_15/CI0->clk_divider/counter_15_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clk_divider/n845                                             NET DELAY               0.000                 13.408  2       
clk_divider/counter_15_add_4_15/CI1->clk_divider/counter_15_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clk_divider/n250                                             NET DELAY               0.555                 14.240  2       
clk_divider/counter_15_add_4_17/CI0->clk_divider/counter_15_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clk_divider/n848                                             NET DELAY               0.000                 14.517  2       
clk_divider/counter_15_add_4_17/CI1->clk_divider/counter_15_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clk_divider/n252                                             NET DELAY               0.000                 14.794  2       
clk_divider/counter_15_add_4_19/CI0->clk_divider/counter_15_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clk_divider/n851                                             NET DELAY               0.000                 15.071  2       
clk_divider/counter_15_add_4_19/CI1->clk_divider/counter_15_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clk_divider/n254                                             NET DELAY               0.000                 15.348  2       
clk_divider/counter_15_add_4_21/CI0->clk_divider/counter_15_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clk_divider/n854                                             NET DELAY               0.000                 15.625  2       
clk_divider/counter_15_add_4_21/CI1->clk_divider/counter_15_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clk_divider/n256                                             NET DELAY               0.000                 15.902  2       
clk_divider/counter_15_add_4_23/CI0->clk_divider/counter_15_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clk_divider/n857                                             NET DELAY               0.000                 16.179  2       
clk_divider/counter_15_add_4_23/CI1->clk_divider/counter_15_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clk_divider/n258                                             NET DELAY               0.555                 17.011  2       
clk_divider/counter_15_add_4_25/CI0->clk_divider/counter_15_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clk_divider/n860                                             NET DELAY               0.000                 17.288  2       
clk_divider/counter_15_add_4_25/CI1->clk_divider/counter_15_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clk_divider/n260                                             NET DELAY               0.000                 17.565  2       
clk_divider/counter_15_add_4_27/CI0->clk_divider/counter_15_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clk_divider/n863                                             NET DELAY               0.000                 17.842  2       
clk_divider/counter_15_add_4_27/CI1->clk_divider/counter_15_add_4_27/CO1
                                          SLICE_R13C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clk_divider/n262                                             NET DELAY               0.000                 18.119  2       
clk_divider/counter_15_add_4_29/CI0->clk_divider/counter_15_add_4_29/CO0
                                          SLICE_R13C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clk_divider/n866                                             NET DELAY               0.000                 18.396  2       
clk_divider/counter_15_add_4_29/CI1->clk_divider/counter_15_add_4_29/CO1
                                          SLICE_R13C6C       CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clk_divider/n264                                             NET DELAY               0.000                 18.673  2       
clk_divider/counter_15_add_4_31/CI0->clk_divider/counter_15_add_4_31/CO0
                                          SLICE_R13C6D       CIN0_TO_COUT0_DELAY     0.277                 18.950  2       
clk_divider/n869                                             NET DELAY               0.000                 18.950  2       
clk_divider/counter_15_add_4_31/CI1->clk_divider/counter_15_add_4_31/CO1
                                          SLICE_R13C6D       CIN1_TO_COUT1_DELAY     0.277                 19.227  2       
clk_divider/n266                                             NET DELAY               1.216                 20.443  2       
clk_divider/counter_15_add_4_33/D0->clk_divider/counter_15_add_4_33/S0
                                          SLICE_R13C7A       D0_TO_F0_DELAY          0.476                 20.919  1       
clk_divider/n133[31]                                         NET DELAY               0.000                 20.919  1       
clk_divider/counter_15__i31/D                                ENDPOINT                0.000                 20.919  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
clk_divider/clk                                              NET DELAY               5.499                 47.165  19      
clk_divider/counter_15__i31/CK                               CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(20.918)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       26.048  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : clk_divider/counter_15__i31/SR  (SLICE_R13C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.201 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           3.252                 20.435  17      
clk_divider/counter_15__i31/SR                               ENDPOINT            0.000                 20.435  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
clk_divider/counter_15__i31/CK                               CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.434)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.201  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i0/Q  (SLICE_R13C3A)
Path End         : clk_divider/counter_15__i30/D  (SLICE_R13C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 32
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.880 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
clk_divider/clk                                              NET DELAY               5.499                  5.499  19      
clk_divider/counter_15__i0/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_divider/counter_15__i0/CK->clk_divider/counter_15__i0/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_divider/counter[0]                                       NET DELAY               2.022                  8.909  2       
clk_divider/counter_15_add_4_1/C1->clk_divider/counter_15_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clk_divider/n236                                             NET DELAY               0.000                  9.252  2       
clk_divider/counter_15_add_4_3/CI0->clk_divider/counter_15_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clk_divider/n827                                             NET DELAY               0.000                  9.529  2       
clk_divider/counter_15_add_4_3/CI1->clk_divider/counter_15_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clk_divider/n238                                             NET DELAY               0.000                  9.806  2       
clk_divider/counter_15_add_4_5/CI0->clk_divider/counter_15_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clk_divider/n830                                             NET DELAY               0.000                 10.083  2       
clk_divider/counter_15_add_4_5/CI1->clk_divider/counter_15_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clk_divider/n240                                             NET DELAY               0.000                 10.360  2       
clk_divider/counter_15_add_4_7/CI0->clk_divider/counter_15_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clk_divider/n833                                             NET DELAY               0.000                 10.637  2       
clk_divider/counter_15_add_4_7/CI1->clk_divider/counter_15_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clk_divider/n242                                             NET DELAY               0.555                 11.469  2       
clk_divider/counter_15_add_4_9/CI0->clk_divider/counter_15_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clk_divider/n836                                             NET DELAY               0.000                 11.746  2       
clk_divider/counter_15_add_4_9/CI1->clk_divider/counter_15_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clk_divider/n244                                             NET DELAY               0.000                 12.023  2       
clk_divider/counter_15_add_4_11/CI0->clk_divider/counter_15_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clk_divider/n839                                             NET DELAY               0.000                 12.300  2       
clk_divider/counter_15_add_4_11/CI1->clk_divider/counter_15_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clk_divider/n246                                             NET DELAY               0.000                 12.577  2       
clk_divider/counter_15_add_4_13/CI0->clk_divider/counter_15_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clk_divider/n842                                             NET DELAY               0.000                 12.854  2       
clk_divider/counter_15_add_4_13/CI1->clk_divider/counter_15_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clk_divider/n248                                             NET DELAY               0.000                 13.131  2       
clk_divider/counter_15_add_4_15/CI0->clk_divider/counter_15_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clk_divider/n845                                             NET DELAY               0.000                 13.408  2       
clk_divider/counter_15_add_4_15/CI1->clk_divider/counter_15_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clk_divider/n250                                             NET DELAY               0.555                 14.240  2       
clk_divider/counter_15_add_4_17/CI0->clk_divider/counter_15_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clk_divider/n848                                             NET DELAY               0.000                 14.517  2       
clk_divider/counter_15_add_4_17/CI1->clk_divider/counter_15_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clk_divider/n252                                             NET DELAY               0.000                 14.794  2       
clk_divider/counter_15_add_4_19/CI0->clk_divider/counter_15_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clk_divider/n851                                             NET DELAY               0.000                 15.071  2       
clk_divider/counter_15_add_4_19/CI1->clk_divider/counter_15_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clk_divider/n254                                             NET DELAY               0.000                 15.348  2       
clk_divider/counter_15_add_4_21/CI0->clk_divider/counter_15_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clk_divider/n854                                             NET DELAY               0.000                 15.625  2       
clk_divider/counter_15_add_4_21/CI1->clk_divider/counter_15_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clk_divider/n256                                             NET DELAY               0.000                 15.902  2       
clk_divider/counter_15_add_4_23/CI0->clk_divider/counter_15_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clk_divider/n857                                             NET DELAY               0.000                 16.179  2       
clk_divider/counter_15_add_4_23/CI1->clk_divider/counter_15_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clk_divider/n258                                             NET DELAY               0.555                 17.011  2       
clk_divider/counter_15_add_4_25/CI0->clk_divider/counter_15_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clk_divider/n860                                             NET DELAY               0.000                 17.288  2       
clk_divider/counter_15_add_4_25/CI1->clk_divider/counter_15_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clk_divider/n260                                             NET DELAY               0.000                 17.565  2       
clk_divider/counter_15_add_4_27/CI0->clk_divider/counter_15_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clk_divider/n863                                             NET DELAY               0.000                 17.842  2       
clk_divider/counter_15_add_4_27/CI1->clk_divider/counter_15_add_4_27/CO1
                                          SLICE_R13C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clk_divider/n262                                             NET DELAY               0.000                 18.119  2       
clk_divider/counter_15_add_4_29/CI0->clk_divider/counter_15_add_4_29/CO0
                                          SLICE_R13C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clk_divider/n866                                             NET DELAY               0.000                 18.396  2       
clk_divider/counter_15_add_4_29/CI1->clk_divider/counter_15_add_4_29/CO1
                                          SLICE_R13C6C       CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clk_divider/n264                                             NET DELAY               0.000                 18.673  2       
clk_divider/counter_15_add_4_31/CI0->clk_divider/counter_15_add_4_31/CO0
                                          SLICE_R13C6D       CIN0_TO_COUT0_DELAY     0.277                 18.950  2       
clk_divider/n869                                             NET DELAY               0.661                 19.611  2       
clk_divider/counter_15_add_4_31/D1->clk_divider/counter_15_add_4_31/S1
                                          SLICE_R13C6D       D1_TO_F1_DELAY          0.476                 20.087  1       
clk_divider/n133[30]                                         NET DELAY               0.000                 20.087  1       
clk_divider/counter_15__i30/D                                ENDPOINT                0.000                 20.087  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
clk_divider/clk                                              NET DELAY               5.499                 47.165  19      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(20.086)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       26.880  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i0/Q  (SLICE_R13C3A)
Path End         : clk_divider/counter_15__i29/D  (SLICE_R13C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 31
Delay Ratio      : 30.4% (route), 69.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.157 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
clk_divider/clk                                              NET DELAY               5.499                  5.499  19      
clk_divider/counter_15__i0/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_divider/counter_15__i0/CK->clk_divider/counter_15__i0/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_divider/counter[0]                                       NET DELAY               2.022                  8.909  2       
clk_divider/counter_15_add_4_1/C1->clk_divider/counter_15_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clk_divider/n236                                             NET DELAY               0.000                  9.252  2       
clk_divider/counter_15_add_4_3/CI0->clk_divider/counter_15_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clk_divider/n827                                             NET DELAY               0.000                  9.529  2       
clk_divider/counter_15_add_4_3/CI1->clk_divider/counter_15_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clk_divider/n238                                             NET DELAY               0.000                  9.806  2       
clk_divider/counter_15_add_4_5/CI0->clk_divider/counter_15_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clk_divider/n830                                             NET DELAY               0.000                 10.083  2       
clk_divider/counter_15_add_4_5/CI1->clk_divider/counter_15_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clk_divider/n240                                             NET DELAY               0.000                 10.360  2       
clk_divider/counter_15_add_4_7/CI0->clk_divider/counter_15_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clk_divider/n833                                             NET DELAY               0.000                 10.637  2       
clk_divider/counter_15_add_4_7/CI1->clk_divider/counter_15_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clk_divider/n242                                             NET DELAY               0.555                 11.469  2       
clk_divider/counter_15_add_4_9/CI0->clk_divider/counter_15_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clk_divider/n836                                             NET DELAY               0.000                 11.746  2       
clk_divider/counter_15_add_4_9/CI1->clk_divider/counter_15_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clk_divider/n244                                             NET DELAY               0.000                 12.023  2       
clk_divider/counter_15_add_4_11/CI0->clk_divider/counter_15_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clk_divider/n839                                             NET DELAY               0.000                 12.300  2       
clk_divider/counter_15_add_4_11/CI1->clk_divider/counter_15_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clk_divider/n246                                             NET DELAY               0.000                 12.577  2       
clk_divider/counter_15_add_4_13/CI0->clk_divider/counter_15_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clk_divider/n842                                             NET DELAY               0.000                 12.854  2       
clk_divider/counter_15_add_4_13/CI1->clk_divider/counter_15_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clk_divider/n248                                             NET DELAY               0.000                 13.131  2       
clk_divider/counter_15_add_4_15/CI0->clk_divider/counter_15_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clk_divider/n845                                             NET DELAY               0.000                 13.408  2       
clk_divider/counter_15_add_4_15/CI1->clk_divider/counter_15_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clk_divider/n250                                             NET DELAY               0.555                 14.240  2       
clk_divider/counter_15_add_4_17/CI0->clk_divider/counter_15_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clk_divider/n848                                             NET DELAY               0.000                 14.517  2       
clk_divider/counter_15_add_4_17/CI1->clk_divider/counter_15_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clk_divider/n252                                             NET DELAY               0.000                 14.794  2       
clk_divider/counter_15_add_4_19/CI0->clk_divider/counter_15_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clk_divider/n851                                             NET DELAY               0.000                 15.071  2       
clk_divider/counter_15_add_4_19/CI1->clk_divider/counter_15_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clk_divider/n254                                             NET DELAY               0.000                 15.348  2       
clk_divider/counter_15_add_4_21/CI0->clk_divider/counter_15_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clk_divider/n854                                             NET DELAY               0.000                 15.625  2       
clk_divider/counter_15_add_4_21/CI1->clk_divider/counter_15_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clk_divider/n256                                             NET DELAY               0.000                 15.902  2       
clk_divider/counter_15_add_4_23/CI0->clk_divider/counter_15_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clk_divider/n857                                             NET DELAY               0.000                 16.179  2       
clk_divider/counter_15_add_4_23/CI1->clk_divider/counter_15_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clk_divider/n258                                             NET DELAY               0.555                 17.011  2       
clk_divider/counter_15_add_4_25/CI0->clk_divider/counter_15_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clk_divider/n860                                             NET DELAY               0.000                 17.288  2       
clk_divider/counter_15_add_4_25/CI1->clk_divider/counter_15_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clk_divider/n260                                             NET DELAY               0.000                 17.565  2       
clk_divider/counter_15_add_4_27/CI0->clk_divider/counter_15_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clk_divider/n863                                             NET DELAY               0.000                 17.842  2       
clk_divider/counter_15_add_4_27/CI1->clk_divider/counter_15_add_4_27/CO1
                                          SLICE_R13C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clk_divider/n262                                             NET DELAY               0.000                 18.119  2       
clk_divider/counter_15_add_4_29/CI0->clk_divider/counter_15_add_4_29/CO0
                                          SLICE_R13C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clk_divider/n866                                             NET DELAY               0.000                 18.396  2       
clk_divider/counter_15_add_4_29/CI1->clk_divider/counter_15_add_4_29/CO1
                                          SLICE_R13C6C       CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clk_divider/n264                                             NET DELAY               0.661                 19.334  2       
clk_divider/counter_15_add_4_31/D0->clk_divider/counter_15_add_4_31/S0
                                          SLICE_R13C6D       D0_TO_F0_DELAY          0.476                 19.810  1       
clk_divider/n133[29]                                         NET DELAY               0.000                 19.810  1       
clk_divider/counter_15__i29/D                                ENDPOINT                0.000                 19.810  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
clk_divider/clk                                              NET DELAY               5.499                 47.165  19      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(19.809)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       27.157  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : {clk_divider/counter_15__i19/SR   clk_divider/counter_15__i20/SR}  (SLICE_R13C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 73.3% (route), 26.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.312 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           2.141                 19.324  17      
{clk_divider/counter_15__i19/SR   clk_divider/counter_15__i20/SR}
                                                             ENDPOINT            0.000                 19.324  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
{clk_divider/counter_15__i19/CK   clk_divider/counter_15__i20/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.323)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.312  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i5/Q  (SLICE_R13C3D)
Path End         : {clk_divider/counter_15__i21/SR   clk_divider/counter_15__i22/SR}  (SLICE_R13C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 73.3% (route), 26.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.312 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
clk_divider/clk                                              NET DELAY           5.499                  5.499  19      
{clk_divider/counter_15__i5/CK   clk_divider/counter_15__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_divider/counter_15__i5/CK->clk_divider/counter_15__i5/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_divider/counter[5]                                       NET DELAY           2.736                  9.623  2       
clk_divider/i15_4_lut/C->clk_divider/i15_4_lut/Z
                                          SLICE_R14C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
clk_divider/n35                                              NET DELAY           2.485                 12.557  1       
clk_divider/i18_3_lut/A->clk_divider/i18_3_lut/Z
                                          SLICE_R14C4A       B1_TO_F1_DELAY      0.476                 13.033  1       
clk_divider/n38                                              NET DELAY           0.304                 13.337  1       
clk_divider/i1_4_lut/C->clk_divider/i1_4_lut/Z
                                          SLICE_R14C4B       C0_TO_F0_DELAY      0.476                 13.813  1       
clk_divider/n14                                              NET DELAY           0.304                 14.117  1       
clk_divider/i10_4_lut/D->clk_divider/i10_4_lut/Z
                                          SLICE_R14C4B       C1_TO_F1_DELAY      0.449                 14.566  2       
clk_divider/n23                                              NET DELAY           2.168                 16.734  2       
clk_divider/i521_2_lut_4_lut/A->clk_divider/i521_2_lut_4_lut/Z
                                          SLICE_R14C4C       D1_TO_F1_DELAY      0.449                 17.183  17      
clk_divider/n26                                              NET DELAY           2.141                 19.324  17      
{clk_divider/counter_15__i21/SR   clk_divider/counter_15__i22/SR}
                                                             ENDPOINT            0.000                 19.324  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
clk_divider/clk                                              NET DELAY           5.499                 47.165  19      
{clk_divider/counter_15__i21/CK   clk_divider/counter_15__i22/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.323)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.312  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_divider/counter_15__i22/D            |    1.913 ns 
clk_divider/counter_15__i23/D            |    1.913 ns 
clk_divider/counter_15__i24/D            |    1.913 ns 
clk_divider/counter_15__i29/D            |    1.913 ns 
clk_divider/counter_15__i30/D            |    1.913 ns 
clk_divider/counter_15__i31/D            |    1.913 ns 
clk_divider/counter_15__i25/D            |    1.913 ns 
clk_divider/counter_15__i26/D            |    1.913 ns 
clk_divider/counter_15__i27/D            |    1.913 ns 
clk_divider/counter_15__i28/D            |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_divider/counter_15__i22/Q  (SLICE_R13C5D)
Path End         : clk_divider/counter_15__i22/D  (SLICE_R13C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i21/CK   clk_divider/counter_15__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i22/CK->clk_divider/counter_15__i22/Q
                                          SLICE_R13C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_divider/counter[22]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_23/C1->clk_divider/counter_15_add_4_23/S1
                                          SLICE_R13C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
clk_divider/n133[22]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i22/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i21/CK   clk_divider/counter_15__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i23/Q  (SLICE_R13C6A)
Path End         : clk_divider/counter_15__i23/D  (SLICE_R13C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i23/CK   clk_divider/counter_15__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i23/CK->clk_divider/counter_15__i23/Q
                                          SLICE_R13C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_divider/counter[23]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_25/C0->clk_divider/counter_15_add_4_25/S0
                                          SLICE_R13C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_divider/n133[23]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i23/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i23/CK   clk_divider/counter_15__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i24/Q  (SLICE_R13C6A)
Path End         : clk_divider/counter_15__i24/D  (SLICE_R13C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i23/CK   clk_divider/counter_15__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i24/CK->clk_divider/counter_15__i24/Q
                                          SLICE_R13C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_divider/counter[24]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_25/C1->clk_divider/counter_15_add_4_25/S1
                                          SLICE_R13C6A       C1_TO_F1_DELAY   0.252                  4.997  1       
clk_divider/n133[24]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i24/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i23/CK   clk_divider/counter_15__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i29/Q  (SLICE_R13C6D)
Path End         : clk_divider/counter_15__i29/D  (SLICE_R13C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i29/CK->clk_divider/counter_15__i29/Q
                                          SLICE_R13C6D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_divider/counter[29]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_31/C0->clk_divider/counter_15_add_4_31/S0
                                          SLICE_R13C6D       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_divider/n133[29]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i29/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i30/Q  (SLICE_R13C6D)
Path End         : clk_divider/counter_15__i30/D  (SLICE_R13C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i30/CK->clk_divider/counter_15__i30/Q
                                          SLICE_R13C6D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_divider/counter[30]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_31/C1->clk_divider/counter_15_add_4_31/S1
                                          SLICE_R13C6D       C1_TO_F1_DELAY   0.252                  4.997  1       
clk_divider/n133[30]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i30/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i29/CK   clk_divider/counter_15__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i31/Q  (SLICE_R13C7A)
Path End         : clk_divider/counter_15__i31/D  (SLICE_R13C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
clk_divider/counter_15__i31/CK                               CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i31/CK->clk_divider/counter_15__i31/Q
                                          SLICE_R13C7A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_divider/counter[31]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_33/C0->clk_divider/counter_15_add_4_33/S0
                                          SLICE_R13C7A       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_divider/n133[31]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i31/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
clk_divider/counter_15__i31/CK                               CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i25/Q  (SLICE_R13C6B)
Path End         : clk_divider/counter_15__i25/D  (SLICE_R13C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i25/CK   clk_divider/counter_15__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i25/CK->clk_divider/counter_15__i25/Q
                                          SLICE_R13C6B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_divider/counter[25]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_27/C0->clk_divider/counter_15_add_4_27/S0
                                          SLICE_R13C6B       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_divider/n133[25]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i25/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i25/CK   clk_divider/counter_15__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i26/Q  (SLICE_R13C6B)
Path End         : clk_divider/counter_15__i26/D  (SLICE_R13C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i25/CK   clk_divider/counter_15__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i26/CK->clk_divider/counter_15__i26/Q
                                          SLICE_R13C6B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_divider/counter[26]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_27/C1->clk_divider/counter_15_add_4_27/S1
                                          SLICE_R13C6B       C1_TO_F1_DELAY   0.252                  4.997  1       
clk_divider/n133[26]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i26/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i25/CK   clk_divider/counter_15__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i27/Q  (SLICE_R13C6C)
Path End         : clk_divider/counter_15__i27/D  (SLICE_R13C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i27/CK   clk_divider/counter_15__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i27/CK->clk_divider/counter_15__i27/Q
                                          SLICE_R13C6C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_divider/counter[27]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_29/C0->clk_divider/counter_15_add_4_29/S0
                                          SLICE_R13C6C       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_divider/n133[27]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i27/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i27/CK   clk_divider/counter_15__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_divider/counter_15__i28/Q  (SLICE_R13C6C)
Path End         : clk_divider/counter_15__i28/D  (SLICE_R13C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i27/CK   clk_divider/counter_15__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_divider/counter_15__i28/CK->clk_divider/counter_15__i28/Q
                                          SLICE_R13C6C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_divider/counter[28]                                      NET DELAY        0.882                  4.745  2       
clk_divider/counter_15_add_4_29/C1->clk_divider/counter_15_add_4_29/S1
                                          SLICE_R13C6C       C1_TO_F1_DELAY   0.252                  4.997  1       
clk_divider/n133[28]                                         NET DELAY        0.000                  4.997  1       
clk_divider/counter_15__i28/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
clk_divider/clk                                              NET DELAY        3.084                  3.084  20      
{clk_divider/counter_15__i27/CK   clk_divider/counter_15__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



