Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Nov 29 23:37:04 2016
| Host             : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file Oscilloscope_v1_power_routed.rpt -pb Oscilloscope_v1_power_summary_routed.pb -rpx Oscilloscope_v1_power_routed.rpx
| Design           : Oscilloscope_v1
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.323 |
| Dynamic (W)              | 0.225 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 98.5  |
| Junction Temperature (C) | 26.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |       10 |       --- |             --- |
| Slice Logic              |     0.030 |    12425 |       --- |             --- |
|   LUT as Logic           |     0.025 |     5929 |     63400 |            9.35 |
|   CARRY4                 |     0.004 |     1429 |     15850 |            9.02 |
|   Register               |    <0.001 |     2996 |    126800 |            2.36 |
|   LUT as Shift Register  |    <0.001 |      134 |     19000 |            0.71 |
|   F7/F8 Muxes            |    <0.001 |       38 |     63400 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   Others                 |     0.000 |      334 |       --- |             --- |
| Signals                  |     0.033 |     7941 |       --- |             --- |
| Block RAM                |     0.014 |       10 |       135 |            7.41 |
| MMCM                     |     0.123 |        1 |         6 |           16.67 |
| DSPs                     |     0.005 |        6 |       240 |            2.50 |
| I/O                      |     0.002 |       38 |       210 |           18.10 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.323 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.114 |       0.098 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| CLK100MHZ                                                           | CLK100MHZ                                  |            10.0 |
| clk_out1_clk_wiz_0                                                  | ClockDivider/inst/clk_out1_clk_wiz_0       |             9.3 |
| clk_out1_clk_wiz_0_1                                                | ClockDivider/inst/clk_out1_clk_wiz_0       |             9.3 |
| clkfbout_clk_wiz_0                                                  | ClockDivider/inst/clkfbout_clk_wiz_0       |            10.0 |
| clkfbout_clk_wiz_0_1                                                | ClockDivider/inst/clkfbout_clk_wiz_0       |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
| sys_clk_pin                                                         | CLK100MHZ                                  |            10.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| Oscilloscope_v1                                                         |     0.225 |
|   BufferChannel1                                                        |     0.007 |
|     bram0                                                               |     0.003 |
|       U0                                                                |     0.003 |
|         inst_blk_mem_gen                                                |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                          |     0.003 |
|             valid.cstr                                                  |     0.003 |
|               ramloop[0].ram.r                                          |    <0.001 |
|                 prim_init.ram                                           |    <0.001 |
|               ramloop[1].ram.r                                          |     0.002 |
|                 prim_init.ram                                           |     0.002 |
|     bram1                                                               |     0.003 |
|       U0                                                                |     0.003 |
|         inst_blk_mem_gen                                                |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                          |     0.003 |
|             valid.cstr                                                  |     0.003 |
|               ramloop[0].ram.r                                          |    <0.001 |
|                 prim_init.ram                                           |    <0.001 |
|               ramloop[1].ram.r                                          |     0.002 |
|                 prim_init.ram                                           |     0.002 |
|   BufferChannel2                                                        |     0.007 |
|     bram0                                                               |     0.003 |
|       U0                                                                |     0.003 |
|         inst_blk_mem_gen                                                |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                          |     0.003 |
|             valid.cstr                                                  |     0.003 |
|               ramloop[0].ram.r                                          |    <0.001 |
|                 prim_init.ram                                           |    <0.001 |
|               ramloop[1].ram.r                                          |     0.002 |
|                 prim_init.ram                                           |     0.002 |
|     bram1                                                               |     0.003 |
|       U0                                                                |     0.003 |
|         inst_blk_mem_gen                                                |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                          |     0.003 |
|             valid.cstr                                                  |     0.003 |
|               ramloop[0].ram.r                                          |    <0.001 |
|                 prim_init.ram                                           |    <0.001 |
|               ramloop[1].ram.r                                          |     0.002 |
|                 prim_init.ram                                           |     0.002 |
|   ClockDivider                                                          |     0.124 |
|     inst                                                                |     0.124 |
|   Trigger                                                               |    <0.001 |
|   adcc                                                                  |    <0.001 |
|   cursor1ConvertBCD                                                     |     0.001 |
|   cursor1Line                                                           |     0.001 |
|   cursor1VoltageDecimalToROMLocation                                    |    <0.001 |
|   curveChannel1                                                         |     0.002 |
|   curveChannel2                                                         |     0.002 |
|   dbg_hub                                                               |     0.003 |
|     inst                                                                |     0.003 |
|       CORE_XSDB.UUT_MASTER                                              |     0.002 |
|         U_ICON_INTERFACE                                                |     0.002 |
|           U_CMD1                                                        |    <0.001 |
|           U_CMD2                                                        |    <0.001 |
|           U_CMD3                                                        |    <0.001 |
|           U_CMD4                                                        |    <0.001 |
|           U_CMD5                                                        |    <0.001 |
|           U_CMD6_RD                                                     |    <0.001 |
|             U_RD_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gr1.rfwft                                       |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD6_WR                                                     |    <0.001 |
|             U_WR_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD7_CTL                                                    |    <0.001 |
|           U_CMD7_STAT                                                   |    <0.001 |
|           U_STATIC_STATUS                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                           |    <0.001 |
|           U_RD_ABORT_FLAG                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                 |    <0.001 |
|           U_TIMER                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                   |    <0.001 |
|       CORE_XSDB.U_ICON                                                  |    <0.001 |
|         U_CMD                                                           |    <0.001 |
|         U_STAT                                                          |    <0.001 |
|         U_SYNC                                                          |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                            |    <0.001 |
|   myEdgeTypeDetectorChannel1                                            |     0.001 |
|   myEdgeTypeDetectorChannel2                                            |     0.001 |
|   myGetVericalScaleExponents                                            |    <0.001 |
|   myGrid                                                                |    <0.001 |
|   myMeasureSignalChannel1                                               |    <0.001 |
|   myMeasureSignalChannel2                                               |    <0.001 |
|   mySelectChannelData                                                   |    <0.001 |
|   myText                                                                |     0.012 |
|     characterBRAM                                                       |     0.002 |
|       U0                                                                |     0.002 |
|         inst_blk_mem_gen                                                |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen                          |     0.002 |
|             valid.cstr                                                  |     0.002 |
|               bindec_a.bindec_inst_a                                    |    <0.001 |
|               bindec_b.bindec_inst_b                                    |     0.000 |
|               has_mux_a.A                                               |    <0.001 |
|               ramloop[0].ram.r                                          |     0.002 |
|                 prim_init.ram                                           |     0.002 |
|               ramloop[1].ram.r                                          |    <0.001 |
|                 prim_init.ram                                           |    <0.001 |
|               ramloop[2].ram.r                                          |    <0.001 |
|                 prim_init.ram                                           |    <0.001 |
|   myToggleChannels                                                      |    <0.001 |
|   myXVGA                                                                |    <0.001 |
|   mybs                                                                  |    <0.001 |
|   myss                                                                  |     0.033 |
|   mytls                                                                 |    <0.001 |
|   nolabel_line149                                                       |    <0.001 |
|   nolabel_line150                                                       |    <0.001 |
|   nolabel_line151                                                       |    <0.001 |
|   nolabel_line152                                                       |    <0.001 |
|   nolabel_line154                                                       |    <0.001 |
|   nolabel_line155                                                       |    <0.001 |
|   nolabel_line156                                                       |    <0.001 |
|   nolabel_line157                                                       |    <0.001 |
|   simultaneousSamplingXADC                                              |     0.002 |
|   u_ila_0                                                               |     0.010 |
|     inst                                                                |     0.010 |
|       ila_core_inst                                                     |     0.010 |
|         ila_trace_memory_inst                                           |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         u_ila_cap_ctrl                                                  |     0.001 |
|           U_CDONE                                                       |    <0.001 |
|           U_NS0                                                         |    <0.001 |
|           U_NS1                                                         |    <0.001 |
|           u_cap_addrgen                                                 |    <0.001 |
|             U_CMPRESET                                                  |    <0.001 |
|             u_cap_sample_counter                                        |    <0.001 |
|               U_SCE                                                     |    <0.001 |
|               U_SCMPCE                                                  |    <0.001 |
|               U_SCRST                                                   |    <0.001 |
|               u_scnt_cmp                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|             u_cap_window_counter                                        |    <0.001 |
|               U_WCE                                                     |    <0.001 |
|               U_WHCMPCE                                                 |    <0.001 |
|               U_WLCMPCE                                                 |    <0.001 |
|               u_wcnt_hcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               u_wcnt_lcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|         u_ila_regs                                                      |     0.007 |
|           MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|           U_XSDB_SLAVE                                                  |     0.002 |
|           reg_15                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_16                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_17                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_18                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_19                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_1a                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_6                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_7                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_8                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_80                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_81                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_82                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_83                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_84                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_85                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_887                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_88d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_890                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_9                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_srl_fff                                                   |    <0.001 |
|           reg_stream_ffd                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_stream_ffe                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|         u_ila_reset_ctrl                                                |    <0.001 |
|           arm_detection_inst                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|           halt_detection_inst                                           |    <0.001 |
|         u_trig                                                          |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|           U_TM                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|         xsdb_memory_read_inst                                           |    <0.001 |
|   yCursor1ToVoltage                                                     |     0.007 |
+-------------------------------------------------------------------------+-----------+


