------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -78.222
TNS   : -1015.196

Type  : Slow 1200mV 85C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -14.743
TNS   : -124.366

Type  : Slow 1200mV 85C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.209
TNS   : -0.209

Type  : Slow 1200mV 85C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 193.726
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.133
TNS   : -0.133

Type  : Slow 1200mV 85C Model Hold 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -0.131
TNS   : -0.858

Type  : Slow 1200mV 85C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.452
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.452
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -1.487
TNS   : -69.889

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.277
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 9.718
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'clk'
Slack : 9.858
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 99.715
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -71.259
TNS   : -924.323

Type  : Slow 1200mV 0C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -12.523
TNS   : -107.536

Type  : Slow 1200mV 0C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.003
TNS   : -0.003

Type  : Slow 1200mV 0C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 194.114
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.257
TNS   : -0.257

Type  : Slow 1200mV 0C Model Hold 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : 0.058
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -1.487
TNS   : -69.889

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.255
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 9.716
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.855
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 99.715
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -33.616
TNS   : -422.849

Type  : Fast 1200mV 0C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.073
TNS   : -18.885

Type  : Fast 1200mV 0C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.064
TNS   : -0.064

Type  : Fast 1200mV 0C Model Setup 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 197.257
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -0.102
TNS   : -1.195

Type  : Fast 1200mV 0C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.068
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'SEG7_TOP:U_SEG7_TOP|FRE_DIV:U_FRE_DIV|clk_div_r'
Slack : -1.000
TNS   : -47.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.352
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.423
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 9.796
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'U_pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 99.797
TNS   : 0.000

------------------------------------------------------------
