<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p633.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p633.sv</a>
time_elapsed: 0.087s
ram usage: 11776 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p633.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p633.sv:4</a>: syntax error, unexpected &#39;]&#39;, expecting &#34;&#39;{&#34;
pair_t va[int] = &#39;{10:&#39;{OFF, &#34;switch10&#34;}, 20:&#39;{ON, &#34;switch20&#34;}};
             ^
%Error: Exiting due to 1 error(s)

</pre>
</body>