Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Dec 10 21:28:58 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: JAA[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.861        0.000                      0                  305        0.250        0.000                      0                  305        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.861        0.000                      0                  305        0.250        0.000                      0                  305        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_bit_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.111ns  (logic 1.203ns (16.919%)  route 5.908ns (83.081%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 19.846 - 15.000 ) 
    Source Clock Delay      (SCD):    5.145ns = ( 10.145 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.624    10.145    clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.422    10.567 r  counter_reg[1]/Q
                         net (fo=5, routed)           3.068    13.635    counter_reg_n_0_[1]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.297    13.932 r  spi_bit_i_5/O
                         net (fo=2, routed)           2.573    16.505    spi_bit_i_5_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.152    16.657 f  spi_bit_i_3/O
                         net (fo=1, routed)           0.267    16.923    spi_bit_i_3_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.332    17.255 r  spi_bit_i_2/O
                         net (fo=1, routed)           0.000    17.255    spi_bit_i_2_n_0
    SLICE_X59Y88         FDRE                                         r  spi_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.505    19.846    clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  spi_bit_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.118    
                         clock uncertainty           -0.035    20.083    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)        0.034    20.117    spi_bit_reg
  -------------------------------------------------------------------
                         required time                         20.117    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.947ns  (logic 0.955ns (19.305%)  route 3.992ns (80.695%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 19.847 - 15.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623    10.144    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.459    10.603 f  counter_reg[2]/Q
                         net (fo=4, routed)           1.274    11.877    counter_reg_n_0_[2]
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.124    12.001 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.263    12.264    counter[31]_i_10_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.388 r  counter[31]_i_6/O
                         net (fo=1, routed)           0.795    13.183    counter[31]_i_6_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.307 f  counter[31]_i_5/O
                         net (fo=33, routed)          1.659    14.967    counter[31]_i_5_n_0
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    15.091 r  counter[31]_i_3/O
                         net (fo=1, routed)           0.000    15.091    p_1_in[31]
    SLICE_X59Y89         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506    19.847    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  counter_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.297    20.144    
                         clock uncertainty           -0.035    20.109    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.035    20.144    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         20.144    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.973ns  (logic 0.981ns (19.727%)  route 3.992ns (80.273%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 19.847 - 15.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623    10.144    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.459    10.603 f  counter_reg[2]/Q
                         net (fo=4, routed)           1.274    11.877    counter_reg_n_0_[2]
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.124    12.001 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.263    12.264    counter[31]_i_10_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.388 r  counter[31]_i_6/O
                         net (fo=1, routed)           0.795    13.183    counter[31]_i_6_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.307 f  counter[31]_i_5/O
                         net (fo=33, routed)          1.659    14.967    counter[31]_i_5_n_0
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.150    15.117 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000    15.117    p_1_in[4]
    SLICE_X59Y89         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506    19.847    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.297    20.144    
                         clock uncertainty           -0.035    20.109    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.078    20.187    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -15.117    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 delay_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.339ns  (logic 0.955ns (22.010%)  route 3.384ns (77.990%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.617    10.138    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  delay_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    10.597 f  delay_reg[1]/Q
                         net (fo=2, routed)           1.122    11.719    delay_reg[1]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124    11.843 f  delay[0]_i_9/O
                         net (fo=1, routed)           0.416    12.259    delay[0]_i_9_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.383 r  delay[0]_i_4/O
                         net (fo=1, routed)           0.565    12.949    delay[0]_i_4_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.073 r  delay[0]_i_1/O
                         net (fo=37, routed)          0.331    13.404    eqOp
    SLICE_X59Y88         LUT4 (Prop_lut4_I0_O)        0.124    13.528 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.949    14.477    counter[31]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    19.849    clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.258    20.107    
                         clock uncertainty           -0.035    20.072    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.426    19.646    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.646    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 delay_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.339ns  (logic 0.955ns (22.010%)  route 3.384ns (77.990%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.617    10.138    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  delay_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    10.597 f  delay_reg[1]/Q
                         net (fo=2, routed)           1.122    11.719    delay_reg[1]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124    11.843 f  delay[0]_i_9/O
                         net (fo=1, routed)           0.416    12.259    delay[0]_i_9_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.383 r  delay[0]_i_4/O
                         net (fo=1, routed)           0.565    12.949    delay[0]_i_4_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.073 r  delay[0]_i_1/O
                         net (fo=37, routed)          0.331    13.404    eqOp
    SLICE_X59Y88         LUT4 (Prop_lut4_I0_O)        0.124    13.528 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.949    14.477    counter[31]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    19.849    clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.258    20.107    
                         clock uncertainty           -0.035    20.072    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.426    19.646    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.646    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 delay_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.339ns  (logic 0.955ns (22.010%)  route 3.384ns (77.990%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.138ns = ( 10.138 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.617    10.138    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  delay_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    10.597 f  delay_reg[1]/Q
                         net (fo=2, routed)           1.122    11.719    delay_reg[1]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124    11.843 f  delay[0]_i_9/O
                         net (fo=1, routed)           0.416    12.259    delay[0]_i_9_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.383 r  delay[0]_i_4/O
                         net (fo=1, routed)           0.565    12.949    delay[0]_i_4_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.073 r  delay[0]_i_1/O
                         net (fo=37, routed)          0.331    13.404    eqOp
    SLICE_X59Y88         LUT4 (Prop_lut4_I0_O)        0.124    13.528 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.949    14.477    counter[31]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    19.849    clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  counter_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.258    20.107    
                         clock uncertainty           -0.035    20.072    
    SLICE_X63Y91         FDRE (Setup_fdre_C_R)       -0.426    19.646    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         19.646    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.786ns  (logic 0.955ns (19.955%)  route 3.831ns (80.045%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 19.847 - 15.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623    10.144    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.459    10.603 f  counter_reg[2]/Q
                         net (fo=4, routed)           1.274    11.877    counter_reg_n_0_[2]
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.124    12.001 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.263    12.264    counter[31]_i_10_n_0
    SLICE_X63Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.388 r  counter[31]_i_6/O
                         net (fo=1, routed)           0.795    13.183    counter[31]_i_6_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.307 f  counter[31]_i_5/O
                         net (fo=33, routed)          1.498    14.806    counter[31]_i_5_n_0
    SLICE_X59Y89         LUT2 (Prop_lut2_I1_O)        0.124    14.930 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000    14.930    p_1_in[29]
    SLICE_X59Y89         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506    19.847    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  counter_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.297    20.144    
                         clock uncertainty           -0.035    20.109    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.034    20.143    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                         -14.930    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 delay_2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.294ns  (logic 0.831ns (19.351%)  route 3.463ns (80.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.621    10.142    clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  delay_2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.459    10.601 f  delay_2_reg[3]/Q
                         net (fo=2, routed)           0.704    11.305    delay_2_reg[3]
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124    11.429 f  delay_2[0]_i_11/O
                         net (fo=1, routed)           1.143    12.572    delay_2[0]_i_11_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.696 f  delay_2[0]_i_5/O
                         net (fo=1, routed)           0.640    13.335    delay_2[0]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.124    13.459 r  delay_2[0]_i_1/O
                         net (fo=33, routed)          0.977    14.436    check13_out
    SLICE_X62Y91         FDRE                                         r  delay_2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    19.849    clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  delay_2_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.426    19.660    delay_2_reg[24]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 delay_2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.294ns  (logic 0.831ns (19.351%)  route 3.463ns (80.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.621    10.142    clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  delay_2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.459    10.601 f  delay_2_reg[3]/Q
                         net (fo=2, routed)           0.704    11.305    delay_2_reg[3]
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124    11.429 f  delay_2[0]_i_11/O
                         net (fo=1, routed)           1.143    12.572    delay_2[0]_i_11_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.696 f  delay_2[0]_i_5/O
                         net (fo=1, routed)           0.640    13.335    delay_2[0]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.124    13.459 r  delay_2[0]_i_1/O
                         net (fo=33, routed)          0.977    14.436    check13_out
    SLICE_X62Y91         FDRE                                         r  delay_2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    19.849    clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  delay_2_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.426    19.660    delay_2_reg[25]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 delay_2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_2_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.294ns  (logic 0.831ns (19.351%)  route 3.463ns (80.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.621    10.142    clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  delay_2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.459    10.601 f  delay_2_reg[3]/Q
                         net (fo=2, routed)           0.704    11.305    delay_2_reg[3]
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124    11.429 f  delay_2[0]_i_11/O
                         net (fo=1, routed)           1.143    12.572    delay_2[0]_i_11_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.696 f  delay_2[0]_i_5/O
                         net (fo=1, routed)           0.640    13.335    delay_2[0]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.124    13.459 r  delay_2[0]_i_1/O
                         net (fo=33, routed)          0.977    14.436    check13_out
    SLICE_X62Y91         FDRE                                         r  delay_2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    19.849    clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  delay_2_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.121    
                         clock uncertainty           -0.035    20.086    
    SLICE_X62Y91         FDRE (Setup_fdre_C_R)       -0.426    19.660    delay_2_reg[26]
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  5.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 check_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_clock_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.833%)  route 0.171ns (47.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.589     6.472    clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  check_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.146     6.618 r  check_reg/Q
                         net (fo=4, routed)           0.171     6.789    check_reg_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.045     6.834 r  spi_clock_i_1/O
                         net (fo=1, routed)           0.000     6.834    spi_clock_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  spi_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.856     6.984    clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  spi_clock_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.486    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.098     6.584    spi_clock_reg
  -------------------------------------------------------------------
                         required time                         -6.584    
                         arrival time                           6.834    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 delay_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.372ns  (logic 0.254ns (68.271%)  route 0.118ns (31.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     6.473    clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  delay_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.146     6.619 r  delay_reg[23]/Q
                         net (fo=2, routed)           0.118     6.737    delay_reg[23]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.845 r  delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.845    delay_reg[20]_i_1_n_4
    SLICE_X61Y88         FDRE                                         r  delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     6.987    clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  delay_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.473    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.112     6.585    delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555     1.438    LED_DISPLAY/CLK
    SLICE_X57Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  LED_DISPLAY/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.696    LED_DISPLAY/cnt_reg[23]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  LED_DISPLAY/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    LED_DISPLAY/cnt_reg[20]_i_1_n_4
    SLICE_X57Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    LED_DISPLAY/CLK
    SLICE_X57Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[23]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    LED_DISPLAY/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    LED_DISPLAY/CLK
    SLICE_X57Y20         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.700    LED_DISPLAY/cnt_reg[7]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  LED_DISPLAY/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    LED_DISPLAY/cnt_reg[4]_i_1_n_4
    SLICE_X57Y20         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.826     1.953    LED_DISPLAY/CLK
    SLICE_X57Y20         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.105     1.547    LED_DISPLAY/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 delay_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.254ns (68.046%)  route 0.119ns (31.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.588     6.471    clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  delay_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.146     6.617 r  delay_reg[15]/Q
                         net (fo=2, routed)           0.119     6.737    delay_reg[15]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.845 r  delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.845    delay_reg[12]_i_1_n_4
    SLICE_X61Y86         FDRE                                         r  delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.856     6.984    clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  delay_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.471    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.112     6.583    delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555     1.438    LED_DISPLAY/CLK
    SLICE_X57Y25         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  LED_DISPLAY/cnt_reg[27]/Q
                         net (fo=2, routed)           0.118     1.697    LED_DISPLAY/cnt_reg[27]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  LED_DISPLAY/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    LED_DISPLAY/cnt_reg[24]_i_1_n_4
    SLICE_X57Y25         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    LED_DISPLAY/CLK
    SLICE_X57Y25         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    LED_DISPLAY/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 delay_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.588     6.471    clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  delay_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.146     6.617 r  delay_reg[11]/Q
                         net (fo=2, routed)           0.120     6.738    delay_reg[11]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.846 r  delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.846    delay_reg[8]_i_1_n_4
    SLICE_X61Y85         FDRE                                         r  delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.856     6.984    clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  delay_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.471    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.112     6.583    delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 delay_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.588     6.471    clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  delay_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.146     6.617 r  delay_reg[7]/Q
                         net (fo=2, routed)           0.120     6.738    delay_reg[7]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.846 r  delay_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.846    delay_reg[4]_i_1_n_4
    SLICE_X61Y84         FDRE                                         r  delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.855     6.983    clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  delay_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.471    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.112     6.583    delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 delay_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.589     6.472    clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  delay_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.146     6.618 r  delay_reg[19]/Q
                         net (fo=2, routed)           0.120     6.739    delay_reg[19]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.847 r  delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.847    delay_reg[16]_i_1_n_4
    SLICE_X61Y87         FDRE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.858     6.985    clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  delay_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.472    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.112     6.584    delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.584    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 delay_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.591     6.474    clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  delay_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.146     6.620 r  delay_reg[31]/Q
                         net (fo=2, routed)           0.120     6.741    delay_reg[31]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.849 r  delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.849    delay_reg[28]_i_1_n_4
    SLICE_X61Y90         FDRE                                         r  delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     6.988    clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  delay_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.112     6.586    delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   LED_DISPLAY/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   LED_DISPLAY/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   LED_DISPLAY/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   LED_DISPLAY/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   LED_DISPLAY/cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   LED_DISPLAY/cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   LED_DISPLAY/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   LED_DISPLAY/cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   LED_DISPLAY/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   LED_DISPLAY/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   LED_DISPLAY/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_DISPLAY/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_DISPLAY/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_DISPLAY/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_DISPLAY/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   LED_DISPLAY/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   LED_DISPLAY/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   LED_DISPLAY/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   counter_RX_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y90   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y90   counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y90   counter_reg[9]/C



