
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401290 <.init>:
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	401e84 <ferror@plt+0x864>
  40129c:	ldp	x29, x30, [sp], #16
  4012a0:	ret

Disassembly of section .plt:

00000000004012b0 <memcpy@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <memcpy@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <strtoul@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <exit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <dup@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <fputc@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <putwchar@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <snprintf@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <localeconv@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <fileno@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <iswspace@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <wcwidth@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <__strtol_internal@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <strncmp@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <bindtextdomain@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <__libc_start_main@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <fgetc@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <memset@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <__strtoul_internal@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <realloc@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <strdup@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <close@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <__gmon_start__@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <abort@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <feof@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <getopt_long@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <strcmp@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <warn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <__ctype_b_loc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <iswgraph@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <free@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <vasprintf@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <strndup@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <strspn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <strchr@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <getwchar@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <fflush@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <warnx@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <dcgettext@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <errx@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <strcspn@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <printf@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <fprintf@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <err@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <setlocale@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401624:	ldr	x17, [x16, #424]
  401628:	add	x16, x16, #0x1a8
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	stp	x29, x30, [sp, #-160]!
  401634:	mov	x29, sp
  401638:	stp	x19, x20, [sp, #16]
  40163c:	mov	w19, w0
  401640:	mov	w0, #0x6                   	// #6
  401644:	stp	x21, x22, [sp, #32]
  401648:	adrp	x21, 404000 <ferror@plt+0x29e0>
  40164c:	add	x21, x21, #0x188
  401650:	stp	x23, x24, [sp, #48]
  401654:	mov	x23, x1
  401658:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40165c:	add	x1, x1, #0x628
  401660:	stp	x25, x26, [sp, #64]
  401664:	adrp	x24, 416000 <ferror@plt+0x149e0>
  401668:	stp	x27, x28, [sp, #80]
  40166c:	bl	401610 <setlocale@plt>
  401670:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401674:	add	x1, x1, #0x170
  401678:	mov	x0, x21
  40167c:	bl	401400 <bindtextdomain@plt>
  401680:	add	x20, x24, #0x200
  401684:	mov	x0, x21
  401688:	adrp	x22, 404000 <ferror@plt+0x29e0>
  40168c:	bl	4014b0 <textdomain@plt>
  401690:	adrp	x21, 404000 <ferror@plt+0x29e0>
  401694:	adrp	x0, 401000 <memcpy@plt-0x2d0>
  401698:	add	x0, x0, #0xf68
  40169c:	bl	404108 <ferror@plt+0x2ae8>
  4016a0:	adrp	x26, 404000 <ferror@plt+0x29e0>
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	add	x22, x22, #0x500
  4016ac:	mov	w25, w0
  4016b0:	add	x21, x21, #0x440
  4016b4:	add	x26, x26, #0x198
  4016b8:	mov	w1, #0x100                 	// #256
  4016bc:	adrp	x27, 416000 <ferror@plt+0x149e0>
  4016c0:	str	w0, [x20, #40]
  4016c4:	stp	w1, wzr, [x20, #64]
  4016c8:	mov	x3, x22
  4016cc:	mov	x2, x21
  4016d0:	mov	x1, x23
  4016d4:	mov	w0, w19
  4016d8:	mov	x4, #0x0                   	// #0
  4016dc:	bl	4014c0 <getopt_long@plt>
  4016e0:	cmn	w0, #0x1
  4016e4:	b.eq	40172c <ferror@plt+0x10c>  // b.none
  4016e8:	cmp	w0, #0x68
  4016ec:	b.eq	401888 <ferror@plt+0x268>  // b.none
  4016f0:	b.gt	4017f4 <ferror@plt+0x1d4>
  4016f4:	cmp	w0, #0x62
  4016f8:	b.eq	401890 <ferror@plt+0x270>  // b.none
  4016fc:	b.le	40180c <ferror@plt+0x1ec>
  401700:	cmp	w0, #0x66
  401704:	b.ne	401db8 <ferror@plt+0x798>  // b.any
  401708:	mov	x3, x22
  40170c:	mov	x2, x21
  401710:	mov	x1, x23
  401714:	mov	w0, w19
  401718:	mov	x4, #0x0                   	// #0
  40171c:	str	w25, [x20, #4]
  401720:	bl	4014c0 <getopt_long@plt>
  401724:	cmn	w0, #0x1
  401728:	b.ne	4016e8 <ferror@plt+0xc8>  // b.any
  40172c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401730:	ldr	w0, [x0, #472]
  401734:	cmp	w0, w19
  401738:	b.ne	401e04 <ferror@plt+0x7e4>  // b.any
  40173c:	mov	w0, #0x1                   	// #1
  401740:	strb	w0, [x20, #44]
  401744:	adrp	x26, 416000 <ferror@plt+0x149e0>
  401748:	mov	w25, #0x1                   	// #1
  40174c:	bl	402550 <ferror@plt+0xf30>
  401750:	mov	x28, x0
  401754:	add	x0, x26, #0x1e8
  401758:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40175c:	mov	w19, #0x0                   	// #0
  401760:	add	x1, x1, #0x478
  401764:	mov	w23, #0x0                   	// #0
  401768:	mov	w21, #0x0                   	// #0
  40176c:	mov	x22, #0x0                   	// #0
  401770:	str	x28, [x20, #48]
  401774:	str	wzr, [sp, #108]
  401778:	str	x0, [sp, #112]
  40177c:	adrp	x0, 404000 <ferror@plt+0x29e0>
  401780:	add	x0, x0, #0x4a8
  401784:	stp	wzr, wzr, [sp, #120]
  401788:	stp	wzr, wzr, [sp, #136]
  40178c:	str	x1, [sp, #144]
  401790:	str	x0, [sp, #152]
  401794:	nop
  401798:	ldr	x0, [sp, #112]
  40179c:	ldr	x0, [x0]
  4017a0:	bl	4014a0 <feof@plt>
  4017a4:	cbnz	w0, 401a64 <ferror@plt+0x444>
  4017a8:	bl	4015e0 <__errno_location@plt>
  4017ac:	str	wzr, [x0]
  4017b0:	mov	x26, x0
  4017b4:	bl	401570 <getwchar@plt>
  4017b8:	mov	w27, w0
  4017bc:	cmn	w0, #0x1
  4017c0:	b.eq	401a58 <ferror@plt+0x438>  // b.none
  4017c4:	bl	401510 <iswgraph@plt>
  4017c8:	cbnz	w0, 4018c0 <ferror@plt+0x2a0>
  4017cc:	cmp	w27, #0xd
  4017d0:	b.eq	401b28 <ferror@plt+0x508>  // b.none
  4017d4:	b.hi	401898 <ferror@plt+0x278>  // b.pmore
  4017d8:	cmp	w27, #0xa
  4017dc:	b.eq	401b68 <ferror@plt+0x548>  // b.none
  4017e0:	b.ls	401a0c <ferror@plt+0x3ec>  // b.plast
  4017e4:	cmp	w27, #0xb
  4017e8:	b.ne	4018ac <ferror@plt+0x28c>  // b.any
  4017ec:	sub	w23, w23, #0x2
  4017f0:	b	401798 <ferror@plt+0x178>
  4017f4:	cmp	w0, #0x70
  4017f8:	b.eq	401880 <ferror@plt+0x260>  // b.none
  4017fc:	cmp	w0, #0x78
  401800:	b.ne	40184c <ferror@plt+0x22c>  // b.any
  401804:	str	wzr, [x20, #40]
  401808:	b	4016c8 <ferror@plt+0xa8>
  40180c:	cmp	w0, #0x48
  401810:	b.eq	401ca0 <ferror@plt+0x680>  // b.none
  401814:	cmp	w0, #0x56
  401818:	b.ne	401db8 <ferror@plt+0x798>  // b.any
  40181c:	mov	w2, #0x5                   	// #5
  401820:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401824:	mov	x0, #0x0                   	// #0
  401828:	add	x1, x1, #0x1a8
  40182c:	bl	4015a0 <dcgettext@plt>
  401830:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401834:	adrp	x2, 404000 <ferror@plt+0x29e0>
  401838:	add	x2, x2, #0x1b8
  40183c:	ldr	x1, [x1, #496]
  401840:	bl	4015d0 <printf@plt>
  401844:	mov	w0, #0x0                   	// #0
  401848:	bl	401320 <exit@plt>
  40184c:	cmp	w0, #0x6c
  401850:	b.ne	401db8 <ferror@plt+0x798>  // b.any
  401854:	ldr	x28, [x27, #464]
  401858:	mov	w2, #0x5                   	// #5
  40185c:	mov	x1, x26
  401860:	mov	x0, #0x0                   	// #0
  401864:	bl	4015a0 <dcgettext@plt>
  401868:	mov	x1, x0
  40186c:	mov	x0, x28
  401870:	bl	402f30 <ferror@plt+0x1910>
  401874:	lsl	w0, w0, #1
  401878:	str	w0, [x20, #64]
  40187c:	b	4016c8 <ferror@plt+0xa8>
  401880:	str	w25, [x20, #68]
  401884:	b	4016c8 <ferror@plt+0xa8>
  401888:	str	w25, [x20, #40]
  40188c:	b	4016c8 <ferror@plt+0xa8>
  401890:	str	w25, [x20, #36]
  401894:	b	4016c8 <ferror@plt+0xa8>
  401898:	cmp	w27, #0x1b
  40189c:	b.eq	401b44 <ferror@plt+0x524>  // b.none
  4018a0:	b.ls	401a28 <ferror@plt+0x408>  // b.plast
  4018a4:	cmp	w27, #0x20
  4018a8:	b.eq	401a20 <ferror@plt+0x400>  // b.none
  4018ac:	mov	w0, w27
  4018b0:	bl	4013b0 <iswspace@plt>
  4018b4:	cbnz	w0, 401c5c <ferror@plt+0x63c>
  4018b8:	ldr	w0, [x20, #68]
  4018bc:	cbz	w0, 401798 <ferror@plt+0x178>
  4018c0:	ldr	w0, [sp, #108]
  4018c4:	sub	w0, w19, w0
  4018c8:	cmp	w0, w23
  4018cc:	b.eq	401954 <ferror@plt+0x334>  // b.none
  4018d0:	ldr	w0, [x20, #4]
  4018d4:	sub	w19, w23, w19
  4018d8:	cbnz	w0, 401a50 <ferror@plt+0x430>
  4018dc:	and	w0, w23, #0x1
  4018e0:	str	w0, [sp, #108]
  4018e4:	add	w19, w19, w0
  4018e8:	cmp	w19, #0x0
  4018ec:	b.lt	4019f4 <ferror@plt+0x3d4>  // b.tstop
  4018f0:	b.ne	401900 <ferror@plt+0x2e0>  // b.any
  4018f4:	b	40192c <ferror@plt+0x30c>
  4018f8:	subs	w19, w19, #0x1
  4018fc:	b.eq	40192c <ferror@plt+0x30c>  // b.none
  401900:	mov	x0, x28
  401904:	ldr	x28, [x28, #16]
  401908:	cbnz	x28, 4018f8 <ferror@plt+0x2d8>
  40190c:	nop
  401910:	mov	x22, x0
  401914:	bl	402550 <ferror@plt+0xf30>
  401918:	str	x22, [x0, #8]
  40191c:	subs	w19, w19, #0x1
  401920:	str	x0, [x22, #16]
  401924:	b.ne	401910 <ferror@plt+0x2f0>  // b.any
  401928:	mov	x28, x0
  40192c:	ldr	w0, [sp, #108]
  401930:	add	w19, w23, w0
  401934:	ldr	w0, [sp, #120]
  401938:	sub	w0, w19, w0
  40193c:	cmp	w0, #0x0
  401940:	b.le	401954 <ferror@plt+0x334>
  401944:	ldr	w1, [x20, #64]
  401948:	add	w2, w1, #0x20
  40194c:	cmp	w2, w0
  401950:	b.ls	401b10 <ferror@plt+0x4f0>  // b.plast
  401954:	ldp	w0, w1, [x28, #24]
  401958:	add	w2, w1, #0x1
  40195c:	cmp	w2, w0
  401960:	b.lt	40199c <ferror@plt+0x37c>  // b.tstop
  401964:	cmp	w0, #0x0
  401968:	lsl	w0, w0, #1
  40196c:	mov	w22, #0x5a                  	// #90
  401970:	csel	w22, w0, w22, ne  // ne = any
  401974:	ldr	x0, [x28]
  401978:	mov	w1, w22
  40197c:	lsl	x1, x1, #4
  401980:	str	x1, [sp, #128]
  401984:	bl	401450 <realloc@plt>
  401988:	ldr	x1, [sp, #128]
  40198c:	cbz	x0, 401df0 <ferror@plt+0x7d0>
  401990:	ldr	w1, [x28, #28]
  401994:	str	x0, [x28]
  401998:	str	w22, [x28, #24]
  40199c:	ldr	x5, [x28]
  4019a0:	sbfiz	x2, x1, #4, #32
  4019a4:	cmp	w21, #0x0
  4019a8:	add	w1, w1, #0x1
  4019ac:	add	x22, x5, x2
  4019b0:	str	w1, [x28, #28]
  4019b4:	csel	w1, w21, wzr, ge  // ge = tcont
  4019b8:	mov	w0, w27
  4019bc:	strb	w25, [x22, #4]
  4019c0:	str	w27, [x22, #8]
  4019c4:	str	w1, [x5, x2]
  4019c8:	bl	4013d0 <wcwidth@plt>
  4019cc:	ldr	w1, [x28, #36]
  4019d0:	str	w0, [x22, #12]
  4019d4:	cmp	w1, w21
  4019d8:	b.le	401a40 <ferror@plt+0x420>
  4019dc:	mov	w1, #0x1                   	// #1
  4019e0:	str	w1, [x28, #32]
  4019e4:	cmp	w0, #0x0
  4019e8:	add	w0, w21, w0
  4019ec:	csel	w21, w0, w21, gt
  4019f0:	b	401798 <ferror@plt+0x178>
  4019f4:	mov	x22, x28
  4019f8:	ldr	x28, [x28, #8]
  4019fc:	cbz	x28, 401aec <ferror@plt+0x4cc>
  401a00:	adds	w19, w19, #0x1
  401a04:	b.ne	4019f4 <ferror@plt+0x3d4>  // b.any
  401a08:	b	40192c <ferror@plt+0x30c>
  401a0c:	cmp	w27, #0x8
  401a10:	b.eq	401b30 <ferror@plt+0x510>  // b.none
  401a14:	cmp	w27, #0x9
  401a18:	b.ne	4018ac <ferror@plt+0x28c>  // b.any
  401a1c:	orr	w21, w21, #0x7
  401a20:	add	w21, w21, #0x1
  401a24:	b	401798 <ferror@plt+0x178>
  401a28:	cmp	w27, #0xe
  401a2c:	b.eq	401a48 <ferror@plt+0x428>  // b.none
  401a30:	cmp	w27, #0xf
  401a34:	b.ne	4018ac <ferror@plt+0x28c>  // b.any
  401a38:	mov	w25, #0x1                   	// #1
  401a3c:	b	401798 <ferror@plt+0x178>
  401a40:	str	w21, [x28, #36]
  401a44:	b	4019e4 <ferror@plt+0x3c4>
  401a48:	mov	w25, #0x2                   	// #2
  401a4c:	b	401798 <ferror@plt+0x178>
  401a50:	str	wzr, [sp, #108]
  401a54:	b	4018e8 <ferror@plt+0x2c8>
  401a58:	ldr	w0, [x26]
  401a5c:	cmp	w0, #0x54
  401a60:	b.eq	401bf4 <ferror@plt+0x5d4>  // b.none
  401a64:	mov	w21, #0x0                   	// #0
  401a68:	ldr	x0, [x28, #16]
  401a6c:	cbz	x0, 401a7c <ferror@plt+0x45c>
  401a70:	ldr	x0, [x0, #16]
  401a74:	add	w19, w19, #0x1
  401a78:	cbnz	x0, 401a70 <ferror@plt+0x450>
  401a7c:	ldr	w0, [sp, #124]
  401a80:	cbz	w0, 401acc <ferror@plt+0x4ac>
  401a84:	ldr	w0, [sp, #120]
  401a88:	ldr	w1, [sp, #140]
  401a8c:	sub	w0, w19, w0
  401a90:	add	w0, w0, w1
  401a94:	add	w0, w0, #0x1
  401a98:	bl	4024b8 <ferror@plt+0xe98>
  401a9c:	ldrsb	w0, [x20, #44]
  401aa0:	cmp	w0, #0x1
  401aa4:	b.ne	401b90 <ferror@plt+0x570>  // b.any
  401aa8:	ldr	w0, [sp, #124]
  401aac:	sub	w19, w0, w19
  401ab0:	tbnz	w0, #0, 401b84 <ferror@plt+0x564>
  401ab4:	cmp	w19, #0x0
  401ab8:	mov	w0, #0x2                   	// #2
  401abc:	csel	w19, w19, w0, ne  // ne = any
  401ac0:	str	w19, [x24, #512]
  401ac4:	bl	402070 <ferror@plt+0xa50>
  401ac8:	str	w21, [sp, #124]
  401acc:	ldr	w0, [sp, #124]
  401ad0:	ldp	x19, x20, [sp, #16]
  401ad4:	ldp	x21, x22, [sp, #32]
  401ad8:	ldp	x23, x24, [sp, #48]
  401adc:	ldp	x25, x26, [sp, #64]
  401ae0:	ldp	x27, x28, [sp, #80]
  401ae4:	ldp	x29, x30, [sp], #160
  401ae8:	ret
  401aec:	ldr	w0, [sp, #120]
  401af0:	cbz	w0, 401c1c <ferror@plt+0x5fc>
  401af4:	ldr	w0, [sp, #136]
  401af8:	add	w26, w0, #0x1
  401afc:	cbz	w0, 401ba4 <ferror@plt+0x584>
  401b00:	sub	w23, w23, w19
  401b04:	mov	x28, x22
  401b08:	str	w26, [sp, #136]
  401b0c:	b	40192c <ferror@plt+0x30c>
  401b10:	sub	w0, w0, w1
  401b14:	ldr	w1, [sp, #120]
  401b18:	add	w1, w1, w0
  401b1c:	str	w1, [sp, #120]
  401b20:	bl	4024b8 <ferror@plt+0xe98>
  401b24:	b	401954 <ferror@plt+0x334>
  401b28:	mov	w21, #0x0                   	// #0
  401b2c:	b	401798 <ferror@plt+0x178>
  401b30:	cbz	w21, 401798 <ferror@plt+0x178>
  401b34:	cbz	x22, 401c7c <ferror@plt+0x65c>
  401b38:	ldr	w0, [x22, #12]
  401b3c:	sub	w21, w21, w0
  401b40:	b	401798 <ferror@plt+0x178>
  401b44:	bl	401570 <getwchar@plt>
  401b48:	cmp	w0, #0x8
  401b4c:	b.eq	401c54 <ferror@plt+0x634>  // b.none
  401b50:	cmp	w0, #0x9
  401b54:	b.eq	401bdc <ferror@plt+0x5bc>  // b.none
  401b58:	cmp	w0, #0x7
  401b5c:	b.ne	401798 <ferror@plt+0x178>  // b.any
  401b60:	sub	w23, w23, #0x2
  401b64:	b	401798 <ferror@plt+0x178>
  401b68:	ldr	w0, [sp, #124]
  401b6c:	add	w23, w23, #0x2
  401b70:	mov	w21, #0x0                   	// #0
  401b74:	cmp	w0, w23
  401b78:	csel	w0, w0, w23, ge  // ge = tcont
  401b7c:	str	w0, [sp, #124]
  401b80:	b	401798 <ferror@plt+0x178>
  401b84:	add	w19, w19, #0x1
  401b88:	str	w19, [x24, #512]
  401b8c:	b	401ac4 <ferror@plt+0x4a4>
  401b90:	mov	w0, #0xf                   	// #15
  401b94:	bl	401370 <putwchar@plt>
  401b98:	cmn	w0, #0x1
  401b9c:	b.ne	401aa8 <ferror@plt+0x488>  // b.any
  401ba0:	bl	401f40 <ferror@plt+0x920>
  401ba4:	ldr	x1, [sp, #144]
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	mov	x0, #0x0                   	// #0
  401bb0:	bl	4015a0 <dcgettext@plt>
  401bb4:	mov	x28, x0
  401bb8:	tbnz	w23, #31, 401c84 <ferror@plt+0x664>
  401bbc:	ldr	x1, [sp, #152]
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	bl	4015a0 <dcgettext@plt>
  401bcc:	mov	x1, x0
  401bd0:	mov	x0, x28
  401bd4:	bl	401590 <warnx@plt>
  401bd8:	b	401b00 <ferror@plt+0x4e0>
  401bdc:	ldr	w0, [sp, #124]
  401be0:	add	w23, w23, #0x1
  401be4:	cmp	w0, w23
  401be8:	csel	w0, w0, w23, ge  // ge = tcont
  401bec:	str	w0, [sp, #124]
  401bf0:	b	401798 <ferror@plt+0x178>
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	add	x1, x1, #0x460
  401c04:	bl	4015a0 <dcgettext@plt>
  401c08:	mov	w21, #0x1                   	// #1
  401c0c:	ldr	w1, [sp, #124]
  401c10:	add	w1, w1, w21
  401c14:	bl	4014e0 <warn@plt>
  401c18:	b	401a68 <ferror@plt+0x448>
  401c1c:	mov	w26, w19
  401c20:	mov	x28, x22
  401c24:	bl	402550 <ferror@plt+0xf30>
  401c28:	str	x0, [x20, #48]
  401c2c:	adds	w26, w26, #0x1
  401c30:	mov	x22, x0
  401c34:	str	x0, [x28, #8]
  401c38:	str	x28, [x0, #16]
  401c3c:	b.ne	401c20 <ferror@plt+0x600>  // b.any
  401c40:	mov	x28, x0
  401c44:	ldr	w0, [sp, #140]
  401c48:	sub	w0, w0, w19
  401c4c:	str	w0, [sp, #140]
  401c50:	b	40192c <ferror@plt+0x30c>
  401c54:	sub	w23, w23, #0x1
  401c58:	b	401798 <ferror@plt+0x178>
  401c5c:	mov	w0, w27
  401c60:	bl	4013d0 <wcwidth@plt>
  401c64:	cmp	w0, #0x0
  401c68:	b.le	401798 <ferror@plt+0x178>
  401c6c:	mov	w0, w27
  401c70:	bl	4013d0 <wcwidth@plt>
  401c74:	add	w21, w21, w0
  401c78:	b	401798 <ferror@plt+0x178>
  401c7c:	sub	w21, w21, #0x1
  401c80:	b	401798 <ferror@plt+0x178>
  401c84:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401c88:	add	x1, x1, #0x498
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	mov	x0, #0x0                   	// #0
  401c94:	bl	4015a0 <dcgettext@plt>
  401c98:	mov	x1, x0
  401c9c:	b	401bd0 <ferror@plt+0x5b0>
  401ca0:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401ca4:	adrp	x20, 416000 <ferror@plt+0x149e0>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401cb0:	ldr	x19, [x0, #480]
  401cb4:	add	x1, x1, #0x1d0
  401cb8:	mov	x0, #0x0                   	// #0
  401cbc:	bl	4015a0 <dcgettext@plt>
  401cc0:	ldr	x2, [x20, #496]
  401cc4:	mov	x1, x0
  401cc8:	mov	x0, x19
  401ccc:	bl	4015f0 <fprintf@plt>
  401cd0:	mov	x1, x19
  401cd4:	mov	w0, #0xa                   	// #10
  401cd8:	bl	401360 <fputc@plt>
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ce4:	mov	x0, #0x0                   	// #0
  401ce8:	add	x1, x1, #0x1e8
  401cec:	bl	4015a0 <dcgettext@plt>
  401cf0:	mov	x1, x19
  401cf4:	bl	401310 <fputs@plt>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d00:	mov	x0, #0x0                   	// #0
  401d04:	add	x1, x1, #0x208
  401d08:	bl	4015a0 <dcgettext@plt>
  401d0c:	mov	x1, x0
  401d10:	mov	x0, x19
  401d14:	bl	4015f0 <fprintf@plt>
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d20:	mov	x0, #0x0                   	// #0
  401d24:	add	x1, x1, #0x348
  401d28:	bl	4015a0 <dcgettext@plt>
  401d2c:	mov	x1, x0
  401d30:	adrp	x0, 404000 <ferror@plt+0x29e0>
  401d34:	add	x0, x0, #0x360
  401d38:	bl	4015d0 <printf@plt>
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	add	x1, x1, #0x380
  401d4c:	bl	4015a0 <dcgettext@plt>
  401d50:	mov	x1, x0
  401d54:	adrp	x0, 404000 <ferror@plt+0x29e0>
  401d58:	add	x0, x0, #0x390
  401d5c:	bl	4015d0 <printf@plt>
  401d60:	mov	x1, x19
  401d64:	mov	w0, #0xa                   	// #10
  401d68:	bl	401360 <fputc@plt>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	add	x1, x1, #0x3b0
  401d7c:	bl	4015a0 <dcgettext@plt>
  401d80:	mov	x1, x0
  401d84:	ldr	x2, [x20, #496]
  401d88:	mov	x0, x19
  401d8c:	bl	4015f0 <fprintf@plt>
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d98:	mov	x0, #0x0                   	// #0
  401d9c:	add	x1, x1, #0x3f0
  401da0:	bl	4015a0 <dcgettext@plt>
  401da4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401da8:	add	x1, x1, #0x410
  401dac:	bl	4015d0 <printf@plt>
  401db0:	mov	w0, #0x0                   	// #0
  401db4:	bl	401320 <exit@plt>
  401db8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401dbc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401dc0:	add	x1, x1, #0x418
  401dc4:	mov	w2, #0x5                   	// #5
  401dc8:	ldr	x19, [x0, #456]
  401dcc:	mov	x0, #0x0                   	// #0
  401dd0:	bl	4015a0 <dcgettext@plt>
  401dd4:	mov	x1, x0
  401dd8:	adrp	x2, 416000 <ferror@plt+0x149e0>
  401ddc:	mov	x0, x19
  401de0:	ldr	x2, [x2, #496]
  401de4:	bl	4015f0 <fprintf@plt>
  401de8:	mov	w0, #0x1                   	// #1
  401dec:	bl	401320 <exit@plt>
  401df0:	mov	x2, x1
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401dfc:	add	x1, x1, #0x150
  401e00:	bl	401600 <err@plt>
  401e04:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e08:	add	x1, x1, #0x450
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, #0x0                   	// #0
  401e14:	bl	4015a0 <dcgettext@plt>
  401e18:	bl	401590 <warnx@plt>
  401e1c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401e20:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	add	x1, x1, #0x418
  401e2c:	ldr	x19, [x0, #456]
  401e30:	b	401dcc <ferror@plt+0x7ac>
  401e34:	mov	x29, #0x0                   	// #0
  401e38:	mov	x30, #0x0                   	// #0
  401e3c:	mov	x5, x0
  401e40:	ldr	x1, [sp]
  401e44:	add	x2, sp, #0x8
  401e48:	mov	x6, sp
  401e4c:	movz	x0, #0x0, lsl #48
  401e50:	movk	x0, #0x0, lsl #32
  401e54:	movk	x0, #0x40, lsl #16
  401e58:	movk	x0, #0x1630
  401e5c:	movz	x3, #0x0, lsl #48
  401e60:	movk	x3, #0x0, lsl #32
  401e64:	movk	x3, #0x40, lsl #16
  401e68:	movk	x3, #0x4080
  401e6c:	movz	x4, #0x0, lsl #48
  401e70:	movk	x4, #0x0, lsl #32
  401e74:	movk	x4, #0x40, lsl #16
  401e78:	movk	x4, #0x4100
  401e7c:	bl	401410 <__libc_start_main@plt>
  401e80:	bl	401490 <abort@plt>
  401e84:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401e88:	ldr	x0, [x0, #4064]
  401e8c:	cbz	x0, 401e94 <ferror@plt+0x874>
  401e90:	b	401480 <__gmon_start__@plt>
  401e94:	ret
  401e98:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401e9c:	add	x0, x0, #0x1c8
  401ea0:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401ea4:	add	x1, x1, #0x1c8
  401ea8:	cmp	x1, x0
  401eac:	b.eq	401ec4 <ferror@plt+0x8a4>  // b.none
  401eb0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401eb4:	ldr	x1, [x1, #304]
  401eb8:	cbz	x1, 401ec4 <ferror@plt+0x8a4>
  401ebc:	mov	x16, x1
  401ec0:	br	x16
  401ec4:	ret
  401ec8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401ecc:	add	x0, x0, #0x1c8
  401ed0:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401ed4:	add	x1, x1, #0x1c8
  401ed8:	sub	x1, x1, x0
  401edc:	lsr	x2, x1, #63
  401ee0:	add	x1, x2, x1, asr #3
  401ee4:	cmp	xzr, x1, asr #1
  401ee8:	asr	x1, x1, #1
  401eec:	b.eq	401f04 <ferror@plt+0x8e4>  // b.none
  401ef0:	adrp	x2, 404000 <ferror@plt+0x29e0>
  401ef4:	ldr	x2, [x2, #312]
  401ef8:	cbz	x2, 401f04 <ferror@plt+0x8e4>
  401efc:	mov	x16, x2
  401f00:	br	x16
  401f04:	ret
  401f08:	stp	x29, x30, [sp, #-32]!
  401f0c:	mov	x29, sp
  401f10:	str	x19, [sp, #16]
  401f14:	adrp	x19, 416000 <ferror@plt+0x149e0>
  401f18:	ldrb	w0, [x19, #504]
  401f1c:	cbnz	w0, 401f2c <ferror@plt+0x90c>
  401f20:	bl	401e98 <ferror@plt+0x878>
  401f24:	mov	w0, #0x1                   	// #1
  401f28:	strb	w0, [x19, #504]
  401f2c:	ldr	x19, [sp, #16]
  401f30:	ldp	x29, x30, [sp], #32
  401f34:	ret
  401f38:	b	401ec8 <ferror@plt+0x8a8>
  401f3c:	nop
  401f40:	stp	x29, x30, [sp, #-16]!
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f4c:	mov	x29, sp
  401f50:	add	x1, x1, #0x140
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	bl	4015a0 <dcgettext@plt>
  401f5c:	mov	x1, x0
  401f60:	mov	w0, #0x1                   	// #1
  401f64:	bl	4015b0 <errx@plt>
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401f70:	mov	x29, sp
  401f74:	stp	x19, x20, [sp, #16]
  401f78:	ldr	x20, [x0, #480]
  401f7c:	bl	4015e0 <__errno_location@plt>
  401f80:	mov	x19, x0
  401f84:	mov	x0, x20
  401f88:	str	wzr, [x19]
  401f8c:	bl	401620 <ferror@plt>
  401f90:	cbz	w0, 402030 <ferror@plt+0xa10>
  401f94:	ldr	w0, [x19]
  401f98:	cmp	w0, #0x9
  401f9c:	b.ne	401fe0 <ferror@plt+0x9c0>  // b.any
  401fa0:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401fa4:	ldr	x20, [x0, #456]
  401fa8:	str	wzr, [x19]
  401fac:	mov	x0, x20
  401fb0:	bl	401620 <ferror@plt>
  401fb4:	cbnz	w0, 401fc8 <ferror@plt+0x9a8>
  401fb8:	mov	x0, x20
  401fbc:	bl	401580 <fflush@plt>
  401fc0:	cbz	w0, 402010 <ferror@plt+0x9f0>
  401fc4:	nop
  401fc8:	ldr	w0, [x19]
  401fcc:	cmp	w0, #0x9
  401fd0:	b.ne	402008 <ferror@plt+0x9e8>  // b.any
  401fd4:	ldp	x19, x20, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #32
  401fdc:	ret
  401fe0:	cmp	w0, #0x20
  401fe4:	b.eq	401fa0 <ferror@plt+0x980>  // b.none
  401fe8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	add	x1, x1, #0x140
  401ff4:	cbz	w0, 40205c <ferror@plt+0xa3c>
  401ff8:	mov	x0, #0x0                   	// #0
  401ffc:	bl	4015a0 <dcgettext@plt>
  402000:	bl	4014e0 <warn@plt>
  402004:	nop
  402008:	mov	w0, #0x1                   	// #1
  40200c:	bl	4012e0 <_exit@plt>
  402010:	mov	x0, x20
  402014:	bl	4013a0 <fileno@plt>
  402018:	tbnz	w0, #31, 401fc8 <ferror@plt+0x9a8>
  40201c:	bl	401330 <dup@plt>
  402020:	tbnz	w0, #31, 401fc8 <ferror@plt+0x9a8>
  402024:	bl	401470 <close@plt>
  402028:	cbz	w0, 401fd4 <ferror@plt+0x9b4>
  40202c:	b	401fc8 <ferror@plt+0x9a8>
  402030:	mov	x0, x20
  402034:	bl	401580 <fflush@plt>
  402038:	cbnz	w0, 401f94 <ferror@plt+0x974>
  40203c:	mov	x0, x20
  402040:	bl	4013a0 <fileno@plt>
  402044:	tbnz	w0, #31, 401f94 <ferror@plt+0x974>
  402048:	bl	401330 <dup@plt>
  40204c:	tbnz	w0, #31, 401f94 <ferror@plt+0x974>
  402050:	bl	401470 <close@plt>
  402054:	cbz	w0, 401fa0 <ferror@plt+0x980>
  402058:	b	401f94 <ferror@plt+0x974>
  40205c:	mov	x0, #0x0                   	// #0
  402060:	bl	4015a0 <dcgettext@plt>
  402064:	bl	401590 <warnx@plt>
  402068:	b	402008 <ferror@plt+0x9e8>
  40206c:	nop
  402070:	stp	x29, x30, [sp, #-48]!
  402074:	mov	x29, sp
  402078:	stp	x21, x22, [sp, #32]
  40207c:	adrp	x21, 416000 <ferror@plt+0x149e0>
  402080:	ldr	w0, [x21, #512]
  402084:	stp	x19, x20, [sp, #16]
  402088:	and	w22, w0, #0x1
  40208c:	tbz	w0, #0, 40209c <ferror@plt+0xa7c>
  402090:	add	x1, x21, #0x200
  402094:	ldr	w1, [x1, #4]
  402098:	cbz	w1, 4020dc <ferror@plt+0xabc>
  40209c:	add	w0, w0, w0, lsr #31
  4020a0:	asr	w20, w0, #1
  4020a4:	mov	w19, w20
  4020a8:	b	4020bc <ferror@plt+0xa9c>
  4020ac:	mov	w0, #0xa                   	// #10
  4020b0:	bl	401370 <putwchar@plt>
  4020b4:	cmn	w0, #0x1
  4020b8:	b.eq	40211c <ferror@plt+0xafc>  // b.none
  4020bc:	subs	w19, w19, #0x1
  4020c0:	b.pl	4020ac <ferror@plt+0xa8c>  // b.nfrst
  4020c4:	cbnz	w22, 4020e8 <ferror@plt+0xac8>
  4020c8:	str	wzr, [x21, #512]
  4020cc:	ldp	x19, x20, [sp, #16]
  4020d0:	ldp	x21, x22, [sp, #32]
  4020d4:	ldp	x29, x30, [sp], #48
  4020d8:	ret
  4020dc:	add	w0, w0, #0x1
  4020e0:	mov	w22, #0x0                   	// #0
  4020e4:	b	40209c <ferror@plt+0xa7c>
  4020e8:	mov	w0, #0x1b                  	// #27
  4020ec:	bl	401370 <putwchar@plt>
  4020f0:	cmn	w0, #0x1
  4020f4:	b.eq	40211c <ferror@plt+0xafc>  // b.none
  4020f8:	mov	w0, #0x39                  	// #57
  4020fc:	bl	401370 <putwchar@plt>
  402100:	cmn	w0, #0x1
  402104:	b.eq	40211c <ferror@plt+0xafc>  // b.none
  402108:	cbnz	w20, 4020c8 <ferror@plt+0xaa8>
  40210c:	mov	w0, #0xd                   	// #13
  402110:	bl	401370 <putwchar@plt>
  402114:	cmn	w0, #0x1
  402118:	b.ne	4020c8 <ferror@plt+0xaa8>  // b.any
  40211c:	bl	401f40 <ferror@plt+0x920>
  402120:	stp	x29, x30, [sp, #-80]!
  402124:	mov	x29, sp
  402128:	stp	x19, x20, [sp, #16]
  40212c:	mov	x19, x0
  402130:	ldr	w0, [x0, #32]
  402134:	stp	x21, x22, [sp, #32]
  402138:	stp	x23, x24, [sp, #48]
  40213c:	ldr	w23, [x19, #28]
  402140:	cbz	w0, 402228 <ferror@plt+0xc08>
  402144:	adrp	x22, 416000 <ferror@plt+0x149e0>
  402148:	add	x22, x22, #0x200
  40214c:	ldr	w2, [x19, #24]
  402150:	ldr	w0, [x22, #8]
  402154:	cmp	w2, w0
  402158:	b.gt	402418 <ferror@plt+0xdf8>
  40215c:	ldr	w20, [x19, #36]
  402160:	ldr	w1, [x22, #32]
  402164:	ldr	x3, [x22, #24]
  402168:	cmp	w20, w1
  40216c:	b.ge	402450 <ferror@plt+0xe30>  // b.tcont
  402170:	mov	x2, #0x1                   	// #1
  402174:	mov	x0, x3
  402178:	mov	w1, #0x0                   	// #0
  40217c:	add	x2, x2, w20, sxtw #2
  402180:	bl	401430 <memset@plt>
  402184:	mov	x3, x0
  402188:	ldr	x0, [x19]
  40218c:	sub	w1, w23, #0x1
  402190:	cbz	x0, 40240c <ferror@plt+0xdec>
  402194:	tbnz	w1, #31, 40249c <ferror@plt+0xe7c>
  402198:	ubfiz	x2, x1, #4, #32
  40219c:	mov	x5, x0
  4021a0:	add	x2, x2, #0x10
  4021a4:	add	x2, x0, x2
  4021a8:	ldrsw	x6, [x5], #16
  4021ac:	cmp	x2, x5
  4021b0:	ldr	w4, [x3, x6, lsl #2]
  4021b4:	add	w4, w4, #0x1
  4021b8:	str	w4, [x3, x6, lsl #2]
  4021bc:	b.ne	4021a8 <ferror@plt+0xb88>  // b.any
  4021c0:	ldr	w2, [x19, #36]
  4021c4:	tbnz	w2, #31, 4024ac <ferror@plt+0xe8c>
  4021c8:	mov	x2, #0x0                   	// #0
  4021cc:	mov	w4, #0x0                   	// #0
  4021d0:	ldr	w5, [x3, x2, lsl #2]
  4021d4:	str	w4, [x3, x2, lsl #2]
  4021d8:	add	x2, x2, #0x1
  4021dc:	add	w4, w4, w5
  4021e0:	ldr	w5, [x19, #36]
  4021e4:	cmp	w5, w2
  4021e8:	b.ge	4021d0 <ferror@plt+0xbb0>  // b.tcont
  4021ec:	ldr	x20, [x22, #16]
  4021f0:	tbnz	w1, #31, 40222c <ferror@plt+0xc0c>
  4021f4:	ubfiz	x1, x1, #4, #32
  4021f8:	add	x1, x1, #0x10
  4021fc:	add	x1, x0, x1
  402200:	ldrsw	x4, [x0]
  402204:	ldr	w2, [x3, x4, lsl #2]
  402208:	add	w5, w2, #0x1
  40220c:	str	w5, [x3, x4, lsl #2]
  402210:	add	x2, x20, w2, sxtw #4
  402214:	ldp	x4, x5, [x0], #16
  402218:	stp	x4, x5, [x2]
  40221c:	cmp	x0, x1
  402220:	b.ne	402200 <ferror@plt+0xbe0>  // b.any
  402224:	b	40222c <ferror@plt+0xc0c>
  402228:	ldr	x20, [x19]
  40222c:	cmp	w23, #0x0
  402230:	b.le	402374 <ferror@plt+0xd54>
  402234:	adrp	x22, 416000 <ferror@plt+0x149e0>
  402238:	add	x22, x22, #0x200
  40223c:	mov	w0, #0x0                   	// #0
  402240:	str	x25, [sp, #64]
  402244:	ldr	w3, [x22, #36]
  402248:	ldr	w24, [x20]
  40224c:	mov	x21, x20
  402250:	b	402260 <ferror@plt+0xc40>
  402254:	ldr	w1, [x21]
  402258:	cmp	w1, w24
  40225c:	b.ne	4023e4 <ferror@plt+0xdc4>  // b.any
  402260:	mov	x2, x21
  402264:	subs	w23, w23, #0x1
  402268:	add	x21, x21, #0x10
  40226c:	b.ne	402254 <ferror@plt+0xc34>  // b.any
  402270:	cmp	w3, #0x0
  402274:	csel	x20, x20, x2, eq  // eq = none
  402278:	cmp	w24, w0
  40227c:	b.le	402404 <ferror@plt+0xde4>
  402280:	ldr	w1, [x22, #40]
  402284:	sub	w19, w24, w0
  402288:	cbz	w1, 402300 <ferror@plt+0xce0>
  40228c:	cmp	w19, #0x1
  402290:	b.eq	402300 <ferror@plt+0xce0>  // b.none
  402294:	cmp	w24, #0x0
  402298:	add	w25, w24, #0x7
  40229c:	csel	w25, w25, w24, lt  // lt = tstop
  4022a0:	add	w1, w0, #0x7
  4022a4:	cmp	w0, #0x0
  4022a8:	csel	w0, w1, w0, lt  // lt = tstop
  4022ac:	neg	w0, w0, asr #3
  4022b0:	add	w25, w0, w25, asr #3
  4022b4:	cmp	w25, #0x0
  4022b8:	b.le	402300 <ferror@plt+0xce0>
  4022bc:	sub	w25, w25, #0x1
  4022c0:	and	w19, w24, #0x7
  4022c4:	nop
  4022c8:	mov	w0, #0x9                   	// #9
  4022cc:	bl	401370 <putwchar@plt>
  4022d0:	cmn	w0, #0x1
  4022d4:	b.eq	4023c8 <ferror@plt+0xda8>  // b.none
  4022d8:	sub	w25, w25, #0x1
  4022dc:	cmn	w25, #0x1
  4022e0:	b.ne	4022c8 <ferror@plt+0xca8>  // b.any
  4022e4:	sub	w19, w19, #0x1
  4022e8:	cmn	w19, #0x1
  4022ec:	b.eq	402310 <ferror@plt+0xcf0>  // b.none
  4022f0:	mov	w0, #0x20                  	// #32
  4022f4:	bl	401370 <putwchar@plt>
  4022f8:	cmn	w0, #0x1
  4022fc:	b.eq	4023c8 <ferror@plt+0xda8>  // b.none
  402300:	sub	w19, w19, #0x1
  402304:	cmn	w19, #0x1
  402308:	b.ne	4022f0 <ferror@plt+0xcd0>  // b.any
  40230c:	nop
  402310:	ldrsb	w0, [x20, #4]
  402314:	ldrsb	w1, [x22, #44]
  402318:	cmp	w1, w0
  40231c:	b.eq	402348 <ferror@plt+0xd28>  // b.none
  402320:	cmp	w0, #0x1
  402324:	b.eq	4023cc <ferror@plt+0xdac>  // b.none
  402328:	cmp	w0, #0x2
  40232c:	b.ne	402344 <ferror@plt+0xd24>  // b.any
  402330:	mov	w0, #0xe                   	// #14
  402334:	bl	401370 <putwchar@plt>
  402338:	cmn	w0, #0x1
  40233c:	b.eq	4023c8 <ferror@plt+0xda8>  // b.none
  402340:	ldrsb	w0, [x20, #4]
  402344:	strb	w0, [x22, #44]
  402348:	ldr	w0, [x20, #8]
  40234c:	bl	401370 <putwchar@plt>
  402350:	cmn	w0, #0x1
  402354:	b.eq	4023c8 <ferror@plt+0xda8>  // b.none
  402358:	add	x20, x20, #0x10
  40235c:	ldur	w0, [x20, #-4]
  402360:	cmp	x20, x21
  402364:	b.cc	402388 <ferror@plt+0xd68>  // b.lo, b.ul, b.last
  402368:	add	w0, w24, w0
  40236c:	cbnz	w23, 402244 <ferror@plt+0xc24>
  402370:	ldr	x25, [sp, #64]
  402374:	ldp	x19, x20, [sp, #16]
  402378:	ldp	x21, x22, [sp, #32]
  40237c:	ldp	x23, x24, [sp, #48]
  402380:	ldp	x29, x30, [sp], #80
  402384:	ret
  402388:	cmp	w0, #0x0
  40238c:	mov	w19, #0x0                   	// #0
  402390:	b.le	402310 <ferror@plt+0xcf0>
  402394:	mov	w0, #0x8                   	// #8
  402398:	bl	401370 <putwchar@plt>
  40239c:	cmn	w0, #0x1
  4023a0:	b.eq	4023c8 <ferror@plt+0xda8>  // b.none
  4023a4:	nop
  4023a8:	ldur	w0, [x20, #-4]
  4023ac:	add	w19, w19, #0x1
  4023b0:	cmp	w0, w19
  4023b4:	b.le	402310 <ferror@plt+0xcf0>
  4023b8:	mov	w0, #0x8                   	// #8
  4023bc:	bl	401370 <putwchar@plt>
  4023c0:	cmn	w0, #0x1
  4023c4:	b.ne	4023a8 <ferror@plt+0xd88>  // b.any
  4023c8:	bl	401f40 <ferror@plt+0x920>
  4023cc:	mov	w0, #0xf                   	// #15
  4023d0:	bl	401370 <putwchar@plt>
  4023d4:	cmn	w0, #0x1
  4023d8:	b.eq	4023c8 <ferror@plt+0xda8>  // b.none
  4023dc:	ldrsb	w0, [x20, #4]
  4023e0:	b	402344 <ferror@plt+0xd24>
  4023e4:	cbz	w3, 402278 <ferror@plt+0xc58>
  4023e8:	ldur	w4, [x21, #-4]
  4023ec:	mov	x20, x2
  4023f0:	add	w4, w24, w4
  4023f4:	cmp	w1, w4
  4023f8:	b.lt	402248 <ferror@plt+0xc28>  // b.tstop
  4023fc:	cmp	w24, w0
  402400:	b.gt	402280 <ferror@plt+0xc60>
  402404:	mov	w24, w0
  402408:	b	402310 <ferror@plt+0xcf0>
  40240c:	ldr	w2, [x19, #36]
  402410:	tbz	w2, #31, 4021c8 <ferror@plt+0xba8>
  402414:	b	4021ec <ferror@plt+0xbcc>
  402418:	ldr	x0, [x22, #16]
  40241c:	lsl	w20, w2, #4
  402420:	mov	x1, x20
  402424:	str	w2, [x22, #8]
  402428:	bl	401450 <realloc@plt>
  40242c:	cmp	x0, #0x0
  402430:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  402434:	b.ne	402484 <ferror@plt+0xe64>  // b.any
  402438:	ldr	w20, [x19, #36]
  40243c:	ldr	w1, [x22, #32]
  402440:	str	x0, [x22, #16]
  402444:	cmp	w20, w1
  402448:	ldr	x3, [x22, #24]
  40244c:	b.lt	402170 <ferror@plt+0xb50>  // b.tstop
  402450:	add	w20, w20, #0x1
  402454:	str	w20, [x22, #32]
  402458:	mov	x0, x3
  40245c:	lsl	w20, w20, #2
  402460:	mov	x1, x20
  402464:	bl	401450 <realloc@plt>
  402468:	cmp	x0, #0x0
  40246c:	mov	x3, x0
  402470:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  402474:	b.ne	402484 <ferror@plt+0xe64>  // b.any
  402478:	ldr	w20, [x19, #36]
  40247c:	str	x0, [x22, #24]
  402480:	b	402170 <ferror@plt+0xb50>
  402484:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402488:	mov	x2, x20
  40248c:	add	x1, x1, #0x150
  402490:	mov	w0, #0x1                   	// #1
  402494:	str	x25, [sp, #64]
  402498:	bl	401600 <err@plt>
  40249c:	ldr	w2, [x19, #36]
  4024a0:	tbz	w2, #31, 4021c8 <ferror@plt+0xba8>
  4024a4:	ldr	x20, [x22, #16]
  4024a8:	b	40222c <ferror@plt+0xc0c>
  4024ac:	ldr	x20, [x22, #16]
  4024b0:	b	4021f4 <ferror@plt+0xbd4>
  4024b4:	nop
  4024b8:	stp	x29, x30, [sp, #-48]!
  4024bc:	mov	x29, sp
  4024c0:	stp	x19, x20, [sp, #16]
  4024c4:	adrp	x20, 416000 <ferror@plt+0x149e0>
  4024c8:	add	x20, x20, #0x200
  4024cc:	stp	x21, x22, [sp, #32]
  4024d0:	subs	w22, w0, #0x1
  4024d4:	ldr	x19, [x20, #48]
  4024d8:	b.mi	402548 <ferror@plt+0xf28>  // b.first
  4024dc:	nop
  4024e0:	ldr	x0, [x19]
  4024e4:	sub	w22, w22, #0x1
  4024e8:	ldr	x21, [x19, #16]
  4024ec:	str	x21, [x20, #48]
  4024f0:	cbz	x0, 402508 <ferror@plt+0xee8>
  4024f4:	bl	402070 <ferror@plt+0xa50>
  4024f8:	mov	x0, x19
  4024fc:	bl	402120 <ferror@plt+0xb00>
  402500:	ldr	x0, [x19]
  402504:	ldr	x21, [x20, #48]
  402508:	ldr	w1, [x20]
  40250c:	add	w1, w1, #0x1
  402510:	str	w1, [x20]
  402514:	bl	401520 <free@plt>
  402518:	ldr	x0, [x20, #56]
  40251c:	str	x0, [x19, #16]
  402520:	str	x19, [x20, #56]
  402524:	cmn	w22, #0x1
  402528:	mov	x19, x21
  40252c:	b.ne	4024e0 <ferror@plt+0xec0>  // b.any
  402530:	cbz	x21, 402538 <ferror@plt+0xf18>
  402534:	str	xzr, [x21, #8]
  402538:	ldp	x19, x20, [sp, #16]
  40253c:	ldp	x21, x22, [sp, #32]
  402540:	ldp	x29, x30, [sp], #48
  402544:	ret
  402548:	mov	x21, x19
  40254c:	b	402530 <ferror@plt+0xf10>
  402550:	stp	x29, x30, [sp, #-32]!
  402554:	mov	x29, sp
  402558:	str	x19, [sp, #16]
  40255c:	adrp	x19, 416000 <ferror@plt+0x149e0>
  402560:	add	x19, x19, #0x200
  402564:	ldr	x0, [x19, #56]
  402568:	cbz	x0, 40258c <ferror@plt+0xf6c>
  40256c:	stp	xzr, xzr, [x0]
  402570:	str	xzr, [x0, #32]
  402574:	ldr	x1, [x0, #16]
  402578:	stp	xzr, xzr, [x0, #16]
  40257c:	str	x1, [x19, #56]
  402580:	ldr	x19, [sp, #16]
  402584:	ldp	x29, x30, [sp], #32
  402588:	ret
  40258c:	mov	x0, #0xa00                 	// #2560
  402590:	bl	4013c0 <malloc@plt>
  402594:	cbz	x0, 4025d4 <ferror@plt+0xfb4>
  402598:	add	x2, x0, #0x9d8
  40259c:	mov	x1, x0
  4025a0:	add	x1, x1, #0x28
  4025a4:	cmp	x1, x2
  4025a8:	stur	x1, [x1, #-24]
  4025ac:	b.ne	4025a0 <ferror@plt+0xf80>  // b.any
  4025b0:	str	xzr, [x1, #16]
  4025b4:	stp	xzr, xzr, [x0]
  4025b8:	str	xzr, [x0, #32]
  4025bc:	ldr	x1, [x0, #16]
  4025c0:	stp	xzr, xzr, [x0, #16]
  4025c4:	str	x1, [x19, #56]
  4025c8:	ldr	x19, [sp, #16]
  4025cc:	ldp	x29, x30, [sp], #32
  4025d0:	ret
  4025d4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4025d8:	mov	x2, #0xa00                 	// #2560
  4025dc:	add	x1, x1, #0x150
  4025e0:	mov	w0, #0x1                   	// #1
  4025e4:	bl	401600 <err@plt>
  4025e8:	adrp	x1, 416000 <ferror@plt+0x149e0>
  4025ec:	add	x1, x1, #0x200
  4025f0:	ldr	x2, [x1, #56]
  4025f4:	str	x2, [x0, #16]
  4025f8:	str	x0, [x1, #56]
  4025fc:	ret
  402600:	str	xzr, [x1]
  402604:	mov	x2, x0
  402608:	cbz	x0, 402680 <ferror@plt+0x1060>
  40260c:	ldrsb	w3, [x0]
  402610:	cmp	w3, #0x2f
  402614:	b.ne	40266c <ferror@plt+0x104c>  // b.any
  402618:	ldrsb	w3, [x2, #1]
  40261c:	mov	x0, x2
  402620:	add	x2, x2, #0x1
  402624:	cmp	w3, #0x2f
  402628:	b.eq	402618 <ferror@plt+0xff8>  // b.none
  40262c:	mov	x3, #0x1                   	// #1
  402630:	str	x3, [x1]
  402634:	ldrsb	w3, [x0, #1]
  402638:	cmp	w3, #0x2f
  40263c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402640:	b.eq	402668 <ferror@plt+0x1048>  // b.none
  402644:	sub	x2, x2, #0x1
  402648:	mov	x3, #0x2                   	// #2
  40264c:	nop
  402650:	str	x3, [x1]
  402654:	ldrsb	w4, [x2, x3]
  402658:	add	x3, x3, #0x1
  40265c:	cmp	w4, #0x2f
  402660:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402664:	b.ne	402650 <ferror@plt+0x1030>  // b.any
  402668:	ret
  40266c:	mov	x0, #0x0                   	// #0
  402670:	cbz	w3, 402668 <ferror@plt+0x1048>
  402674:	mov	x0, x2
  402678:	add	x2, x2, #0x1
  40267c:	b	40262c <ferror@plt+0x100c>
  402680:	mov	x0, #0x0                   	// #0
  402684:	ret
  402688:	stp	x29, x30, [sp, #-48]!
  40268c:	mov	x29, sp
  402690:	stp	x19, x20, [sp, #16]
  402694:	mov	x20, x0
  402698:	mov	w19, #0x0                   	// #0
  40269c:	str	x21, [sp, #32]
  4026a0:	mov	x21, x1
  4026a4:	ldrsb	w1, [x0]
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	cbz	w1, 4026d4 <ferror@plt+0x10b4>
  4026b0:	cmp	w1, #0x5c
  4026b4:	b.eq	4026e4 <ferror@plt+0x10c4>  // b.none
  4026b8:	mov	x0, x21
  4026bc:	bl	401560 <strchr@plt>
  4026c0:	cbnz	x0, 402710 <ferror@plt+0x10f0>
  4026c4:	add	w19, w19, #0x1
  4026c8:	sxtw	x0, w19
  4026cc:	ldrsb	w1, [x20, w19, sxtw]
  4026d0:	cbnz	w1, 4026b0 <ferror@plt+0x1090>
  4026d4:	ldp	x19, x20, [sp, #16]
  4026d8:	ldr	x21, [sp, #32]
  4026dc:	ldp	x29, x30, [sp], #48
  4026e0:	ret
  4026e4:	add	w0, w19, #0x1
  4026e8:	ldrsb	w0, [x20, w0, sxtw]
  4026ec:	cbz	w0, 402710 <ferror@plt+0x10f0>
  4026f0:	add	w19, w19, #0x2
  4026f4:	sxtw	x0, w19
  4026f8:	ldrsb	w1, [x20, w19, sxtw]
  4026fc:	cbnz	w1, 4026b0 <ferror@plt+0x1090>
  402700:	ldp	x19, x20, [sp, #16]
  402704:	ldr	x21, [sp, #32]
  402708:	ldp	x29, x30, [sp], #48
  40270c:	ret
  402710:	sxtw	x0, w19
  402714:	ldp	x19, x20, [sp, #16]
  402718:	ldr	x21, [sp, #32]
  40271c:	ldp	x29, x30, [sp], #48
  402720:	ret
  402724:	nop
  402728:	stp	x29, x30, [sp, #-80]!
  40272c:	mov	x29, sp
  402730:	stp	x19, x20, [sp, #16]
  402734:	mov	x19, x0
  402738:	stp	x21, x22, [sp, #32]
  40273c:	mov	x22, x1
  402740:	mov	w21, w2
  402744:	str	x23, [sp, #48]
  402748:	adrp	x23, 416000 <ferror@plt+0x149e0>
  40274c:	str	xzr, [sp, #72]
  402750:	bl	4015e0 <__errno_location@plt>
  402754:	str	wzr, [x0]
  402758:	cbz	x19, 40276c <ferror@plt+0x114c>
  40275c:	mov	x20, x0
  402760:	ldrsb	w0, [x19]
  402764:	adrp	x23, 416000 <ferror@plt+0x149e0>
  402768:	cbnz	w0, 402784 <ferror@plt+0x1164>
  40276c:	ldr	w0, [x23, #448]
  402770:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402774:	mov	x3, x19
  402778:	mov	x2, x22
  40277c:	add	x1, x1, #0x620
  402780:	bl	4015b0 <errx@plt>
  402784:	add	x1, sp, #0x48
  402788:	mov	w2, w21
  40278c:	mov	x0, x19
  402790:	mov	w3, #0x0                   	// #0
  402794:	bl	401440 <__strtoul_internal@plt>
  402798:	ldr	w1, [x20]
  40279c:	cbnz	w1, 4027cc <ferror@plt+0x11ac>
  4027a0:	ldr	x1, [sp, #72]
  4027a4:	cmp	x1, x19
  4027a8:	b.eq	40276c <ferror@plt+0x114c>  // b.none
  4027ac:	cbz	x1, 4027b8 <ferror@plt+0x1198>
  4027b0:	ldrsb	w1, [x1]
  4027b4:	cbnz	w1, 40276c <ferror@plt+0x114c>
  4027b8:	ldp	x19, x20, [sp, #16]
  4027bc:	ldp	x21, x22, [sp, #32]
  4027c0:	ldr	x23, [sp, #48]
  4027c4:	ldp	x29, x30, [sp], #80
  4027c8:	ret
  4027cc:	ldr	w0, [x23, #448]
  4027d0:	cmp	w1, #0x22
  4027d4:	b.ne	40276c <ferror@plt+0x114c>  // b.any
  4027d8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4027dc:	mov	x3, x19
  4027e0:	mov	x2, x22
  4027e4:	add	x1, x1, #0x620
  4027e8:	bl	401600 <err@plt>
  4027ec:	nop
  4027f0:	stp	x29, x30, [sp, #-32]!
  4027f4:	mov	x29, sp
  4027f8:	stp	x19, x20, [sp, #16]
  4027fc:	mov	x19, x1
  402800:	mov	x20, x0
  402804:	bl	4015e0 <__errno_location@plt>
  402808:	mov	x4, x0
  40280c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402810:	mov	w5, #0x22                  	// #34
  402814:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402818:	mov	x3, x20
  40281c:	ldr	w0, [x0, #448]
  402820:	mov	x2, x19
  402824:	str	w5, [x4]
  402828:	add	x1, x1, #0x620
  40282c:	bl	401600 <err@plt>
  402830:	stp	x29, x30, [sp, #-32]!
  402834:	mov	x29, sp
  402838:	stp	x19, x20, [sp, #16]
  40283c:	mov	x20, x1
  402840:	mov	x19, x0
  402844:	bl	402728 <ferror@plt+0x1108>
  402848:	mov	x1, #0xffffffff            	// #4294967295
  40284c:	cmp	x0, x1
  402850:	b.hi	402860 <ferror@plt+0x1240>  // b.pmore
  402854:	ldp	x19, x20, [sp, #16]
  402858:	ldp	x29, x30, [sp], #32
  40285c:	ret
  402860:	mov	x1, x20
  402864:	mov	x0, x19
  402868:	bl	4027f0 <ferror@plt+0x11d0>
  40286c:	nop
  402870:	adrp	x1, 416000 <ferror@plt+0x149e0>
  402874:	str	w0, [x1, #448]
  402878:	ret
  40287c:	nop
  402880:	stp	x29, x30, [sp, #-128]!
  402884:	mov	x29, sp
  402888:	stp	x19, x20, [sp, #16]
  40288c:	mov	x20, x0
  402890:	stp	x21, x22, [sp, #32]
  402894:	mov	x22, x1
  402898:	stp	x23, x24, [sp, #48]
  40289c:	mov	x23, x2
  4028a0:	str	xzr, [x1]
  4028a4:	bl	4015e0 <__errno_location@plt>
  4028a8:	mov	x21, x0
  4028ac:	cbz	x20, 402b40 <ferror@plt+0x1520>
  4028b0:	ldrsb	w19, [x20]
  4028b4:	cbz	w19, 402b40 <ferror@plt+0x1520>
  4028b8:	bl	4014f0 <__ctype_b_loc@plt>
  4028bc:	mov	x24, x0
  4028c0:	mov	x2, x20
  4028c4:	ldr	x0, [x0]
  4028c8:	b	4028d0 <ferror@plt+0x12b0>
  4028cc:	ldrsb	w19, [x2, #1]!
  4028d0:	ubfiz	x1, x19, #1, #8
  4028d4:	ldrh	w1, [x0, x1]
  4028d8:	tbnz	w1, #13, 4028cc <ferror@plt+0x12ac>
  4028dc:	cmp	w19, #0x2d
  4028e0:	b.eq	402b40 <ferror@plt+0x1520>  // b.none
  4028e4:	stp	x25, x26, [sp, #64]
  4028e8:	mov	x0, x20
  4028ec:	mov	w3, #0x0                   	// #0
  4028f0:	stp	x27, x28, [sp, #80]
  4028f4:	add	x27, sp, #0x78
  4028f8:	mov	x1, x27
  4028fc:	str	wzr, [x21]
  402900:	mov	w2, #0x0                   	// #0
  402904:	str	xzr, [sp, #120]
  402908:	bl	401440 <__strtoul_internal@plt>
  40290c:	mov	x25, x0
  402910:	ldr	x28, [sp, #120]
  402914:	ldr	w0, [x21]
  402918:	cmp	x28, x20
  40291c:	b.eq	402b30 <ferror@plt+0x1510>  // b.none
  402920:	cbnz	w0, 402b60 <ferror@plt+0x1540>
  402924:	cbz	x28, 402bd4 <ferror@plt+0x15b4>
  402928:	ldrsb	w0, [x28]
  40292c:	mov	w20, #0x0                   	// #0
  402930:	mov	x26, #0x0                   	// #0
  402934:	cbz	w0, 402bd4 <ferror@plt+0x15b4>
  402938:	ldrsb	w0, [x28, #1]
  40293c:	cmp	w0, #0x69
  402940:	b.eq	4029ec <ferror@plt+0x13cc>  // b.none
  402944:	and	w1, w0, #0xffffffdf
  402948:	cmp	w1, #0x42
  40294c:	b.ne	402bc4 <ferror@plt+0x15a4>  // b.any
  402950:	ldrsb	w0, [x28, #2]
  402954:	cbz	w0, 402c0c <ferror@plt+0x15ec>
  402958:	bl	401390 <localeconv@plt>
  40295c:	cbz	x0, 402b38 <ferror@plt+0x1518>
  402960:	ldr	x1, [x0]
  402964:	cbz	x1, 402b38 <ferror@plt+0x1518>
  402968:	mov	x0, x1
  40296c:	str	x1, [sp, #104]
  402970:	bl	401300 <strlen@plt>
  402974:	mov	x19, x0
  402978:	cbnz	x26, 402b38 <ferror@plt+0x1518>
  40297c:	ldrsb	w0, [x28]
  402980:	cbz	w0, 402b38 <ferror@plt+0x1518>
  402984:	ldr	x1, [sp, #104]
  402988:	mov	x2, x19
  40298c:	mov	x0, x1
  402990:	mov	x1, x28
  402994:	bl	4013f0 <strncmp@plt>
  402998:	cbnz	w0, 402b38 <ferror@plt+0x1518>
  40299c:	ldrsb	w4, [x28, x19]
  4029a0:	add	x1, x28, x19
  4029a4:	cmp	w4, #0x30
  4029a8:	b.ne	402be8 <ferror@plt+0x15c8>  // b.any
  4029ac:	add	w0, w20, #0x1
  4029b0:	mov	x19, x1
  4029b4:	nop
  4029b8:	sub	w3, w19, w1
  4029bc:	ldrsb	w4, [x19, #1]!
  4029c0:	add	w20, w3, w0
  4029c4:	cmp	w4, #0x30
  4029c8:	b.eq	4029b8 <ferror@plt+0x1398>  // b.none
  4029cc:	ldr	x0, [x24]
  4029d0:	ldrh	w0, [x0, w4, sxtw #1]
  4029d4:	tbnz	w0, #11, 402b74 <ferror@plt+0x1554>
  4029d8:	mov	x28, x19
  4029dc:	str	x19, [sp, #120]
  4029e0:	ldrsb	w0, [x28, #1]
  4029e4:	cmp	w0, #0x69
  4029e8:	b.ne	402944 <ferror@plt+0x1324>  // b.any
  4029ec:	ldrsb	w0, [x28, #2]
  4029f0:	and	w0, w0, #0xffffffdf
  4029f4:	cmp	w0, #0x42
  4029f8:	b.ne	402958 <ferror@plt+0x1338>  // b.any
  4029fc:	ldrsb	w0, [x28, #3]
  402a00:	cbnz	w0, 402958 <ferror@plt+0x1338>
  402a04:	mov	x19, #0x400                 	// #1024
  402a08:	ldrsb	w27, [x28]
  402a0c:	adrp	x24, 404000 <ferror@plt+0x29e0>
  402a10:	add	x24, x24, #0x630
  402a14:	mov	x0, x24
  402a18:	mov	w1, w27
  402a1c:	bl	401560 <strchr@plt>
  402a20:	cbz	x0, 402c14 <ferror@plt+0x15f4>
  402a24:	sub	x1, x0, x24
  402a28:	add	w1, w1, #0x1
  402a2c:	cbz	w1, 402c30 <ferror@plt+0x1610>
  402a30:	sxtw	x2, w19
  402a34:	umulh	x0, x25, x2
  402a38:	cbnz	x0, 402c00 <ferror@plt+0x15e0>
  402a3c:	sub	w0, w1, #0x2
  402a40:	b	402a50 <ferror@plt+0x1430>
  402a44:	umulh	x3, x25, x2
  402a48:	sub	w0, w0, #0x1
  402a4c:	cbnz	x3, 402c00 <ferror@plt+0x15e0>
  402a50:	mul	x25, x25, x2
  402a54:	cmn	w0, #0x1
  402a58:	b.ne	402a44 <ferror@plt+0x1424>  // b.any
  402a5c:	mov	w0, #0x0                   	// #0
  402a60:	cbz	x23, 402a68 <ferror@plt+0x1448>
  402a64:	str	w1, [x23]
  402a68:	cmp	x26, #0x0
  402a6c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402a70:	b.eq	402b1c <ferror@plt+0x14fc>  // b.none
  402a74:	sub	w1, w1, #0x2
  402a78:	mov	x5, #0x1                   	// #1
  402a7c:	b	402a8c <ferror@plt+0x146c>
  402a80:	umulh	x2, x5, x19
  402a84:	sub	w1, w1, #0x1
  402a88:	cbnz	x2, 402a98 <ferror@plt+0x1478>
  402a8c:	mul	x5, x5, x19
  402a90:	cmn	w1, #0x1
  402a94:	b.ne	402a80 <ferror@plt+0x1460>  // b.any
  402a98:	cmp	x26, #0xa
  402a9c:	mov	x1, #0xa                   	// #10
  402aa0:	b.ls	402ab8 <ferror@plt+0x1498>  // b.plast
  402aa4:	nop
  402aa8:	add	x1, x1, x1, lsl #2
  402aac:	cmp	x26, x1, lsl #1
  402ab0:	lsl	x1, x1, #1
  402ab4:	b.hi	402aa8 <ferror@plt+0x1488>  // b.pmore
  402ab8:	cbz	w20, 402ad4 <ferror@plt+0x14b4>
  402abc:	mov	w2, #0x0                   	// #0
  402ac0:	add	x1, x1, x1, lsl #2
  402ac4:	add	w2, w2, #0x1
  402ac8:	cmp	w20, w2
  402acc:	lsl	x1, x1, #1
  402ad0:	b.ne	402ac0 <ferror@plt+0x14a0>  // b.any
  402ad4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402ad8:	mov	x4, #0x1                   	// #1
  402adc:	movk	x8, #0xcccd
  402ae0:	umulh	x6, x26, x8
  402ae4:	add	x7, x4, x4, lsl #2
  402ae8:	mov	x3, x4
  402aec:	cmp	x26, #0x9
  402af0:	lsl	x4, x7, #1
  402af4:	lsr	x2, x6, #3
  402af8:	add	x2, x2, x2, lsl #2
  402afc:	sub	x2, x26, x2, lsl #1
  402b00:	lsr	x26, x6, #3
  402b04:	cbz	x2, 402b18 <ferror@plt+0x14f8>
  402b08:	udiv	x3, x1, x3
  402b0c:	udiv	x2, x3, x2
  402b10:	udiv	x2, x5, x2
  402b14:	add	x25, x25, x2
  402b18:	b.hi	402ae0 <ferror@plt+0x14c0>  // b.pmore
  402b1c:	str	x25, [x22]
  402b20:	tbnz	w0, #31, 402bf0 <ferror@plt+0x15d0>
  402b24:	ldp	x25, x26, [sp, #64]
  402b28:	ldp	x27, x28, [sp, #80]
  402b2c:	b	402b4c <ferror@plt+0x152c>
  402b30:	cbnz	w0, 402b6c <ferror@plt+0x154c>
  402b34:	nop
  402b38:	ldp	x25, x26, [sp, #64]
  402b3c:	ldp	x27, x28, [sp, #80]
  402b40:	mov	w1, #0x16                  	// #22
  402b44:	mov	w0, #0xffffffea            	// #-22
  402b48:	str	w1, [x21]
  402b4c:	ldp	x19, x20, [sp, #16]
  402b50:	ldp	x21, x22, [sp, #32]
  402b54:	ldp	x23, x24, [sp, #48]
  402b58:	ldp	x29, x30, [sp], #128
  402b5c:	ret
  402b60:	sub	x1, x25, #0x1
  402b64:	cmn	x1, #0x3
  402b68:	b.ls	402924 <ferror@plt+0x1304>  // b.plast
  402b6c:	neg	w0, w0
  402b70:	b	402b20 <ferror@plt+0x1500>
  402b74:	str	wzr, [x21]
  402b78:	mov	x1, x27
  402b7c:	mov	x0, x19
  402b80:	mov	w3, #0x0                   	// #0
  402b84:	mov	w2, #0x0                   	// #0
  402b88:	str	xzr, [sp, #120]
  402b8c:	bl	401440 <__strtoul_internal@plt>
  402b90:	mov	x26, x0
  402b94:	ldr	x28, [sp, #120]
  402b98:	ldr	w0, [x21]
  402b9c:	cmp	x28, x19
  402ba0:	b.eq	402b30 <ferror@plt+0x1510>  // b.none
  402ba4:	cbz	w0, 402bcc <ferror@plt+0x15ac>
  402ba8:	sub	x1, x26, #0x1
  402bac:	cmn	x1, #0x3
  402bb0:	b.hi	402b6c <ferror@plt+0x154c>  // b.pmore
  402bb4:	cbz	x28, 402b38 <ferror@plt+0x1518>
  402bb8:	ldrsb	w0, [x28]
  402bbc:	cbnz	w0, 402938 <ferror@plt+0x1318>
  402bc0:	b	402b38 <ferror@plt+0x1518>
  402bc4:	cbnz	w0, 402958 <ferror@plt+0x1338>
  402bc8:	b	402a04 <ferror@plt+0x13e4>
  402bcc:	cbnz	x26, 402bb4 <ferror@plt+0x1594>
  402bd0:	b	402938 <ferror@plt+0x1318>
  402bd4:	mov	w0, #0x0                   	// #0
  402bd8:	ldp	x27, x28, [sp, #80]
  402bdc:	str	x25, [x22]
  402be0:	ldp	x25, x26, [sp, #64]
  402be4:	b	402b4c <ferror@plt+0x152c>
  402be8:	mov	x19, x1
  402bec:	b	4029cc <ferror@plt+0x13ac>
  402bf0:	neg	w1, w0
  402bf4:	ldp	x25, x26, [sp, #64]
  402bf8:	ldp	x27, x28, [sp, #80]
  402bfc:	b	402b48 <ferror@plt+0x1528>
  402c00:	mov	w0, #0xffffffde            	// #-34
  402c04:	cbnz	x23, 402a64 <ferror@plt+0x1444>
  402c08:	b	402a68 <ferror@plt+0x1448>
  402c0c:	mov	x19, #0x3e8                 	// #1000
  402c10:	b	402a08 <ferror@plt+0x13e8>
  402c14:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402c18:	add	x24, x1, #0x640
  402c1c:	mov	x0, x24
  402c20:	mov	w1, w27
  402c24:	bl	401560 <strchr@plt>
  402c28:	cbnz	x0, 402a24 <ferror@plt+0x1404>
  402c2c:	b	402b38 <ferror@plt+0x1518>
  402c30:	mov	w0, #0x0                   	// #0
  402c34:	cbnz	x23, 402a64 <ferror@plt+0x1444>
  402c38:	ldp	x27, x28, [sp, #80]
  402c3c:	str	x25, [x22]
  402c40:	ldp	x25, x26, [sp, #64]
  402c44:	b	402b4c <ferror@plt+0x152c>
  402c48:	mov	x2, #0x0                   	// #0
  402c4c:	b	402880 <ferror@plt+0x1260>
  402c50:	stp	x29, x30, [sp, #-48]!
  402c54:	mov	x29, sp
  402c58:	stp	x21, x22, [sp, #32]
  402c5c:	mov	x22, x1
  402c60:	cbz	x0, 402cc0 <ferror@plt+0x16a0>
  402c64:	mov	x21, x0
  402c68:	stp	x19, x20, [sp, #16]
  402c6c:	mov	x20, x0
  402c70:	b	402c8c <ferror@plt+0x166c>
  402c74:	bl	4014f0 <__ctype_b_loc@plt>
  402c78:	ubfiz	x19, x19, #1, #8
  402c7c:	ldr	x2, [x0]
  402c80:	ldrh	w2, [x2, x19]
  402c84:	tbz	w2, #11, 402c94 <ferror@plt+0x1674>
  402c88:	add	x20, x20, #0x1
  402c8c:	ldrsb	w19, [x20]
  402c90:	cbnz	w19, 402c74 <ferror@plt+0x1654>
  402c94:	cbz	x22, 402c9c <ferror@plt+0x167c>
  402c98:	str	x20, [x22]
  402c9c:	cmp	x20, x21
  402ca0:	b.ls	402cd8 <ferror@plt+0x16b8>  // b.plast
  402ca4:	ldrsb	w1, [x20]
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	ldp	x19, x20, [sp, #16]
  402cb0:	cbnz	w1, 402cc8 <ferror@plt+0x16a8>
  402cb4:	ldp	x21, x22, [sp, #32]
  402cb8:	ldp	x29, x30, [sp], #48
  402cbc:	ret
  402cc0:	cbz	x1, 402cc8 <ferror@plt+0x16a8>
  402cc4:	str	xzr, [x1]
  402cc8:	mov	w0, #0x0                   	// #0
  402ccc:	ldp	x21, x22, [sp, #32]
  402cd0:	ldp	x29, x30, [sp], #48
  402cd4:	ret
  402cd8:	mov	w0, #0x0                   	// #0
  402cdc:	ldp	x19, x20, [sp, #16]
  402ce0:	b	402ccc <ferror@plt+0x16ac>
  402ce4:	nop
  402ce8:	stp	x29, x30, [sp, #-48]!
  402cec:	mov	x29, sp
  402cf0:	stp	x21, x22, [sp, #32]
  402cf4:	mov	x22, x1
  402cf8:	cbz	x0, 402d58 <ferror@plt+0x1738>
  402cfc:	mov	x21, x0
  402d00:	stp	x19, x20, [sp, #16]
  402d04:	mov	x20, x0
  402d08:	b	402d24 <ferror@plt+0x1704>
  402d0c:	bl	4014f0 <__ctype_b_loc@plt>
  402d10:	ubfiz	x19, x19, #1, #8
  402d14:	ldr	x2, [x0]
  402d18:	ldrh	w2, [x2, x19]
  402d1c:	tbz	w2, #12, 402d2c <ferror@plt+0x170c>
  402d20:	add	x20, x20, #0x1
  402d24:	ldrsb	w19, [x20]
  402d28:	cbnz	w19, 402d0c <ferror@plt+0x16ec>
  402d2c:	cbz	x22, 402d34 <ferror@plt+0x1714>
  402d30:	str	x20, [x22]
  402d34:	cmp	x20, x21
  402d38:	b.ls	402d70 <ferror@plt+0x1750>  // b.plast
  402d3c:	ldrsb	w1, [x20]
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	ldp	x19, x20, [sp, #16]
  402d48:	cbnz	w1, 402d60 <ferror@plt+0x1740>
  402d4c:	ldp	x21, x22, [sp, #32]
  402d50:	ldp	x29, x30, [sp], #48
  402d54:	ret
  402d58:	cbz	x1, 402d60 <ferror@plt+0x1740>
  402d5c:	str	xzr, [x1]
  402d60:	mov	w0, #0x0                   	// #0
  402d64:	ldp	x21, x22, [sp, #32]
  402d68:	ldp	x29, x30, [sp], #48
  402d6c:	ret
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	ldp	x19, x20, [sp, #16]
  402d78:	b	402d64 <ferror@plt+0x1744>
  402d7c:	nop
  402d80:	stp	x29, x30, [sp, #-128]!
  402d84:	mov	x29, sp
  402d88:	stp	x19, x20, [sp, #16]
  402d8c:	mov	x20, x0
  402d90:	mov	w0, #0xffffffd0            	// #-48
  402d94:	stp	x21, x22, [sp, #32]
  402d98:	mov	x21, x1
  402d9c:	add	x22, sp, #0x80
  402da0:	add	x1, sp, #0x50
  402da4:	stp	x22, x22, [sp, #48]
  402da8:	str	x1, [sp, #64]
  402dac:	stp	w0, wzr, [sp, #72]
  402db0:	stp	x2, x3, [sp, #80]
  402db4:	stp	x4, x5, [sp, #96]
  402db8:	stp	x6, x7, [sp, #112]
  402dbc:	b	402e08 <ferror@plt+0x17e8>
  402dc0:	ldr	x1, [x2]
  402dc4:	add	x0, x2, #0xf
  402dc8:	and	x0, x0, #0xfffffffffffffff8
  402dcc:	str	x0, [sp, #48]
  402dd0:	cbz	x1, 402e48 <ferror@plt+0x1828>
  402dd4:	ldr	x2, [sp, #48]
  402dd8:	add	x0, x2, #0xf
  402ddc:	and	x0, x0, #0xfffffffffffffff8
  402de0:	str	x0, [sp, #48]
  402de4:	ldr	x19, [x2]
  402de8:	cbz	x19, 402e48 <ferror@plt+0x1828>
  402dec:	mov	x0, x20
  402df0:	bl	4014d0 <strcmp@plt>
  402df4:	cbz	w0, 402e64 <ferror@plt+0x1844>
  402df8:	mov	x1, x19
  402dfc:	mov	x0, x20
  402e00:	bl	4014d0 <strcmp@plt>
  402e04:	cbz	w0, 402e68 <ferror@plt+0x1848>
  402e08:	ldr	w3, [sp, #72]
  402e0c:	ldr	x2, [sp, #48]
  402e10:	tbz	w3, #31, 402dc0 <ferror@plt+0x17a0>
  402e14:	add	w0, w3, #0x8
  402e18:	str	w0, [sp, #72]
  402e1c:	cmp	w0, #0x0
  402e20:	b.gt	402dc0 <ferror@plt+0x17a0>
  402e24:	ldr	x1, [x22, w3, sxtw]
  402e28:	cbz	x1, 402e48 <ferror@plt+0x1828>
  402e2c:	cbz	w0, 402dd8 <ferror@plt+0x17b8>
  402e30:	add	w3, w3, #0x10
  402e34:	str	w3, [sp, #72]
  402e38:	cmp	w3, #0x0
  402e3c:	b.gt	402dd8 <ferror@plt+0x17b8>
  402e40:	add	x2, x22, w0, sxtw
  402e44:	b	402de4 <ferror@plt+0x17c4>
  402e48:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402e4c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402e50:	mov	x3, x20
  402e54:	mov	x2, x21
  402e58:	ldr	w0, [x0, #448]
  402e5c:	add	x1, x1, #0x620
  402e60:	bl	4015b0 <errx@plt>
  402e64:	mov	w0, #0x1                   	// #1
  402e68:	ldp	x19, x20, [sp, #16]
  402e6c:	ldp	x21, x22, [sp, #32]
  402e70:	ldp	x29, x30, [sp], #128
  402e74:	ret
  402e78:	cbz	x1, 402ea4 <ferror@plt+0x1884>
  402e7c:	add	x3, x0, x1
  402e80:	sxtb	w2, w2
  402e84:	b	402e98 <ferror@plt+0x1878>
  402e88:	b.eq	402ea8 <ferror@plt+0x1888>  // b.none
  402e8c:	add	x0, x0, #0x1
  402e90:	cmp	x3, x0
  402e94:	b.eq	402ea4 <ferror@plt+0x1884>  // b.none
  402e98:	ldrsb	w1, [x0]
  402e9c:	cmp	w2, w1
  402ea0:	cbnz	w1, 402e88 <ferror@plt+0x1868>
  402ea4:	mov	x0, #0x0                   	// #0
  402ea8:	ret
  402eac:	nop
  402eb0:	stp	x29, x30, [sp, #-32]!
  402eb4:	mov	w2, #0xa                   	// #10
  402eb8:	mov	x29, sp
  402ebc:	stp	x19, x20, [sp, #16]
  402ec0:	mov	x20, x1
  402ec4:	mov	x19, x0
  402ec8:	bl	402830 <ferror@plt+0x1210>
  402ecc:	mov	w1, #0xffff                	// #65535
  402ed0:	cmp	w0, w1
  402ed4:	b.hi	402ee4 <ferror@plt+0x18c4>  // b.pmore
  402ed8:	ldp	x19, x20, [sp, #16]
  402edc:	ldp	x29, x30, [sp], #32
  402ee0:	ret
  402ee4:	mov	x1, x20
  402ee8:	mov	x0, x19
  402eec:	bl	4027f0 <ferror@plt+0x11d0>
  402ef0:	stp	x29, x30, [sp, #-32]!
  402ef4:	mov	w2, #0x10                  	// #16
  402ef8:	mov	x29, sp
  402efc:	stp	x19, x20, [sp, #16]
  402f00:	mov	x20, x1
  402f04:	mov	x19, x0
  402f08:	bl	402830 <ferror@plt+0x1210>
  402f0c:	mov	w1, #0xffff                	// #65535
  402f10:	cmp	w0, w1
  402f14:	b.hi	402f24 <ferror@plt+0x1904>  // b.pmore
  402f18:	ldp	x19, x20, [sp, #16]
  402f1c:	ldp	x29, x30, [sp], #32
  402f20:	ret
  402f24:	mov	x1, x20
  402f28:	mov	x0, x19
  402f2c:	bl	4027f0 <ferror@plt+0x11d0>
  402f30:	mov	w2, #0xa                   	// #10
  402f34:	b	402830 <ferror@plt+0x1210>
  402f38:	mov	w2, #0x10                  	// #16
  402f3c:	b	402830 <ferror@plt+0x1210>
  402f40:	stp	x29, x30, [sp, #-64]!
  402f44:	mov	x29, sp
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	mov	x19, x0
  402f50:	stp	x21, x22, [sp, #32]
  402f54:	mov	x21, x1
  402f58:	adrp	x22, 416000 <ferror@plt+0x149e0>
  402f5c:	str	xzr, [sp, #56]
  402f60:	bl	4015e0 <__errno_location@plt>
  402f64:	str	wzr, [x0]
  402f68:	cbz	x19, 402f7c <ferror@plt+0x195c>
  402f6c:	mov	x20, x0
  402f70:	ldrsb	w0, [x19]
  402f74:	adrp	x22, 416000 <ferror@plt+0x149e0>
  402f78:	cbnz	w0, 402f94 <ferror@plt+0x1974>
  402f7c:	ldr	w0, [x22, #448]
  402f80:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402f84:	mov	x3, x19
  402f88:	mov	x2, x21
  402f8c:	add	x1, x1, #0x620
  402f90:	bl	4015b0 <errx@plt>
  402f94:	add	x1, sp, #0x38
  402f98:	mov	x0, x19
  402f9c:	mov	w3, #0x0                   	// #0
  402fa0:	mov	w2, #0xa                   	// #10
  402fa4:	bl	4013e0 <__strtol_internal@plt>
  402fa8:	ldr	w1, [x20]
  402fac:	cbnz	w1, 402fd8 <ferror@plt+0x19b8>
  402fb0:	ldr	x1, [sp, #56]
  402fb4:	cmp	x1, x19
  402fb8:	b.eq	402f7c <ferror@plt+0x195c>  // b.none
  402fbc:	cbz	x1, 402fc8 <ferror@plt+0x19a8>
  402fc0:	ldrsb	w1, [x1]
  402fc4:	cbnz	w1, 402f7c <ferror@plt+0x195c>
  402fc8:	ldp	x19, x20, [sp, #16]
  402fcc:	ldp	x21, x22, [sp, #32]
  402fd0:	ldp	x29, x30, [sp], #64
  402fd4:	ret
  402fd8:	ldr	w0, [x22, #448]
  402fdc:	cmp	w1, #0x22
  402fe0:	b.ne	402f7c <ferror@plt+0x195c>  // b.any
  402fe4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402fe8:	mov	x3, x19
  402fec:	mov	x2, x21
  402ff0:	add	x1, x1, #0x620
  402ff4:	bl	401600 <err@plt>
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	mov	x29, sp
  403000:	stp	x19, x20, [sp, #16]
  403004:	mov	x19, x1
  403008:	mov	x20, x0
  40300c:	bl	402f40 <ferror@plt+0x1920>
  403010:	mov	x2, #0x80000000            	// #2147483648
  403014:	add	x2, x0, x2
  403018:	mov	x1, #0xffffffff            	// #4294967295
  40301c:	cmp	x2, x1
  403020:	b.hi	403030 <ferror@plt+0x1a10>  // b.pmore
  403024:	ldp	x19, x20, [sp, #16]
  403028:	ldp	x29, x30, [sp], #32
  40302c:	ret
  403030:	bl	4015e0 <__errno_location@plt>
  403034:	mov	x4, x0
  403038:	adrp	x0, 416000 <ferror@plt+0x149e0>
  40303c:	mov	w5, #0x22                  	// #34
  403040:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403044:	mov	x3, x20
  403048:	ldr	w0, [x0, #448]
  40304c:	mov	x2, x19
  403050:	str	w5, [x4]
  403054:	add	x1, x1, #0x620
  403058:	bl	401600 <err@plt>
  40305c:	nop
  403060:	stp	x29, x30, [sp, #-32]!
  403064:	mov	x29, sp
  403068:	stp	x19, x20, [sp, #16]
  40306c:	mov	x19, x1
  403070:	mov	x20, x0
  403074:	bl	402ff8 <ferror@plt+0x19d8>
  403078:	add	w2, w0, #0x8, lsl #12
  40307c:	mov	w1, #0xffff                	// #65535
  403080:	cmp	w2, w1
  403084:	b.hi	403094 <ferror@plt+0x1a74>  // b.pmore
  403088:	ldp	x19, x20, [sp, #16]
  40308c:	ldp	x29, x30, [sp], #32
  403090:	ret
  403094:	bl	4015e0 <__errno_location@plt>
  403098:	mov	x4, x0
  40309c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4030a0:	mov	w5, #0x22                  	// #34
  4030a4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4030a8:	mov	x3, x20
  4030ac:	ldr	w0, [x0, #448]
  4030b0:	mov	x2, x19
  4030b4:	str	w5, [x4]
  4030b8:	add	x1, x1, #0x620
  4030bc:	bl	401600 <err@plt>
  4030c0:	mov	w2, #0xa                   	// #10
  4030c4:	b	402728 <ferror@plt+0x1108>
  4030c8:	mov	w2, #0x10                  	// #16
  4030cc:	b	402728 <ferror@plt+0x1108>
  4030d0:	stp	x29, x30, [sp, #-64]!
  4030d4:	mov	x29, sp
  4030d8:	stp	x19, x20, [sp, #16]
  4030dc:	mov	x19, x0
  4030e0:	stp	x21, x22, [sp, #32]
  4030e4:	mov	x21, x1
  4030e8:	adrp	x22, 416000 <ferror@plt+0x149e0>
  4030ec:	str	xzr, [sp, #56]
  4030f0:	bl	4015e0 <__errno_location@plt>
  4030f4:	str	wzr, [x0]
  4030f8:	cbz	x19, 40310c <ferror@plt+0x1aec>
  4030fc:	mov	x20, x0
  403100:	ldrsb	w0, [x19]
  403104:	adrp	x22, 416000 <ferror@plt+0x149e0>
  403108:	cbnz	w0, 403124 <ferror@plt+0x1b04>
  40310c:	ldr	w0, [x22, #448]
  403110:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403114:	mov	x3, x19
  403118:	mov	x2, x21
  40311c:	add	x1, x1, #0x620
  403120:	bl	4015b0 <errx@plt>
  403124:	mov	x0, x19
  403128:	add	x1, sp, #0x38
  40312c:	bl	401340 <strtod@plt>
  403130:	ldr	w0, [x20]
  403134:	cbnz	w0, 403160 <ferror@plt+0x1b40>
  403138:	ldr	x0, [sp, #56]
  40313c:	cmp	x0, x19
  403140:	b.eq	40310c <ferror@plt+0x1aec>  // b.none
  403144:	cbz	x0, 403150 <ferror@plt+0x1b30>
  403148:	ldrsb	w0, [x0]
  40314c:	cbnz	w0, 40310c <ferror@plt+0x1aec>
  403150:	ldp	x19, x20, [sp, #16]
  403154:	ldp	x21, x22, [sp, #32]
  403158:	ldp	x29, x30, [sp], #64
  40315c:	ret
  403160:	cmp	w0, #0x22
  403164:	ldr	w0, [x22, #448]
  403168:	b.ne	40310c <ferror@plt+0x1aec>  // b.any
  40316c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403170:	mov	x3, x19
  403174:	mov	x2, x21
  403178:	add	x1, x1, #0x620
  40317c:	bl	401600 <err@plt>
  403180:	stp	x29, x30, [sp, #-64]!
  403184:	mov	x29, sp
  403188:	stp	x19, x20, [sp, #16]
  40318c:	mov	x19, x0
  403190:	stp	x21, x22, [sp, #32]
  403194:	mov	x21, x1
  403198:	adrp	x22, 416000 <ferror@plt+0x149e0>
  40319c:	str	xzr, [sp, #56]
  4031a0:	bl	4015e0 <__errno_location@plt>
  4031a4:	str	wzr, [x0]
  4031a8:	cbz	x19, 4031bc <ferror@plt+0x1b9c>
  4031ac:	mov	x20, x0
  4031b0:	ldrsb	w0, [x19]
  4031b4:	adrp	x22, 416000 <ferror@plt+0x149e0>
  4031b8:	cbnz	w0, 4031d4 <ferror@plt+0x1bb4>
  4031bc:	ldr	w0, [x22, #448]
  4031c0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4031c4:	mov	x3, x19
  4031c8:	mov	x2, x21
  4031cc:	add	x1, x1, #0x620
  4031d0:	bl	4015b0 <errx@plt>
  4031d4:	add	x1, sp, #0x38
  4031d8:	mov	x0, x19
  4031dc:	mov	w2, #0xa                   	// #10
  4031e0:	bl	401500 <strtol@plt>
  4031e4:	ldr	w1, [x20]
  4031e8:	cbnz	w1, 403214 <ferror@plt+0x1bf4>
  4031ec:	ldr	x1, [sp, #56]
  4031f0:	cmp	x1, x19
  4031f4:	b.eq	4031bc <ferror@plt+0x1b9c>  // b.none
  4031f8:	cbz	x1, 403204 <ferror@plt+0x1be4>
  4031fc:	ldrsb	w1, [x1]
  403200:	cbnz	w1, 4031bc <ferror@plt+0x1b9c>
  403204:	ldp	x19, x20, [sp, #16]
  403208:	ldp	x21, x22, [sp, #32]
  40320c:	ldp	x29, x30, [sp], #64
  403210:	ret
  403214:	ldr	w0, [x22, #448]
  403218:	cmp	w1, #0x22
  40321c:	b.ne	4031bc <ferror@plt+0x1b9c>  // b.any
  403220:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403224:	mov	x3, x19
  403228:	mov	x2, x21
  40322c:	add	x1, x1, #0x620
  403230:	bl	401600 <err@plt>
  403234:	nop
  403238:	stp	x29, x30, [sp, #-64]!
  40323c:	mov	x29, sp
  403240:	stp	x19, x20, [sp, #16]
  403244:	mov	x19, x0
  403248:	stp	x21, x22, [sp, #32]
  40324c:	mov	x21, x1
  403250:	adrp	x22, 416000 <ferror@plt+0x149e0>
  403254:	str	xzr, [sp, #56]
  403258:	bl	4015e0 <__errno_location@plt>
  40325c:	str	wzr, [x0]
  403260:	cbz	x19, 403274 <ferror@plt+0x1c54>
  403264:	mov	x20, x0
  403268:	ldrsb	w0, [x19]
  40326c:	adrp	x22, 416000 <ferror@plt+0x149e0>
  403270:	cbnz	w0, 40328c <ferror@plt+0x1c6c>
  403274:	ldr	w0, [x22, #448]
  403278:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40327c:	mov	x3, x19
  403280:	mov	x2, x21
  403284:	add	x1, x1, #0x620
  403288:	bl	4015b0 <errx@plt>
  40328c:	add	x1, sp, #0x38
  403290:	mov	x0, x19
  403294:	mov	w2, #0xa                   	// #10
  403298:	bl	4012f0 <strtoul@plt>
  40329c:	ldr	w1, [x20]
  4032a0:	cbnz	w1, 4032cc <ferror@plt+0x1cac>
  4032a4:	ldr	x1, [sp, #56]
  4032a8:	cmp	x1, x19
  4032ac:	b.eq	403274 <ferror@plt+0x1c54>  // b.none
  4032b0:	cbz	x1, 4032bc <ferror@plt+0x1c9c>
  4032b4:	ldrsb	w1, [x1]
  4032b8:	cbnz	w1, 403274 <ferror@plt+0x1c54>
  4032bc:	ldp	x19, x20, [sp, #16]
  4032c0:	ldp	x21, x22, [sp, #32]
  4032c4:	ldp	x29, x30, [sp], #64
  4032c8:	ret
  4032cc:	ldr	w0, [x22, #448]
  4032d0:	cmp	w1, #0x22
  4032d4:	b.ne	403274 <ferror@plt+0x1c54>  // b.any
  4032d8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4032dc:	mov	x3, x19
  4032e0:	mov	x2, x21
  4032e4:	add	x1, x1, #0x620
  4032e8:	bl	401600 <err@plt>
  4032ec:	nop
  4032f0:	stp	x29, x30, [sp, #-48]!
  4032f4:	mov	x29, sp
  4032f8:	stp	x19, x20, [sp, #16]
  4032fc:	mov	x19, x1
  403300:	mov	x20, x0
  403304:	add	x1, sp, #0x28
  403308:	bl	402c48 <ferror@plt+0x1628>
  40330c:	cbz	w0, 403344 <ferror@plt+0x1d24>
  403310:	bl	4015e0 <__errno_location@plt>
  403314:	ldr	w1, [x0]
  403318:	adrp	x2, 416000 <ferror@plt+0x149e0>
  40331c:	mov	x3, x20
  403320:	ldr	w0, [x2, #448]
  403324:	mov	x2, x19
  403328:	cbz	w1, 403338 <ferror@plt+0x1d18>
  40332c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403330:	add	x1, x1, #0x620
  403334:	bl	401600 <err@plt>
  403338:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40333c:	add	x1, x1, #0x620
  403340:	bl	4015b0 <errx@plt>
  403344:	ldp	x19, x20, [sp, #16]
  403348:	ldr	x0, [sp, #40]
  40334c:	ldp	x29, x30, [sp], #48
  403350:	ret
  403354:	nop
  403358:	stp	x29, x30, [sp, #-32]!
  40335c:	mov	x29, sp
  403360:	str	x19, [sp, #16]
  403364:	mov	x19, x1
  403368:	mov	x1, x2
  40336c:	bl	4030d0 <ferror@plt+0x1ab0>
  403370:	fcvtzs	d2, d0
  403374:	mov	x0, #0x848000000000        	// #145685290680320
  403378:	movk	x0, #0x412e, lsl #48
  40337c:	fmov	d1, x0
  403380:	scvtf	d3, d2
  403384:	fsub	d0, d0, d3
  403388:	fmul	d0, d0, d1
  40338c:	fcvtzs	d0, d0
  403390:	stp	d2, d0, [x19]
  403394:	ldr	x19, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	mov	w2, w0
  4033a4:	mov	x0, x1
  4033a8:	and	w1, w2, #0xf000
  4033ac:	add	x14, x0, #0x1
  4033b0:	cmp	w1, #0x4, lsl #12
  4033b4:	add	x13, x0, #0x2
  4033b8:	add	x12, x0, #0x3
  4033bc:	add	x11, x0, #0x4
  4033c0:	add	x10, x0, #0x5
  4033c4:	add	x9, x0, #0x6
  4033c8:	add	x8, x0, #0x7
  4033cc:	add	x7, x0, #0x8
  4033d0:	add	x6, x0, #0x9
  4033d4:	b.eq	403540 <ferror@plt+0x1f20>  // b.none
  4033d8:	cmp	w1, #0xa, lsl #12
  4033dc:	b.eq	403434 <ferror@plt+0x1e14>  // b.none
  4033e0:	cmp	w1, #0x2, lsl #12
  4033e4:	b.eq	403560 <ferror@plt+0x1f40>  // b.none
  4033e8:	cmp	w1, #0x6, lsl #12
  4033ec:	b.eq	403550 <ferror@plt+0x1f30>  // b.none
  4033f0:	cmp	w1, #0xc, lsl #12
  4033f4:	b.eq	403570 <ferror@plt+0x1f50>  // b.none
  4033f8:	cmp	w1, #0x1, lsl #12
  4033fc:	b.eq	403580 <ferror@plt+0x1f60>  // b.none
  403400:	cmp	w1, #0x8, lsl #12
  403404:	b.eq	403590 <ferror@plt+0x1f70>  // b.none
  403408:	mov	x4, x6
  40340c:	mov	x6, x7
  403410:	mov	x7, x8
  403414:	mov	x8, x9
  403418:	mov	x9, x10
  40341c:	mov	x10, x11
  403420:	mov	x11, x12
  403424:	mov	x12, x13
  403428:	mov	x13, x14
  40342c:	mov	x14, x0
  403430:	b	403440 <ferror@plt+0x1e20>
  403434:	mov	x4, x0
  403438:	mov	w1, #0x6c                  	// #108
  40343c:	strb	w1, [x4], #10
  403440:	tst	x2, #0x100
  403444:	mov	w5, #0x2d                  	// #45
  403448:	mov	w3, #0x72                  	// #114
  40344c:	csel	w3, w3, w5, ne  // ne = any
  403450:	tst	x2, #0x80
  403454:	strb	w3, [x14]
  403458:	mov	w3, #0x77                  	// #119
  40345c:	csel	w3, w3, w5, ne  // ne = any
  403460:	strb	w3, [x13]
  403464:	and	w1, w2, #0x40
  403468:	tbz	w2, #11, 403508 <ferror@plt+0x1ee8>
  40346c:	cmp	w1, #0x0
  403470:	mov	w3, #0x53                  	// #83
  403474:	mov	w1, #0x73                  	// #115
  403478:	csel	w1, w1, w3, ne  // ne = any
  40347c:	tst	x2, #0x20
  403480:	strb	w1, [x12]
  403484:	mov	w5, #0x2d                  	// #45
  403488:	mov	w3, #0x72                  	// #114
  40348c:	csel	w3, w3, w5, ne  // ne = any
  403490:	tst	x2, #0x10
  403494:	strb	w3, [x11]
  403498:	mov	w3, #0x77                  	// #119
  40349c:	csel	w3, w3, w5, ne  // ne = any
  4034a0:	strb	w3, [x10]
  4034a4:	and	w1, w2, #0x8
  4034a8:	tbz	w2, #10, 403530 <ferror@plt+0x1f10>
  4034ac:	cmp	w1, #0x0
  4034b0:	mov	w3, #0x53                  	// #83
  4034b4:	mov	w1, #0x73                  	// #115
  4034b8:	csel	w1, w1, w3, ne  // ne = any
  4034bc:	tst	x2, #0x4
  4034c0:	strb	w1, [x9]
  4034c4:	mov	w5, #0x2d                  	// #45
  4034c8:	mov	w3, #0x72                  	// #114
  4034cc:	csel	w3, w3, w5, ne  // ne = any
  4034d0:	tst	x2, #0x2
  4034d4:	strb	w3, [x8]
  4034d8:	mov	w3, #0x77                  	// #119
  4034dc:	csel	w3, w3, w5, ne  // ne = any
  4034e0:	strb	w3, [x7]
  4034e4:	and	w1, w2, #0x1
  4034e8:	tbz	w2, #9, 403518 <ferror@plt+0x1ef8>
  4034ec:	cmp	w1, #0x0
  4034f0:	mov	w2, #0x54                  	// #84
  4034f4:	mov	w1, #0x74                  	// #116
  4034f8:	csel	w1, w1, w2, ne  // ne = any
  4034fc:	strb	w1, [x6]
  403500:	strb	wzr, [x4]
  403504:	ret
  403508:	cmp	w1, #0x0
  40350c:	mov	w1, #0x78                  	// #120
  403510:	csel	w1, w1, w5, ne  // ne = any
  403514:	b	40347c <ferror@plt+0x1e5c>
  403518:	cmp	w1, #0x0
  40351c:	mov	w1, #0x78                  	// #120
  403520:	csel	w1, w1, w5, ne  // ne = any
  403524:	strb	w1, [x6]
  403528:	strb	wzr, [x4]
  40352c:	ret
  403530:	cmp	w1, #0x0
  403534:	mov	w1, #0x78                  	// #120
  403538:	csel	w1, w1, w5, ne  // ne = any
  40353c:	b	4034bc <ferror@plt+0x1e9c>
  403540:	mov	x4, x0
  403544:	mov	w1, #0x64                  	// #100
  403548:	strb	w1, [x4], #10
  40354c:	b	403440 <ferror@plt+0x1e20>
  403550:	mov	x4, x0
  403554:	mov	w1, #0x62                  	// #98
  403558:	strb	w1, [x4], #10
  40355c:	b	403440 <ferror@plt+0x1e20>
  403560:	mov	x4, x0
  403564:	mov	w1, #0x63                  	// #99
  403568:	strb	w1, [x4], #10
  40356c:	b	403440 <ferror@plt+0x1e20>
  403570:	mov	x4, x0
  403574:	mov	w1, #0x73                  	// #115
  403578:	strb	w1, [x4], #10
  40357c:	b	403440 <ferror@plt+0x1e20>
  403580:	mov	x4, x0
  403584:	mov	w1, #0x70                  	// #112
  403588:	strb	w1, [x4], #10
  40358c:	b	403440 <ferror@plt+0x1e20>
  403590:	mov	x4, x0
  403594:	mov	w1, #0x2d                  	// #45
  403598:	strb	w1, [x4], #10
  40359c:	b	403440 <ferror@plt+0x1e20>
  4035a0:	stp	x29, x30, [sp, #-96]!
  4035a4:	mov	x29, sp
  4035a8:	stp	x19, x20, [sp, #16]
  4035ac:	stp	x21, x22, [sp, #32]
  4035b0:	add	x21, sp, #0x38
  4035b4:	mov	x4, x21
  4035b8:	tbz	w0, #1, 4035c8 <ferror@plt+0x1fa8>
  4035bc:	add	x4, x21, #0x1
  4035c0:	mov	w2, #0x20                  	// #32
  4035c4:	strb	w2, [sp, #56]
  4035c8:	mov	w2, #0xa                   	// #10
  4035cc:	mov	x5, #0x1                   	// #1
  4035d0:	lsl	x3, x5, x2
  4035d4:	cmp	x1, x3
  4035d8:	b.cc	4036ec <ferror@plt+0x20cc>  // b.lo, b.ul, b.last
  4035dc:	add	w2, w2, #0xa
  4035e0:	cmp	w2, #0x46
  4035e4:	b.ne	4035d0 <ferror@plt+0x1fb0>  // b.any
  4035e8:	mov	w19, #0x3c                  	// #60
  4035ec:	mov	w8, #0xcccd                	// #52429
  4035f0:	adrp	x6, 404000 <ferror@plt+0x29e0>
  4035f4:	movk	w8, #0xcccc, lsl #16
  4035f8:	add	x6, x6, #0x658
  4035fc:	mov	x5, #0xffffffffffffffff    	// #-1
  403600:	and	w7, w0, #0x1
  403604:	umull	x8, w19, w8
  403608:	lsl	x5, x5, x19
  40360c:	lsr	x19, x1, x19
  403610:	bic	x5, x1, x5
  403614:	mov	w3, w19
  403618:	lsr	x8, x8, #35
  40361c:	ldrsb	w1, [x6, w8, sxtw]
  403620:	strb	w1, [x4]
  403624:	cmp	w1, #0x42
  403628:	add	x1, x4, #0x1
  40362c:	csel	w7, w7, wzr, ne  // ne = any
  403630:	cbz	w7, 403640 <ferror@plt+0x2020>
  403634:	add	x1, x4, #0x3
  403638:	mov	w6, #0x4269                	// #17001
  40363c:	sturh	w6, [x4, #1]
  403640:	strb	wzr, [x1]
  403644:	cbz	x5, 403700 <ferror@plt+0x20e0>
  403648:	sub	w2, w2, #0x14
  40364c:	lsr	x2, x5, x2
  403650:	tbz	w0, #2, 403734 <ferror@plt+0x2114>
  403654:	add	x2, x2, #0x5
  403658:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40365c:	movk	x0, #0xcccd
  403660:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403664:	movk	x4, #0x1999, lsl #48
  403668:	umulh	x20, x2, x0
  40366c:	lsr	x20, x20, #3
  403670:	mul	x1, x20, x0
  403674:	umulh	x0, x20, x0
  403678:	ror	x1, x1, #1
  40367c:	lsr	x0, x0, #3
  403680:	cmp	x1, x4
  403684:	csel	x20, x20, x0, hi  // hi = pmore
  403688:	cbz	x20, 403700 <ferror@plt+0x20e0>
  40368c:	bl	401390 <localeconv@plt>
  403690:	cbz	x0, 403764 <ferror@plt+0x2144>
  403694:	ldr	x4, [x0]
  403698:	cbz	x4, 403764 <ferror@plt+0x2144>
  40369c:	ldrsb	w1, [x4]
  4036a0:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4036a4:	add	x0, x0, #0x650
  4036a8:	cmp	w1, #0x0
  4036ac:	csel	x4, x0, x4, eq  // eq = none
  4036b0:	mov	x6, x21
  4036b4:	mov	x5, x20
  4036b8:	mov	w3, w19
  4036bc:	adrp	x2, 404000 <ferror@plt+0x29e0>
  4036c0:	add	x2, x2, #0x660
  4036c4:	add	x22, sp, #0x40
  4036c8:	mov	x1, #0x20                  	// #32
  4036cc:	mov	x0, x22
  4036d0:	bl	401380 <snprintf@plt>
  4036d4:	mov	x0, x22
  4036d8:	bl	401460 <strdup@plt>
  4036dc:	ldp	x19, x20, [sp, #16]
  4036e0:	ldp	x21, x22, [sp, #32]
  4036e4:	ldp	x29, x30, [sp], #96
  4036e8:	ret
  4036ec:	subs	w19, w2, #0xa
  4036f0:	b.ne	4035ec <ferror@plt+0x1fcc>  // b.any
  4036f4:	mov	w3, w1
  4036f8:	mov	w0, #0x42                  	// #66
  4036fc:	strh	w0, [x4]
  403700:	mov	x4, x21
  403704:	adrp	x2, 404000 <ferror@plt+0x29e0>
  403708:	add	x2, x2, #0x670
  40370c:	add	x22, sp, #0x40
  403710:	mov	x1, #0x20                  	// #32
  403714:	mov	x0, x22
  403718:	bl	401380 <snprintf@plt>
  40371c:	mov	x0, x22
  403720:	bl	401460 <strdup@plt>
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x21, x22, [sp, #32]
  40372c:	ldp	x29, x30, [sp], #96
  403730:	ret
  403734:	add	x2, x2, #0x32
  403738:	mov	x5, #0xf5c3                	// #62915
  40373c:	movk	x5, #0x5c28, lsl #16
  403740:	lsr	x20, x2, #2
  403744:	movk	x5, #0xc28f, lsl #32
  403748:	movk	x5, #0x28f5, lsl #48
  40374c:	umulh	x20, x20, x5
  403750:	lsr	x20, x20, #2
  403754:	cmp	x20, #0xa
  403758:	b.ne	403688 <ferror@plt+0x2068>  // b.any
  40375c:	add	w3, w19, #0x1
  403760:	b	403700 <ferror@plt+0x20e0>
  403764:	adrp	x4, 404000 <ferror@plt+0x29e0>
  403768:	add	x4, x4, #0x650
  40376c:	b	4036b0 <ferror@plt+0x2090>
  403770:	cbz	x0, 40386c <ferror@plt+0x224c>
  403774:	stp	x29, x30, [sp, #-64]!
  403778:	mov	x29, sp
  40377c:	stp	x19, x20, [sp, #16]
  403780:	mov	x20, x0
  403784:	ldrsb	w4, [x0]
  403788:	cbz	w4, 40385c <ferror@plt+0x223c>
  40378c:	cmp	x1, #0x0
  403790:	stp	x21, x22, [sp, #32]
  403794:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403798:	stp	x23, x24, [sp, #48]
  40379c:	mov	x21, x2
  4037a0:	mov	x23, x1
  4037a4:	mov	x22, x3
  4037a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4037ac:	b.eq	403854 <ferror@plt+0x2234>  // b.none
  4037b0:	mov	x19, #0x0                   	// #0
  4037b4:	nop
  4037b8:	cmp	w4, #0x2c
  4037bc:	ldrsb	w4, [x20, #1]
  4037c0:	b.eq	4037ec <ferror@plt+0x21cc>  // b.none
  4037c4:	cbz	w4, 4037f4 <ferror@plt+0x21d4>
  4037c8:	add	x20, x20, #0x1
  4037cc:	cmp	x21, x19
  4037d0:	b.hi	4037b8 <ferror@plt+0x2198>  // b.pmore
  4037d4:	mov	w0, #0xfffffffe            	// #-2
  4037d8:	ldp	x19, x20, [sp, #16]
  4037dc:	ldp	x21, x22, [sp, #32]
  4037e0:	ldp	x23, x24, [sp, #48]
  4037e4:	ldp	x29, x30, [sp], #64
  4037e8:	ret
  4037ec:	mov	x24, x20
  4037f0:	cbnz	w4, 4037f8 <ferror@plt+0x21d8>
  4037f4:	add	x24, x20, #0x1
  4037f8:	cmp	x0, x24
  4037fc:	b.cs	403854 <ferror@plt+0x2234>  // b.hs, b.nlast
  403800:	sub	x1, x24, x0
  403804:	blr	x22
  403808:	cmn	w0, #0x1
  40380c:	b.eq	403854 <ferror@plt+0x2234>  // b.none
  403810:	str	w0, [x23, x19, lsl #2]
  403814:	add	x19, x19, #0x1
  403818:	ldrsb	w0, [x24]
  40381c:	cbz	w0, 40383c <ferror@plt+0x221c>
  403820:	mov	x0, x20
  403824:	ldrsb	w4, [x0, #1]!
  403828:	cbz	w4, 40383c <ferror@plt+0x221c>
  40382c:	cmp	x21, x19
  403830:	b.ls	4037d4 <ferror@plt+0x21b4>  // b.plast
  403834:	mov	x20, x0
  403838:	b	4037b8 <ferror@plt+0x2198>
  40383c:	mov	w0, w19
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldp	x21, x22, [sp, #32]
  403848:	ldp	x23, x24, [sp, #48]
  40384c:	ldp	x29, x30, [sp], #64
  403850:	ret
  403854:	ldp	x21, x22, [sp, #32]
  403858:	ldp	x23, x24, [sp, #48]
  40385c:	mov	w0, #0xffffffff            	// #-1
  403860:	ldp	x19, x20, [sp, #16]
  403864:	ldp	x29, x30, [sp], #64
  403868:	ret
  40386c:	mov	w0, #0xffffffff            	// #-1
  403870:	ret
  403874:	nop
  403878:	cbz	x0, 4038f4 <ferror@plt+0x22d4>
  40387c:	stp	x29, x30, [sp, #-32]!
  403880:	mov	x29, sp
  403884:	str	x19, [sp, #16]
  403888:	mov	x19, x3
  40388c:	mov	x3, x4
  403890:	cmp	x19, #0x0
  403894:	ldrsb	w4, [x0]
  403898:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40389c:	b.eq	4038ec <ferror@plt+0x22cc>  // b.none
  4038a0:	ldr	x5, [x19]
  4038a4:	cmp	x5, x2
  4038a8:	b.hi	4038ec <ferror@plt+0x22cc>  // b.pmore
  4038ac:	cmp	w4, #0x2b
  4038b0:	b.eq	4038dc <ferror@plt+0x22bc>  // b.none
  4038b4:	str	xzr, [x19]
  4038b8:	bl	403770 <ferror@plt+0x2150>
  4038bc:	cmp	w0, #0x0
  4038c0:	b.le	4038d0 <ferror@plt+0x22b0>
  4038c4:	ldr	x1, [x19]
  4038c8:	add	x1, x1, w0, sxtw
  4038cc:	str	x1, [x19]
  4038d0:	ldr	x19, [sp, #16]
  4038d4:	ldp	x29, x30, [sp], #32
  4038d8:	ret
  4038dc:	add	x0, x0, #0x1
  4038e0:	add	x1, x1, x5, lsl #2
  4038e4:	sub	x2, x2, x5
  4038e8:	b	4038b8 <ferror@plt+0x2298>
  4038ec:	mov	w0, #0xffffffff            	// #-1
  4038f0:	b	4038d0 <ferror@plt+0x22b0>
  4038f4:	mov	w0, #0xffffffff            	// #-1
  4038f8:	ret
  4038fc:	nop
  403900:	cmp	x2, #0x0
  403904:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403908:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40390c:	b.eq	4039e8 <ferror@plt+0x23c8>  // b.none
  403910:	stp	x29, x30, [sp, #-64]!
  403914:	mov	x29, sp
  403918:	stp	x19, x20, [sp, #16]
  40391c:	mov	x20, x2
  403920:	mov	x19, x0
  403924:	stp	x21, x22, [sp, #32]
  403928:	mov	w21, #0x1                   	// #1
  40392c:	str	x23, [sp, #48]
  403930:	mov	x23, x1
  403934:	ldrsb	w3, [x0]
  403938:	cbz	w3, 4039d0 <ferror@plt+0x23b0>
  40393c:	nop
  403940:	cmp	w3, #0x2c
  403944:	ldrsb	w3, [x19, #1]
  403948:	b.eq	403960 <ferror@plt+0x2340>  // b.none
  40394c:	cbz	w3, 4039ac <ferror@plt+0x238c>
  403950:	add	x19, x19, #0x1
  403954:	cmp	w3, #0x2c
  403958:	ldrsb	w3, [x19, #1]
  40395c:	b.ne	40394c <ferror@plt+0x232c>  // b.any
  403960:	mov	x22, x19
  403964:	cbz	w3, 4039ac <ferror@plt+0x238c>
  403968:	cmp	x0, x22
  40396c:	b.cs	4039b8 <ferror@plt+0x2398>  // b.hs, b.nlast
  403970:	sub	x1, x22, x0
  403974:	blr	x20
  403978:	tbnz	w0, #31, 4039bc <ferror@plt+0x239c>
  40397c:	asr	w2, w0, #3
  403980:	and	w0, w0, #0x7
  403984:	lsl	w0, w21, w0
  403988:	ldrb	w1, [x23, w2, sxtw]
  40398c:	orr	w0, w0, w1
  403990:	strb	w0, [x23, w2, sxtw]
  403994:	ldrsb	w0, [x22]
  403998:	cbz	w0, 4039d0 <ferror@plt+0x23b0>
  40399c:	ldrsb	w3, [x19, #1]!
  4039a0:	cbz	w3, 4039d0 <ferror@plt+0x23b0>
  4039a4:	mov	x0, x19
  4039a8:	b	403940 <ferror@plt+0x2320>
  4039ac:	add	x22, x19, #0x1
  4039b0:	cmp	x0, x22
  4039b4:	b.cc	403970 <ferror@plt+0x2350>  // b.lo, b.ul, b.last
  4039b8:	mov	w0, #0xffffffff            	// #-1
  4039bc:	ldp	x19, x20, [sp, #16]
  4039c0:	ldp	x21, x22, [sp, #32]
  4039c4:	ldr	x23, [sp, #48]
  4039c8:	ldp	x29, x30, [sp], #64
  4039cc:	ret
  4039d0:	mov	w0, #0x0                   	// #0
  4039d4:	ldp	x19, x20, [sp, #16]
  4039d8:	ldp	x21, x22, [sp, #32]
  4039dc:	ldr	x23, [sp, #48]
  4039e0:	ldp	x29, x30, [sp], #64
  4039e4:	ret
  4039e8:	mov	w0, #0xffffffea            	// #-22
  4039ec:	ret
  4039f0:	cmp	x2, #0x0
  4039f4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4039f8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4039fc:	b.eq	403abc <ferror@plt+0x249c>  // b.none
  403a00:	stp	x29, x30, [sp, #-48]!
  403a04:	mov	x29, sp
  403a08:	stp	x19, x20, [sp, #16]
  403a0c:	mov	x19, x0
  403a10:	stp	x21, x22, [sp, #32]
  403a14:	mov	x21, x2
  403a18:	mov	x22, x1
  403a1c:	ldrsb	w3, [x0]
  403a20:	cbz	w3, 403aa8 <ferror@plt+0x2488>
  403a24:	nop
  403a28:	cmp	w3, #0x2c
  403a2c:	ldrsb	w3, [x19, #1]
  403a30:	b.eq	403a48 <ferror@plt+0x2428>  // b.none
  403a34:	cbz	w3, 403a88 <ferror@plt+0x2468>
  403a38:	add	x19, x19, #0x1
  403a3c:	cmp	w3, #0x2c
  403a40:	ldrsb	w3, [x19, #1]
  403a44:	b.ne	403a34 <ferror@plt+0x2414>  // b.any
  403a48:	mov	x20, x19
  403a4c:	cbz	w3, 403a88 <ferror@plt+0x2468>
  403a50:	cmp	x0, x20
  403a54:	b.cs	403a94 <ferror@plt+0x2474>  // b.hs, b.nlast
  403a58:	sub	x1, x20, x0
  403a5c:	blr	x21
  403a60:	tbnz	x0, #63, 403a98 <ferror@plt+0x2478>
  403a64:	ldr	x2, [x22]
  403a68:	orr	x0, x2, x0
  403a6c:	str	x0, [x22]
  403a70:	ldrsb	w0, [x20]
  403a74:	cbz	w0, 403aa8 <ferror@plt+0x2488>
  403a78:	ldrsb	w3, [x19, #1]!
  403a7c:	cbz	w3, 403aa8 <ferror@plt+0x2488>
  403a80:	mov	x0, x19
  403a84:	b	403a28 <ferror@plt+0x2408>
  403a88:	add	x20, x19, #0x1
  403a8c:	cmp	x0, x20
  403a90:	b.cc	403a58 <ferror@plt+0x2438>  // b.lo, b.ul, b.last
  403a94:	mov	w0, #0xffffffff            	// #-1
  403a98:	ldp	x19, x20, [sp, #16]
  403a9c:	ldp	x21, x22, [sp, #32]
  403aa0:	ldp	x29, x30, [sp], #48
  403aa4:	ret
  403aa8:	mov	w0, #0x0                   	// #0
  403aac:	ldp	x19, x20, [sp, #16]
  403ab0:	ldp	x21, x22, [sp, #32]
  403ab4:	ldp	x29, x30, [sp], #48
  403ab8:	ret
  403abc:	mov	w0, #0xffffffea            	// #-22
  403ac0:	ret
  403ac4:	nop
  403ac8:	stp	x29, x30, [sp, #-80]!
  403acc:	mov	x29, sp
  403ad0:	str	xzr, [sp, #72]
  403ad4:	cbz	x0, 403b68 <ferror@plt+0x2548>
  403ad8:	stp	x19, x20, [sp, #16]
  403adc:	mov	x19, x0
  403ae0:	mov	x20, x2
  403ae4:	stp	x21, x22, [sp, #32]
  403ae8:	mov	w21, w3
  403aec:	stp	x23, x24, [sp, #48]
  403af0:	mov	x23, x1
  403af4:	str	w3, [x1]
  403af8:	str	w3, [x2]
  403afc:	bl	4015e0 <__errno_location@plt>
  403b00:	str	wzr, [x0]
  403b04:	mov	x22, x0
  403b08:	ldrsb	w0, [x19]
  403b0c:	cmp	w0, #0x3a
  403b10:	b.eq	403b74 <ferror@plt+0x2554>  // b.none
  403b14:	add	x24, sp, #0x48
  403b18:	mov	x0, x19
  403b1c:	mov	x1, x24
  403b20:	mov	w2, #0xa                   	// #10
  403b24:	bl	401500 <strtol@plt>
  403b28:	str	w0, [x23]
  403b2c:	str	w0, [x20]
  403b30:	ldr	w0, [x22]
  403b34:	cbnz	w0, 403bac <ferror@plt+0x258c>
  403b38:	ldr	x2, [sp, #72]
  403b3c:	cmp	x2, #0x0
  403b40:	ccmp	x2, x19, #0x4, ne  // ne = any
  403b44:	b.eq	403bac <ferror@plt+0x258c>  // b.none
  403b48:	ldrsb	w3, [x2]
  403b4c:	cmp	w3, #0x3a
  403b50:	b.eq	403bc0 <ferror@plt+0x25a0>  // b.none
  403b54:	cmp	w3, #0x2d
  403b58:	b.eq	403bdc <ferror@plt+0x25bc>  // b.none
  403b5c:	ldp	x19, x20, [sp, #16]
  403b60:	ldp	x21, x22, [sp, #32]
  403b64:	ldp	x23, x24, [sp, #48]
  403b68:	mov	w0, #0x0                   	// #0
  403b6c:	ldp	x29, x30, [sp], #80
  403b70:	ret
  403b74:	add	x19, x19, #0x1
  403b78:	add	x1, sp, #0x48
  403b7c:	mov	x0, x19
  403b80:	mov	w2, #0xa                   	// #10
  403b84:	bl	401500 <strtol@plt>
  403b88:	str	w0, [x20]
  403b8c:	ldr	w0, [x22]
  403b90:	cbnz	w0, 403bac <ferror@plt+0x258c>
  403b94:	ldr	x0, [sp, #72]
  403b98:	cbz	x0, 403bac <ferror@plt+0x258c>
  403b9c:	ldrsb	w1, [x0]
  403ba0:	cmp	w1, #0x0
  403ba4:	ccmp	x0, x19, #0x4, eq  // eq = none
  403ba8:	b.ne	403b5c <ferror@plt+0x253c>  // b.any
  403bac:	mov	w0, #0xffffffff            	// #-1
  403bb0:	ldp	x19, x20, [sp, #16]
  403bb4:	ldp	x21, x22, [sp, #32]
  403bb8:	ldp	x23, x24, [sp, #48]
  403bbc:	b	403b6c <ferror@plt+0x254c>
  403bc0:	ldrsb	w1, [x2, #1]
  403bc4:	cbnz	w1, 403bdc <ferror@plt+0x25bc>
  403bc8:	ldp	x23, x24, [sp, #48]
  403bcc:	str	w21, [x20]
  403bd0:	ldp	x19, x20, [sp, #16]
  403bd4:	ldp	x21, x22, [sp, #32]
  403bd8:	b	403b6c <ferror@plt+0x254c>
  403bdc:	str	wzr, [x22]
  403be0:	add	x19, x2, #0x1
  403be4:	mov	x1, x24
  403be8:	mov	x0, x19
  403bec:	mov	w2, #0xa                   	// #10
  403bf0:	str	xzr, [sp, #72]
  403bf4:	bl	401500 <strtol@plt>
  403bf8:	str	w0, [x20]
  403bfc:	ldr	w0, [x22]
  403c00:	cbz	w0, 403b94 <ferror@plt+0x2574>
  403c04:	b	403bac <ferror@plt+0x258c>
  403c08:	cmp	x1, #0x0
  403c0c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403c10:	b.eq	403ce4 <ferror@plt+0x26c4>  // b.none
  403c14:	stp	x29, x30, [sp, #-80]!
  403c18:	mov	x29, sp
  403c1c:	stp	x19, x20, [sp, #16]
  403c20:	mov	x19, x1
  403c24:	stp	x21, x22, [sp, #32]
  403c28:	add	x22, sp, #0x48
  403c2c:	str	x23, [sp, #48]
  403c30:	add	x23, sp, #0x40
  403c34:	b	403c58 <ferror@plt+0x2638>
  403c38:	cmp	x20, #0x0
  403c3c:	add	x19, x3, x4
  403c40:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403c44:	ccmp	x21, x4, #0x0, ne  // ne = any
  403c48:	b.ne	403ccc <ferror@plt+0x26ac>  // b.any
  403c4c:	bl	4013f0 <strncmp@plt>
  403c50:	cbnz	w0, 403ccc <ferror@plt+0x26ac>
  403c54:	add	x0, x20, x21
  403c58:	mov	x1, x23
  403c5c:	bl	402600 <ferror@plt+0xfe0>
  403c60:	mov	x1, x22
  403c64:	mov	x20, x0
  403c68:	mov	x0, x19
  403c6c:	bl	402600 <ferror@plt+0xfe0>
  403c70:	ldp	x21, x4, [sp, #64]
  403c74:	mov	x3, x0
  403c78:	mov	x1, x3
  403c7c:	mov	x0, x20
  403c80:	mov	x2, x21
  403c84:	adds	x5, x21, x4
  403c88:	b.eq	403cb4 <ferror@plt+0x2694>  // b.none
  403c8c:	cmp	x5, #0x1
  403c90:	b.ne	403c38 <ferror@plt+0x2618>  // b.any
  403c94:	cbz	x20, 403ca4 <ferror@plt+0x2684>
  403c98:	ldrsb	w5, [x20]
  403c9c:	cmp	w5, #0x2f
  403ca0:	b.eq	403cb4 <ferror@plt+0x2694>  // b.none
  403ca4:	cbz	x3, 403ccc <ferror@plt+0x26ac>
  403ca8:	ldrsb	w5, [x3]
  403cac:	cmp	w5, #0x2f
  403cb0:	b.ne	403c38 <ferror@plt+0x2618>  // b.any
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	ldp	x19, x20, [sp, #16]
  403cbc:	ldp	x21, x22, [sp, #32]
  403cc0:	ldr	x23, [sp, #48]
  403cc4:	ldp	x29, x30, [sp], #80
  403cc8:	ret
  403ccc:	mov	w0, #0x0                   	// #0
  403cd0:	ldp	x19, x20, [sp, #16]
  403cd4:	ldp	x21, x22, [sp, #32]
  403cd8:	ldr	x23, [sp, #48]
  403cdc:	ldp	x29, x30, [sp], #80
  403ce0:	ret
  403ce4:	mov	w0, #0x0                   	// #0
  403ce8:	ret
  403cec:	nop
  403cf0:	stp	x29, x30, [sp, #-64]!
  403cf4:	mov	x29, sp
  403cf8:	stp	x19, x20, [sp, #16]
  403cfc:	mov	x19, x1
  403d00:	orr	x1, x0, x1
  403d04:	cbz	x1, 403d84 <ferror@plt+0x2764>
  403d08:	stp	x21, x22, [sp, #32]
  403d0c:	mov	x20, x0
  403d10:	mov	x21, x2
  403d14:	cbz	x0, 403d98 <ferror@plt+0x2778>
  403d18:	cbz	x19, 403db0 <ferror@plt+0x2790>
  403d1c:	stp	x23, x24, [sp, #48]
  403d20:	bl	401300 <strlen@plt>
  403d24:	mov	x23, x0
  403d28:	mvn	x0, x0
  403d2c:	mov	x22, #0x0                   	// #0
  403d30:	cmp	x21, x0
  403d34:	b.hi	403d6c <ferror@plt+0x274c>  // b.pmore
  403d38:	add	x24, x21, x23
  403d3c:	add	x0, x24, #0x1
  403d40:	bl	4013c0 <malloc@plt>
  403d44:	mov	x22, x0
  403d48:	cbz	x0, 403d6c <ferror@plt+0x274c>
  403d4c:	mov	x1, x20
  403d50:	mov	x2, x23
  403d54:	bl	4012d0 <memcpy@plt>
  403d58:	mov	x2, x21
  403d5c:	mov	x1, x19
  403d60:	add	x0, x22, x23
  403d64:	bl	4012d0 <memcpy@plt>
  403d68:	strb	wzr, [x22, x24]
  403d6c:	mov	x0, x22
  403d70:	ldp	x19, x20, [sp, #16]
  403d74:	ldp	x21, x22, [sp, #32]
  403d78:	ldp	x23, x24, [sp, #48]
  403d7c:	ldp	x29, x30, [sp], #64
  403d80:	ret
  403d84:	ldp	x19, x20, [sp, #16]
  403d88:	adrp	x0, 404000 <ferror@plt+0x29e0>
  403d8c:	ldp	x29, x30, [sp], #64
  403d90:	add	x0, x0, #0x628
  403d94:	b	401460 <strdup@plt>
  403d98:	mov	x0, x19
  403d9c:	mov	x1, x2
  403da0:	ldp	x19, x20, [sp, #16]
  403da4:	ldp	x21, x22, [sp, #32]
  403da8:	ldp	x29, x30, [sp], #64
  403dac:	b	401540 <strndup@plt>
  403db0:	ldp	x19, x20, [sp, #16]
  403db4:	ldp	x21, x22, [sp, #32]
  403db8:	ldp	x29, x30, [sp], #64
  403dbc:	b	401460 <strdup@plt>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	mov	x2, #0x0                   	// #0
  403dc8:	mov	x29, sp
  403dcc:	stp	x19, x20, [sp, #16]
  403dd0:	mov	x20, x0
  403dd4:	mov	x19, x1
  403dd8:	cbz	x1, 403de8 <ferror@plt+0x27c8>
  403ddc:	mov	x0, x1
  403de0:	bl	401300 <strlen@plt>
  403de4:	mov	x2, x0
  403de8:	mov	x1, x19
  403dec:	mov	x0, x20
  403df0:	ldp	x19, x20, [sp, #16]
  403df4:	ldp	x29, x30, [sp], #32
  403df8:	b	403cf0 <ferror@plt+0x26d0>
  403dfc:	nop
  403e00:	stp	x29, x30, [sp, #-288]!
  403e04:	mov	w9, #0xffffffd0            	// #-48
  403e08:	mov	w8, #0xffffff80            	// #-128
  403e0c:	mov	x29, sp
  403e10:	add	x10, sp, #0xf0
  403e14:	add	x11, sp, #0x120
  403e18:	stp	x11, x11, [sp, #80]
  403e1c:	str	x10, [sp, #96]
  403e20:	stp	w9, w8, [sp, #104]
  403e24:	ldp	x10, x11, [sp, #80]
  403e28:	str	x19, [sp, #16]
  403e2c:	ldp	x8, x9, [sp, #96]
  403e30:	mov	x19, x0
  403e34:	add	x0, sp, #0x48
  403e38:	stp	x10, x11, [sp, #32]
  403e3c:	stp	x8, x9, [sp, #48]
  403e40:	str	q0, [sp, #112]
  403e44:	str	q1, [sp, #128]
  403e48:	str	q2, [sp, #144]
  403e4c:	str	q3, [sp, #160]
  403e50:	str	q4, [sp, #176]
  403e54:	str	q5, [sp, #192]
  403e58:	str	q6, [sp, #208]
  403e5c:	str	q7, [sp, #224]
  403e60:	stp	x2, x3, [sp, #240]
  403e64:	add	x2, sp, #0x20
  403e68:	stp	x4, x5, [sp, #256]
  403e6c:	stp	x6, x7, [sp, #272]
  403e70:	bl	401530 <vasprintf@plt>
  403e74:	tbnz	w0, #31, 403ea4 <ferror@plt+0x2884>
  403e78:	ldr	x1, [sp, #72]
  403e7c:	sxtw	x2, w0
  403e80:	mov	x0, x19
  403e84:	bl	403cf0 <ferror@plt+0x26d0>
  403e88:	mov	x19, x0
  403e8c:	ldr	x0, [sp, #72]
  403e90:	bl	401520 <free@plt>
  403e94:	mov	x0, x19
  403e98:	ldr	x19, [sp, #16]
  403e9c:	ldp	x29, x30, [sp], #288
  403ea0:	ret
  403ea4:	mov	x19, #0x0                   	// #0
  403ea8:	mov	x0, x19
  403eac:	ldr	x19, [sp, #16]
  403eb0:	ldp	x29, x30, [sp], #288
  403eb4:	ret
  403eb8:	stp	x29, x30, [sp, #-80]!
  403ebc:	mov	x29, sp
  403ec0:	stp	x21, x22, [sp, #32]
  403ec4:	ldr	x21, [x0]
  403ec8:	stp	x19, x20, [sp, #16]
  403ecc:	mov	x19, x0
  403ed0:	ldrsb	w0, [x21]
  403ed4:	cbz	w0, 404018 <ferror@plt+0x29f8>
  403ed8:	mov	x0, x21
  403edc:	mov	x22, x2
  403ee0:	stp	x23, x24, [sp, #48]
  403ee4:	mov	x24, x1
  403ee8:	mov	w23, w3
  403eec:	mov	x1, x2
  403ef0:	bl	401550 <strspn@plt>
  403ef4:	add	x20, x21, x0
  403ef8:	ldrsb	w21, [x21, x0]
  403efc:	cbz	w21, 403fdc <ferror@plt+0x29bc>
  403f00:	cbz	w23, 403f84 <ferror@plt+0x2964>
  403f04:	adrp	x0, 404000 <ferror@plt+0x29e0>
  403f08:	mov	w1, w21
  403f0c:	add	x0, x0, #0x678
  403f10:	bl	401560 <strchr@plt>
  403f14:	cbz	x0, 403fb4 <ferror@plt+0x2994>
  403f18:	add	x1, sp, #0x48
  403f1c:	add	x23, x20, #0x1
  403f20:	mov	x0, x23
  403f24:	strb	w21, [sp, #72]
  403f28:	strb	wzr, [sp, #73]
  403f2c:	bl	402688 <ferror@plt+0x1068>
  403f30:	add	x1, x20, x0
  403f34:	str	x0, [x24]
  403f38:	ldrsb	w1, [x1, #1]
  403f3c:	cmp	w1, #0x0
  403f40:	ccmp	w21, w1, #0x0, ne  // ne = any
  403f44:	b.ne	403fdc <ferror@plt+0x29bc>  // b.any
  403f48:	add	x0, x0, #0x2
  403f4c:	add	x21, x20, x0
  403f50:	ldrsb	w1, [x20, x0]
  403f54:	cbz	w1, 403f64 <ferror@plt+0x2944>
  403f58:	mov	x0, x22
  403f5c:	bl	401560 <strchr@plt>
  403f60:	cbz	x0, 403fdc <ferror@plt+0x29bc>
  403f64:	mov	x20, x23
  403f68:	ldp	x23, x24, [sp, #48]
  403f6c:	str	x21, [x19]
  403f70:	mov	x0, x20
  403f74:	ldp	x19, x20, [sp, #16]
  403f78:	ldp	x21, x22, [sp, #32]
  403f7c:	ldp	x29, x30, [sp], #80
  403f80:	ret
  403f84:	mov	x1, x22
  403f88:	mov	x0, x20
  403f8c:	bl	4015c0 <strcspn@plt>
  403f90:	str	x0, [x24]
  403f94:	add	x0, x20, x0
  403f98:	ldp	x23, x24, [sp, #48]
  403f9c:	str	x0, [x19]
  403fa0:	mov	x0, x20
  403fa4:	ldp	x19, x20, [sp, #16]
  403fa8:	ldp	x21, x22, [sp, #32]
  403fac:	ldp	x29, x30, [sp], #80
  403fb0:	ret
  403fb4:	mov	x1, x22
  403fb8:	mov	x0, x20
  403fbc:	bl	402688 <ferror@plt+0x1068>
  403fc0:	str	x0, [x24]
  403fc4:	add	x21, x20, x0
  403fc8:	ldrsb	w1, [x20, x0]
  403fcc:	cbz	w1, 403ffc <ferror@plt+0x29dc>
  403fd0:	mov	x0, x22
  403fd4:	bl	401560 <strchr@plt>
  403fd8:	cbnz	x0, 403ffc <ferror@plt+0x29dc>
  403fdc:	ldp	x23, x24, [sp, #48]
  403fe0:	str	x20, [x19]
  403fe4:	mov	x20, #0x0                   	// #0
  403fe8:	mov	x0, x20
  403fec:	ldp	x19, x20, [sp, #16]
  403ff0:	ldp	x21, x22, [sp, #32]
  403ff4:	ldp	x29, x30, [sp], #80
  403ff8:	ret
  403ffc:	ldp	x23, x24, [sp, #48]
  404000:	str	x21, [x19]
  404004:	mov	x0, x20
  404008:	ldp	x19, x20, [sp, #16]
  40400c:	ldp	x21, x22, [sp, #32]
  404010:	ldp	x29, x30, [sp], #80
  404014:	ret
  404018:	mov	x20, #0x0                   	// #0
  40401c:	mov	x0, x20
  404020:	ldp	x19, x20, [sp, #16]
  404024:	ldp	x21, x22, [sp, #32]
  404028:	ldp	x29, x30, [sp], #80
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-32]!
  404034:	mov	x29, sp
  404038:	str	x19, [sp, #16]
  40403c:	mov	x19, x0
  404040:	b	40404c <ferror@plt+0x2a2c>
  404044:	cmp	w0, #0xa
  404048:	b.eq	40406c <ferror@plt+0x2a4c>  // b.none
  40404c:	mov	x0, x19
  404050:	bl	401420 <fgetc@plt>
  404054:	cmn	w0, #0x1
  404058:	b.ne	404044 <ferror@plt+0x2a24>  // b.any
  40405c:	mov	w0, #0x1                   	// #1
  404060:	ldr	x19, [sp, #16]
  404064:	ldp	x29, x30, [sp], #32
  404068:	ret
  40406c:	mov	w0, #0x0                   	// #0
  404070:	ldr	x19, [sp, #16]
  404074:	ldp	x29, x30, [sp], #32
  404078:	ret
  40407c:	nop
  404080:	stp	x29, x30, [sp, #-64]!
  404084:	mov	x29, sp
  404088:	stp	x19, x20, [sp, #16]
  40408c:	adrp	x20, 415000 <ferror@plt+0x139e0>
  404090:	add	x20, x20, #0xdf0
  404094:	stp	x21, x22, [sp, #32]
  404098:	adrp	x21, 415000 <ferror@plt+0x139e0>
  40409c:	add	x21, x21, #0xde8
  4040a0:	sub	x20, x20, x21
  4040a4:	mov	w22, w0
  4040a8:	stp	x23, x24, [sp, #48]
  4040ac:	mov	x23, x1
  4040b0:	mov	x24, x2
  4040b4:	bl	401290 <memcpy@plt-0x40>
  4040b8:	cmp	xzr, x20, asr #3
  4040bc:	b.eq	4040e8 <ferror@plt+0x2ac8>  // b.none
  4040c0:	asr	x20, x20, #3
  4040c4:	mov	x19, #0x0                   	// #0
  4040c8:	ldr	x3, [x21, x19, lsl #3]
  4040cc:	mov	x2, x24
  4040d0:	add	x19, x19, #0x1
  4040d4:	mov	x1, x23
  4040d8:	mov	w0, w22
  4040dc:	blr	x3
  4040e0:	cmp	x20, x19
  4040e4:	b.ne	4040c8 <ferror@plt+0x2aa8>  // b.any
  4040e8:	ldp	x19, x20, [sp, #16]
  4040ec:	ldp	x21, x22, [sp, #32]
  4040f0:	ldp	x23, x24, [sp, #48]
  4040f4:	ldp	x29, x30, [sp], #64
  4040f8:	ret
  4040fc:	nop
  404100:	ret
  404104:	nop
  404108:	adrp	x2, 416000 <ferror@plt+0x149e0>
  40410c:	mov	x1, #0x0                   	// #0
  404110:	ldr	x2, [x2, #440]
  404114:	b	401350 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404118 <.fini>:
  404118:	stp	x29, x30, [sp, #-16]!
  40411c:	mov	x29, sp
  404120:	ldp	x29, x30, [sp], #16
  404124:	ret
