set ::env(PROJECT_NAME) forwardcom
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/OpenCores_designs/processors/forwardcom/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/OpenCores_designs/processors/forwardcom/rtl/top.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
