var searchData=
[
  ['dac_2ecpp',['DAC.cpp',['../_d_a_c_8cpp.html',1,'']]],
  ['dac_2eh',['DAC.h',['../_d_a_c_8h.html',1,'']]],
  ['dac_5fcr_5fboff1',['DAC_CR_BOFF1',['../group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fboff2',['DAC_CR_BOFF2',['../group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fdmaen1',['DAC_CR_DMAEN1',['../group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fdmaen2',['DAC_CR_DMAEN2',['../group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fdmaudrie1',['DAC_CR_DMAUDRIE1',['../group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fdmaudrie2',['DAC_CR_DMAUDRIE2',['../group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fen1',['DAC_CR_EN1',['../group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fen2',['DAC_CR_EN2',['../group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp1',['DAC_CR_MAMP1',['../group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp1_5f0',['DAC_CR_MAMP1_0',['../group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp1_5f1',['DAC_CR_MAMP1_1',['../group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp1_5f2',['DAC_CR_MAMP1_2',['../group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp1_5f3',['DAC_CR_MAMP1_3',['../group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp2',['DAC_CR_MAMP2',['../group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp2_5f0',['DAC_CR_MAMP2_0',['../group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp2_5f1',['DAC_CR_MAMP2_1',['../group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp2_5f2',['DAC_CR_MAMP2_2',['../group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fmamp2_5f3',['DAC_CR_MAMP2_3',['../group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ften1',['DAC_CR_TEN1',['../group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ften2',['DAC_CR_TEN2',['../group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel1',['DAC_CR_TSEL1',['../group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel1_5f0',['DAC_CR_TSEL1_0',['../group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel1_5f1',['DAC_CR_TSEL1_1',['../group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel1_5f2',['DAC_CR_TSEL1_2',['../group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel2',['DAC_CR_TSEL2',['../group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel2_5f0',['DAC_CR_TSEL2_0',['../group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel2_5f1',['DAC_CR_TSEL2_1',['../group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a',1,'STM32L1xx.h']]],
  ['dac_5fcr_5ftsel2_5f2',['DAC_CR_TSEL2_2',['../group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fwave1',['DAC_CR_WAVE1',['../group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fwave1_5f0',['DAC_CR_WAVE1_0',['../group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fwave1_5f1',['DAC_CR_WAVE1_1',['../group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fwave2',['DAC_CR_WAVE2',['../group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fwave2_5f0',['DAC_CR_WAVE2_0',['../group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d',1,'STM32L1xx.h']]],
  ['dac_5fcr_5fwave2_5f1',['DAC_CR_WAVE2_1',['../group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f',1,'STM32L1xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr',['DAC_DHR12L1_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5',1,'STM32L1xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr',['DAC_DHR12L2_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab',1,'STM32L1xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr',['DAC_DHR12LD_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd',1,'STM32L1xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr',['DAC_DHR12LD_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17',1,'STM32L1xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr',['DAC_DHR12R1_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d',1,'STM32L1xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr',['DAC_DHR12R2_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7',1,'STM32L1xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr',['DAC_DHR12RD_DACC1DHR',['../group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8',1,'STM32L1xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr',['DAC_DHR12RD_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540',1,'STM32L1xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr',['DAC_DHR8R1_DACC1DHR',['../group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb',1,'STM32L1xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr',['DAC_DHR8R2_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c',1,'STM32L1xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr',['DAC_DHR8RD_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d',1,'STM32L1xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr',['DAC_DHR8RD_DACC2DHR',['../group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9',1,'STM32L1xx.h']]],
  ['dac_5fdor1_5fdacc1dor',['DAC_DOR1_DACC1DOR',['../group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a',1,'STM32L1xx.h']]],
  ['dac_5fdor2_5fdacc2dor',['DAC_DOR2_DACC2DOR',['../group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04',1,'STM32L1xx.h']]],
  ['dac_5firqn',['DAC_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd',1,'STM32L1xx.h']]],
  ['dac_5fmax521_2ecpp',['DAC_MAX521.cpp',['../_d_a_c___m_a_x521_8cpp.html',1,'']]],
  ['dac_5fmax521_2eh',['DAC_MAX521.h',['../_d_a_c___m_a_x521_8h.html',1,'']]],
  ['dac_5fmax5308_2ecpp',['DAC_MAX5308.cpp',['../_d_a_c___m_a_x5308_8cpp.html',1,'']]],
  ['dac_5fmax5308_2eh',['DAC_MAX5308.h',['../_d_a_c___m_a_x5308_8h.html',1,'']]],
  ['dac_5fmcp4441_2ecpp',['DAC_MCP4441.cpp',['../_d_a_c___m_c_p4441_8cpp.html',1,'']]],
  ['dac_5fmcp4441_2eh',['DAC_MCP4441.h',['../_d_a_c___m_c_p4441_8h.html',1,'']]],
  ['dac_5fmcp4922_2ecpp',['DAC_MCP4922.cpp',['../_d_a_c___m_c_p4922_8cpp.html',1,'']]],
  ['dac_5fmcp4922_2eh',['DAC_MCP4922.h',['../_d_a_c___m_c_p4922_8h.html',1,'']]],
  ['dac_5fmcu_2ecpp',['DAC_MCU.cpp',['../_d_a_c___m_c_u_8cpp.html',1,'']]],
  ['dac_5fmcu_2eh',['DAC_MCU.h',['../_d_a_c___m_c_u_8h.html',1,'']]],
  ['dac_5fout1_5fpa_5f4',['DAC_OUT1_PA_4',['../classc_hw_pin_config.html#aa2752346feb41936825ddc3ab460c925aaa09c053cfbdac3a16184cb10d9a1f85',1,'cHwPinConfig']]],
  ['dac_5fout2_5fpa_5f5',['DAC_OUT2_PA_5',['../classc_hw_pin_config.html#aa2752346feb41936825ddc3ab460c925a2e6dd6bfda02b7cd2e765493a403d948',1,'cHwPinConfig']]],
  ['dac_5fsr_5fdmaudr1',['DAC_SR_DMAUDR1',['../group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0',1,'STM32L1xx.h']]],
  ['dac_5fsr_5fdmaudr2',['DAC_SR_DMAUDR2',['../group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d',1,'STM32L1xx.h']]],
  ['dac_5fswtrigr_5fswtrig1',['DAC_SWTRIGR_SWTRIG1',['../group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd',1,'STM32L1xx.h']]],
  ['dac_5fswtrigr_5fswtrig2',['DAC_SWTRIGR_SWTRIG2',['../group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8',1,'STM32L1xx.h']]],
  ['dac_5ftypedef',['DAC_TypeDef',['../struct_d_a_c___type_def.html',1,'']]],
  ['darkblue',['DarkBlue',['../classc_hw_display_graphic.html#aa6de072b539191c7bd3a3325999e940dacbf3583448a49a4d62184fc9dff264a0',1,'cHwDisplayGraphic']]],
  ['darkcyan',['DarkCyan',['../classc_hw_display_graphic.html#aa6de072b539191c7bd3a3325999e940daf5c266ad9e90f3192d9719dbaa44ebf2',1,'cHwDisplayGraphic']]],
  ['darkgreen',['DarkGreen',['../classc_hw_display_graphic.html#aa6de072b539191c7bd3a3325999e940da402c0f11e8c464d4d1abc9fb78b7966a',1,'cHwDisplayGraphic']]],
  ['darkgrey',['DarkGrey',['../classc_hw_display_graphic.html#aa6de072b539191c7bd3a3325999e940da1f06c98462de9560b30c352b7b78705b',1,'cHwDisplayGraphic']]],
  ['data',['Data',['../classc_download_1_1_reply_1_1_data.html',1,'cDownload::Reply']]],
  ['data',['Data',['../classc_download_1_1_image_1_1_data.html',1,'cDownload::Image']]],
  ['data',['Data',['../classc_i_s_c_1_1_data.html#af1e3dc748836b8706587d777afd01c0e',1,'cISC::Data']]],
  ['data',['DATA',['../classc_i_s_c_1_1_d_a_t_a.html',1,'cISC::DATA'],['../classc_i_s_c_1_1_data.html',1,'cISC::Data&lt; T, ID &gt;']]],
  ['data_3c_20image_2c_20254_20_3e',['Data&lt; Image, 254 &gt;',['../classc_i_s_c_1_1_data.html',1,'cISC']]],
  ['data_3c_20reply_2c_20255_20_3e',['Data&lt; Reply, 255 &gt;',['../classc_i_s_c_1_1_data.html',1,'cISC']]],
  ['datahandler',['DataHandler',['../classc_hw_i2_cslave_1_1_data_handler.html',1,'cHwI2Cslave']]],
  ['datahandler',['DataHandler',['../classc_hw_s_p_islave_1_1_data_handler.html',1,'cHwSPIslave']]],
  ['datainterface',['DataInterface',['../classc_i_s_c_1_1_data_interface.html',1,'cISC']]],
  ['datapointer_2ecpp',['DataPointer.cpp',['../_data_pointer_8cpp.html',1,'']]],
  ['datapointer_2eh',['DataPointer.h',['../_data_pointer_8h.html',1,'']]],
  ['datastorage_2eh',['DataStorage.h',['../_data_storage_8h.html',1,'']]],
  ['day',['day',['../classc_hw_r_t_c_1_1_properties.html#ae6f0d3fd8cb0308ed6678a9fafc896c4',1,'cHwRTC::Properties']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c1_5fsmbus_5ftimeout',['DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT',['../group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c2_5fsmbus_5ftimeout',['DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT',['../group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdg_5fstop',['DBGMCU_APB1_FZ_DBG_IWDG_STOP',['../group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5frtc_5fstop',['DBGMCU_APB1_FZ_DBG_RTC_STOP',['../group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim2_5fstop',['DBGMCU_APB1_FZ_DBG_TIM2_STOP',['../group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim3_5fstop',['DBGMCU_APB1_FZ_DBG_TIM3_STOP',['../group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim4_5fstop',['DBGMCU_APB1_FZ_DBG_TIM4_STOP',['../group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim5_5fstop',['DBGMCU_APB1_FZ_DBG_TIM5_STOP',['../group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim6_5fstop',['DBGMCU_APB1_FZ_DBG_TIM6_STOP',['../group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim7_5fstop',['DBGMCU_APB1_FZ_DBG_TIM7_STOP',['../group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fwwdg_5fstop',['DBGMCU_APB1_FZ_DBG_WWDG_STOP',['../group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim10_5fstop',['DBGMCU_APB2_FZ_DBG_TIM10_STOP',['../group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim11_5fstop',['DBGMCU_APB2_FZ_DBG_TIM11_STOP',['../group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4',1,'STM32L1xx.h']]],
  ['dbgmcu_5fapb2_5ffz_5fdbg_5ftim9_5fstop',['DBGMCU_APB2_FZ_DBG_TIM9_STOP',['../group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127',1,'STM32L1xx.h']]],
  ['dbgmcu_5fbase',['DBGMCU_BASE',['../group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fsleep',['DBGMCU_CR_DBG_SLEEP',['../group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstandby',['DBGMCU_CR_DBG_STANDBY',['../group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstop',['DBGMCU_CR_DBG_STOP',['../group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fioen',['DBGMCU_CR_TRACE_IOEN',['../group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode',['DBGMCU_CR_TRACE_MODE',['../group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f0',['DBGMCU_CR_TRACE_MODE_0',['../group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85',1,'STM32L1xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f1',['DBGMCU_CR_TRACE_MODE_1',['../group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5fdev_5fid',['DBGMCU_IDCODE_DEV_ID',['../group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid',['DBGMCU_IDCODE_REV_ID',['../group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f0',['DBGMCU_IDCODE_REV_ID_0',['../group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f1',['DBGMCU_IDCODE_REV_ID_1',['../group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f10',['DBGMCU_IDCODE_REV_ID_10',['../group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f11',['DBGMCU_IDCODE_REV_ID_11',['../group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f12',['DBGMCU_IDCODE_REV_ID_12',['../group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f13',['DBGMCU_IDCODE_REV_ID_13',['../group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f14',['DBGMCU_IDCODE_REV_ID_14',['../group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f15',['DBGMCU_IDCODE_REV_ID_15',['../group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f2',['DBGMCU_IDCODE_REV_ID_2',['../group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f3',['DBGMCU_IDCODE_REV_ID_3',['../group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f4',['DBGMCU_IDCODE_REV_ID_4',['../group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f5',['DBGMCU_IDCODE_REV_ID_5',['../group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f6',['DBGMCU_IDCODE_REV_ID_6',['../group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f7',['DBGMCU_IDCODE_REV_ID_7',['../group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f8',['DBGMCU_IDCODE_REV_ID_8',['../group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a',1,'STM32L1xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_5f9',['DBGMCU_IDCODE_REV_ID_9',['../group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7',1,'STM32L1xx.h']]],
  ['dbgmcu_5ftypedef',['DBGMCU_TypeDef',['../struct_d_b_g_m_c_u___type_def.html',1,'']]],
  ['dcount',['DCOUNT',['../struct_s_d_i_o___type_def.html#a0366564e2795952d520c0de4be70020f',1,'SDIO_TypeDef']]],
  ['dcr',['DCR',['../struct_t_i_m___type_def.html#ad3186a43824621f049e7eff37c88ad4e',1,'TIM_TypeDef']]],
  ['dctrl',['DCTRL',['../struct_s_d_i_o___type_def.html#a801519a7af801ad43b88007bf4e2e906',1,'SDIO_TypeDef']]],
  ['debugmonitor_5firqn',['DebugMonitor_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c',1,'STM32L1xx.h']]],
  ['delaymicrosec',['delayMicroSec',['../classc_system.html#aed5fd15069ebfb193840298b0accd6af',1,'cSystem']]],
  ['delaymillisec',['delayMilliSec',['../classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534',1,'cSystem']]],
  ['deletefunc',['deleteFunc',['../classc_hw_r_t_o_s___m_c_u.html#a27e73cc5f92ce26f8fa4033697501d45',1,'cHwRTOS_MCU']]],
  ['delta',['delta',['../classc_dev_control_pointer_1_1c_data.html#ad6fec41eaec6190916c4b37b24c7dc6d',1,'cDevControlPointer::cData']]],
  ['descriptorlist',['DescriptorList',['../classc_hw_u_s_bdesc_1_1c_h_i_d.html#a1310b8efc54edf27401eb5f8bd38adb0',1,'cHwUSBdesc::cHID']]],
  ['devanalog_2ecpp',['devAnalog.cpp',['../dev_analog_8cpp.html',1,'']]],
  ['devanalog_2eh',['devAnalog.h',['../dev_analog_8h.html',1,'']]],
  ['devanalogin_2ecpp',['devAnalogIn.cpp',['../dev_analog_in_8cpp.html',1,'']]],
  ['devanalogin_2eh',['devAnalogIn.h',['../dev_analog_in_8h.html',1,'']]],
  ['devanaloginadc_2ecpp',['devAnalogInADC.cpp',['../dev_analog_in_a_d_c_8cpp.html',1,'']]],
  ['devanaloginadc_2eh',['devAnalogInADC.h',['../dev_analog_in_a_d_c_8h.html',1,'']]],
  ['devanalogout_2ecpp',['devAnalogOut.cpp',['../dev_analog_out_8cpp.html',1,'']]],
  ['devanalogout_2eh',['devAnalogOut.h',['../dev_analog_out_8h.html',1,'']]],
  ['devanalogoutdac_2ecpp',['devAnalogOutDAC.cpp',['../dev_analog_out_d_a_c_8cpp.html',1,'']]],
  ['devanalogoutdac_2eh',['devAnalogOutDAC.h',['../dev_analog_out_d_a_c_8h.html',1,'']]],
  ['devanalogoutpwm_2ecpp',['devAnalogOutPWM.cpp',['../dev_analog_out_p_w_m_8cpp.html',1,'']]],
  ['devanalogoutpwm_2eh',['devAnalogOutPWM.h',['../dev_analog_out_p_w_m_8h.html',1,'']]],
  ['devcontrolencoder_2ecpp',['devControlEncoder.cpp',['../dev_control_encoder_8cpp.html',1,'']]],
  ['devcontrolencoder_2eh',['devControlEncoder.h',['../dev_control_encoder_8h.html',1,'']]],
  ['devcontrolencoderjoystick_2ecpp',['devControlEncoderJoystick.cpp',['../dev_control_encoder_joystick_8cpp.html',1,'']]],
  ['devcontrolencoderjoystick_2eh',['devControlEncoderJoystick.h',['../dev_control_encoder_joystick_8h.html',1,'']]],
  ['devcontrolencoderrotaryknob_2ecpp',['devControlEncoderRotaryknob.cpp',['../dev_control_encoder_rotaryknob_8cpp.html',1,'']]],
  ['devcontrolencoderrotaryknob_2eh',['devControlEncoderRotaryknob.h',['../dev_control_encoder_rotaryknob_8h.html',1,'']]],
  ['devcontrolpointer_2ecpp',['devControlPointer.cpp',['../dev_control_pointer_8cpp.html',1,'']]],
  ['devcontrolpointer_2eh',['devControlPointer.h',['../dev_control_pointer_8h.html',1,'']]],
  ['devdigital_2ecpp',['devDigital.cpp',['../dev_digital_8cpp.html',1,'']]],
  ['devdigital_2eh',['devDigital.h',['../dev_digital_8h.html',1,'']]],
  ['devdigitalindicator_2eh',['devDigitalIndicator.h',['../dev_digital_indicator_8h.html',1,'']]],
  ['devdisplay_2ecpp',['devDisplay.cpp',['../dev_display_8cpp.html',1,'']]],
  ['devdisplay_2eh',['devDisplay.h',['../dev_display_8h.html',1,'']]],
  ['devdisplaychar_2ecpp',['devDisplayChar.cpp',['../dev_display_char_8cpp.html',1,'']]],
  ['devdisplaychar_2eh',['devDisplayChar.h',['../dev_display_char_8h.html',1,'']]],
  ['devdisplaygraphic_2ecpp',['devDisplayGraphic.cpp',['../dev_display_graphic_8cpp.html',1,'']]],
  ['devdisplaygraphic_2eh',['devDisplayGraphic.h',['../dev_display_graphic_8h.html',1,'']]],
  ['device',['Device',['../classc_hw_s_p_imaster_1_1_device.html',1,'cHwSPImaster']]],
  ['device',['Device',['../classc_hw_i2_cmaster_1_1_device.html',1,'cHwI2Cmaster']]],
  ['device',['Device',['../classc_hw_i2_cmaster_1_1_device.html#ae1f79cff70e6bba80e3166280817f81f',1,'cHwI2Cmaster::Device::Device()'],['../classc_hw_s_p_imaster_1_1_device.html#afad623491f5918d1f6c7ab22b1aa681e',1,'cHwSPImaster::Device::Device()']]],
  ['deviceclasstype',['DeviceClassType',['../classc_hw_u_s_bdesc.html#a623c249cda4d9d0409a71c7956f770af',1,'cHwUSBdesc']]],
  ['devmemory_2ecpp',['devMemory.cpp',['../dev_memory_8cpp.html',1,'']]],
  ['devmemory_2eh',['devMemory.h',['../dev_memory_8h.html',1,'']]],
  ['devmemoryflash_2ecpp',['devMemoryFlash.cpp',['../dev_memory_flash_8cpp.html',1,'']]],
  ['devmemoryflash_2eh',['devMemoryFlash.h',['../dev_memory_flash_8h.html',1,'']]],
  ['devtextio_2ecpp',['devTextIO.cpp',['../dev_text_i_o_8cpp.html',1,'']]],
  ['devtextio_2eh',['devTextIO.h',['../dev_text_i_o_8h.html',1,'']]],
  ['devtextio_5fuart_2ecpp',['devTextIO_UART.cpp',['../dev_text_i_o___u_a_r_t_8cpp.html',1,'']]],
  ['devtextio_5fuart_2eh',['devTextIO_UART.h',['../dev_text_i_o___u_a_r_t_8h.html',1,'']]],
  ['dhr12l1',['DHR12L1',['../struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd',1,'DAC_TypeDef']]],
  ['dhr12l2',['DHR12L2',['../struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b',1,'DAC_TypeDef']]],
  ['dhr12ld',['DHR12LD',['../struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40',1,'DAC_TypeDef']]],
  ['dhr12r1',['DHR12R1',['../struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5',1,'DAC_TypeDef']]],
  ['dhr12r2',['DHR12R2',['../struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc',1,'DAC_TypeDef']]],
  ['dhr12rd',['DHR12RD',['../struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9',1,'DAC_TypeDef']]],
  ['dhr8r1',['DHR8R1',['../struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0',1,'DAC_TypeDef']]],
  ['dhr8r2',['DHR8R2',['../struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334',1,'DAC_TypeDef']]],
  ['dhr8rd',['DHR8RD',['../struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a',1,'DAC_TypeDef']]],
  ['dier',['DIER',['../struct_t_i_m___type_def.html#a25b145e57a694bb384eee08fcd107c3a',1,'TIM_TypeDef']]],
  ['dinr',['DINR',['../struct_a_e_s___type_def.html#a8df0ec8c0eae4b42c1ae5b7e01044c26',1,'AES_TypeDef']]],
  ['disableinterrupt',['disableInterrupt',['../classc_system.html#a100a3bb7747e25750b55ea40c5593870',1,'cSystem']]],
  ['disablewatchdog',['disableWatchdog',['../classc_system.html#a03235a516a0bda04cceaffaca46b687e',1,'cSystem']]],
  ['disp_5fdip204_2ecpp',['Disp_DIP204.cpp',['../_disp___d_i_p204_8cpp.html',1,'']]],
  ['disp_5fdip204_2eh',['Disp_DIP204.h',['../_disp___d_i_p204_8h.html',1,'']]],
  ['disp_5fdip204spi_2ecpp',['Disp_DIP204spi.cpp',['../_disp___d_i_p204spi_8cpp.html',1,'']]],
  ['disp_5fdip204spi_2eh',['Disp_DIP204spi.h',['../_disp___d_i_p204spi_8h.html',1,'']]],
  ['disp_5fili9341spi_2ecpp',['Disp_ILI9341spi.cpp',['../_disp___i_l_i9341spi_8cpp.html',1,'']]],
  ['disp_5fili9341spi_2eh',['Disp_ILI9341spi.h',['../_disp___i_l_i9341spi_8h.html',1,'']]],
  ['disp_5fotm8009a_2ecpp',['Disp_OTM8009A.cpp',['../_disp___o_t_m8009_a_8cpp.html',1,'']]],
  ['disp_5fotm8009a_2eh',['Disp_OTM8009A.h',['../_disp___o_t_m8009_a_8h.html',1,'']]],
  ['disp_5fspfd5408bspi_2ecpp',['Disp_SPFD5408Bspi.cpp',['../_disp___s_p_f_d5408_bspi_8cpp.html',1,'']]],
  ['disp_5fspfd5408bspi_2eh',['Disp_SPFD5408Bspi.h',['../_disp___s_p_f_d5408_bspi_8h.html',1,'']]],
  ['disp_5fssd2119_2ecpp',['Disp_SSD2119.cpp',['../_disp___s_s_d2119_8cpp.html',1,'']]],
  ['disp_5fssd2119_2eh',['Disp_SSD2119.h',['../_disp___s_s_d2119_8h.html',1,'']]],
  ['disp_5fterminal_2ecpp',['Disp_Terminal.cpp',['../_disp___terminal_8cpp.html',1,'']]],
  ['disp_5fterminal_2eh',['Disp_Terminal.h',['../_disp___terminal_8h.html',1,'']]],
  ['display_2ecpp',['Display.cpp',['../_display_8cpp.html',1,'']]],
  ['display_2eh',['Display.h',['../_display_8h.html',1,'']]],
  ['displayfont_2ecpp',['DisplayFont.cpp',['../_display_font_8cpp.html',1,'']]],
  ['displayfont_2eh',['DisplayFont.h',['../_display_font_8h.html',1,'']]],
  ['displaygraphic_2ecpp',['DisplayGraphic.cpp',['../_display_graphic_8cpp.html',1,'']]],
  ['displaygraphic_2eh',['DisplayGraphic.h',['../_display_graphic_8h.html',1,'']]],
  ['dlen',['DLEN',['../struct_s_d_i_o___type_def.html#aa98ab507ed05468ca4baccd1731231cd',1,'SDIO_TypeDef']]],
  ['dma1_5fchannel1_5firqn',['DMA1_Channel1_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f',1,'STM32L1xx.h']]],
  ['dma1_5fchannel2_5firqn',['DMA1_Channel2_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc',1,'STM32L1xx.h']]],
  ['dma1_5fchannel3_5firqn',['DMA1_Channel3_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23',1,'STM32L1xx.h']]],
  ['dma1_5fchannel4_5firqn',['DMA1_Channel4_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31',1,'STM32L1xx.h']]],
  ['dma1_5fchannel5_5firqn',['DMA1_Channel5_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177',1,'STM32L1xx.h']]],
  ['dma1_5fchannel6_5firqn',['DMA1_Channel6_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0',1,'STM32L1xx.h']]],
  ['dma1_5fchannel7_5firqn',['DMA1_Channel7_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1',1,'STM32L1xx.h']]],
  ['dma2_5fchannel1_5firqn',['DMA2_Channel1_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0',1,'STM32L1xx.h']]],
  ['dma2_5fchannel2_5firqn',['DMA2_Channel2_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490',1,'STM32L1xx.h']]],
  ['dma2_5fchannel3_5firqn',['DMA2_Channel3_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898',1,'STM32L1xx.h']]],
  ['dma2_5fchannel4_5firqn',['DMA2_Channel4_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0',1,'STM32L1xx.h']]],
  ['dma2_5fchannel5_5firqn',['DMA2_Channel5_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fcirc',['DMA_CCR1_CIRC',['../group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fdir',['DMA_CCR1_DIR',['../group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fen',['DMA_CCR1_EN',['../group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fhtie',['DMA_CCR1_HTIE',['../group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fmem2mem',['DMA_CCR1_MEM2MEM',['../group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fminc',['DMA_CCR1_MINC',['../group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fmsize',['DMA_CCR1_MSIZE',['../group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fmsize_5f0',['DMA_CCR1_MSIZE_0',['../group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fmsize_5f1',['DMA_CCR1_MSIZE_1',['../group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpinc',['DMA_CCR1_PINC',['../group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpl',['DMA_CCR1_PL',['../group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpl_5f0',['DMA_CCR1_PL_0',['../group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpl_5f1',['DMA_CCR1_PL_1',['../group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpsize',['DMA_CCR1_PSIZE',['../group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpsize_5f0',['DMA_CCR1_PSIZE_0',['../group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fpsize_5f1',['DMA_CCR1_PSIZE_1',['../group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5ftcie',['DMA_CCR1_TCIE',['../group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c',1,'STM32L1xx.h']]],
  ['dma_5fccr1_5fteie',['DMA_CCR1_TEIE',['../group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fcirc',['DMA_CCR2_CIRC',['../group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fdir',['DMA_CCR2_DIR',['../group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fen',['DMA_CCR2_EN',['../group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fhtie',['DMA_CCR2_HTIE',['../group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fmem2mem',['DMA_CCR2_MEM2MEM',['../group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fminc',['DMA_CCR2_MINC',['../group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fmsize',['DMA_CCR2_MSIZE',['../group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fmsize_5f0',['DMA_CCR2_MSIZE_0',['../group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fmsize_5f1',['DMA_CCR2_MSIZE_1',['../group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpinc',['DMA_CCR2_PINC',['../group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpl',['DMA_CCR2_PL',['../group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpl_5f0',['DMA_CCR2_PL_0',['../group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpl_5f1',['DMA_CCR2_PL_1',['../group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpsize',['DMA_CCR2_PSIZE',['../group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpsize_5f0',['DMA_CCR2_PSIZE_0',['../group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fpsize_5f1',['DMA_CCR2_PSIZE_1',['../group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5ftcie',['DMA_CCR2_TCIE',['../group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17',1,'STM32L1xx.h']]],
  ['dma_5fccr2_5fteie',['DMA_CCR2_TEIE',['../group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fcirc',['DMA_CCR3_CIRC',['../group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fdir',['DMA_CCR3_DIR',['../group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fen',['DMA_CCR3_EN',['../group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fhtie',['DMA_CCR3_HTIE',['../group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fmem2mem',['DMA_CCR3_MEM2MEM',['../group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fminc',['DMA_CCR3_MINC',['../group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fmsize',['DMA_CCR3_MSIZE',['../group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fmsize_5f0',['DMA_CCR3_MSIZE_0',['../group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fmsize_5f1',['DMA_CCR3_MSIZE_1',['../group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpinc',['DMA_CCR3_PINC',['../group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpl',['DMA_CCR3_PL',['../group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpl_5f0',['DMA_CCR3_PL_0',['../group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpl_5f1',['DMA_CCR3_PL_1',['../group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpsize',['DMA_CCR3_PSIZE',['../group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpsize_5f0',['DMA_CCR3_PSIZE_0',['../group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fpsize_5f1',['DMA_CCR3_PSIZE_1',['../group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5ftcie',['DMA_CCR3_TCIE',['../group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c',1,'STM32L1xx.h']]],
  ['dma_5fccr3_5fteie',['DMA_CCR3_TEIE',['../group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fcirc',['DMA_CCR4_CIRC',['../group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fdir',['DMA_CCR4_DIR',['../group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fen',['DMA_CCR4_EN',['../group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fhtie',['DMA_CCR4_HTIE',['../group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fmem2mem',['DMA_CCR4_MEM2MEM',['../group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fminc',['DMA_CCR4_MINC',['../group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fmsize',['DMA_CCR4_MSIZE',['../group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fmsize_5f0',['DMA_CCR4_MSIZE_0',['../group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fmsize_5f1',['DMA_CCR4_MSIZE_1',['../group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpinc',['DMA_CCR4_PINC',['../group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpl',['DMA_CCR4_PL',['../group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpl_5f0',['DMA_CCR4_PL_0',['../group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpl_5f1',['DMA_CCR4_PL_1',['../group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpsize',['DMA_CCR4_PSIZE',['../group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpsize_5f0',['DMA_CCR4_PSIZE_0',['../group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fpsize_5f1',['DMA_CCR4_PSIZE_1',['../group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5ftcie',['DMA_CCR4_TCIE',['../group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a',1,'STM32L1xx.h']]],
  ['dma_5fccr4_5fteie',['DMA_CCR4_TEIE',['../group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fcirc',['DMA_CCR5_CIRC',['../group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fdir',['DMA_CCR5_DIR',['../group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fen',['DMA_CCR5_EN',['../group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fhtie',['DMA_CCR5_HTIE',['../group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fmem2mem',['DMA_CCR5_MEM2MEM',['../group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fminc',['DMA_CCR5_MINC',['../group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fmsize',['DMA_CCR5_MSIZE',['../group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fmsize_5f0',['DMA_CCR5_MSIZE_0',['../group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fmsize_5f1',['DMA_CCR5_MSIZE_1',['../group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpinc',['DMA_CCR5_PINC',['../group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpl',['DMA_CCR5_PL',['../group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpl_5f0',['DMA_CCR5_PL_0',['../group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpl_5f1',['DMA_CCR5_PL_1',['../group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpsize',['DMA_CCR5_PSIZE',['../group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpsize_5f0',['DMA_CCR5_PSIZE_0',['../group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fpsize_5f1',['DMA_CCR5_PSIZE_1',['../group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5ftcie',['DMA_CCR5_TCIE',['../group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344',1,'STM32L1xx.h']]],
  ['dma_5fccr5_5fteie',['DMA_CCR5_TEIE',['../group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fcirc',['DMA_CCR6_CIRC',['../group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fdir',['DMA_CCR6_DIR',['../group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fen',['DMA_CCR6_EN',['../group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fhtie',['DMA_CCR6_HTIE',['../group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fmem2mem',['DMA_CCR6_MEM2MEM',['../group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fminc',['DMA_CCR6_MINC',['../group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fmsize',['DMA_CCR6_MSIZE',['../group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fmsize_5f0',['DMA_CCR6_MSIZE_0',['../group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fmsize_5f1',['DMA_CCR6_MSIZE_1',['../group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpinc',['DMA_CCR6_PINC',['../group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpl',['DMA_CCR6_PL',['../group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpl_5f0',['DMA_CCR6_PL_0',['../group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpl_5f1',['DMA_CCR6_PL_1',['../group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpsize',['DMA_CCR6_PSIZE',['../group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpsize_5f0',['DMA_CCR6_PSIZE_0',['../group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fpsize_5f1',['DMA_CCR6_PSIZE_1',['../group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5ftcie',['DMA_CCR6_TCIE',['../group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152',1,'STM32L1xx.h']]],
  ['dma_5fccr6_5fteie',['DMA_CCR6_TEIE',['../group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fcirc',['DMA_CCR7_CIRC',['../group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fdir',['DMA_CCR7_DIR',['../group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fen',['DMA_CCR7_EN',['../group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fhtie',['DMA_CCR7_HTIE',['../group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fmem2mem',['DMA_CCR7_MEM2MEM',['../group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fminc',['DMA_CCR7_MINC',['../group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fmsize',['DMA_CCR7_MSIZE',['../group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fmsize_5f0',['DMA_CCR7_MSIZE_0',['../group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fmsize_5f1',['DMA_CCR7_MSIZE_1',['../group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpinc',['DMA_CCR7_PINC',['../group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpl',['DMA_CCR7_PL',['../group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpl_5f0',['DMA_CCR7_PL_0',['../group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpl_5f1',['DMA_CCR7_PL_1',['../group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpsize',['DMA_CCR7_PSIZE',['../group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpsize_5f0',['DMA_CCR7_PSIZE_0',['../group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fpsize_5f1',['DMA_CCR7_PSIZE_1',['../group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5ftcie',['DMA_CCR7_TCIE',['../group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64',1,'STM32L1xx.h']]],
  ['dma_5fccr7_5fteie',['DMA_CCR7_TEIE',['../group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9',1,'STM32L1xx.h']]],
  ['dma_5fchannel_5ftypedef',['DMA_Channel_TypeDef',['../struct_d_m_a___channel___type_def.html',1,'']]],
  ['dma_5fcmar1_5fma',['DMA_CMAR1_MA',['../group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19',1,'STM32L1xx.h']]],
  ['dma_5fcmar2_5fma',['DMA_CMAR2_MA',['../group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e',1,'STM32L1xx.h']]],
  ['dma_5fcmar3_5fma',['DMA_CMAR3_MA',['../group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285',1,'STM32L1xx.h']]],
  ['dma_5fcmar4_5fma',['DMA_CMAR4_MA',['../group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6',1,'STM32L1xx.h']]],
  ['dma_5fcmar5_5fma',['DMA_CMAR5_MA',['../group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c',1,'STM32L1xx.h']]],
  ['dma_5fcmar6_5fma',['DMA_CMAR6_MA',['../group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad',1,'STM32L1xx.h']]],
  ['dma_5fcmar7_5fma',['DMA_CMAR7_MA',['../group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a',1,'STM32L1xx.h']]],
  ['dma_5fcndtr1_5fndt',['DMA_CNDTR1_NDT',['../group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139',1,'STM32L1xx.h']]],
  ['dma_5fcndtr2_5fndt',['DMA_CNDTR2_NDT',['../group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d',1,'STM32L1xx.h']]],
  ['dma_5fcndtr3_5fndt',['DMA_CNDTR3_NDT',['../group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61',1,'STM32L1xx.h']]],
  ['dma_5fcndtr4_5fndt',['DMA_CNDTR4_NDT',['../group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b',1,'STM32L1xx.h']]],
  ['dma_5fcndtr5_5fndt',['DMA_CNDTR5_NDT',['../group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6',1,'STM32L1xx.h']]],
  ['dma_5fcndtr6_5fndt',['DMA_CNDTR6_NDT',['../group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199',1,'STM32L1xx.h']]],
  ['dma_5fcndtr7_5fndt',['DMA_CNDTR7_NDT',['../group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a',1,'STM32L1xx.h']]],
  ['dma_5fcpar1_5fpa',['DMA_CPAR1_PA',['../group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e',1,'STM32L1xx.h']]],
  ['dma_5fcpar2_5fpa',['DMA_CPAR2_PA',['../group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22',1,'STM32L1xx.h']]],
  ['dma_5fcpar3_5fpa',['DMA_CPAR3_PA',['../group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245',1,'STM32L1xx.h']]],
  ['dma_5fcpar4_5fpa',['DMA_CPAR4_PA',['../group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff',1,'STM32L1xx.h']]],
  ['dma_5fcpar5_5fpa',['DMA_CPAR5_PA',['../group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94',1,'STM32L1xx.h']]],
  ['dma_5fcpar6_5fpa',['DMA_CPAR6_PA',['../group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee',1,'STM32L1xx.h']]],
  ['dma_5fcpar7_5fpa',['DMA_CPAR7_PA',['../group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif1',['DMA_IFCR_CGIF1',['../group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif2',['DMA_IFCR_CGIF2',['../group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif3',['DMA_IFCR_CGIF3',['../group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif4',['DMA_IFCR_CGIF4',['../group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif5',['DMA_IFCR_CGIF5',['../group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif6',['DMA_IFCR_CGIF6',['../group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcgif7',['DMA_IFCR_CGIF7',['../group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif1',['DMA_IFCR_CHTIF1',['../group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif2',['DMA_IFCR_CHTIF2',['../group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif3',['DMA_IFCR_CHTIF3',['../group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif4',['DMA_IFCR_CHTIF4',['../group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif5',['DMA_IFCR_CHTIF5',['../group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif6',['DMA_IFCR_CHTIF6',['../group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fchtif7',['DMA_IFCR_CHTIF7',['../group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif1',['DMA_IFCR_CTCIF1',['../group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif2',['DMA_IFCR_CTCIF2',['../group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif3',['DMA_IFCR_CTCIF3',['../group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif4',['DMA_IFCR_CTCIF4',['../group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif5',['DMA_IFCR_CTCIF5',['../group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif6',['DMA_IFCR_CTCIF6',['../group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fctcif7',['DMA_IFCR_CTCIF7',['../group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif1',['DMA_IFCR_CTEIF1',['../group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif2',['DMA_IFCR_CTEIF2',['../group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif3',['DMA_IFCR_CTEIF3',['../group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif4',['DMA_IFCR_CTEIF4',['../group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif5',['DMA_IFCR_CTEIF5',['../group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif6',['DMA_IFCR_CTEIF6',['../group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933',1,'STM32L1xx.h']]],
  ['dma_5fifcr_5fcteif7',['DMA_IFCR_CTEIF7',['../group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif1',['DMA_ISR_GIF1',['../group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif2',['DMA_ISR_GIF2',['../group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif3',['DMA_ISR_GIF3',['../group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif4',['DMA_ISR_GIF4',['../group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif5',['DMA_ISR_GIF5',['../group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif6',['DMA_ISR_GIF6',['../group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fgif7',['DMA_ISR_GIF7',['../group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif1',['DMA_ISR_HTIF1',['../group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif2',['DMA_ISR_HTIF2',['../group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif3',['DMA_ISR_HTIF3',['../group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif4',['DMA_ISR_HTIF4',['../group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif5',['DMA_ISR_HTIF5',['../group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif6',['DMA_ISR_HTIF6',['../group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fhtif7',['DMA_ISR_HTIF7',['../group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif1',['DMA_ISR_TCIF1',['../group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif2',['DMA_ISR_TCIF2',['../group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif3',['DMA_ISR_TCIF3',['../group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif4',['DMA_ISR_TCIF4',['../group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif5',['DMA_ISR_TCIF5',['../group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif6',['DMA_ISR_TCIF6',['../group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058',1,'STM32L1xx.h']]],
  ['dma_5fisr_5ftcif7',['DMA_ISR_TCIF7',['../group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif1',['DMA_ISR_TEIF1',['../group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif2',['DMA_ISR_TEIF2',['../group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif3',['DMA_ISR_TEIF3',['../group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif4',['DMA_ISR_TEIF4',['../group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif5',['DMA_ISR_TEIF5',['../group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif6',['DMA_ISR_TEIF6',['../group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a',1,'STM32L1xx.h']]],
  ['dma_5fisr_5fteif7',['DMA_ISR_TEIF7',['../group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31',1,'STM32L1xx.h']]],
  ['dma_5ftypedef',['DMA_TypeDef',['../struct_d_m_a___type_def.html',1,'']]],
  ['dmar',['DMAR',['../struct_t_i_m___type_def.html#a4e0fbb52e6dd4bdabcb3f3b2f4bae40c',1,'TIM_TypeDef']]],
  ['dor1',['DOR1',['../struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3',1,'DAC_TypeDef']]],
  ['dor2',['DOR2',['../struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b',1,'DAC_TypeDef']]],
  ['doutr',['DOUTR',['../struct_a_e_s___type_def.html#a93e69a0e82607ec9480d0e395b236ead',1,'AES_TypeDef']]],
  ['dow',['dow',['../classc_hw_r_t_c_1_1_properties.html#a2465ec82ef75ece508919a692618d30b',1,'cHwRTC::Properties']]],
  ['down',['DOWN',['../classc_hw_port___terminal.html#a73834255741e794ac45fcbbb36b95605a40b665645eb825fae0ae4b21002aadc4',1,'cHwPort_Terminal']]],
  ['download_2ecpp',['Download.cpp',['../_download_8cpp.html',1,'']]],
  ['download_2eh',['Download.h',['../_download_8h.html',1,'']]],
  ['dr',['DR',['../struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9',1,'ADC_TypeDef::DR()'],['../struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef',1,'CRC_TypeDef::DR()'],['../struct_i2_c___type_def.html#a5c1551b886fbb8e801b9203f6d7dc7c5',1,'I2C_TypeDef::DR()'],['../struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96',1,'RTC_TypeDef::DR()'],['../struct_s_p_i___type_def.html#ae192c943732b6ab5e5611e860cc05544',1,'SPI_TypeDef::DR()'],['../struct_u_s_a_r_t___type_def.html#accee34aaec89aad4aeef512bba173ae5',1,'USART_TypeDef::DR()']]],
  ['drawbitmap',['drawBitmap',['../classc_dev_display_graphic.html#a028205166d5424b474233ec49c655d83',1,'cDevDisplayGraphic']]],
  ['drawcircle',['drawCircle',['../classc_dev_display_graphic.html#a1b0920112dd4a9594c32a29024e1f597',1,'cDevDisplayGraphic']]],
  ['drawframe',['drawFrame',['../classc_dev_display_graphic.html#a62f1f5c8071bee4bba91ac8be6ae8543',1,'cDevDisplayGraphic']]],
  ['drawline',['drawLine',['../classc_dev_display_graphic.html#a6d18ecd05b6f7c63a773a787865e9bcf',1,'cDevDisplayGraphic']]],
  ['drawpixel',['drawPixel',['../classc_dev_display_graphic.html#a1343a6d4e6d5d8df9d3c504370cd2c75',1,'cDevDisplayGraphic']]],
  ['drawrectangle',['drawRectangle',['../classc_dev_display_graphic.html#a53b343b8aaf2fcb66c8c1d67fb5a8218',1,'cDevDisplayGraphic']]],
  ['drawtext',['drawText',['../classc_dev_display_graphic.html#a11ae4b997dff065c67346589eb5bdbcb',1,'cDevDisplayGraphic::drawText(WORD x, WORD y, const char *str)'],['../classc_dev_display_graphic.html#a873eef90be4eac9f30cfd92449ff52e0',1,'cDevDisplayGraphic::drawText(WORD x, WORD y, BYTE minLen, const char *format,...)']]],
  ['dtimer',['DTIMER',['../struct_s_d_i_o___type_def.html#a5af1984c7c00890598ca74fc85449f9f',1,'SDIO_TypeDef']]],
  ['dumpstate',['DumpState',['../struct_dump_state.html',1,'']]],
  ['dyndata',['Dyndata',['../struct_dyndata.html',1,'']]]
];
