<HTML>
  <HEAD> <title>interconnect_ip_qor.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_qor.html</CENTER></H1>
<PRE>
RPT_INFO:Time Scale 1000

RPT_INFO:Time Units ps

 
****************************************
<A NAME="interconnect_ip_131"></A>Report : qor
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

</PRE><PRE>

</PRE><PRE>
<A NAME="interconnect_ip_265"></A>  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:       1527.60
  Critical Path Slack:        1472.40
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_716"></A>  Timing Path Group 'HCLK_hclk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:       5263.87
  Critical Path Slack:         550.55
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_1167"></A>  Timing Path Group 'PCLK_pclk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:       1851.05
  Critical Path Slack:           7.46
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_1614"></A>  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:       1851.97
  Critical Path Slack:           5.75
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_2062"></A>  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:        224.51
  Critical Path Slack:         375.49
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_2516"></A>  Timing Path Group 'i_i2c_ic_clk'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:       5807.58
  Critical Path Slack:           5.12
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_2971"></A>  Timing Path Group 'i_ssi_ssi_clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:       1926.38
  Critical Path Slack:        -107.74
  Critical Path Clk Period:  40000.00
  Total Negative Slack:      -2409.91
  No. of Violating Paths:       36.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        345
  Leaf Cell Count:              10492
  Buf/Inv Cell Count:            1272
  Buf Cell Count:                  37
  Inv Cell Count:                1235
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8809
  Sequential Cell Count:         1683
  Macro Count:                      0
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Area
  -----------------------------------
  Combinational Area:   395754.997932
  Noncombinational Area: 369840.946182
  Buf/Inv Area:          36172.105667
  Total Buffer Area:          1717.67
  Total Inverter Area:       34454.44
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            765595.944115
  Design Area:          765595.944115

</PRE><PRE>

</PRE><PRE>
  Design Rules
  -----------------------------------
  Total Number of Nets:         10778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Hostname: linuxlab001.seas.wustl.edu

</PRE><PRE>
  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.08
  Logic Optimization:                 14.98
  Mapping Optimization:               31.94
  -----------------------------------------
  Overall Compile Time:               76.96
  Overall Compile Wall Clock Time:    78.96

</PRE><PRE>
  --------------------------------------------------------------------

</PRE><PRE>
  Design  WNS: 107.74  TNS: 2409.91  Number of Violating Paths: 36

</PRE><PRE>

</PRE><PRE>
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

</PRE><PRE>
  --------------------------------------------------------------------

</PRE><PRE>

</PRE><PRE>
1
tot_cpu_time = 76.959961
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
