// Seed: 1335365983
module module_0 ();
  logic id_1;
  ;
  assign module_1._id_8 = 0;
  wire  id_2;
  logic id_3 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd91,
    parameter id_8 = 32'd77
) (
    input wand id_0,
    input wor id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6,
    input tri0 _id_7,
    input uwire _id_8,
    output uwire id_9,
    input supply1 id_10,
    output wire id_11,
    input wor id_12
    , id_16,
    input tri1 id_13,
    input tri1 id_14
);
  logic [id_7 : id_8] id_17;
  ;
  module_0 modCall_1 ();
endmodule
