Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan  7 10:25:37 2020
| Host         : TIC19-BOEGLIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nanoControleur_timing_summary_routed.rpt -pb nanoControleur_timing_summary_routed.pb -rpx nanoControleur_timing_summary_routed.rpx -warn_on_violation
| Design       : nanoControleur
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.143        0.000                      0                  463        0.118        0.000                      0                  463        3.750        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.143        0.000                      0                  463        0.118        0.000                      0                  463        3.750        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Status_Reg_Inst/CCR_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.828ns  (logic 3.844ns (39.112%)  route 5.984ns (60.888%))
  Logic Levels:           14  (CARRY4=4 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.752 f  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/O[2]
                         net (fo=1, routed)           0.287    13.039    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[9]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.302    13.341 f  nPr_inst/IR_Inst/Accu_reg[5]_i_3/O
                         net (fo=1, routed)           0.451    13.791    nPr_inst/IR_Inst/Accu_reg[5]_i_3_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    13.915 f  nPr_inst/IR_Inst/Accu_reg[5]_i_2/O
                         net (fo=2, routed)           0.791    14.706    nPr_inst/IR_Inst/Accu_reg[5]_i_2_n_0
    SLICE_X4Y95          LUT4 (Prop_lut4_I3_O)        0.124    14.830 f  nPr_inst/IR_Inst/CCR_reg[3]_i_15/O
                         net (fo=1, routed)           0.291    15.121    nPr_inst/IR_Inst/CCR_reg[3]_i_15_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I3_O)        0.124    15.245 r  nPr_inst/IR_Inst/CCR_reg[3]_i_6/O
                         net (fo=1, routed)           0.151    15.396    nPr_inst/IR_Inst/flag_Z0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.124    15.520 r  nPr_inst/IR_Inst/CCR_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    15.520    nPr_inst/Status_Reg_Inst/D[3]
    SLICE_X5Y95          FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.507    15.157    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[3]/C
                         clock pessimism              0.511    15.668    
                         clock uncertainty           -0.035    15.633    
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)        0.031    15.664    nPr_inst/Status_Reg_Inst/CCR_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -15.520    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 3.814ns (40.195%)  route 5.675ns (59.805%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.627    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.849 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.504    13.353    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[11]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.299    13.652 r  nPr_inst/IR_Inst/Accu_reg[7]_i_4/O
                         net (fo=1, routed)           0.282    13.934    nPr_inst/IR_Inst/Accu_reg[7]_i_4_n_0
    SLICE_X2Y97          LUT4 (Prop_lut4_I0_O)        0.124    14.058 r  nPr_inst/IR_Inst/Accu_reg[7]_i_3__0/O
                         net (fo=3, routed)           0.463    14.522    nPr_inst/IR_Inst/Accu_reg[7]_i_3__0_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124    14.646 r  nPr_inst/IR_Inst/CCR_reg[0]_i_2/O
                         net (fo=1, routed)           0.411    15.057    nPr_inst/IR_Inst/ZCNV[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I0_O)        0.124    15.181 r  nPr_inst/IR_Inst/CCR_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.181    nPr_inst/Status_Reg_Inst/D[0]
    SLICE_X7Y95          FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.507    15.157    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]/C
                         clock pessimism              0.511    15.668    
                         clock uncertainty           -0.035    15.633    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.031    15.664    nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.690ns (41.345%)  route 5.235ns (58.655%))
  Logic Levels:           13  (CARRY4=5 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.627    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.849 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.504    13.353    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[11]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.299    13.652 r  nPr_inst/IR_Inst/Accu_reg[7]_i_4/O
                         net (fo=1, routed)           0.282    13.934    nPr_inst/IR_Inst/Accu_reg[7]_i_4_n_0
    SLICE_X2Y97          LUT4 (Prop_lut4_I0_O)        0.124    14.058 r  nPr_inst/IR_Inst/Accu_reg[7]_i_3__0/O
                         net (fo=3, routed)           0.435    14.493    nPr_inst/IR_Inst/Accu_reg[7]_i_3__0_n_0
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.617 r  nPr_inst/IR_Inst/Accu_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    14.617    nPr_inst/AccuMSB_Reg_Inst/D[7]
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.509    15.159    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]/C
                         clock pessimism              0.498    15.657    
                         clock uncertainty           -0.035    15.622    
    SLICE_X1Y96          FDCE (Setup_fdce_C_D)        0.031    15.653    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.653    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.450ns (38.693%)  route 5.466ns (61.307%))
  Logic Levels:           11  (CARRY4=3 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.602 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/O[3]
                         net (fo=1, routed)           0.577    13.179    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[6]
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.306    13.485 r  nPr_inst/IR_Inst/Accu_reg[2]_i_3/O
                         net (fo=1, routed)           0.451    13.936    nPr_inst/IR_Inst/Accu_reg[2]_i_3_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.060 r  nPr_inst/IR_Inst/Accu_reg[2]_i_2/O
                         net (fo=2, routed)           0.425    14.485    nPr_inst/IR_Inst/Accu_reg[2]_i_2_n_0
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.609 r  nPr_inst/IR_Inst/Accu_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.609    nPr_inst/AccuMSB_Reg_Inst/D[2]
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.509    15.159    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[2]/C
                         clock pessimism              0.498    15.657    
                         clock uncertainty           -0.035    15.622    
    SLICE_X1Y96          FDCE (Setup_fdce_C_D)        0.029    15.651    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 3.576ns (40.402%)  route 5.275ns (59.598%))
  Logic Levels:           12  (CARRY4=4 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.735 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.495    13.230    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[7]
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.299    13.529 r  nPr_inst/IR_Inst/Accu_reg[3]_i_3/O
                         net (fo=1, routed)           0.464    13.994    nPr_inst/IR_Inst/Accu_reg[3]_i_3_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.118 r  nPr_inst/IR_Inst/Accu_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.301    14.419    nPr_inst/IR_Inst/Accu_reg[3]_i_2__0_n_0
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.543 r  nPr_inst/IR_Inst/Accu_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.543    nPr_inst/AccuMSB_Reg_Inst/D[3]
    SLICE_X5Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.507    15.157    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[3]/C
                         clock pessimism              0.511    15.668    
                         clock uncertainty           -0.035    15.633    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.031    15.664    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 3.674ns (41.475%)  route 5.184ns (58.525%))
  Logic Levels:           12  (CARRY4=4 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.826 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/O[3]
                         net (fo=1, routed)           0.425    13.252    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[10]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.306    13.558 r  nPr_inst/IR_Inst/Accu_reg[6]_i_3/O
                         net (fo=1, routed)           0.279    13.837    nPr_inst/IR_Inst/Accu_reg[6]_i_3_n_0
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124    13.961 r  nPr_inst/IR_Inst/Accu_reg[6]_i_2/O
                         net (fo=2, routed)           0.466    14.427    nPr_inst/IR_Inst/Accu_reg[6]_i_2_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.551 r  nPr_inst/IR_Inst/Accu_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.551    nPr_inst/AccuMSB_Reg_Inst/D[6]
    SLICE_X2Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.509    15.159    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[6]/C
                         clock pessimism              0.498    15.657    
                         clock uncertainty           -0.035    15.622    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.077    15.699    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.699    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 3.411ns (38.590%)  route 5.428ns (61.410%))
  Logic Levels:           11  (CARRY4=3 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.543 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.306    12.850    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[5]
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.302    13.152 r  nPr_inst/IR_Inst/Accu_reg[1]_i_3/O
                         net (fo=1, routed)           0.435    13.587    nPr_inst/IR_Inst/Accu_reg[1]_i_3_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124    13.711 r  nPr_inst/IR_Inst/Accu_reg[1]_i_2/O
                         net (fo=2, routed)           0.673    14.383    nPr_inst/IR_Inst/Accu_reg[1]_i_2_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.148    14.531 r  nPr_inst/IR_Inst/Accu_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.531    nPr_inst/AccuMSB_Reg_Inst/D[1]
    SLICE_X6Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.507    15.157    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X6Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]/C
                         clock pessimism              0.511    15.668    
                         clock uncertainty           -0.035    15.633    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.092    15.725    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.596ns (41.028%)  route 5.169ns (58.972%))
  Logic Levels:           12  (CARRY4=4 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.752 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/O[2]
                         net (fo=1, routed)           0.287    13.039    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[9]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.302    13.341 r  nPr_inst/IR_Inst/Accu_reg[5]_i_3/O
                         net (fo=1, routed)           0.451    13.791    nPr_inst/IR_Inst/Accu_reg[5]_i_3_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    13.915 r  nPr_inst/IR_Inst/Accu_reg[5]_i_2/O
                         net (fo=2, routed)           0.418    14.333    nPr_inst/IR_Inst/Accu_reg[5]_i_2_n_0
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.457 r  nPr_inst/IR_Inst/Accu_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.457    nPr_inst/AccuMSB_Reg_Inst/D[5]
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.509    15.159    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]/C
                         clock pessimism              0.498    15.657    
                         clock uncertainty           -0.035    15.622    
    SLICE_X1Y96          FDCE (Setup_fdce_C_D)        0.031    15.653    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.653    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 3.692ns (42.891%)  route 4.916ns (57.109%))
  Logic Levels:           12  (CARRY4=4 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.186    10.919    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[2]_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.326    11.245 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18/O
                         net (fo=1, routed)           0.761    12.006    nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_18_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.513 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.513    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.847 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_4/O[1]
                         net (fo=1, routed)           0.451    13.298    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[8]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.303    13.601 r  nPr_inst/IR_Inst/Accu_reg[4]_i_3/O
                         net (fo=1, routed)           0.280    13.881    nPr_inst/IR_Inst/Accu_reg[4]_i_3_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.005 r  nPr_inst/IR_Inst/Accu_reg[4]_i_2/O
                         net (fo=2, routed)           0.171    14.176    nPr_inst/IR_Inst/Accu_reg[4]_i_2_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.300 r  nPr_inst/IR_Inst/Accu_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.300    nPr_inst/AccuMSB_Reg_Inst/D[4]
    SLICE_X4Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.507    15.157    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[4]/C
                         clock pessimism              0.511    15.668    
                         clock uncertainty           -0.035    15.633    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031    15.664    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 3.202ns (38.965%)  route 5.016ns (61.035%))
  Logic Levels:           12  (CARRY4=3 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.622     5.692    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     6.148 r  nPr_inst/IR_Inst/IR_Reg_reg[9]/Q
                         net (fo=71, routed)          0.937     7.085    nPr_inst/IR_Inst/Q[9]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.152     7.237 r  nPr_inst/IR_Inst/Accu_reg[6]_i_14/O
                         net (fo=16, routed)          1.023     8.260    nPr_inst/Oper1_Reg_Inst/p_0_out[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17/O
                         net (fo=2, routed)           0.509     9.095    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_17_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.219 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0/O
                         net (fo=1, routed)           0.000     9.219    nPr_inst/Oper1_Reg_Inst/Accu_reg[6]_i_21__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.595    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[6]_i_11_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.814 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28/O[0]
                         net (fo=3, routed)           0.598    10.412    nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_28_n_7
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.321    10.733 r  nPr_inst/Oper1_Reg_Inst/Accu_reg[7]_i_31/O
                         net (fo=3, routed)           0.326    11.059    nPr_inst/IR_Inst/operande_o_reg[7]_5
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.326    11.385 r  nPr_inst/IR_Inst/Accu_reg[7]_i_38/O
                         net (fo=1, routed)           0.299    11.685    nPr_inst/IR_Inst/Accu_reg[7]_i_38_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.124    11.809 r  nPr_inst/IR_Inst/Accu_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    11.809    nPr_inst/Oper1_Reg_Inst/operande_o_reg[7]_1[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.036 r  nPr_inst/Oper1_Reg_Inst/Accu_reg_reg[7]_i_10/O[1]
                         net (fo=1, routed)           0.448    12.484    nPr_inst/IR_Inst/IR_Reg_reg[8]_0[4]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.303    12.787 r  nPr_inst/IR_Inst/Accu_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.288    13.075    nPr_inst/IR_Inst/Accu_reg[0]_i_3__0_n_0
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.124    13.199 r  nPr_inst/IR_Inst/Accu_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.587    13.786    nPr_inst/IR_Inst/Accu_reg[0]_i_2__0_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124    13.910 r  nPr_inst/IR_Inst/Accu_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.910    nPr_inst/AccuMSB_Reg_Inst/D[0]
    SLICE_X0Y95          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.509    15.159    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[0]/C
                         clock pessimism              0.498    15.657    
                         clock uncertainty           -0.035    15.622    
    SLICE_X0Y95          FDCE (Setup_fdce_C_D)        0.029    15.651    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nPr_inst/PC_stack_Inst/stack_reg_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/PC_stack_Inst/stack_reg_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.563     1.874    nPr_inst/PC_stack_Inst/clk_i_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  nPr_inst/PC_stack_Inst/stack_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  nPr_inst/PC_stack_Inst/stack_reg_reg[1][7]/Q
                         net (fo=2, routed)           0.066     2.081    nPr_inst/PC_Inst/stack_reg_reg[1][7][7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.126 r  nPr_inst/PC_Inst/stack_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     2.126    nPr_inst/PC_stack_Inst/PC_counter_reg[5][7]
    SLICE_X10Y90         FDCE                                         r  nPr_inst/PC_stack_Inst/stack_reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.832     2.490    nPr_inst/PC_stack_Inst/clk_i_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  nPr_inst/PC_stack_Inst/stack_reg_reg[0][7]/C
                         clock pessimism             -0.604     1.887    
    SLICE_X10Y90         FDCE (Hold_fdce_C_D)         0.121     2.008    nPr_inst/PC_stack_Inst/stack_reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.522%)  route 0.225ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.589     1.900    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     2.041 r  nPr_inst/IR_Inst/IR_Reg_reg[4]/Q
                         net (fo=18, routed)          0.225     2.266    RAM_inst/blocRAM_reg_0_31_0_0/A4
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_0_0/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.137    RAM_inst/blocRAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_1_1/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.522%)  route 0.225ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.589     1.900    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     2.041 r  nPr_inst/IR_Inst/IR_Reg_reg[4]/Q
                         net (fo=18, routed)          0.225     2.266    RAM_inst/blocRAM_reg_0_31_1_1/A4
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_1_1/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.137    RAM_inst/blocRAM_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_2_2/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.522%)  route 0.225ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.589     1.900    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     2.041 r  nPr_inst/IR_Inst/IR_Reg_reg[4]/Q
                         net (fo=18, routed)          0.225     2.266    RAM_inst/blocRAM_reg_0_31_2_2/A4
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_2_2/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_2_2/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.137    RAM_inst/blocRAM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.522%)  route 0.225ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.589     1.900    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     2.041 r  nPr_inst/IR_Inst/IR_Reg_reg[4]/Q
                         net (fo=18, routed)          0.225     2.266    RAM_inst/blocRAM_reg_0_31_3_3/A4
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_3_3/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.137    RAM_inst/blocRAM_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.296%)  route 0.340ns (70.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.587     1.898    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     2.039 r  nPr_inst/IR_Inst/IR_Reg_reg[0]/Q
                         net (fo=17, routed)          0.340     2.379    RAM_inst/blocRAM_reg_0_31_0_0/A0
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_0_0/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.247    RAM_inst/blocRAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.296%)  route 0.340ns (70.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.587     1.898    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     2.039 r  nPr_inst/IR_Inst/IR_Reg_reg[0]/Q
                         net (fo=17, routed)          0.340     2.379    RAM_inst/blocRAM_reg_0_31_1_1/A0
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_1_1/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.247    RAM_inst/blocRAM_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.296%)  route 0.340ns (70.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.587     1.898    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     2.039 r  nPr_inst/IR_Inst/IR_Reg_reg[0]/Q
                         net (fo=17, routed)          0.340     2.379    RAM_inst/blocRAM_reg_0_31_2_2/A0
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_2_2/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.247    RAM_inst/blocRAM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nPr_inst/IR_Inst/IR_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_inst/blocRAM_reg_0_31_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.296%)  route 0.340ns (70.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.587     1.898    nPr_inst/IR_Inst/clk_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  nPr_inst/IR_Inst/IR_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     2.039 r  nPr_inst/IR_Inst/IR_Reg_reg[0]/Q
                         net (fo=17, routed)          0.340     2.379    RAM_inst/blocRAM_reg_0_31_3_3/A0
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.859     2.517    RAM_inst/blocRAM_reg_0_31_3_3/WCLK
    SLICE_X2Y87          RAMS32                                       r  RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.581     1.937    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.247    RAM_inst/blocRAM_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.593     1.904    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     2.045 r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[5]/Q
                         net (fo=1, routed)           0.053     2.098    nPr_inst/IR_Inst/Accu_reg_int_reg[7]_0[5]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.045     2.143 r  nPr_inst/IR_Inst/Accu_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.143    nPr_inst/AccuMSB_Reg_Inst/D[5]
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.863     2.521    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]/C
                         clock pessimism             -0.605     1.917    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.092     2.009    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y93    Port_a_Out_inst/data_o_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y93    Port_a_Out_inst/data_o_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y93    Port_a_Out_inst/data_o_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y93    Port_a_Out_inst/data_o_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y87    Port_a_Out_inst/data_o_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y93    Port_a_Out_inst/data_o_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y85    Port_a_Out_inst/data_o_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y85    Port_a_Out_inst/data_o_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y86    Port_b_Out_inst/data_o_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y87    RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86    RAM_inst/blocRAM_reg_0_31_6_6/SP/CLK



