# Day 1

![alt text](../img/AXI_protocol.png)
AXI Interconnect component - IP ì‚¬ìš©


### AXI_Protocol
ğŸ“ AXI í”„ë¡œí† ì½œì€ **ë²„ìŠ¤(bus) ì‚¬ì–‘ì´ ì•„ë‹ˆë¼ ì ëŒ€ì (point-to-point)** ë”°ë¼ì„œ ì¸í„°í˜ì´ìŠ¤ ê°„ì˜ ì‹ í˜¸ì™€ íƒ€ì´ë°ë§Œì„ ê¸°ìˆ .

ëª¨ë“  ì—°ê²°ì€ ìƒí˜¸ì—°ê²°ì„ í†µí•´ 1:1ë¡œ ì—°ê²°

### AXI_Channel
![alt text](../img/AXI_Channel.png)

```
AW for signals on the Write Address channel
AR for signals on the Read Address channel
W for signals on the Write Data channel
R for signals on the Read Data channel
B for signals on the Write Response channel
```

