// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "dds_pll")
  (DATE "10/22/2022 09:24:50")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.415:1.415:1.415) (1.37:1.37:1.37))
        (PORT d[1] (2.885:2.885:2.885) (2.806:2.806:2.806))
        (PORT d[2] (2.855:2.855:2.855) (2.651:2.651:2.651))
        (PORT d[3] (3.284:3.284:3.284) (3.165:3.165:3.165))
        (PORT d[4] (2.495:2.495:2.495) (2.369:2.369:2.369))
        (PORT d[5] (1.626:1.626:1.626) (1.567:1.567:1.567))
        (PORT d[6] (2.013:2.013:2.013) (1.902:1.902:1.902))
        (PORT d[7] (2.453:2.453:2.453) (2.315:2.315:2.315))
        (PORT d[8] (3.142:3.142:3.142) (2.926:2.926:2.926))
        (PORT d[9] (2.444:2.444:2.444) (2.32:2.32:2.32))
        (PORT d[10] (1.702:1.702:1.702) (1.611:1.611:1.611))
        (PORT d[11] (1.657:1.657:1.657) (1.58:1.58:1.58))
        (PORT d[12] (2.85:2.85:2.85) (2.697:2.697:2.697))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
        (PORT d[0] (1.059:1.059:1.059) (0.916:0.916:0.916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.988:1.988:1.988) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.959:0.959:0.959) (0.985:0.985:0.985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.152:2.152:2.152) (2.144:2.144:2.144))
        (PORT d[1] (2.906:2.906:2.906) (2.795:2.795:2.795))
        (PORT d[2] (2.988:2.988:2.988) (2.843:2.843:2.843))
        (PORT d[3] (2.6:2.6:2.6) (2.537:2.537:2.537))
        (PORT d[4] (2.18:2.18:2.18) (2.122:2.122:2.122))
        (PORT d[5] (2.181:2.181:2.181) (2.105:2.105:2.105))
        (PORT d[6] (2.063:2.063:2.063) (1.984:1.984:1.984))
        (PORT d[7] (2.239:2.239:2.239) (2.14:2.14:2.14))
        (PORT d[8] (2.032:2.032:2.032) (1.967:1.967:1.967))
        (PORT d[9] (2.547:2.547:2.547) (2.434:2.434:2.434))
        (PORT d[10] (2.094:2.094:2.094) (2.005:2.005:2.005))
        (PORT d[11] (2.411:2.411:2.411) (2.306:2.306:2.306))
        (PORT d[12] (2.526:2.526:2.526) (2.409:2.409:2.409))
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
        (PORT d[0] (1.523:1.523:1.523) (1.38:1.38:1.38))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.995:1.995:1.995) (2.051:2.051:2.051))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.992:0.992:0.992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.167:2.167:2.167) (2.172:2.172:2.172))
        (PORT d[1] (2.916:2.916:2.916) (2.785:2.785:2.785))
        (PORT d[2] (2.579:2.579:2.579) (2.464:2.464:2.464))
        (PORT d[3] (2.611:2.611:2.611) (2.545:2.545:2.545))
        (PORT d[4] (2.517:2.517:2.517) (2.425:2.425:2.425))
        (PORT d[5] (2.562:2.562:2.562) (2.453:2.453:2.453))
        (PORT d[6] (2.798:2.798:2.798) (2.663:2.663:2.663))
        (PORT d[7] (2.556:2.556:2.556) (2.431:2.431:2.431))
        (PORT d[8] (2.412:2.412:2.412) (2.313:2.313:2.313))
        (PORT d[9] (2.508:2.508:2.508) (2.394:2.394:2.394))
        (PORT d[10] (2.487:2.487:2.487) (2.361:2.361:2.361))
        (PORT d[11] (2.404:2.404:2.404) (2.298:2.298:2.298))
        (PORT d[12] (2.447:2.447:2.447) (2.333:2.333:2.333))
        (PORT clk (2.038:2.038:2.038) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.038:2.038:2.038) (2.088:2.088:2.088))
        (PORT d[0] (1.851:1.851:1.851) (1.694:1.694:1.694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.039:2.039:2.039) (2.089:2.089:2.089))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.99:1.99:1.99) (2.041:2.041:2.041))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.982:0.982:0.982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.072:2.072:2.072) (1.848:1.848:1.848))
        (IOPATH i o (3.157:3.157:3.157) (3.105:3.105:3.105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.933:1.933:1.933) (1.784:1.784:1.784))
        (IOPATH i o (3.138:3.138:3.138) (3.115:3.115:3.115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.44:1.44:1.44) (1.302:1.302:1.302))
        (IOPATH i o (3.128:3.128:3.128) (3.105:3.105:3.105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.154:2.154:2.154) (1.956:1.956:1.956))
        (IOPATH i o (4.581:4.581:4.581) (4.629:4.629:4.629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.801:1.801:1.801) (1.639:1.639:1.639))
        (IOPATH i o (3.127:3.127:3.127) (3.075:3.075:3.075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.802:1.802:1.802) (1.647:1.647:1.647))
        (IOPATH i o (3.137:3.137:3.137) (3.085:3.085:3.085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.526:1.526:1.526) (1.417:1.417:1.417))
        (IOPATH i o (3.177:3.177:3.177) (3.125:3.125:3.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.461:1.461:1.461) (1.341:1.341:1.341))
        (IOPATH i o (3.137:3.137:3.137) (3.085:3.085:3.085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.766:0.766:0.766) (0.812:0.812:0.812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (1.327:1.327:1.327) (1.327:1.327:1.327))
        (PORT inclk[0] (2.336:2.336:2.336) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.34:2.34:2.34) (2.307:2.307:2.307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.601:0.601:0.601) (0.61:0.61:0.61))
        (PORT datab (0.332:0.332:0.332) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rstn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.776:0.776:0.776) (0.822:0.822:0.822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rstn\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.222:0.222:0.222) (0.208:0.208:0.208))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.409:0.409:0.409))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.332:0.332:0.332) (0.408:0.408:0.408))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.429:0.429:0.429))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[18\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.418:0.418:0.418))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[19\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[20\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[21\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[22\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.436:0.436:0.436))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[23\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[24\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[25\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[26\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.437:0.437:0.437))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[27\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[28\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[29\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[30\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT asdata (1.426:1.426:1.426) (1.405:1.405:1.405))
        (PORT clrn (1.67:1.67:1.67) (1.62:1.62:1.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.67:1.67:1.67) (1.62:1.62:1.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|fre_add\[31\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.449:0.449:0.449))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.481:0.481:0.481))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.232:1.232:1.232) (1.165:1.165:1.165))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.67:1.67:1.67) (1.62:1.62:1.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.298:0.298:0.298) (0.376:0.376:0.376))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.67:1.67:1.67) (1.62:1.62:1.62))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.386:0.386:0.386) (0.482:0.482:0.482))
        (PORT datad (0.327:0.327:0.327) (0.41:0.41:0.41))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.307:0.307:0.307) (0.392:0.392:0.392))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.533:0.533:0.533) (0.553:0.553:0.553))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.61:1.61:1.61) (1.651:1.651:1.651))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.384:0.384:0.384))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.294:0.294:0.294) (0.372:0.372:0.372))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.92:0.92:0.92) (0.907:0.907:0.907))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.967:0.967:0.967) (0.956:0.956:0.956))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.929:0.929:0.929) (0.911:0.911:0.911))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.89:0.89:0.89) (0.878:0.878:0.878))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.911:0.911:0.911) (0.903:0.903:0.903))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.365:0.365:0.365))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.885:0.885:0.885) (0.892:0.892:0.892))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.37:0.37:0.37))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.929:0.929:0.929) (0.924:0.924:0.924))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.367:0.367:0.367))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.952:0.952:0.952) (0.946:0.946:0.946))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.658:1.658:1.658))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.669:1.669:1.669) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.658:1.658:1.658))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.669:1.669:1.669) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.911:0.911:0.911) (0.898:0.898:0.898))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.295:0.295:0.295) (0.373:0.373:0.373))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.939:0.939:0.939) (0.936:0.936:0.936))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.658:1.658:1.658))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.669:1.669:1.669) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.368:0.368:0.368))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.658:1.658:1.658))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.669:1.669:1.669) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|fre_add\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.65:1.65:1.65))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_adder\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.933:0.933:0.933) (0.925:0.925:0.925))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_adder\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.658:1.658:1.658))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.669:1.669:1.669) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.296:0.296:0.296) (0.366:0.366:0.366))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.658:1.658:1.658))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.669:1.669:1.669) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.166:2.166:2.166) (2.171:2.171:2.171))
        (PORT d[1] (2.885:2.885:2.885) (2.772:2.772:2.772))
        (PORT d[2] (2.577:2.577:2.577) (2.466:2.466:2.466))
        (PORT d[3] (2.22:2.22:2.22) (2.182:2.182:2.182))
        (PORT d[4] (2.6:2.6:2.6) (2.508:2.508:2.508))
        (PORT d[5] (2.533:2.533:2.533) (2.43:2.43:2.43))
        (PORT d[6] (2.4:2.4:2.4) (2.303:2.303:2.303))
        (PORT d[7] (2.593:2.593:2.593) (2.469:2.469:2.469))
        (PORT d[8] (2.426:2.426:2.426) (2.334:2.334:2.334))
        (PORT d[9] (2.484:2.484:2.484) (2.37:2.37:2.37))
        (PORT d[10] (2.471:2.471:2.471) (2.356:2.356:2.356))
        (PORT d[11] (2.421:2.421:2.421) (2.313:2.313:2.313))
        (PORT d[12] (2.464:2.464:2.464) (2.348:2.348:2.348))
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
        (PORT d[0] (1.915:1.915:1.915) (1.748:1.748:1.748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.056:2.056:2.056) (2.109:2.109:2.109))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.007:2.007:2.007) (2.061:2.061:2.061))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (1.002:1.002:1.002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (1.003:1.003:1.003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (1.003:1.003:1.003))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (1.003:1.003:1.003))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode142w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (0.382:0.382:0.382) (0.477:0.477:0.477))
        (PORT datad (0.331:0.331:0.331) (0.415:0.415:0.415))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.166:2.166:2.166) (2.129:2.129:2.129))
        (PORT d[1] (2.102:2.102:2.102) (2.038:2.038:2.038))
        (PORT d[2] (1.847:1.847:1.847) (1.788:1.788:1.788))
        (PORT d[3] (1.826:1.826:1.826) (1.772:1.772:1.772))
        (PORT d[4] (2.115:2.115:2.115) (2.054:2.054:2.054))
        (PORT d[5] (2.459:2.459:2.459) (2.347:2.347:2.347))
        (PORT d[6] (1.608:1.608:1.608) (1.557:1.557:1.557))
        (PORT d[7] (1.705:1.705:1.705) (1.631:1.631:1.631))
        (PORT d[8] (1.694:1.694:1.694) (1.65:1.65:1.65))
        (PORT d[9] (2.189:2.189:2.189) (2.108:2.108:2.108))
        (PORT d[10] (2.054:2.054:2.054) (1.96:1.96:1.96))
        (PORT d[11] (2.109:2.109:2.109) (2.015:2.015:2.015))
        (PORT d[12] (2.117:2.117:2.117) (2.034:2.034:2.034))
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
        (PORT d[0] (1.973:1.973:1.973) (1.799:1.799:1.799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.995:1.995:1.995) (2.051:2.051:2.051))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.992:0.992:0.992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.33:0.33:0.33) (0.413:0.413:0.413))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.605:1.605:1.605) (1.646:1.646:1.646))
        (PORT asdata (1.676:1.676:1.676) (1.602:1.602:1.602))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT asdata (1.002:1.002:1.002) (1.016:1.016:1.016))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.659:1.659:1.659))
        (PORT asdata (0.76:0.76:0.76) (0.829:0.829:0.829))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.479:1.479:1.479) (1.351:1.351:1.351))
        (PORT datab (1.577:1.577:1.577) (1.464:1.464:1.464))
        (PORT datad (1.317:1.317:1.317) (1.298:1.298:1.298))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.383:0.383:0.383) (0.478:0.478:0.478))
        (PORT datad (0.331:0.331:0.331) (0.414:0.414:0.414))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.154:2.154:2.154) (2.121:2.121:2.121))
        (PORT d[1] (2.063:2.063:2.063) (1.998:1.998:1.998))
        (PORT d[2] (1.855:1.855:1.855) (1.797:1.797:1.797))
        (PORT d[3] (2.176:2.176:2.176) (2.07:2.07:2.07))
        (PORT d[4] (2.426:2.426:2.426) (2.323:2.323:2.323))
        (PORT d[5] (2.4:2.4:2.4) (2.29:2.29:2.29))
        (PORT d[6] (2.005:2.005:2.005) (1.927:1.927:1.927))
        (PORT d[7] (1.695:1.695:1.695) (1.624:1.624:1.624))
        (PORT d[8] (2.014:2.014:2.014) (1.943:1.943:1.943))
        (PORT d[9] (2.168:2.168:2.168) (2.092:2.092:2.092))
        (PORT d[10] (1.706:1.706:1.706) (1.629:1.629:1.629))
        (PORT d[11] (2.111:2.111:2.111) (2.018:2.018:2.018))
        (PORT d[12] (2.137:2.137:2.137) (2.056:2.056:2.056))
        (PORT clk (2.044:2.044:2.044) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.044:2.044:2.044) (2.098:2.098:2.098))
        (PORT d[0] (1.89:1.89:1.89) (1.723:1.723:1.723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.045:2.045:2.045) (2.099:2.099:2.099))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.996:1.996:1.996) (2.051:2.051:2.051))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.992:0.992:0.992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.993:0.993:0.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.993:0.993:0.993))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.993:0.993:0.993))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.959:1.959:1.959) (1.831:1.831:1.831))
        (PORT datab (0.278:0.278:0.278) (0.304:0.304:0.304))
        (PORT datac (1.964:1.964:1.964) (1.79:1.79:1.79))
        (PORT datad (1.313:1.313:1.313) (1.294:1.294:1.294))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.176:2.176:2.176) (2.161:2.161:2.161))
        (PORT d[1] (2.939:2.939:2.939) (2.826:2.826:2.826))
        (PORT d[2] (2.878:2.878:2.878) (2.729:2.729:2.729))
        (PORT d[3] (2.659:2.659:2.659) (2.592:2.592:2.592))
        (PORT d[4] (2.514:2.514:2.514) (2.43:2.43:2.43))
        (PORT d[5] (2.141:2.141:2.141) (2.067:2.067:2.067))
        (PORT d[6] (2.808:2.808:2.808) (2.676:2.676:2.676))
        (PORT d[7] (2.612:2.612:2.612) (2.478:2.478:2.478))
        (PORT d[8] (2.475:2.475:2.475) (2.38:2.38:2.38))
        (PORT d[9] (2.476:2.476:2.476) (2.364:2.364:2.364))
        (PORT d[10] (2.131:2.131:2.131) (2.041:2.041:2.041))
        (PORT d[11] (2.41:2.41:2.41) (2.305:2.305:2.305))
        (PORT d[12] (2.485:2.485:2.485) (2.371:2.371:2.371))
        (PORT clk (2.05:2.05:2.05) (2.102:2.102:2.102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.102:2.102:2.102))
        (PORT d[0] (1.888:1.888:1.888) (1.696:1.696:1.696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.051:2.051:2.051) (2.103:2.103:2.103))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.002:2.002:2.002) (2.055:2.055:2.055))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.973:0.973:0.973) (0.996:0.996:0.996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.997:0.997:0.997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.997:0.997:0.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.997:0.997:0.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode156w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.384:0.384:0.384) (0.48:0.48:0.48))
        (PORT datad (0.33:0.33:0.33) (0.413:0.413:0.413))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.807:1.807:1.807) (1.796:1.796:1.796))
        (PORT d[1] (2.156:2.156:2.156) (2.085:2.085:2.085))
        (PORT d[2] (1.415:1.415:1.415) (1.382:1.382:1.382))
        (PORT d[3] (1.4:1.4:1.4) (1.381:1.381:1.381))
        (PORT d[4] (1.322:1.322:1.322) (1.299:1.299:1.299))
        (PORT d[5] (1.629:1.629:1.629) (1.573:1.573:1.573))
        (PORT d[6] (1.289:1.289:1.289) (1.248:1.248:1.248))
        (PORT d[7] (1.755:1.755:1.755) (1.674:1.674:1.674))
        (PORT d[8] (1.293:1.293:1.293) (1.262:1.262:1.262))
        (PORT d[9] (1.759:1.759:1.759) (1.711:1.711:1.711))
        (PORT d[10] (2.105:2.105:2.105) (2.013:2.013:2.013))
        (PORT d[11] (1.69:1.69:1.69) (1.625:1.625:1.625))
        (PORT d[12] (1.736:1.736:1.736) (1.682:1.682:1.682))
        (PORT clk (2.045:2.045:2.045) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.045:2.045:2.045) (2.099:2.099:2.099))
        (PORT d[0] (1.478:1.478:1.478) (1.339:1.339:1.339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.046:2.046:2.046) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.052:2.052:2.052))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.993:0.993:0.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.994:0.994:0.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.994:0.994:0.994))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.994:0.994:0.994))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.76:1.76:1.76) (1.75:1.75:1.75))
        (PORT d[1] (2.253:2.253:2.253) (2.193:2.193:2.193))
        (PORT d[2] (2.152:2.152:2.152) (2.062:2.062:2.062))
        (PORT d[3] (1.791:1.791:1.791) (1.738:1.738:1.738))
        (PORT d[4] (2.573:2.573:2.573) (2.485:2.485:2.485))
        (PORT d[5] (1.732:1.732:1.732) (1.676:1.676:1.676))
        (PORT d[6] (2.02:2.02:2.02) (1.931:1.931:1.931))
        (PORT d[7] (1.733:1.733:1.733) (1.655:1.655:1.655))
        (PORT d[8] (1.705:1.705:1.705) (1.643:1.643:1.643))
        (PORT d[9] (1.723:1.723:1.723) (1.655:1.655:1.655))
        (PORT d[10] (2.115:2.115:2.115) (2.021:2.021:2.021))
        (PORT d[11] (2.502:2.502:2.502) (2.39:2.39:2.39))
        (PORT d[12] (1.698:1.698:1.698) (1.643:1.643:1.643))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
        (PORT d[0] (1.457:1.457:1.457) (1.324:1.324:1.324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.045:2.045:2.045) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.996:1.996:1.996) (2.052:2.052:2.052))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.994:0.994:0.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.994:0.994:0.994))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.994:0.994:0.994))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.406:1.406:1.406) (1.375:1.375:1.375))
        (PORT d[1] (2.891:2.891:2.891) (2.807:2.807:2.807))
        (PORT d[2] (2.457:2.457:2.457) (2.301:2.301:2.301))
        (PORT d[3] (3.276:3.276:3.276) (3.156:3.156:3.156))
        (PORT d[4] (2.477:2.477:2.477) (2.349:2.349:2.349))
        (PORT d[5] (2.016:2.016:2.016) (1.919:1.919:1.919))
        (PORT d[6] (2.026:2.026:2.026) (1.917:1.917:1.917))
        (PORT d[7] (2.059:2.059:2.059) (1.957:1.957:1.957))
        (PORT d[8] (3.095:3.095:3.095) (2.882:2.882:2.882))
        (PORT d[9] (2.496:2.496:2.496) (2.368:2.368:2.368))
        (PORT d[10] (3.127:3.127:3.127) (2.902:2.902:2.902))
        (PORT d[11] (1.671:1.671:1.671) (1.595:1.595:1.595))
        (PORT d[12] (2.844:2.844:2.844) (2.691:2.691:2.691))
        (PORT clk (2.032:2.032:2.032) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.09:2.09:2.09))
        (PORT d[0] (1.092:1.092:1.092) (0.96:0.96:0.96))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.033:2.033:2.033) (2.091:2.091:2.091))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (2.043:2.043:2.043))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.985:0.985:0.985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.985:0.985:0.985))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.985:0.985:0.985))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.636:0.636:0.636) (0.716:0.716:0.716))
        (PORT datab (1.376:1.376:1.376) (1.343:1.343:1.343))
        (PORT datac (1.626:1.626:1.626) (1.516:1.516:1.516))
        (PORT datad (1.436:1.436:1.436) (1.303:1.303:1.303))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.635:0.635:0.635) (0.715:0.715:0.715))
        (PORT datab (1.766:1.766:1.766) (1.704:1.704:1.704))
        (PORT datac (1.615:1.615:1.615) (1.474:1.474:1.474))
        (PORT datad (0.237:0.237:0.237) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.155:2.155:2.155) (2.121:2.121:2.121))
        (PORT d[1] (2.764:2.764:2.764) (2.642:2.642:2.642))
        (PORT d[2] (2.225:2.225:2.225) (2.138:2.138:2.138))
        (PORT d[3] (2.227:2.227:2.227) (2.115:2.115:2.115))
        (PORT d[4] (2.066:2.066:2.066) (1.995:1.995:1.995))
        (PORT d[5] (2.02:2.02:2.02) (1.938:1.938:1.938))
        (PORT d[6] (2.042:2.042:2.042) (1.964:1.964:1.964))
        (PORT d[7] (1.737:1.737:1.737) (1.663:1.663:1.663))
        (PORT d[8] (2.067:2.067:2.067) (1.993:1.993:1.993))
        (PORT d[9] (2.169:2.169:2.169) (2.093:2.093:2.093))
        (PORT d[10] (2.052:2.052:2.052) (1.942:1.942:1.942))
        (PORT d[11] (2.463:2.463:2.463) (2.349:2.349:2.349))
        (PORT d[12] (2.138:2.138:2.138) (2.057:2.057:2.057))
        (PORT clk (2.034:2.034:2.034) (2.081:2.081:2.081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.081:2.081:2.081))
        (PORT d[0] (1.905:1.905:1.905) (1.74:1.74:1.74))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.035:2.035:2.035) (2.082:2.082:2.082))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.034:2.034:2.034))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.975:0.975:0.975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.54:2.54:2.54) (2.518:2.518:2.518))
        (PORT d[1] (1.791:1.791:1.791) (1.758:1.758:1.758))
        (PORT d[2] (2.994:2.994:2.994) (2.85:2.85:2.85))
        (PORT d[3] (2.141:2.141:2.141) (2.061:2.061:2.061))
        (PORT d[4] (2.135:2.135:2.135) (2.077:2.077:2.077))
        (PORT d[5] (2.159:2.159:2.159) (2.08:2.08:2.08))
        (PORT d[6] (2.437:2.437:2.437) (2.329:2.329:2.329))
        (PORT d[7] (2.159:2.159:2.159) (2.06:2.06:2.06))
        (PORT d[8] (2.415:2.415:2.415) (2.326:2.326:2.326))
        (PORT d[9] (1.781:1.781:1.781) (1.723:1.723:1.723))
        (PORT d[10] (2.078:2.078:2.078) (1.988:1.988:1.988))
        (PORT d[11] (1.707:1.707:1.707) (1.656:1.656:1.656))
        (PORT d[12] (1.786:1.786:1.786) (1.731:1.731:1.731))
        (PORT clk (2.045:2.045:2.045) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.045:2.045:2.045) (2.101:2.101:2.101))
        (PORT d[0] (1.882:1.882:1.882) (1.724:1.724:1.724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.046:2.046:2.046) (2.102:2.102:2.102))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.054:2.054:2.054))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.995:0.995:0.995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.996:0.996:0.996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.237:2.237:2.237) (2.229:2.229:2.229))
        (PORT d[1] (2.259:2.259:2.259) (2.195:2.195:2.195))
        (PORT d[2] (2.19:2.19:2.19) (2.11:2.11:2.11))
        (PORT d[3] (1.826:1.826:1.826) (1.781:1.781:1.781))
        (PORT d[4] (2.532:2.532:2.532) (2.432:2.432:2.432))
        (PORT d[5] (2.101:2.101:2.101) (2.028:2.028:2.028))
        (PORT d[6] (2.453:2.453:2.453) (2.347:2.347:2.347))
        (PORT d[7] (2.184:2.184:2.184) (2.081:2.081:2.081))
        (PORT d[8] (2.454:2.454:2.454) (2.364:2.364:2.364))
        (PORT d[9] (1.728:1.728:1.728) (1.672:1.672:1.672))
        (PORT d[10] (1.725:1.725:1.725) (1.655:1.655:1.655))
        (PORT d[11] (2.067:2.067:2.067) (1.989:1.989:1.989))
        (PORT d[12] (2.107:2.107:2.107) (2.021:2.021:2.021))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
        (PORT d[0] (1.502:1.502:1.502) (1.364:1.364:1.364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.102:2.102:2.102))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.054:2.054:2.054))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.995:0.995:0.995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.996:0.996:0.996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.85:1.85:1.85) (1.782:1.782:1.782))
        (PORT datab (1.379:1.379:1.379) (1.346:1.346:1.346))
        (PORT datac (1.578:1.578:1.578) (1.448:1.448:1.448))
        (PORT datad (0.589:0.589:0.589) (0.655:0.655:0.655))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.073:2.073:2.073) (1.924:1.924:1.924))
        (PORT datab (1.605:1.605:1.605) (1.494:1.494:1.494))
        (PORT datac (0.237:0.237:0.237) (0.264:0.264:0.264))
        (PORT datad (1.314:1.314:1.314) (1.295:1.295:1.295))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.162:2.162:2.162) (2.164:2.164:2.164))
        (PORT d[1] (2.534:2.534:2.534) (2.441:2.441:2.441))
        (PORT d[2] (2.921:2.921:2.921) (2.785:2.785:2.785))
        (PORT d[3] (2.485:2.485:2.485) (2.419:2.419:2.419))
        (PORT d[4] (2.575:2.575:2.575) (2.487:2.487:2.487))
        (PORT d[5] (2.579:2.579:2.579) (2.473:2.473:2.473))
        (PORT d[6] (2.446:2.446:2.446) (2.341:2.341:2.341))
        (PORT d[7] (2.635:2.635:2.635) (2.506:2.506:2.506))
        (PORT d[8] (2.829:2.829:2.829) (2.704:2.704:2.704))
        (PORT d[9] (2.1:2.1:2.1) (2.007:2.007:2.007))
        (PORT d[10] (2.47:2.47:2.47) (2.354:2.354:2.354))
        (PORT d[11] (2.044:2.044:2.044) (1.959:1.959:1.959))
        (PORT d[12] (2.097:2.097:2.097) (2.001:2.001:2.001))
        (PORT clk (2.057:2.057:2.057) (2.11:2.11:2.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.057:2.057:2.057) (2.11:2.11:2.11))
        (PORT d[0] (1.86:1.86:1.86) (1.687:1.687:1.687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.058:2.058:2.058) (2.111:2.111:2.111))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.009:2.009:2.009) (2.063:2.063:2.063))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.98:0.98:0.98) (1.004:1.004:1.004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (1.005:1.005:1.005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (1.005:1.005:1.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (1.005:1.005:1.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.134:2.134:2.134) (2.053:2.053:2.053))
        (PORT d[1] (2.355:2.355:2.355) (2.224:2.224:2.224))
        (PORT d[2] (2.408:2.408:2.408) (2.276:2.276:2.276))
        (PORT d[3] (2.671:2.671:2.671) (2.525:2.525:2.525))
        (PORT d[4] (2.165:2.165:2.165) (2.077:2.077:2.077))
        (PORT d[5] (2.724:2.724:2.724) (2.579:2.579:2.579))
        (PORT d[6] (3.37:3.37:3.37) (3.124:3.124:3.124))
        (PORT d[7] (2.877:2.877:2.877) (2.698:2.698:2.698))
        (PORT d[8] (3.068:3.068:3.068) (2.865:2.865:2.865))
        (PORT d[9] (2.393:2.393:2.393) (2.261:2.261:2.261))
        (PORT d[10] (3.479:3.479:3.479) (3.245:3.245:3.245))
        (PORT d[11] (1.994:1.994:1.994) (1.928:1.928:1.928))
        (PORT d[12] (2.371:2.371:2.371) (2.243:2.243:2.243))
        (PORT clk (2.038:2.038:2.038) (2.093:2.093:2.093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.038:2.038:2.038) (2.093:2.093:2.093))
        (PORT d[0] (1.391:1.391:1.391) (1.241:1.241:1.241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.039:2.039:2.039) (2.094:2.094:2.094))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.99:1.99:1.99) (2.046:2.046:2.046))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.988:0.988:0.988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.988:0.988:0.988))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.988:0.988:0.988))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.634:0.634:0.634) (0.713:0.713:0.713))
        (PORT datab (1.377:1.377:1.377) (1.344:1.344:1.344))
        (PORT datac (2.387:2.387:2.387) (2.204:2.204:2.204))
        (PORT datad (2.117:2.117:2.117) (1.94:1.94:1.94))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.427:1.427:1.427) (1.378:1.378:1.378))
        (PORT d[1] (2.085:2.085:2.085) (1.971:1.971:1.971))
        (PORT d[2] (2.42:2.42:2.42) (2.271:2.271:2.271))
        (PORT d[3] (3.785:3.785:3.785) (3.633:3.633:3.633))
        (PORT d[4] (1.679:1.679:1.679) (1.564:1.564:1.564))
        (PORT d[5] (2.147:2.147:2.147) (2.047:2.047:2.047))
        (PORT d[6] (1.699:1.699:1.699) (1.614:1.614:1.614))
        (PORT d[7] (2.481:2.481:2.481) (2.354:2.354:2.354))
        (PORT d[8] (1.923:1.923:1.923) (1.821:1.821:1.821))
        (PORT d[9] (2.104:2.104:2.104) (2.006:2.006:2.006))
        (PORT d[10] (1.602:1.602:1.602) (1.524:1.524:1.524))
        (PORT d[11] (1.761:1.761:1.761) (1.682:1.682:1.682))
        (PORT d[12] (2.409:2.409:2.409) (2.286:2.286:2.286))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
        (PORT d[0] (1.202:1.202:1.202) (1.057:1.057:1.057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.025:2.025:2.025) (2.083:2.083:2.083))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.976:1.976:1.976) (2.035:2.035:2.035))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.562:2.562:2.562) (2.529:2.529:2.529))
        (PORT d[1] (2.273:2.273:2.273) (2.212:2.212:2.212))
        (PORT d[2] (2.179:2.179:2.179) (2.092:2.092:2.092))
        (PORT d[3] (1.761:1.761:1.761) (1.718:1.718:1.718))
        (PORT d[4] (2.564:2.564:2.564) (2.474:2.474:2.474))
        (PORT d[5] (1.762:1.762:1.762) (1.71:1.71:1.71))
        (PORT d[6] (2.458:2.458:2.458) (2.353:2.353:2.353))
        (PORT d[7] (1.815:1.815:1.815) (1.737:1.737:1.737))
        (PORT d[8] (2.495:2.495:2.495) (2.402:2.402:2.402))
        (PORT d[9] (1.287:1.287:1.287) (1.248:1.248:1.248))
        (PORT d[10] (1.687:1.687:1.687) (1.619:1.619:1.619))
        (PORT d[11] (2.122:2.122:2.122) (2.041:2.041:2.041))
        (PORT d[12] (1.288:1.288:1.288) (1.252:1.252:1.252))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
        (PORT d[0] (1.124:1.124:1.124) (1.009:1.009:1.009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.102:2.102:2.102))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.054:2.054:2.054))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.995:0.995:0.995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.996:0.996:0.996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.278:0.278:0.278) (0.31:0.31:0.31))
        (PORT datab (1.454:1.454:1.454) (1.323:1.323:1.323))
        (PORT datac (1.355:1.355:1.355) (1.268:1.268:1.268))
        (PORT datad (0.589:0.589:0.589) (0.655:0.655:0.655))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.161:2.161:2.161) (2.068:2.068:2.068))
        (PORT d[1] (2.448:2.448:2.448) (2.392:2.392:2.392))
        (PORT d[2] (2.831:2.831:2.831) (2.655:2.655:2.655))
        (PORT d[3] (2.505:2.505:2.505) (2.435:2.435:2.435))
        (PORT d[4] (2.52:2.52:2.52) (2.388:2.388:2.388))
        (PORT d[5] (2.354:2.354:2.354) (2.238:2.238:2.238))
        (PORT d[6] (2.702:2.702:2.702) (2.548:2.548:2.548))
        (PORT d[7] (2.491:2.491:2.491) (2.35:2.35:2.35))
        (PORT d[8] (3.067:3.067:3.067) (2.864:2.864:2.864))
        (PORT d[9] (2.107:2.107:2.107) (2.001:2.001:2.001))
        (PORT d[10] (2.818:2.818:2.818) (2.637:2.637:2.637))
        (PORT d[11] (2.068:2.068:2.068) (1.988:1.988:1.988))
        (PORT d[12] (2.422:2.422:2.422) (2.295:2.295:2.295))
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
        (PORT d[0] (1.421:1.421:1.421) (1.27:1.27:1.27))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.038:2.038:2.038) (2.093:2.093:2.093))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.989:1.989:1.989) (2.045:2.045:2.045))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.987:0.987:0.987))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.987:0.987:0.987))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.802:1.802:1.802) (1.73:1.73:1.73))
        (PORT d[1] (1.972:1.972:1.972) (1.871:1.871:1.871))
        (PORT d[2] (1.6:1.6:1.6) (1.524:1.524:1.524))
        (PORT d[3] (1.849:1.849:1.849) (1.73:1.73:1.73))
        (PORT d[4] (1.66:1.66:1.66) (1.579:1.579:1.579))
        (PORT d[5] (1.582:1.582:1.582) (1.512:1.512:1.512))
        (PORT d[6] (1.72:1.72:1.72) (1.64:1.64:1.64))
        (PORT d[7] (1.703:1.703:1.703) (1.613:1.613:1.613))
        (PORT d[8] (1.949:1.949:1.949) (1.844:1.844:1.844))
        (PORT d[9] (1.98:1.98:1.98) (1.884:1.884:1.884))
        (PORT d[10] (1.661:1.661:1.661) (1.575:1.575:1.575))
        (PORT d[11] (2.467:2.467:2.467) (2.311:2.311:2.311))
        (PORT d[12] (2.092:2.092:2.092) (1.984:1.984:1.984))
        (PORT clk (2.026:2.026:2.026) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.026:2.026:2.026) (2.082:2.082:2.082))
        (PORT d[0] (1.458:1.458:1.458) (1.326:1.326:1.326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.027:2.027:2.027) (2.083:2.083:2.083))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.978:1.978:1.978) (2.035:2.035:2.035))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.755:1.755:1.755) (1.701:1.701:1.701))
        (PORT d[1] (2.473:2.473:2.473) (2.42:2.42:2.42))
        (PORT d[2] (2.869:2.869:2.869) (2.676:2.676:2.676))
        (PORT d[3] (2.898:2.898:2.898) (2.806:2.806:2.806))
        (PORT d[4] (1.751:1.751:1.751) (1.688:1.688:1.688))
        (PORT d[5] (2.045:2.045:2.045) (1.953:1.953:1.953))
        (PORT d[6] (2.022:2.022:2.022) (1.913:1.913:1.913))
        (PORT d[7] (2.091:2.091:2.091) (1.979:1.979:1.979))
        (PORT d[8] (2.68:2.68:2.68) (2.499:2.499:2.499))
        (PORT d[9] (2.5:2.5:2.5) (2.36:2.36:2.36))
        (PORT d[10] (2.431:2.431:2.431) (2.28:2.28:2.28))
        (PORT d[11] (1.719:1.719:1.719) (1.64:1.64:1.64))
        (PORT d[12] (2.443:2.443:2.443) (2.319:2.319:2.319))
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
        (PORT d[0] (1.099:1.099:1.099) (0.968:0.968:0.968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.089:2.089:2.089))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.983:1.983:1.983) (2.041:2.041:2.041))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.982:0.982:0.982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.011:1.011:1.011) (0.999:0.999:0.999))
        (PORT d[1] (2.139:2.139:2.139) (2.005:2.005:2.005))
        (PORT d[2] (2.512:2.512:2.512) (2.359:2.359:2.359))
        (PORT d[3] (3.257:3.257:3.257) (3.147:3.147:3.147))
        (PORT d[4] (2.506:2.506:2.506) (2.381:2.381:2.381))
        (PORT d[5] (2.138:2.138:2.138) (2.037:2.037:2.037))
        (PORT d[6] (1.72:1.72:1.72) (1.64:1.64:1.64))
        (PORT d[7] (2.52:2.52:2.52) (2.392:2.392:2.392))
        (PORT d[8] (1.964:1.964:1.964) (1.864:1.864:1.864))
        (PORT d[9] (2.08:2.08:2.08) (1.984:1.984:1.984))
        (PORT d[10] (1.617:1.617:1.617) (1.54:1.54:1.54))
        (PORT d[11] (1.738:1.738:1.738) (1.658:1.658:1.658))
        (PORT d[12] (2.369:2.369:2.369) (2.249:2.249:2.249))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
        (PORT d[0] (1.155:1.155:1.155) (1.01:1.01:1.01))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.025:2.025:2.025) (2.083:2.083:2.083))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.976:1.976:1.976) (2.035:2.035:2.035))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.639:0.639:0.639) (0.719:0.719:0.719))
        (PORT datab (1.374:1.374:1.374) (1.341:1.341:1.341))
        (PORT datac (1.904:1.904:1.904) (1.718:1.718:1.718))
        (PORT datad (1.051:1.051:1.051) (0.936:0.936:0.936))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.794:1.794:1.794) (1.656:1.656:1.656))
        (PORT datab (1.375:1.375:1.375) (1.341:1.341:1.341))
        (PORT datac (1.822:1.822:1.822) (1.646:1.646:1.646))
        (PORT datad (0.236:0.236:0.236) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.48:1.48:1.48) (1.434:1.434:1.434))
        (PORT d[1] (2.36:2.36:2.36) (2.228:2.228:2.228))
        (PORT d[2] (1.996:1.996:1.996) (1.883:1.883:1.883))
        (PORT d[3] (3.698:3.698:3.698) (3.563:3.563:3.563))
        (PORT d[4] (1.686:1.686:1.686) (1.602:1.602:1.602))
        (PORT d[5] (2.569:2.569:2.569) (2.439:2.439:2.439))
        (PORT d[6] (1.713:1.713:1.713) (1.632:1.632:1.632))
        (PORT d[7] (1.686:1.686:1.686) (1.597:1.597:1.597))
        (PORT d[8] (1.942:1.942:1.942) (1.834:1.834:1.834))
        (PORT d[9] (2.362:2.362:2.362) (2.239:2.239:2.239))
        (PORT d[10] (1.685:1.685:1.685) (1.598:1.598:1.598))
        (PORT d[11] (2.397:2.397:2.397) (2.246:2.246:2.246))
        (PORT d[12] (1.965:1.965:1.965) (1.871:1.871:1.871))
        (PORT clk (2.025:2.025:2.025) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.025:2.025:2.025) (2.082:2.082:2.082))
        (PORT d[0] (1.39:1.39:1.39) (1.232:1.232:1.232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.026:2.026:2.026) (2.083:2.083:2.083))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.977:1.977:1.977) (2.035:2.035:2.035))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.456:1.456:1.456) (1.41:1.41:1.41))
        (PORT d[1] (2.864:2.864:2.864) (2.783:2.783:2.783))
        (PORT d[2] (2.12:2.12:2.12) (1.997:1.997:1.997))
        (PORT d[3] (2.865:2.865:2.865) (2.775:2.775:2.775))
        (PORT d[4] (2.087:2.087:2.087) (1.974:1.974:1.974))
        (PORT d[5] (2.376:2.376:2.376) (2.245:2.245:2.245))
        (PORT d[6] (2.085:2.085:2.085) (1.971:1.971:1.971))
        (PORT d[7] (2.432:2.432:2.432) (2.302:2.302:2.302))
        (PORT d[8] (3.081:3.081:3.081) (2.867:2.867:2.867))
        (PORT d[9] (2.46:2.46:2.46) (2.325:2.325:2.325))
        (PORT d[10] (3.492:3.492:3.492) (3.26:3.26:3.26))
        (PORT d[11] (1.677:1.677:1.677) (1.602:1.602:1.602))
        (PORT d[12] (2.83:2.83:2.83) (2.676:2.676:2.676))
        (PORT clk (2.031:2.031:2.031) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.09:2.09:2.09))
        (PORT d[0] (1.297:1.297:1.297) (1.122:1.122:1.122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.091:2.091:2.091))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.983:1.983:1.983) (2.043:2.043:2.043))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.985:0.985:0.985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.985:0.985:0.985))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.985:0.985:0.985))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.177:2.177:2.177) (2.094:2.094:2.094))
        (PORT d[1] (2.357:2.357:2.357) (2.25:2.25:2.25))
        (PORT d[2] (2.842:2.842:2.842) (2.656:2.656:2.656))
        (PORT d[3] (2.788:2.788:2.788) (2.692:2.692:2.692))
        (PORT d[4] (2.864:2.864:2.864) (2.699:2.699:2.699))
        (PORT d[5] (2.741:2.741:2.741) (2.597:2.597:2.597))
        (PORT d[6] (3.427:3.427:3.427) (3.178:3.178:3.178))
        (PORT d[7] (2.855:2.855:2.855) (2.682:2.682:2.682))
        (PORT d[8] (3.417:3.417:3.417) (3.18:3.18:3.18))
        (PORT d[9] (2.371:2.371:2.371) (2.237:2.237:2.237))
        (PORT d[10] (3.496:3.496:3.496) (3.261:3.261:3.261))
        (PORT d[11] (2.057:2.057:2.057) (1.981:1.981:1.981))
        (PORT d[12] (2.352:2.352:2.352) (2.223:2.223:2.223))
        (PORT clk (2.023:2.023:2.023) (2.077:2.077:2.077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.023:2.023:2.023) (2.077:2.077:2.077))
        (PORT d[0] (1.851:1.851:1.851) (1.657:1.657:1.657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.024:2.024:2.024) (2.078:2.078:2.078))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.975:1.975:1.975) (2.03:2.03:2.03))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.971:0.971:0.971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.972:0.972:0.972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.972:0.972:0.972))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.972:0.972:0.972))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.213:2.213:2.213) (2.176:2.176:2.176))
        (PORT d[1] (1.736:1.736:1.736) (1.699:1.699:1.699))
        (PORT d[2] (2.26:2.26:2.26) (2.17:2.17:2.17))
        (PORT d[3] (1.737:1.737:1.737) (1.686:1.686:1.686))
        (PORT d[4] (2.494:2.494:2.494) (2.391:2.391:2.391))
        (PORT d[5] (2.413:2.413:2.413) (2.304:2.304:2.304))
        (PORT d[6] (2.032:2.032:2.032) (1.95:1.95:1.95))
        (PORT d[7] (1.729:1.729:1.729) (1.655:1.655:1.655))
        (PORT d[8] (1.636:1.636:1.636) (1.593:1.593:1.593))
        (PORT d[9] (2.162:2.162:2.162) (2.085:2.085:2.085))
        (PORT d[10] (1.711:1.711:1.711) (1.639:1.639:1.639))
        (PORT d[11] (2.162:2.162:2.162) (2.067:2.067:2.067))
        (PORT d[12] (2.099:2.099:2.099) (2.019:2.019:2.019))
        (PORT clk (2.042:2.042:2.042) (2.096:2.096:2.096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.042:2.042:2.042) (2.096:2.096:2.096))
        (PORT d[0] (2.024:2.024:2.024) (1.842:1.842:1.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.994:1.994:1.994) (2.049:2.049:2.049))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.965:0.965:0.965) (0.99:0.99:0.99))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.991:0.991:0.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.632:0.632:0.632) (0.71:0.71:0.71))
        (PORT datab (1.379:1.379:1.379) (1.347:1.347:1.347))
        (PORT datac (1.807:1.807:1.807) (1.68:1.68:1.68))
        (PORT datad (1.741:1.741:1.741) (1.624:1.624:1.624))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.637:0.637:0.637) (0.717:0.717:0.717))
        (PORT datab (1.477:1.477:1.477) (1.339:1.339:1.339))
        (PORT datac (1.442:1.442:1.442) (1.301:1.301:1.301))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.196:2.196:2.196) (2.19:2.19:2.19))
        (PORT d[1] (2.125:2.125:2.125) (2.059:2.059:2.059))
        (PORT d[2] (2.183:2.183:2.183) (2.093:2.093:2.093))
        (PORT d[3] (2.601:2.601:2.601) (2.538:2.538:2.538))
        (PORT d[4] (2.192:2.192:2.192) (2.127:2.127:2.127))
        (PORT d[5] (2.133:2.133:2.133) (2.058:2.058:2.058))
        (PORT d[6] (2.017:2.017:2.017) (1.945:1.945:1.945))
        (PORT d[7] (2.198:2.198:2.198) (2.1:2.1:2.1))
        (PORT d[8] (2.062:2.062:2.062) (1.996:1.996:1.996))
        (PORT d[9] (1.787:1.787:1.787) (1.729:1.729:1.729))
        (PORT d[10] (2.092:2.092:2.092) (2.003:2.003:2.003))
        (PORT d[11] (1.741:1.741:1.741) (1.682:1.682:1.682))
        (PORT d[12] (1.762:1.762:1.762) (1.7:1.7:1.7))
        (PORT clk (2.044:2.044:2.044) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.044:2.044:2.044) (2.101:2.101:2.101))
        (PORT d[0] (1.463:1.463:1.463) (1.339:1.339:1.339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.045:2.045:2.045) (2.102:2.102:2.102))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.996:1.996:1.996) (2.054:2.054:2.054))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.995:0.995:0.995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.996:0.996:0.996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.996:0.996:0.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.414:1.414:1.414) (1.371:1.371:1.371))
        (PORT d[1] (1.708:1.708:1.708) (1.622:1.622:1.622))
        (PORT d[2] (1.999:1.999:1.999) (1.89:1.89:1.89))
        (PORT d[3] (3.667:3.667:3.667) (3.532:3.532:3.532))
        (PORT d[4] (1.638:1.638:1.638) (1.554:1.554:1.554))
        (PORT d[5] (2.555:2.555:2.555) (2.422:2.422:2.422))
        (PORT d[6] (1.659:1.659:1.659) (1.58:1.58:1.58))
        (PORT d[7] (1.712:1.712:1.712) (1.619:1.619:1.619))
        (PORT d[8] (1.925:1.925:1.925) (1.817:1.817:1.817))
        (PORT d[9] (1.589:1.589:1.589) (1.524:1.524:1.524))
        (PORT d[10] (1.641:1.641:1.641) (1.553:1.553:1.553))
        (PORT d[11] (1.761:1.761:1.761) (1.683:1.683:1.683))
        (PORT d[12] (2.456:2.456:2.456) (2.329:2.329:2.329))
        (PORT clk (2.012:2.012:2.012) (2.064:2.064:2.064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.012:2.012:2.012) (2.064:2.064:2.064))
        (PORT d[0] (1.176:1.176:1.176) (1.034:1.034:1.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.013:2.013:2.013) (2.065:2.065:2.065))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.964:1.964:1.964) (2.017:2.017:2.017))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.935:0.935:0.935) (0.958:0.958:0.958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.936:0.936:0.936) (0.959:0.959:0.959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.936:0.936:0.936) (0.959:0.959:0.959))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.936:0.936:0.936) (0.959:0.959:0.959))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.37:2.37:2.37) (2.167:2.167:2.167))
        (PORT datab (1.274:1.274:1.274) (1.218:1.218:1.218))
        (PORT datac (0.317:0.317:0.317) (0.394:0.394:0.394))
        (PORT datad (1.163:1.163:1.163) (1.053:1.053:1.053))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.403:1.403:1.403) (1.356:1.356:1.356))
        (PORT d[1] (2.902:2.902:2.902) (2.805:2.805:2.805))
        (PORT d[2] (2.842:2.842:2.842) (2.653:2.653:2.653))
        (PORT d[3] (3.315:3.315:3.315) (3.196:3.196:3.196))
        (PORT d[4] (2.502:2.502:2.502) (2.377:2.377:2.377))
        (PORT d[5] (2.153:2.153:2.153) (2.052:2.052:2.052))
        (PORT d[6] (2.07:2.07:2.07) (1.959:1.959:1.959))
        (PORT d[7] (2.453:2.453:2.453) (2.315:2.315:2.315))
        (PORT d[8] (3.102:3.102:3.102) (2.89:2.89:2.89))
        (PORT d[9] (2.044:2.044:2.044) (1.95:1.95:1.95))
        (PORT d[10] (2.085:2.085:2.085) (1.958:1.958:1.958))
        (PORT d[11] (1.308:1.308:1.308) (1.255:1.255:1.255))
        (PORT d[12] (2.85:2.85:2.85) (2.698:2.698:2.698))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
        (PORT d[0] (0.717:0.717:0.717) (0.609:0.609:0.609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.988:1.988:1.988) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.959:0.959:0.959) (0.985:0.985:0.985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.947:1.947:1.947) (1.774:1.774:1.774))
        (PORT datab (0.275:0.275:0.275) (0.299:0.299:0.299))
        (PORT datad (0.776:0.776:0.776) (0.693:0.693:0.693))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.655:1.655:1.655) (1.633:1.633:1.633))
        (PORT d[1] (2.253:2.253:2.253) (2.193:2.193:2.193))
        (PORT d[2] (2.106:2.106:2.106) (2.027:2.027:2.027))
        (PORT d[3] (1.781:1.781:1.781) (1.736:1.736:1.736))
        (PORT d[4] (1.763:1.763:1.763) (1.728:1.728:1.728))
        (PORT d[5] (1.71:1.71:1.71) (1.657:1.657:1.657))
        (PORT d[6] (1.63:1.63:1.63) (1.581:1.581:1.581))
        (PORT d[7] (1.771:1.771:1.771) (1.693:1.693:1.693))
        (PORT d[8] (1.678:1.678:1.678) (1.622:1.622:1.622))
        (PORT d[9] (1.782:1.782:1.782) (1.728:1.728:1.728))
        (PORT d[10] (1.682:1.682:1.682) (1.613:1.613:1.613))
        (PORT d[11] (1.717:1.717:1.717) (1.643:1.643:1.643))
        (PORT d[12] (1.716:1.716:1.716) (1.658:1.658:1.658))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
        (PORT d[0] (1.453:1.453:1.453) (1.314:1.314:1.314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.045:2.045:2.045) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.996:1.996:1.996) (2.052:2.052:2.052))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.993:0.993:0.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.994:0.994:0.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.994:0.994:0.994))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.994:0.994:0.994))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.472:1.472:1.472) (1.425:1.425:1.425))
        (PORT d[1] (2.37:2.37:2.37) (2.236:2.236:2.236))
        (PORT d[2] (1.999:1.999:1.999) (1.891:1.891:1.891))
        (PORT d[3] (3.66:3.66:3.66) (3.524:3.524:3.524))
        (PORT d[4] (0.901:0.901:0.901) (0.89:0.89:0.89))
        (PORT d[5] (2.148:2.148:2.148) (2.048:2.048:2.048))
        (PORT d[6] (1.308:1.308:1.308) (1.258:1.258:1.258))
        (PORT d[7] (1.282:1.282:1.282) (1.221:1.221:1.221))
        (PORT d[8] (1.208:1.208:1.208) (1.156:1.156:1.156))
        (PORT d[9] (2.368:2.368:2.368) (2.245:2.245:2.245))
        (PORT d[10] (2.068:2.068:2.068) (1.947:1.947:1.947))
        (PORT d[11] (1.8:1.8:1.8) (1.722:1.722:1.722))
        (PORT d[12] (2.497:2.497:2.497) (2.367:2.367:2.367))
        (PORT clk (2.027:2.027:2.027) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.027:2.027:2.027) (2.082:2.082:2.082))
        (PORT d[0] (1.071:1.071:1.071) (0.928:0.928:0.928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.028:2.028:2.028) (2.083:2.083:2.083))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (2.035:2.035:2.035))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.803:1.803:1.803) (1.744:1.744:1.744))
        (PORT d[1] (2.472:2.472:2.472) (2.419:2.419:2.419))
        (PORT d[2] (2.821:2.821:2.821) (2.648:2.648:2.648))
        (PORT d[3] (2.855:2.855:2.855) (2.764:2.764:2.764))
        (PORT d[4] (2.862:2.862:2.862) (2.701:2.701:2.701))
        (PORT d[5] (2.392:2.392:2.392) (2.264:2.264:2.264))
        (PORT d[6] (2.151:2.151:2.151) (2.083:2.083:2.083))
        (PORT d[7] (2.45:2.45:2.45) (2.319:2.319:2.319))
        (PORT d[8] (2.359:2.359:2.359) (2.228:2.228:2.228))
        (PORT d[9] (2.494:2.494:2.494) (2.353:2.353:2.353))
        (PORT d[10] (3.486:3.486:3.486) (3.253:3.253:3.253))
        (PORT d[11] (2.125:2.125:2.125) (2.046:2.046:2.046))
        (PORT d[12] (2.442:2.442:2.442) (2.318:2.318:2.318))
        (PORT clk (2.032:2.032:2.032) (2.086:2.086:2.086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.086:2.086:2.086))
        (PORT d[0] (1.435:1.435:1.435) (1.278:1.278:1.278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.033:2.033:2.033) (2.087:2.087:2.087))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (2.039:2.039:2.039))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.98:0.98:0.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.981:0.981:0.981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.981:0.981:0.981))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.638:0.638:0.638) (0.718:0.718:0.718))
        (PORT datab (1.48:1.48:1.48) (1.334:1.334:1.334))
        (PORT datac (1.799:1.799:1.799) (1.645:1.645:1.645))
        (PORT datad (1.314:1.314:1.314) (1.295:1.295:1.295))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.847:1.847:1.847) (1.752:1.752:1.752))
        (PORT d[1] (2.053:2.053:2.053) (1.946:1.946:1.946))
        (PORT d[2] (1.686:1.686:1.686) (1.603:1.603:1.603))
        (PORT d[3] (1.924:1.924:1.924) (1.794:1.794:1.794))
        (PORT d[4] (1.659:1.659:1.659) (1.578:1.578:1.578))
        (PORT d[5] (2.57:2.57:2.57) (2.44:2.44:2.44))
        (PORT d[6] (1.679:1.679:1.679) (1.602:1.602:1.602))
        (PORT d[7] (1.993:1.993:1.993) (1.881:1.881:1.881))
        (PORT d[8] (1.707:1.707:1.707) (1.606:1.606:1.606))
        (PORT d[9] (2.35:2.35:2.35) (2.228:2.228:2.228))
        (PORT d[10] (1.701:1.701:1.701) (1.611:1.611:1.611))
        (PORT d[11] (2.126:2.126:2.126) (2.02:2.02:2.02))
        (PORT d[12] (2.436:2.436:2.436) (2.307:2.307:2.307))
        (PORT clk (2.024:2.024:2.024) (2.08:2.08:2.08))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.024:2.024:2.024) (2.08:2.08:2.08))
        (PORT d[0] (1.447:1.447:1.447) (1.28:1.28:1.28))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.025:2.025:2.025) (2.081:2.081:2.081))
        (IOPATH (posedge clk) pulse (0:0:0) (3.134:3.134:3.134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.976:1.976:1.976) (2.033:2.033:2.033))
        (IOPATH (posedge clk) q (0.392:0.392:0.392) (0.392:0.392:0.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.064:0.064:0.064))
      (HOLD d (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.974:0.974:0.974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.975:0.975:0.975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dds_in_0\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.008:1.008:1.008) (0.944:0.944:0.944))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (1.805:1.805:1.805) (1.637:1.637:1.637))
        (PORT datad (0.59:0.59:0.59) (0.656:0.656:0.656))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
)
