$date
	Sat Oct 22 23:45:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#409877
b1110 !
1"
#409878
b1110 &
b1110 %
1$
#409879
0"
#409882
b111 &
b111 %
#409886
b10110 &
b10110 %
#409890
b1011 &
b1011 %
#409894
b100010 &
b100010 %
#409898
b10001 &
b10001 %
#409902
b110100 &
b110100 %
#409906
b11010 &
b11010 %
#409910
b1101 &
b1101 %
#409914
b101000 &
b101000 %
#409918
b10100 &
b10100 %
#409922
b1010 &
b1010 %
#409926
b101 &
b101 %
#409930
b10000 &
b10000 %
#409934
b1000 &
b1000 %
#409938
b100 &
b100 %
#409942
b10 &
b10 %
#409946
b1 &
b1 %
1#
#409950
b0 &
0#
b0 %
0$
#1402157
b10001 !
1"
#1402158
b10001 &
b10001 %
1$
#1402159
0"
#1402162
b110100 &
b110100 %
#1402166
b11010 &
b11010 %
#1402170
b1101 &
b1101 %
#1402174
b101000 &
b101000 %
#1402178
b10100 &
b10100 %
#1402182
b1010 &
b1010 %
#1402186
b101 &
b101 %
#1402190
b10000 &
b10000 %
#1402194
b1000 &
b1000 %
#1402198
b100 &
b100 %
#1402202
b10 &
b10 %
#1402206
b1 &
1#
b1 %
#1402210
b0 &
b0 %
0#
0$
#2469764
b1000 !
1"
#2469766
b1000 &
b1000 %
1$
#2469767
0"
#2469770
b100 &
b100 %
#2469774
b10 &
b10 %
#2469778
b1 &
b1 %
1#
#2469782
b0 &
0#
b0 %
0$
#4500012
