--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seven_bit_add_sub.twx seven_bit_add_sub.ncd -o
seven_bit_add_sub.twr seven_bit_add_sub.pcf -ucf seven_bit_add_sub.ucf

Design file:              seven_bit_add_sub.ncd
Physical constraint file: seven_bit_add_sub.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 110 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.430ns.
--------------------------------------------------------------------------------

Paths for end point uut2/a_5 (SLICE_X53Y64.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/rot_dir (FF)
  Destination:          uut2/a_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.016 - 0.058)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/rot_dir to uut2/a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y58.YQ      Tcko                  0.652   uut1/rot_dir
                                                       uut1/rot_dir
    SLICE_X54Y63.G2      net (fanout=3)        1.127   uut1/rot_dir
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X52Y62.F4      net (fanout=4)        0.445   N8
    SLICE_X52Y62.X       Tilo                  0.759   uut2/rot_steps<0>
                                                       uut2/a_6_not00011
    SLICE_X53Y64.CE      net (fanout=2)        1.091   uut2/a_6_not0001
    SLICE_X53Y64.CLK     Tceck                 0.555   uut2/a<5>
                                                       uut2/a_5
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (2.725ns logic, 2.663ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/rot_event (FF)
  Destination:          uut2/a_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.016 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/rot_event to uut2/a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.YQ      Tcko                  0.587   uut1/rot_event
                                                       uut1/rot_event
    SLICE_X54Y63.G3      net (fanout=5)        0.635   uut1/rot_event
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X52Y62.F4      net (fanout=4)        0.445   N8
    SLICE_X52Y62.X       Tilo                  0.759   uut2/rot_steps<0>
                                                       uut2/a_6_not00011
    SLICE_X53Y64.CE      net (fanout=2)        1.091   uut2/a_6_not0001
    SLICE_X53Y64.CLK     Tceck                 0.555   uut2/a<5>
                                                       uut2/a_5
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (2.660ns logic, 2.171ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/rot_steps_2 (FF)
  Destination:          uut2/a_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.016 - 0.021)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut2/rot_steps_2 to uut2/a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.YQ      Tcko                  0.652   uut2/rot_steps<2>
                                                       uut2/rot_steps_2
    SLICE_X54Y63.G4      net (fanout=3)        0.546   uut2/rot_steps<2>
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X52Y62.F4      net (fanout=4)        0.445   N8
    SLICE_X52Y62.X       Tilo                  0.759   uut2/rot_steps<0>
                                                       uut2/a_6_not00011
    SLICE_X53Y64.CE      net (fanout=2)        1.091   uut2/a_6_not0001
    SLICE_X53Y64.CLK     Tceck                 0.555   uut2/a<5>
                                                       uut2/a_5
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (2.725ns logic, 2.082ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point uut2/a_4 (SLICE_X53Y64.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/rot_dir (FF)
  Destination:          uut2/a_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.016 - 0.058)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/rot_dir to uut2/a_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y58.YQ      Tcko                  0.652   uut1/rot_dir
                                                       uut1/rot_dir
    SLICE_X54Y63.G2      net (fanout=3)        1.127   uut1/rot_dir
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X52Y62.F4      net (fanout=4)        0.445   N8
    SLICE_X52Y62.X       Tilo                  0.759   uut2/rot_steps<0>
                                                       uut2/a_6_not00011
    SLICE_X53Y64.CE      net (fanout=2)        1.091   uut2/a_6_not0001
    SLICE_X53Y64.CLK     Tceck                 0.555   uut2/a<5>
                                                       uut2/a_4
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (2.725ns logic, 2.663ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/rot_event (FF)
  Destination:          uut2/a_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.016 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/rot_event to uut2/a_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.YQ      Tcko                  0.587   uut1/rot_event
                                                       uut1/rot_event
    SLICE_X54Y63.G3      net (fanout=5)        0.635   uut1/rot_event
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X52Y62.F4      net (fanout=4)        0.445   N8
    SLICE_X52Y62.X       Tilo                  0.759   uut2/rot_steps<0>
                                                       uut2/a_6_not00011
    SLICE_X53Y64.CE      net (fanout=2)        1.091   uut2/a_6_not0001
    SLICE_X53Y64.CLK     Tceck                 0.555   uut2/a<5>
                                                       uut2/a_4
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (2.660ns logic, 2.171ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/rot_steps_2 (FF)
  Destination:          uut2/a_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.016 - 0.021)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut2/rot_steps_2 to uut2/a_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.YQ      Tcko                  0.652   uut2/rot_steps<2>
                                                       uut2/rot_steps_2
    SLICE_X54Y63.G4      net (fanout=3)        0.546   uut2/rot_steps<2>
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X52Y62.F4      net (fanout=4)        0.445   N8
    SLICE_X52Y62.X       Tilo                  0.759   uut2/rot_steps<0>
                                                       uut2/a_6_not00011
    SLICE_X53Y64.CE      net (fanout=2)        1.091   uut2/a_6_not0001
    SLICE_X53Y64.CLK     Tceck                 0.555   uut2/a<5>
                                                       uut2/a_4
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (2.725ns logic, 2.082ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point uut2/b_6 (SLICE_X51Y65.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/rot_dir (FF)
  Destination:          uut2/b_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.009 - 0.058)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/rot_dir to uut2/b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y58.YQ      Tcko                  0.652   uut1/rot_dir
                                                       uut1/rot_dir
    SLICE_X54Y63.G2      net (fanout=3)        1.127   uut1/rot_dir
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X53Y63.F1      net (fanout=4)        0.578   N8
    SLICE_X53Y63.X       Tilo                  0.704   uut2/b_6_not0001
                                                       uut2/b_6_not00011
    SLICE_X51Y65.CE      net (fanout=2)        0.899   uut2/b_6_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   uut2/b<6>
                                                       uut2/b_6
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (2.670ns logic, 2.604ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut1/rot_event (FF)
  Destination:          uut2/b_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.009 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut1/rot_event to uut2/b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.YQ      Tcko                  0.587   uut1/rot_event
                                                       uut1/rot_event
    SLICE_X54Y63.G3      net (fanout=5)        0.635   uut1/rot_event
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X53Y63.F1      net (fanout=4)        0.578   N8
    SLICE_X53Y63.X       Tilo                  0.704   uut2/b_6_not0001
                                                       uut2/b_6_not00011
    SLICE_X51Y65.CE      net (fanout=2)        0.899   uut2/b_6_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   uut2/b<6>
                                                       uut2/b_6
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (2.605ns logic, 2.112ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut2/rot_steps_2 (FF)
  Destination:          uut2/b_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.009 - 0.021)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uut2/rot_steps_2 to uut2/b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.YQ      Tcko                  0.652   uut2/rot_steps<2>
                                                       uut2/rot_steps_2
    SLICE_X54Y63.G4      net (fanout=3)        0.546   uut2/rot_steps<2>
    SLICE_X54Y63.Y       Tilo                  0.759   uut2/b_3_not0001
                                                       uut2/b_6_not00011_SW0
    SLICE_X53Y63.F1      net (fanout=4)        0.578   N8
    SLICE_X53Y63.X       Tilo                  0.704   uut2/b_6_not0001
                                                       uut2/b_6_not00011
    SLICE_X51Y65.CE      net (fanout=2)        0.899   uut2/b_6_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   uut2/b<6>
                                                       uut2/b_6
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (2.670ns logic, 2.023ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uut2/prev_rot_event (SLICE_X53Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut1/rot_event (FF)
  Destination:          uut2/prev_rot_event (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.014 - 0.024)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uut1/rot_event to uut2/prev_rot_event
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.YQ      Tcko                  0.470   uut1/rot_event
                                                       uut1/rot_event
    SLICE_X53Y62.BY      net (fanout=5)        0.836   uut1/rot_event
    SLICE_X53Y62.CLK     Tckdi       (-Th)    -0.135   uut2/prev_rot_event
                                                       uut2/prev_rot_event
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.605ns logic, 0.836ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point uut2/rot_steps_2 (SLICE_X54Y62.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut2/rot_steps_2 (FF)
  Destination:          uut2/rot_steps_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uut2/rot_steps_2 to uut2/rot_steps_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.YQ      Tcko                  0.522   uut2/rot_steps<2>
                                                       uut2/rot_steps_2
    SLICE_X54Y62.G4      net (fanout=3)        0.437   uut2/rot_steps<2>
    SLICE_X54Y62.CLK     Tckg        (-Th)    -0.560   uut2/rot_steps<2>
                                                       uut2/Mcount_rot_steps_xor<2>11
                                                       uut2/rot_steps_2
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (1.082ns logic, 0.437ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point uut2/rot_steps_2 (SLICE_X54Y62.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut2/rot_steps_1 (FF)
  Destination:          uut2/rot_steps_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.021 - 0.014)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uut2/rot_steps_1 to uut2/rot_steps_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y62.YQ      Tcko                  0.522   uut2/rot_steps<0>
                                                       uut2/rot_steps_1
    SLICE_X54Y62.G2      net (fanout=6)        0.502   uut2/rot_steps<1>
    SLICE_X54Y62.CLK     Tckg        (-Th)    -0.560   uut2/rot_steps<2>
                                                       uut2/Mcount_rot_steps_xor<2>11
                                                       uut2/rot_steps_2
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (1.082ns logic, 0.502ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: uut2/rot_steps<2>/CLK
  Logical resource: uut2/rot_steps_2/CK
  Location pin: SLICE_X54Y62.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uut2/rot_steps<2>/CLK
  Logical resource: uut2/rot_steps_2/CK
  Location pin: SLICE_X54Y62.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: uut2/rot_steps<2>/CLK
  Logical resource: uut2/rot_steps_2/CK
  Location pin: SLICE_X54Y62.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.430|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 110 paths, 0 nets, and 63 connections

Design statistics:
   Minimum period:   5.430ns{1}   (Maximum frequency: 184.162MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 14 17:29:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



