\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structEXTI__TypeDef}{}\label{structEXTI__TypeDef}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


Async Interrupts and Events Controller.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a9977ed8528793541e579a317b264e657}{RTSR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a1505a648822329eafa565c3fd5589b6c}{SWIER1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_ad03de462eb3f92e5a629f830826eb096}{RESERVED1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a07bacdf23d9c3a8692d99cc2930c1ed1}{RTSR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a5f69f8f69bc737360b01b0e066643592}{FTSR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a0e17561a663731942ae2a24ccfeda992}{SWIER2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_afa9403cd8cce41e2f668bb31b5821efa}{PR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a0809b0aca6fe610b48402843b1e34f12}{RESERVED2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a8ad155b8892db1f0d074a8e4a1564a69}{RESERVED3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a8a6da2c6cdb4b75f56e5350e399e3fde}{RESERVED4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a86124759eb82b2816e3b8e19e578ae23}{IMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a35cb1cf342522c35163ca68d129225bb}{EMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_ae54cec79ada5312b7c900cdfbd07a8a9}{RESERVED5}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a230867a7be42661d545fcb8c6667490d}{EMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_af75d37c295d1e8fcfe7e4da437743415}{RESERVED8}} \mbox{[}10\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_ab8efedbc657f99209359fec332f799db}{C2\+IMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_addeefb434dd1b9a76c4b856b1ad2b732}{C2\+EMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_af2f6e7afae47b6c8822366663f7bda2d}{RESERVED9}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}{C2\+IMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEXTI__TypeDef_a5f29c8b62471283dab069ead6db92854}{C2\+EMR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Async Interrupts and Events Controller. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00408}{408}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structEXTI__TypeDef_addeefb434dd1b9a76c4b856b1ad2b732}\label{structEXTI__TypeDef_addeefb434dd1b9a76c4b856b1ad2b732} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!C2EMR1@{C2EMR1}}
\index{C2EMR1@{C2EMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2EMR1}{C2EMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+EMR1}

EXTI wakeup with event mask register for cpu2 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x\+C4 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00429}{429}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a5f29c8b62471283dab069ead6db92854}\label{structEXTI__TypeDef_a5f29c8b62471283dab069ead6db92854} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!C2EMR2@{C2EMR2}}
\index{C2EMR2@{C2EMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2EMR2}{C2EMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+EMR2}

EXTI wakeup with event mask register for cpu2 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x\+D4 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00432}{432}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_ab8efedbc657f99209359fec332f799db}\label{structEXTI__TypeDef_ab8efedbc657f99209359fec332f799db} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!C2IMR1@{C2IMR1}}
\index{C2IMR1@{C2IMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2IMR1}{C2IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+IMR1}

EXTI wakeup with interrupt mask register for cpu2 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x\+C0 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00428}{428}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}\label{structEXTI__TypeDef_a07109a90b5fb37cc18b87abfbbd24617} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!C2IMR2@{C2IMR2}}
\index{C2IMR2@{C2IMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2IMR2}{C2IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+IMR2}

EXTI wakeup with interrupt mask register for cpu2 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x\+D0 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00431}{431}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a35cb1cf342522c35163ca68d129225bb}\label{structEXTI__TypeDef_a35cb1cf342522c35163ca68d129225bb} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR1@{EMR1}}
\index{EMR1@{EMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR1}{EMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR1}

EXTI wakeup with event mask register for cpu1 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00423}{423}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a230867a7be42661d545fcb8c6667490d}\label{structEXTI__TypeDef_a230867a7be42661d545fcb8c6667490d} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR2@{EMR2}}
\index{EMR2@{EMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR2}{EMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR2}

EXTI wakeup with event mask register for cpu1 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00426}{426}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_af19a6271cc16f9052ca5b8933fdedec2}\label{structEXTI__TypeDef_af19a6271cc16f9052ca5b8933fdedec2} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR1@{FTSR1}}
\index{FTSR1@{FTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR1}{FTSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTSR1}

EXTI falling trigger selection register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00411}{411}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a5f69f8f69bc737360b01b0e066643592}\label{structEXTI__TypeDef_a5f69f8f69bc737360b01b0e066643592} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR2@{FTSR2}}
\index{FTSR2@{FTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR2}{FTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTSR2}

EXTI falling trigger selection register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a86124759eb82b2816e3b8e19e578ae23}\label{structEXTI__TypeDef_a86124759eb82b2816e3b8e19e578ae23} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR1}{IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR1}

EXTI wakeup with interrupt mask register for cpu1 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00422}{422}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}\label{structEXTI__TypeDef_a6148580ac6bf32f046fd0d6d7af90756} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR2}{IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR2}

EXTI wakeup with interrupt mask register for cpu1 \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00425}{425}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a4270c3f84d19ae7e5ddac96cf36fb9fe}\label{structEXTI__TypeDef_a4270c3f84d19ae7e5ddac96cf36fb9fe} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR1@{PR1}}
\index{PR1@{PR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR1}{PR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR1}

EXTI pending register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00413}{413}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_afa9403cd8cce41e2f668bb31b5821efa}\label{structEXTI__TypeDef_afa9403cd8cce41e2f668bb31b5821efa} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR2@{PR2}}
\index{PR2@{PR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR2}{PR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR2}

EXTI pending register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00418}{418}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_ad03de462eb3f92e5a629f830826eb096}\label{structEXTI__TypeDef_ad03de462eb3f92e5a629f830826eb096} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED1\mbox{[}4\mbox{]}}

Reserved, Address offset\+: 0x10 -\/ 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00414}{414}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a0809b0aca6fe610b48402843b1e34f12}\label{structEXTI__TypeDef_a0809b0aca6fe610b48402843b1e34f12} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED2\mbox{[}4\mbox{]}}

Reserved, Address offset\+: 0x30 -\/ 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a8ad155b8892db1f0d074a8e4a1564a69}\label{structEXTI__TypeDef_a8ad155b8892db1f0d074a8e4a1564a69} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED3\mbox{[}8\mbox{]}}

Reserved, Address offset\+: 0x40 -\/ 0x5C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00420}{420}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a8a6da2c6cdb4b75f56e5350e399e3fde}\label{structEXTI__TypeDef_a8a6da2c6cdb4b75f56e5350e399e3fde} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED4\mbox{[}8\mbox{]}}

Reserved, Address offset\+: 0x60 -\/ 0x7C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00421}{421}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_ae54cec79ada5312b7c900cdfbd07a8a9}\label{structEXTI__TypeDef_ae54cec79ada5312b7c900cdfbd07a8a9} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED5\mbox{[}2\mbox{]}}

Reserved, Address offset\+: 0x88 -\/ 0x8C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00424}{424}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_af75d37c295d1e8fcfe7e4da437743415}\label{structEXTI__TypeDef_af75d37c295d1e8fcfe7e4da437743415} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED8\mbox{[}10\mbox{]}}

Reserved, Address offset\+: 0x98 -\/ 0x\+BC 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00427}{427}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_af2f6e7afae47b6c8822366663f7bda2d}\label{structEXTI__TypeDef_af2f6e7afae47b6c8822366663f7bda2d} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED9\mbox{[}2\mbox{]}}

Reserved, Address offset\+: 0x\+C8 -\/ 0x\+CC 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00430}{430}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a9977ed8528793541e579a317b264e657}\label{structEXTI__TypeDef_a9977ed8528793541e579a317b264e657} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR1@{RTSR1}}
\index{RTSR1@{RTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR1}{RTSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTSR1}

EXTI rising trigger selection register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00410}{410}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a07bacdf23d9c3a8692d99cc2930c1ed1}\label{structEXTI__TypeDef_a07bacdf23d9c3a8692d99cc2930c1ed1} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR2@{RTSR2}}
\index{RTSR2@{RTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR2}{RTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTSR2}

EXTI rising trigger selection register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00415}{415}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a1505a648822329eafa565c3fd5589b6c}\label{structEXTI__TypeDef_a1505a648822329eafa565c3fd5589b6c} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER1@{SWIER1}}
\index{SWIER1@{SWIER1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER1}{SWIER1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWIER1}

EXTI software interrupt event register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00412}{412}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structEXTI__TypeDef_a0e17561a663731942ae2a24ccfeda992}\label{structEXTI__TypeDef_a0e17561a663731942ae2a24ccfeda992} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER2@{SWIER2}}
\index{SWIER2@{SWIER2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER2}{SWIER2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWIER2}

EXTI software interrupt event register \mbox{[}31\+:0\mbox{]}, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00417}{417}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
