/**
  This file contains an 'Intel Peripheral Driver' and uniquely
  identified as "Intel Reference Module" and is
  licensed for Intel CPUs and chipsets under the terms of your
  license agreement with Intel or your vendor.  This file may
  be modified by the user, subject to additional terms of the
  license agreement
**/
/**

Copyright (c) 2010-2015 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
 with the terms of the license. Except as permitted by the
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.

  @file HeciRegs.h

  Register Definitions for HECI

**/
#ifndef _HECI_REGS_H
#define _HECI_REGS_H
#define SPS_FC                          0x01

#define HECI_BUS                        ME_BUS
#ifndef HECI_DEV
#define HECI_DEV                        ME_DEVICE_NUMBER
#endif
#ifndef HECI_FUN
#define HECI_FUN                        HECI_FUNCTION_NUMBER
#endif
#define HECI2_FUN                       HECI2_FUNCTION_NUMBER
#define HECI3_FUN                       HECI3_FUNCTION_NUMBER
#define HECI_PCI_ADDR                   (HECI_BUS << 24) | (HECI_DEV << 16) | (HECI_FUN << 8)
#define REVID_MSK                       0x000000FF

#define BRNGUP_HMRFPO_DISABLE_CMD_MASK  0x0F
#define BRNGUP_HMRFPO_DISABLE_CMD       0x30
#define BRNGUP_HMRFPO_DISABLE_OVR_MASK  0xF0000000
#define BRNGUP_HMRFPO_DISABLE_OVR_RSP   0x30000000

//
// HECI PCI register definition
//
#define R_VENDORID  0x00
#define R_DEVICEID  0x02
#define R_COMMAND   0x04
#define  B_BME       0x04
#define  B_MSE       0x02
#define R_REVID     0x08
#define R_HECIMBAR  0x10
#define R_IRQ       0x3C
#define R_FWSTATE   0x40
#define R_GEN_STS   0x4C
#define R_HIDM      0xA0

//
// HECIMBAR register definition
//
#define H_CB_WW   0x00
#define H_CSR     0x04
#define ME_CB_RW  0x08
#define ME_CSR_HA 0x0C
#define D0I3C     0x800

//
// PCH related registers address
//
#define PCH_ACPI_TIMER_MAX_VALUE  0x1000000 // The timer is 24 bit overflow
//
// HPET Information
//
#define HPET_ADDRESS_0  0xFED00000
#define HPET_ADDRESS_1  0xFED01000
#define HPET_ADDRESS_2  0xFED02000
#define HPET_ADDRESS_3  0xFED03000
//
// HPET Registers will be used as DWORD index
//
#define HPET_CAPS_REG_LOW       0x00 / 4
#define HPET_CAPS_REG_HIGH      0x04 / 4
#define HPET_GEN_CONFIG_LOW     0x10 / 4
#define HPET_GEN_CONFIG_HIGH    0x14 / 4
#define HPET_INT_STATUS_LOW     0x20 / 4
#define HPET_INT_STATUS_HIGH    0x24 / 4
#define HPET_MAIN_COUNTER_LOW   0xF0 / 4
#define HPET_MAIN_COUNTER_HIGH  0xF4 / 4
//
#define HPET_START            0x01
//#define HPET_GEN_CONFIG_HIGH    5
//#define HPET_INT_STATUS_LOW     8
//#define HPET_INT_STATUS_HIGH    9
//#define HPET_MAIN_COUNTER_LOW   60
//#define HPET_MAIN_COUNTER_HIGH  61
#define HPET_TICKS_PER_MICRO  14  // 70ns tick so 14.2 ticks per microsecond ish
//
// PEI Timeout values
//
#define PEI_HECI_WAIT_DELAY   1000      // 1 ms
#define PEI_HECI_INIT_TIMEOUT 2000000   // 2 s
#define PEI_HECI_READ_TIMEOUT 500000    // 0.5 s
#define PEI_HECI_SEND_TIMEOUT 500000    // 0.5 s

#define PEI_HECI_RESET_TIMEOUT 2000000 // 2 sec

//
// DXE Timeout values based on HPET
//
#define HECI_WAIT_DELAY          1000      // 1ms timeout for IO delay
#define HECI_REINIT_TIMEOUT      500000    // .5 secs
//#define HECI_INIT_TIMEOUT      15000000  // 15sec timeout in microseconds
//#define HECI_READ_TIMEOUT      5000000   // 5sec timeout in microseconds
//#define HECI_SEND_TIMEOUT      5000000   // 5sec timeout in microseconds
#define HECI_INIT_TIMEOUT        25000000  // 25sec timeout in microseconds
#define HECI_SINGLE_READ_TIMEOUT 1000000   // 1 sec timeout in microseconds
                                           //       for single HECI buffer read
#define HECI_READ_TIMEOUT        12500000  // 12.5sec timeout in microseconds
#define HECI_SEND_TIMEOUT        12500000  // 12.5sec timeout in microseconds

#define HECI_MBP_RDY_TIMEOUT        50000     ///< 50ms timeout
#define HECI_MBP_CLR_TIMEOUT        1000000   ///< 1s timeout

#define HECI_MAX_RETRY    3         // Value based off HECI HPS
#define HECI_MSG_DELAY    2000000   // show warning msg and stay for 2 seconds.

#define HECI_DUMP_ENABLE  0   // Set to 1 to enable dumping HECI messages

#pragma pack(1)

/****************** REGISTER EQUATES ****************************************************/

//
// ME_CSR_HA - ME Control Status Host Access
//
typedef union {
  UINT32  ul;
  struct {
    UINT32  ME_IE_HRA : 1;    // 0 - ME Interrupt Enable (Host Read Access)
    UINT32  ME_IS_HRA : 1;    // 1 - ME Interrupt Status (Host Read Access)
    UINT32  ME_IG_HRA : 1;    // 2 - ME Interrupt Generate (Host Read Access)
    UINT32  ME_RDY_HRA : 1;   // 3 - ME Ready (Host Read Access)
    UINT32  ME_RST_HRA : 1;   // 4 - ME Reset (Host Read Access)
    UINT32  Reserved : 3;     // 7:5
    UINT32  ME_CBRP_HRA : 8;  // 15:8 - ME CB Read Pointer (Host Read Access)
    UINT32  ME_CBWP_HRA : 8;  // 23:16 - ME CB Write Pointer (Host Read Access)
    UINT32  ME_CBD_HRA : 8;   // 31:24 - ME Circular Buffer Depth (Host Read Access)
  } r;
} HECI_ME_CONTROL_REGISTER;

//
// H_CSR - Host Control Status
//
typedef union {
  UINT32  ul;
  struct {
    UINT32  H_IE : 1;     // 0 - Host Interrupt Enable ME
    UINT32  H_IS : 1;     // 1 - Host Interrupt Status ME
    UINT32  H_IG : 1;     // 2 - Host Interrupt Generate
    UINT32  H_RDY : 1;    // 3 - Host Ready
    UINT32  H_RST : 1;    // 4 - Host Reset
    UINT32  Reserved : 3; // 7:5
    UINT32  H_CBRP : 8;   // 15:8 - Host CB Read Pointer
    UINT32  H_CBWP : 8;   // 23:16 - Host CB Write Pointer
    UINT32  H_CBD : 8;    // 31:24 - Host Circular Buffer Depth
  } r;
} HECI_HOST_CONTROL_REGISTER;

#define MAX_BUFFER_DEPTH 0x80
//
// HFSTS1, offset 40h
//
typedef union {
  UINT32  ul;
  struct {
    UINT32  CurrentState : 4;         // 0:3 - Current State
    UINT32  ManufacturingMode : 1;    // 4 Manufacturing Mode
    UINT32  FptBad : 1;               // 5 FPT(Flash Partition Table ) Bad
    UINT32  MeOperationState : 3;     // 6:8 - ME Operation State
    UINT32  FwInitComplete : 1;       // 9
    UINT32  FtBupLdFlr : 1;           // 10 - This bit is set when firmware is not able to load BRINGUP from the fault tolerant (FT) code.
    UINT32  FwUpdateInprogress : 1;   // 11
    UINT32  ErrorCode : 4;            // 12:15 - Error Code
    UINT32  MeOperationMode : 4;      // 16:19 - Management Engine Current Operation Mode
    UINT32  Reserved2 : 4;            // 20:23
    UINT32  MeBootOptionsPresent : 1; // 24 - If this bit is set, a Boot Options is present
    UINT32  AckData : 3;              // 25:27 Ack Data
    UINT32  BiosMessageAck : 4;       // 28:31 BIOS Message Ack
  } r;
} HECI_FWS_REGISTER;

///
/// MISC_SHDW
///
typedef union {
  UINT32  ul;
  struct {
    UINT32  MUSZ : 7;       ///< 0:6 - ME UMA Size
    UINT32  Reserved : 7;   ///< 7:13 - Reserved
    UINT32  Reserved2 : 2;  ///< 14:15 - Reserved
    UINT32  MUSZV : 1;      ///< 16:16 - ME UMA Size Valid
    UINT32  Reserved3 : 8;  ///< 17:24 - Reserved
    UINT32  Reserved4 : 6;  ///< 25:30 - Reserved
    UINT32  MSVLD : 1;      ///< 31:31 - Miscellaneous Shadow Valid
  } r;
} HECI_MISC_SHDW_REGISTER;

///
/// HFSTS2, offset 48h
///
typedef union {
  UINT32  ul;
  struct {
    UINT32  BistInProg : 1;       ///< 0 - BIST in progress
    UINT32  IccProgSts : 2;       ///< 1:2 - ICC Prog STS
    UINT32  InvokeMEBx : 1;       ///< 3 - Invoke MEBX
    UINT32  CpuReplacedSts : 1;   ///< 4 - CPU Replaced STS
    UINT32  MbpRdy : 1;           ///< 5 - MBP RDY
    UINT32  MfsFailure : 1;       ///< 6 - MFS Failure
    UINT32  WarmRstReqForDF : 1;  ///< 7 - Warm Reset Required for Dynamic Fusing
    UINT32  CpuReplacedValid : 1; ///< 8 - CPU Replaced Valid
    UINT32  Reserved : 2;         ///< 9:10 - Reserved
    UINT32  FwUpdIpu : 1;         ///< 11 - FW UPD IPU Needed
    UINT32  Reserved2 : 4;        ///< 12:15 - Reserved
    UINT32  ExtStatCode1 : 8;     ///< 16:23 - EXT Status Code 1
    UINT32  ExtStatCode2 : 4;     ///< 24:27 - EXT Status Code 2
    UINT32  InfPhaseCode : 4;     ///< 31:28 - Infra. Phase code
  } r;
} HECI_GS_SHDW_REGISTER;

///
/// HFSTS4, offset 64h
///
typedef union {
  UINT32  ul;
  struct {
    UINT32 Reserved : 9;            ///< 8:0 - Reserved
    UINT32 FwInEnfFlow : 1;         ///< 9 - FW is in ENF flow
    UINT32 SxResumeType : 1;        ///< 10 - Sx Resume Type, 0- S4, S5 or G3; 1 S3, deep S3 for Intel Rapid Start Tech.
    UINT32 Reserved2 : 1;            ///< 11 - Reserved
    UINT32 AllTpmDisconnected : 1;  ///< 12 - All TPMs Disconnected
    UINT32 Reserved3 : 1;           ///< 13 - Reserved
    UINT32 BootGuardFwStsValid : 1; ///< 14 - Boot Guard FWSTS Valid
    UINT32 BootGuardSelfTest : 1;   ///< 15 - Boot Guard Self Test
    UINT32 Reserved4 : 16;          ///< 31:16 - Reserved
  } r;
} HECI_FW_STS4_REGISTER;

///
/// HFSTS5, offset 68h
///
typedef union {
  UINT32  ul;
  struct {
    UINT32 AcmActived : 1;          ///< 0 - Boot Guard ACM Active STS, 0 - Unknown Boot Guard ACM status; 1 - Boot Guard ACM is active
    UINT32 VLD : 1;                 ///< 1 - Valid Bit, 0 - HFSTS#5 Bits [7:2] are invalid, 1 - Valid. 
    UINT32 RCS : 1;                 ///< 2 - Result Code Source, 0 - Boot Guard ACM; 1 - CPU Microcode
    UINT32 ECS : 5;                 ///< 7:3 - Error Status Code
    UINT32 AcmDone : 1;             ///< 8 - Boot Guard ACM DONE STS, 0 - Boot Guard ACM is not done; 1 - Boot Guard ACM is done
    UINT32 Smtc : 7;                ///< 15:9 - Startup Module Timeout Count
    UINT32 ScrtmIndicator : 1;      ///< 16 - S-CRTM Indicator
    UINT32 IncAcmSvn : 4;           ///< 20:17 - Increment Boot Guard ACM Security Version Number
    UINT32 IncKmSvn : 4;            ///< 24:21 - Increment Key Manifest Security Version Number
    UINT32 IncBpmSvn : 4;           ///< 28:25 - Increment Boot Policy Manifest Security Version Number
    UINT32 Reserved : 2;            ///< 30:29
    UINT32 StartEnforcement : 1;    ///< 31 - Start Enforcement, 0 - no action; 1 - PCH starts the error enforcement logic
  } r;
} HECI_FW_STS5_REGISTER;

///
/// HFSTS6, offset 6Ch
///
typedef union {
  UINT32  ul;
  struct {
    UINT32 ForceBootPolicy : 1;     ///< 0 - Force Boot Guard ACM Boot Policy
    UINT32 CpuDebugDisabled : 1;    ///< 1 - CPU Debug Disabled
    UINT32 BspInitDisabled : 1;     ///< 2 - BSP Initialization Disabled
    UINT32 PBE : 1;                 ///< 3 - Protect BIOS Environment Policy
    UINT32 Reserved : 2;            ///< 5:4
    UINT32 ENF : 2;                 ///< 7:6 - Error Enforcement Policy
    UINT32 MeasuredBootPolicy : 1;  ///< 8 - Measured Boot Policy, 0 - Disabled; 1 - Enabled
    UINT32 VerifiedBootPolicy : 1;  ///< 9 - Verified Boot Policy
    UINT32 AcmSvn : 4;              ///< 13:10 - Boot Guard ACM Security Version Number
    UINT32 KvmSvn : 4;              ///< 17:14 - Key Manifest Security Version Number
    UINT32 BpmSvn : 4;              ///< 21:18 - Boot Policy Manifest Security Version Number
    UINT32 KmId : 4;                ///< 25:22 - Key Manifest ID
    UINT32 ExeStatus : 1;           ///< 26 - BSP Boot Policy Manifest Execution Status
    UINT32 Error : 1;               ///< 27 - CPU encountered an unexpected error and is asking FW to start the enforcement logic.
    UINT32 BootGuardDisable :1;     ///< 28 - Boot Guard Disable
    UINT32 FpfDisable : 1;          ///< 29 - Field Programmable Fuses (FPF) Disable
    UINT32 FpfNvarCompare : 2;      ///< 31- 30 - FPF NVARs Compare
  } r;
} HECI_FW_STS6_REGISTER;

//
// ME Current State Values
//
#define ME_STATE_RESET        0x00
#define ME_STATE_INIT         0x01
#define ME_STATE_RECOVERY     0x02
#define ME_STATE_NORMAL       0x05
#define ME_STATE_DISABLE_WAIT 0x06
#define ME_STATE_TRANSITION   0x07
#define ME_STATE_INVALID      0x0F
#define ME_STATE_INVALID_CPU  0x08
#define ME_STATE_DFX_FW       0x0F

//
// DRAM Initiailization Response Codes.
//
#define CBM_DIR_NON_PCR            0x01
#define CBM_DIR_PCR                0x02
#define CBM_DIR_GLOBAL_RESET       0x06
#define CBM_DIR_CONTINUE_POST      0x07
// Additional code for UMA support
#define CBM_DIR_DO_NOTHING         0x00
#define CBM_DIR_NON_PCR_CLEARDISB  0xFF

//
// ME SPS Specific States
//
#define ME_STATE_HARD_ME_DISABLED          0x00
#define ME_STATE_INITIALIZING	           0x01
#define ME_STATE_ISPS_INACTIVE		   0x04
#define ME_STATE_ISPS_ACTIVE		   0x05

//
// ME Firmware FwInitComplete
//
#define ME_FIRMWARE_COMPLETED   0x01
#define ME_FIRMWARE_INCOMPLETED 0x00

//
// ME Boot Options Present
//
#define ME_BOOT_OPTIONS_PRESENT     0x01
#define ME_BOOT_OPTIONS_NOT_PRESENT 0x00

//
// ME Operation State Values
//
#define ME_OPERATION_STATE_PREBOOT  0x00
#define ME_OPERATION_STATE_M0_UMA   0x01
#define ME_OPERATION_STATE_M3       0x04
#define ME_OPERATION_STATE_M0       0x05
#define ME_OPERATION_STATE_BRINGUP  0x06
#define ME_OPERATION_STATE_M0_ERROR 0x07

//
// ME Error Code Values
//
#define ME_ERROR_CODE_NO_ERROR      0x00
#define ME_ERROR_CODE_UNKNOWN       0x01
#define ME_ERROR_CODE_IMAGE_FAILURE 0x03
#define ME_ERROR_CODE_DEBUG_FAILURE 0x04

//
// ME SPS Specific States
//
#define ME_ERROR_CODE_UNCATEGORIZED       0x01
#define ME_ERROR_CODE_DISABLED		  0x02

//
// Management Engine Current Operation Mode
//
#define ME_OPERATION_MODE_NORMAL            0x00
#define ME_OPERATION_MODE_DEBUG             0x02
#define ME_OPERATION_MODE_SOFT_TEMP_DISABLE 0x03
#define ME_OPERATION_MODE_SECOVR_JMPR       0x04
#define ME_OPERATION_MODE_SECOVR_HECI_MSG   0x05
#define ME_OPERATION_MODE_SPS               0x0F // SPS firmware is running in ME
#define ME_OPERATION_MODE_DFX_FW            0x06

// SPS FW Specific Booting Mode Options for NM/DCMI
#define HECI_INTERRUPT_DELIVERY_MODE_MASK	0xFC	// RESERVED Bits.

#define HECI_INTERRUPUT_GENERATE_LEGACY_MSI	0x00
#define HECI_INTERRUPUT_GENERATE_SCI		0x01
#define HECI_INTERRUPUT_GENERATE_SMI		0x10	

#define ME_BOOT_MODE_MASK		0x1

#define ME_BOOT_MODE_POWER_OPTIMIZED	0x0
#define ME_BOOT_MODE_PERFORMANCE_OPTIMIZED		0x1


#pragma pack()

#endif // HECI_REGS_H
