# Majority-Vote_verilog

Using Verilog, design a majority vote circuit, which outputs a logical 1 only if 2 or more of 3 inputs are a 1.