LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY div_by_5 IS
  PORT (
    rst, clk, din : IN std_logic;
    dout : OUT std_logic
  );
END div_by_5;

ARCHITECTURE Behavioral OF div_by_5 IS
  TYPE states IS (S0, S1, S2, S3, S4);
  SIGNAL state, next_state : states := S0;

BEGIN
  PROCESS (clk, rst) IS
  BEGIN
    IF rst = '1' THEN
      state <= S0;
    ELSIF rising_edge(clk) THEN
      state <= next_state;
    END IF;
  END PROCESS;

  PROCESS (state, din) IS
    BEGIN
      CASE(state) IS
        WHEN S0 => 
          IF din = '1' THEN
            next_state <= S1;
          ELSE
            next_state <= S0;
          END IF;

        WHEN S1 => 
          IF din = '1' THEN
            next_state <= S3;
          ELSE next_state <= S2;
          END IF;

        WHEN S2 => 
          IF din = '1' THEN
            next_state <= S0;
          ELSE next_state <= S4;
          END IF;

        WHEN S3 => 
          IF din = '1' THEN
            next_state <= S2;
          ELSE next_state <= S1;
          END IF;

        WHEN S4 => 
          IF din = '1' THEN
            next_state <= S4;
          ELSE next_state <= S3;
          END IF;

        WHEN OTHERS => 
          next_state <= S0;

      END CASE;
    END PROCESS;

    dout <= '1' WHEN state = S0 ELSE '0';

END Behavioral;
    
