============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May  6 10:33:11 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.348579s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (48.7%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 65077344468992"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26102/18 useful/useless nets, 15153/10 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 25831/4 useful/useless nets, 15548/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25815/16 useful/useless nets, 15536/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25552/30 useful/useless nets, 15273/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.262104s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (82.9%)

RUN-1004 : used memory is 308 MB, reserved memory is 285 MB, peak memory is 310 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25999/2 useful/useless nets, 15723/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83974, tnet num: 17551, tinst num: 15722, tnode num: 97480, tedge num: 136606.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.290684s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (69.6%)

RUN-1004 : used memory is 313 MB, reserved memory is 291 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.701979s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (73.4%)

RUN-1004 : used memory is 313 MB, reserved memory is 292 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[1] will be merged to another kept net isp_out_data[11]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[5] will be merged to another kept net isp_out_data[10]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[4] will be merged to another kept net isp_out_data[9]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[3] will be merged to another kept net isp_out_data[8]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[2] will be merged to another kept net isp_out_data[7]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[1] will be merged to another kept net isp_out_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15024 instances
RUN-0007 : 9032 luts, 2919 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25317 nets
RUN-1001 : 14694 nets have 2 pins
RUN-1001 : 9259 nets have [3 - 5] pins
RUN-1001 : 792 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 73 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1374     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     546     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15022 instances, 9032 luts, 2919 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 76%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82485, tnet num: 16867, tinst num: 15022, tnode num: 95780, tedge num: 135068.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.215561s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (45.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.38976e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15022.
PHY-3001 : Level 1 #clusters 2158.
PHY-3001 : End clustering;  0.130871s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (59.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22172e+06, overlap = 788.656
PHY-3002 : Step(2): len = 1.06856e+06, overlap = 922.906
PHY-3002 : Step(3): len = 728876, overlap = 1222.12
PHY-3002 : Step(4): len = 629597, overlap = 1289.59
PHY-3002 : Step(5): len = 501115, overlap = 1473.75
PHY-3002 : Step(6): len = 429331, overlap = 1579.78
PHY-3002 : Step(7): len = 346701, overlap = 1710
PHY-3002 : Step(8): len = 299362, overlap = 1803.03
PHY-3002 : Step(9): len = 252923, overlap = 1851.25
PHY-3002 : Step(10): len = 222882, overlap = 1873.84
PHY-3002 : Step(11): len = 198968, overlap = 1890
PHY-3002 : Step(12): len = 179604, overlap = 1926.78
PHY-3002 : Step(13): len = 166615, overlap = 1951.09
PHY-3002 : Step(14): len = 155037, overlap = 1947.12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75567e-07
PHY-3002 : Step(15): len = 167544, overlap = 1901.97
PHY-3002 : Step(16): len = 197907, overlap = 1851.03
PHY-3002 : Step(17): len = 169563, overlap = 1778.56
PHY-3002 : Step(18): len = 169186, overlap = 1756.31
PHY-3002 : Step(19): len = 154848, overlap = 1767.5
PHY-3002 : Step(20): len = 153033, overlap = 1766.72
PHY-3002 : Step(21): len = 140690, overlap = 1790.91
PHY-3002 : Step(22): len = 138685, overlap = 1815.72
PHY-3002 : Step(23): len = 131189, overlap = 1851.28
PHY-3002 : Step(24): len = 129537, overlap = 1849.47
PHY-3002 : Step(25): len = 125515, overlap = 1850.47
PHY-3002 : Step(26): len = 124901, overlap = 1846.44
PHY-3002 : Step(27): len = 120672, overlap = 1832.59
PHY-3002 : Step(28): len = 120467, overlap = 1805.06
PHY-3002 : Step(29): len = 116111, overlap = 1793.94
PHY-3002 : Step(30): len = 116431, overlap = 1782.31
PHY-3002 : Step(31): len = 113360, overlap = 1799.12
PHY-3002 : Step(32): len = 114212, overlap = 1792.19
PHY-3002 : Step(33): len = 112560, overlap = 1762.66
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.51134e-07
PHY-3002 : Step(34): len = 120193, overlap = 1734.78
PHY-3002 : Step(35): len = 138768, overlap = 1658.31
PHY-3002 : Step(36): len = 142440, overlap = 1630.69
PHY-3002 : Step(37): len = 146712, overlap = 1630.38
PHY-3002 : Step(38): len = 142240, overlap = 1627.88
PHY-3002 : Step(39): len = 142610, overlap = 1629.91
PHY-3002 : Step(40): len = 140478, overlap = 1609.19
PHY-3002 : Step(41): len = 141844, overlap = 1594.09
PHY-3002 : Step(42): len = 138434, overlap = 1624.19
PHY-3002 : Step(43): len = 138765, overlap = 1637.59
PHY-3002 : Step(44): len = 137395, overlap = 1666.59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.10227e-06
PHY-3002 : Step(45): len = 152514, overlap = 1640
PHY-3002 : Step(46): len = 165192, overlap = 1620.47
PHY-3002 : Step(47): len = 166742, overlap = 1580.25
PHY-3002 : Step(48): len = 168610, overlap = 1573.94
PHY-3002 : Step(49): len = 167730, overlap = 1562.88
PHY-3002 : Step(50): len = 169864, overlap = 1557.75
PHY-3002 : Step(51): len = 165729, overlap = 1547.38
PHY-3002 : Step(52): len = 165719, overlap = 1539.38
PHY-3002 : Step(53): len = 164582, overlap = 1546.72
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.20454e-06
PHY-3002 : Step(54): len = 183744, overlap = 1423.53
PHY-3002 : Step(55): len = 195896, overlap = 1323.16
PHY-3002 : Step(56): len = 203641, overlap = 1337.38
PHY-3002 : Step(57): len = 209980, overlap = 1368.06
PHY-3002 : Step(58): len = 209033, overlap = 1356.25
PHY-3002 : Step(59): len = 209276, overlap = 1393.09
PHY-3002 : Step(60): len = 205224, overlap = 1403.34
PHY-3002 : Step(61): len = 203339, overlap = 1405.69
PHY-3002 : Step(62): len = 201003, overlap = 1380.38
PHY-3002 : Step(63): len = 200771, overlap = 1357.78
PHY-3002 : Step(64): len = 199573, overlap = 1321.94
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.40907e-06
PHY-3002 : Step(65): len = 215717, overlap = 1245.5
PHY-3002 : Step(66): len = 227320, overlap = 1197.09
PHY-3002 : Step(67): len = 230036, overlap = 1181.09
PHY-3002 : Step(68): len = 233118, overlap = 1163.69
PHY-3002 : Step(69): len = 235524, overlap = 1185.75
PHY-3002 : Step(70): len = 236641, overlap = 1162
PHY-3002 : Step(71): len = 233142, overlap = 1121.06
PHY-3002 : Step(72): len = 230861, overlap = 1118.53
PHY-3002 : Step(73): len = 229035, overlap = 1131.22
PHY-3002 : Step(74): len = 228563, overlap = 1165.69
PHY-3002 : Step(75): len = 227875, overlap = 1185.12
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.81815e-06
PHY-3002 : Step(76): len = 242090, overlap = 1136.75
PHY-3002 : Step(77): len = 253047, overlap = 1098.66
PHY-3002 : Step(78): len = 255606, overlap = 1073.62
PHY-3002 : Step(79): len = 258655, overlap = 1051.62
PHY-3002 : Step(80): len = 261352, overlap = 1025.56
PHY-3002 : Step(81): len = 264657, overlap = 989.531
PHY-3002 : Step(82): len = 262954, overlap = 962.719
PHY-3002 : Step(83): len = 263911, overlap = 976.469
PHY-3002 : Step(84): len = 265447, overlap = 987.188
PHY-3002 : Step(85): len = 267336, overlap = 1025.91
PHY-3002 : Step(86): len = 263238, overlap = 1034.41
PHY-3002 : Step(87): len = 262953, overlap = 1033.31
PHY-3002 : Step(88): len = 262644, overlap = 1009.88
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.76363e-05
PHY-3002 : Step(89): len = 280692, overlap = 1008.28
PHY-3002 : Step(90): len = 290675, overlap = 968.25
PHY-3002 : Step(91): len = 294963, overlap = 912.188
PHY-3002 : Step(92): len = 296961, overlap = 878.906
PHY-3002 : Step(93): len = 298584, overlap = 901.125
PHY-3002 : Step(94): len = 301051, overlap = 905.25
PHY-3002 : Step(95): len = 299589, overlap = 911.125
PHY-3002 : Step(96): len = 301522, overlap = 884.812
PHY-3002 : Step(97): len = 301785, overlap = 888.188
PHY-3002 : Step(98): len = 302075, overlap = 897.156
PHY-3002 : Step(99): len = 299436, overlap = 884.938
PHY-3002 : Step(100): len = 299141, overlap = 900.875
PHY-3002 : Step(101): len = 297818, overlap = 889.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.52726e-05
PHY-3002 : Step(102): len = 313020, overlap = 824
PHY-3002 : Step(103): len = 322046, overlap = 815.75
PHY-3002 : Step(104): len = 324631, overlap = 809.562
PHY-3002 : Step(105): len = 325828, overlap = 784.469
PHY-3002 : Step(106): len = 326621, overlap = 784.344
PHY-3002 : Step(107): len = 327167, overlap = 773.562
PHY-3002 : Step(108): len = 326553, overlap = 767.125
PHY-3002 : Step(109): len = 327269, overlap = 748.469
PHY-3002 : Step(110): len = 327208, overlap = 764.031
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.05452e-05
PHY-3002 : Step(111): len = 338393, overlap = 743.625
PHY-3002 : Step(112): len = 345365, overlap = 723.781
PHY-3002 : Step(113): len = 346348, overlap = 719.312
PHY-3002 : Step(114): len = 346478, overlap = 719.781
PHY-3002 : Step(115): len = 347741, overlap = 712.25
PHY-3002 : Step(116): len = 349386, overlap = 686.531
PHY-3002 : Step(117): len = 349178, overlap = 667
PHY-3002 : Step(118): len = 349296, overlap = 671.094
PHY-3002 : Step(119): len = 350662, overlap = 675.25
PHY-3002 : Step(120): len = 352473, overlap = 692.562
PHY-3002 : Step(121): len = 352162, overlap = 689.625
PHY-3002 : Step(122): len = 352109, overlap = 688.844
PHY-3002 : Step(123): len = 352013, overlap = 688.25
PHY-3002 : Step(124): len = 351985, overlap = 685.969
PHY-3002 : Step(125): len = 350520, overlap = 670.469
PHY-3002 : Step(126): len = 350205, overlap = 678.125
PHY-3002 : Step(127): len = 350131, overlap = 677.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000137756
PHY-3002 : Step(128): len = 356440, overlap = 672.438
PHY-3002 : Step(129): len = 361569, overlap = 663.469
PHY-3002 : Step(130): len = 364064, overlap = 659.719
PHY-3002 : Step(131): len = 365023, overlap = 651.281
PHY-3002 : Step(132): len = 366179, overlap = 642.688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000266486
PHY-3002 : Step(133): len = 369863, overlap = 649.438
PHY-3002 : Step(134): len = 372250, overlap = 641.656
PHY-3002 : Step(135): len = 373458, overlap = 634.594
PHY-3002 : Step(136): len = 374854, overlap = 628.156
PHY-3002 : Step(137): len = 376929, overlap = 637.938
PHY-3002 : Step(138): len = 378250, overlap = 634.875
PHY-3002 : Step(139): len = 378115, overlap = 626.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000496548
PHY-3002 : Step(140): len = 379913, overlap = 617.125
PHY-3002 : Step(141): len = 382153, overlap = 607
PHY-3002 : Step(142): len = 383500, overlap = 609.406
PHY-3002 : Step(143): len = 385412, overlap = 613.844
PHY-3002 : Step(144): len = 387601, overlap = 592.062
PHY-3002 : Step(145): len = 389496, overlap = 575.531
PHY-3002 : Step(146): len = 389564, overlap = 571.75
PHY-3002 : Step(147): len = 390547, overlap = 564.719
PHY-3002 : Step(148): len = 392372, overlap = 571.656
PHY-3002 : Step(149): len = 393388, overlap = 573.531
PHY-3002 : Step(150): len = 393806, overlap = 563.031
PHY-3002 : Step(151): len = 394378, overlap = 518.469
PHY-3002 : Step(152): len = 395126, overlap = 527.25
PHY-3002 : Step(153): len = 395790, overlap = 521.688
PHY-3002 : Step(154): len = 396010, overlap = 512.938
PHY-3002 : Step(155): len = 395256, overlap = 526.844
PHY-3002 : Step(156): len = 394199, overlap = 531.625
PHY-3002 : Step(157): len = 393392, overlap = 533.406
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25317.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 570984, over cnt = 1788(5%), over = 15329, worst = 173
PHY-1001 : End global iterations;  0.471239s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 134.09, top5 = 91.90, top10 = 74.62, top15 = 64.32.
PHY-3001 : End congestion estimation;  0.696839s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (42.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.522261s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (50.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.97366e-05
PHY-3002 : Step(158): len = 444272, overlap = 477.531
PHY-3002 : Step(159): len = 443699, overlap = 458.125
PHY-3002 : Step(160): len = 443807, overlap = 425.125
PHY-3002 : Step(161): len = 424503, overlap = 426.531
PHY-3002 : Step(162): len = 420679, overlap = 421.344
PHY-3002 : Step(163): len = 417322, overlap = 407.719
PHY-3002 : Step(164): len = 410928, overlap = 404.781
PHY-3002 : Step(165): len = 411933, overlap = 407.625
PHY-3002 : Step(166): len = 406987, overlap = 400.562
PHY-3002 : Step(167): len = 406962, overlap = 403.406
PHY-3002 : Step(168): len = 405953, overlap = 402.25
PHY-3002 : Step(169): len = 403877, overlap = 400.062
PHY-3002 : Step(170): len = 403960, overlap = 398.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.94732e-05
PHY-3002 : Step(171): len = 406435, overlap = 401.625
PHY-3002 : Step(172): len = 407481, overlap = 400.344
PHY-3002 : Step(173): len = 412432, overlap = 393.469
PHY-3002 : Step(174): len = 412432, overlap = 393.469
PHY-3002 : Step(175): len = 410911, overlap = 390.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000198946
PHY-3002 : Step(176): len = 421752, overlap = 391.25
PHY-3002 : Step(177): len = 425158, overlap = 389.469
PHY-3002 : Step(178): len = 430393, overlap = 375.438
PHY-3002 : Step(179): len = 433710, overlap = 370.406
PHY-3002 : Step(180): len = 436793, overlap = 366.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000397893
PHY-3002 : Step(181): len = 437668, overlap = 372.031
PHY-3002 : Step(182): len = 439993, overlap = 374.562
PHY-3002 : Step(183): len = 444302, overlap = 368
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 280/25317.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580040, over cnt = 2356(6%), over = 17041, worst = 178
PHY-1001 : End global iterations;  0.553187s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (76.3%)

PHY-1001 : Congestion index: top1 = 133.38, top5 = 87.79, top10 = 71.90, top15 = 63.35.
PHY-3001 : End congestion estimation;  0.773907s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (74.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392751s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20118e-05
PHY-3002 : Step(184): len = 443500, overlap = 805.406
PHY-3002 : Step(185): len = 447121, overlap = 748.719
PHY-3002 : Step(186): len = 441332, overlap = 656.344
PHY-3002 : Step(187): len = 439936, overlap = 630.344
PHY-3002 : Step(188): len = 434800, overlap = 541.25
PHY-3002 : Step(189): len = 426890, overlap = 542.438
PHY-3002 : Step(190): len = 425331, overlap = 543.531
PHY-3002 : Step(191): len = 417100, overlap = 545.219
PHY-3002 : Step(192): len = 416002, overlap = 537.344
PHY-3002 : Step(193): len = 414622, overlap = 522.75
PHY-3002 : Step(194): len = 413635, overlap = 508.031
PHY-3002 : Step(195): len = 407979, overlap = 497.781
PHY-3002 : Step(196): len = 406756, overlap = 484.812
PHY-3002 : Step(197): len = 400801, overlap = 473.062
PHY-3002 : Step(198): len = 399420, overlap = 466.844
PHY-3002 : Step(199): len = 397551, overlap = 490.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.40236e-05
PHY-3002 : Step(200): len = 399417, overlap = 474.438
PHY-3002 : Step(201): len = 399909, overlap = 469.375
PHY-3002 : Step(202): len = 404506, overlap = 442.344
PHY-3002 : Step(203): len = 406419, overlap = 438.594
PHY-3002 : Step(204): len = 409971, overlap = 425.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128047
PHY-3002 : Step(205): len = 412945, overlap = 405.406
PHY-3002 : Step(206): len = 414160, overlap = 397.5
PHY-3002 : Step(207): len = 421203, overlap = 376.281
PHY-3002 : Step(208): len = 426301, overlap = 361.188
PHY-3002 : Step(209): len = 426342, overlap = 378.125
PHY-3002 : Step(210): len = 425978, overlap = 379.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000256094
PHY-3002 : Step(211): len = 428515, overlap = 358.438
PHY-3002 : Step(212): len = 430595, overlap = 349.969
PHY-3002 : Step(213): len = 433708, overlap = 338.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000442423
PHY-3002 : Step(214): len = 434590, overlap = 344.5
PHY-3002 : Step(215): len = 435996, overlap = 340.562
PHY-3002 : Step(216): len = 442738, overlap = 330.281
PHY-3002 : Step(217): len = 448265, overlap = 322.719
PHY-3002 : Step(218): len = 449918, overlap = 313.844
PHY-3002 : Step(219): len = 450246, overlap = 308.688
PHY-3002 : Step(220): len = 450275, overlap = 310.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000884845
PHY-3002 : Step(221): len = 451369, overlap = 308.625
PHY-3002 : Step(222): len = 451893, overlap = 308.062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82485, tnet num: 16867, tinst num: 15022, tnode num: 95780, tedge num: 135068.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.068174s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (39.5%)

RUN-1004 : used memory is 544 MB, reserved memory is 526 MB, peak memory is 581 MB
OPT-1001 : Total overflow 916.59 peak overflow 7.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 545/25317.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630016, over cnt = 2983(8%), over = 15870, worst = 54
PHY-1001 : End global iterations;  0.701158s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (49.0%)

PHY-1001 : Congestion index: top1 = 76.01, top5 = 63.29, top10 = 56.65, top15 = 52.46.
PHY-1001 : End incremental global routing;  0.911658s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (58.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.422930s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.639740s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (48.6%)

OPT-1001 : Current memory(MB): used = 563, reserve = 547, peak = 581.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16700/25317.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630016, over cnt = 2983(8%), over = 15870, worst = 54
PHY-1002 : len = 763248, over cnt = 2641(7%), over = 7812, worst = 48
PHY-1002 : len = 831328, over cnt = 1579(4%), over = 4068, worst = 42
PHY-1002 : len = 875880, over cnt = 881(2%), over = 2092, worst = 42
PHY-1002 : len = 924256, over cnt = 91(0%), over = 220, worst = 14
PHY-1001 : End global iterations;  1.651476s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (83.3%)

PHY-1001 : Congestion index: top1 = 64.03, top5 = 56.46, top10 = 52.76, top15 = 50.28.
OPT-1001 : End congestion update;  1.892411s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (76.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.316468s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.4%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.209055s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (72.1%)

OPT-1001 : Current memory(MB): used = 570, reserve = 554, peak = 581.
OPT-1001 : End physical optimization;  5.054978s wall, 2.859375s user + 0.015625s system = 2.875000s CPU (56.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9032 LUT to BLE ...
SYN-4008 : Packed 9032 LUT and 1288 SEQ to BLE.
SYN-4003 : Packing 1631 remaining SEQ's ...
SYN-4005 : Packed 1392 SEQ with LUT/SLICE
SYN-4006 : 6465 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9271/12618 primitive instances ...
PHY-3001 : End packing;  0.636570s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (41.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7968 instances
RUN-1001 : 3919 mslices, 3919 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24256 nets
RUN-1001 : 13446 nets have 2 pins
RUN-1001 : 9366 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
PHY-3001 : design contains 7966 instances, 7838 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 468061, Over = 453.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12135/24256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 881800, over cnt = 1979(5%), over = 3210, worst = 10
PHY-1002 : len = 886752, over cnt = 1462(4%), over = 1974, worst = 8
PHY-1002 : len = 900960, over cnt = 641(1%), over = 767, worst = 5
PHY-1002 : len = 908032, over cnt = 322(0%), over = 377, worst = 4
PHY-1002 : len = 917904, over cnt = 41(0%), over = 45, worst = 2
PHY-1001 : End global iterations;  1.261519s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (29.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 56.74, top10 = 52.80, top15 = 50.06.
PHY-3001 : End congestion estimation;  1.582036s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (32.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79396, tnet num: 15806, tinst num: 7966, tnode num: 90563, tedge num: 132659.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.287294s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (41.3%)

RUN-1004 : used memory is 602 MB, reserved memory is 588 MB, peak memory is 602 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.738200s wall, 0.703125s user + 0.062500s system = 0.765625s CPU (44.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45976e-05
PHY-3002 : Step(223): len = 455683, overlap = 464
PHY-3002 : Step(224): len = 452755, overlap = 465.25
PHY-3002 : Step(225): len = 444771, overlap = 476.5
PHY-3002 : Step(226): len = 441321, overlap = 486
PHY-3002 : Step(227): len = 435757, overlap = 517.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.91952e-05
PHY-3002 : Step(228): len = 438719, overlap = 508.25
PHY-3002 : Step(229): len = 440914, overlap = 504.5
PHY-3002 : Step(230): len = 445748, overlap = 485.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.83904e-05
PHY-3002 : Step(231): len = 454969, overlap = 463.75
PHY-3002 : Step(232): len = 460742, overlap = 454.75
PHY-3002 : Step(233): len = 471839, overlap = 444
PHY-3002 : Step(234): len = 473074, overlap = 436
PHY-3002 : Step(235): len = 473315, overlap = 436.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116781
PHY-3002 : Step(236): len = 482631, overlap = 432.5
PHY-3002 : Step(237): len = 489391, overlap = 422.5
PHY-3002 : Step(238): len = 503183, overlap = 388.5
PHY-3002 : Step(239): len = 500435, overlap = 392
PHY-3002 : Step(240): len = 497876, overlap = 392.75
PHY-3002 : Step(241): len = 496066, overlap = 394
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000212475
PHY-3002 : Step(242): len = 506083, overlap = 383
PHY-3002 : Step(243): len = 512742, overlap = 377.25
PHY-3002 : Step(244): len = 519075, overlap = 365.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000424951
PHY-3002 : Step(245): len = 524634, overlap = 359.25
PHY-3002 : Step(246): len = 537801, overlap = 345
PHY-3002 : Step(247): len = 543422, overlap = 338.25
PHY-3002 : Step(248): len = 546481, overlap = 332.25
PHY-3002 : Step(249): len = 550522, overlap = 334.5
PHY-3002 : Step(250): len = 552865, overlap = 332.5
PHY-3002 : Step(251): len = 554687, overlap = 335
PHY-3002 : Step(252): len = 556676, overlap = 330.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000707287
PHY-3002 : Step(253): len = 561074, overlap = 328.75
PHY-3002 : Step(254): len = 569380, overlap = 324.5
PHY-3002 : Step(255): len = 573882, overlap = 323.5
PHY-3002 : Step(256): len = 579579, overlap = 320.5
PHY-3002 : Step(257): len = 586971, overlap = 315.25
PHY-3002 : Step(258): len = 592469, overlap = 320
PHY-3002 : Step(259): len = 594100, overlap = 323.75
PHY-3002 : Step(260): len = 595848, overlap = 319.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0011806
PHY-3002 : Step(261): len = 599228, overlap = 319.25
PHY-3002 : Step(262): len = 605280, overlap = 314
PHY-3002 : Step(263): len = 615005, overlap = 307.5
PHY-3002 : Step(264): len = 619633, overlap = 304
PHY-3002 : Step(265): len = 626046, overlap = 306
PHY-3002 : Step(266): len = 632651, overlap = 304.5
PHY-3002 : Step(267): len = 637818, overlap = 302.5
PHY-3002 : Step(268): len = 643999, overlap = 307.25
PHY-3002 : Step(269): len = 649890, overlap = 308
PHY-3002 : Step(270): len = 654052, overlap = 303
PHY-3002 : Step(271): len = 658484, overlap = 303.25
PHY-3002 : Step(272): len = 661708, overlap = 288
PHY-3002 : Step(273): len = 662717, overlap = 289
PHY-3002 : Step(274): len = 663167, overlap = 285.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00199574
PHY-3002 : Step(275): len = 664571, overlap = 286
PHY-3002 : Step(276): len = 669875, overlap = 288.75
PHY-3002 : Step(277): len = 678730, overlap = 287.25
PHY-3002 : Step(278): len = 687076, overlap = 290
PHY-3002 : Step(279): len = 692174, overlap = 287
PHY-3002 : Step(280): len = 695036, overlap = 283
PHY-3002 : Step(281): len = 699428, overlap = 282.25
PHY-3002 : Step(282): len = 703952, overlap = 276.75
PHY-3002 : Step(283): len = 707038, overlap = 274.75
PHY-3002 : Step(284): len = 709857, overlap = 275
PHY-3002 : Step(285): len = 713087, overlap = 269
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.654180s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (11.9%)

PHY-3001 : Trial Legalized: Len = 764397
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 188/24256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.02844e+06, over cnt = 3725(10%), over = 6888, worst = 7
PHY-1002 : len = 1.05886e+06, over cnt = 2436(6%), over = 3770, worst = 7
PHY-1002 : len = 1.08867e+06, over cnt = 1170(3%), over = 1708, worst = 7
PHY-1002 : len = 1.11004e+06, over cnt = 227(0%), over = 329, worst = 6
PHY-1002 : len = 1.11414e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.726112s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 61.49, top5 = 56.09, top10 = 53.30, top15 = 51.34.
PHY-3001 : End congestion estimation;  3.075480s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (55.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480763s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (52.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114262
PHY-3002 : Step(286): len = 660527, overlap = 138.5
PHY-3002 : Step(287): len = 611199, overlap = 177.25
PHY-3002 : Step(288): len = 590882, overlap = 188.5
PHY-3002 : Step(289): len = 579797, overlap = 190
PHY-3002 : Step(290): len = 570502, overlap = 188.25
PHY-3002 : Step(291): len = 566318, overlap = 191.5
PHY-3002 : Step(292): len = 562693, overlap = 193.75
PHY-3002 : Step(293): len = 561340, overlap = 199.75
PHY-3002 : Step(294): len = 559761, overlap = 195.75
PHY-3002 : Step(295): len = 557504, overlap = 194.25
PHY-3002 : Step(296): len = 556889, overlap = 194.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00021435
PHY-3002 : Step(297): len = 564589, overlap = 187
PHY-3002 : Step(298): len = 571084, overlap = 185.5
PHY-3002 : Step(299): len = 577127, overlap = 176.5
PHY-3002 : Step(300): len = 576219, overlap = 179.25
PHY-3002 : Step(301): len = 575784, overlap = 182.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000386632
PHY-3002 : Step(302): len = 581494, overlap = 179.25
PHY-3002 : Step(303): len = 588591, overlap = 174.75
PHY-3002 : Step(304): len = 597131, overlap = 168
PHY-3002 : Step(305): len = 597987, overlap = 173.5
PHY-3002 : Step(306): len = 598316, overlap = 173.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 649225, Over = 0
PHY-3001 : Spreading special nets. 86 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.045864s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.2%)

PHY-3001 : 125 instances has been re-located, deltaX = 44, deltaY = 61, maxDist = 3.
PHY-3001 : Final: Len = 651721, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79396, tnet num: 15806, tinst num: 7966, tnode num: 90563, tedge num: 132659.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.341200s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (43.1%)

RUN-1004 : used memory is 600 MB, reserved memory is 590 MB, peak memory is 633 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1792/24256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 899728, over cnt = 3577(10%), over = 6483, worst = 9
PHY-1002 : len = 925944, over cnt = 2263(6%), over = 3480, worst = 7
PHY-1002 : len = 954880, over cnt = 961(2%), over = 1408, worst = 6
PHY-1002 : len = 967600, over cnt = 444(1%), over = 621, worst = 6
PHY-1002 : len = 979080, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  2.618992s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 60.69, top5 = 55.94, top10 = 52.49, top15 = 50.09.
PHY-1001 : End incremental global routing;  2.949142s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (55.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.485749s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (35.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.785902s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (54.1%)

OPT-1001 : Current memory(MB): used = 613, reserve = 603, peak = 633.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14813/24256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 979080, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 979104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.278123s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 60.69, top5 = 55.94, top10 = 52.49, top15 = 50.09.
OPT-1001 : End congestion update;  0.596144s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (41.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346017s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (27.1%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.942297s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (36.5%)

OPT-1001 : Current memory(MB): used = 618, reserve = 607, peak = 633.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.338910s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14813/24256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 979104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125083s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 60.69, top5 = 55.94, top10 = 52.49, top15 = 50.09.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343546s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (59.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.326009s wall, 3.546875s user + 0.000000s system = 3.546875s CPU (48.4%)

RUN-1003 : finish command "place" in  35.138836s wall, 16.546875s user + 1.234375s system = 17.781250s CPU (50.6%)

RUN-1004 : used memory is 577 MB, reserved memory is 564 MB, peak memory is 633 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.359845s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (97.7%)

RUN-1004 : used memory is 577 MB, reserved memory is 564 MB, peak memory is 633 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7968 instances
RUN-1001 : 3919 mslices, 3919 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24256 nets
RUN-1001 : 13446 nets have 2 pins
RUN-1001 : 9366 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79396, tnet num: 15806, tinst num: 7966, tnode num: 90563, tedge num: 132659.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.252868s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (61.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 573 MB, peak memory is 633 MB
PHY-1001 : 3919 mslices, 3919 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 885472, over cnt = 3619(10%), over = 6670, worst = 8
PHY-1002 : len = 916120, over cnt = 2277(6%), over = 3570, worst = 7
PHY-1002 : len = 935192, over cnt = 1320(3%), over = 2114, worst = 7
PHY-1002 : len = 970792, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 970920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.411740s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (48.6%)

PHY-1001 : Congestion index: top1 = 60.39, top5 = 55.35, top10 = 52.00, top15 = 49.73.
PHY-1001 : End global routing;  2.735274s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (52.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 629, reserve = 617, peak = 633.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 904, reserve = 895, peak = 904.
PHY-1001 : End build detailed router design. 3.058304s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (49.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 164712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.614313s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (22.3%)

PHY-1001 : Current memory(MB): used = 939, reserve = 932, peak = 939.
PHY-1001 : End phase 1; 1.619967s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (23.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.92857e+06, over cnt = 3194(0%), over = 3228, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 952, reserve = 943, peak = 952.
PHY-1001 : End initial routed; 29.378622s wall, 13.734375s user + 0.046875s system = 13.781250s CPU (46.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15239(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.104000s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (12.6%)

PHY-1001 : Current memory(MB): used = 969, reserve = 960, peak = 969.
PHY-1001 : End phase 2; 31.482683s wall, 14.000000s user + 0.046875s system = 14.046875s CPU (44.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.92857e+06, over cnt = 3194(0%), over = 3228, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.081929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.8135e+06, over cnt = 1691(0%), over = 1698, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.144140s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (81.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.79294e+06, over cnt = 548(0%), over = 548, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.507103s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (80.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.79175e+06, over cnt = 180(0%), over = 180, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.811139s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (77.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.7937e+06, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.579396s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (37.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.79541e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.463635s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (60.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.7959e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.436126s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (25.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.7959e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.818658s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (59.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.79598e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.171680s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.79607e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.174729s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.79607e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.207230s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (75.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.79607e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.236492s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.79622e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.511224s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (58.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.79632e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.177401s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.0%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.79643e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.165976s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (65.9%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.79646e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 15; 0.163528s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (76.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15239(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.120836s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (29.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 809 feed throughs used by 433 nets
PHY-1001 : End commit to database; 1.830961s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (48.6%)

PHY-1001 : Current memory(MB): used = 1064, reserve = 1059, peak = 1064.
PHY-1001 : End phase 3; 13.854454s wall, 8.125000s user + 0.015625s system = 8.140625s CPU (58.8%)

PHY-1003 : Routed, final wirelength = 2.79646e+06
PHY-1001 : Current memory(MB): used = 1069, reserve = 1065, peak = 1069.
PHY-1001 : End export database. 0.118419s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.6%)

PHY-1001 : End detail routing;  50.456507s wall, 24.125000s user + 0.140625s system = 24.265625s CPU (48.1%)

RUN-1003 : finish command "route" in  55.052738s wall, 26.640625s user + 0.140625s system = 26.781250s CPU (48.6%)

RUN-1004 : used memory is 1063 MB, reserved memory is 1058 MB, peak memory is 1069 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15264   out of  19600   77.88%
#reg                     3006   out of  19600   15.34%
#le                     15503
  #lut only             12497   out of  15503   80.61%
  #reg only               239   out of  15503    1.54%
  #lut&reg               2767   out of  15503   17.85%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2128
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    248
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    213
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               145
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15503  |14625   |639     |3022    |20      |3       |
|  ISP                               |AHBISP                                      |8350   |8029    |220     |620     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7762   |7653    |76      |280     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1786   |1780    |6       |25      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1776   |1770    |6       |26      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1760   |1754    |6       |26      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |50     |44      |6       |24      |2       |0       |
|    u_demosaic                      |demosaic                                    |486    |286     |132     |274     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |146    |73      |37      |84      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |79     |40      |23      |52      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |103    |60      |33      |62      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |130    |97      |31      |60      |0       |0       |
|    u_gamma                         |gamma                                       |30     |30      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |8      |8       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |6      |6       |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |6      |6       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |38     |38      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |5      |5       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |3      |3       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |12     |12      |0       |7       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |617    |509     |102     |271     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |269    |235     |34      |133     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |730    |538     |103     |388     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |377    |228     |60      |264     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |151    |72      |18      |124     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |17     |3       |0       |17      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |41     |21      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |24      |0       |34      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |135    |89      |18      |110     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |23     |23      |0       |23      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |23      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |22      |0       |32      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |353    |310     |43      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |49     |40      |9       |18      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |76     |76      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |43     |39      |4       |22      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |110    |92      |18      |41      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |75     |63      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5024   |4964    |56      |1347    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |148    |83      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |512    |380     |93      |297     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |512    |380     |93      |297     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |211    |172     |0       |188     |0       |0       |
|        reg_inst                    |register                                    |211    |172     |0       |188     |0       |0       |
|      trigger_inst                  |trigger                                     |301    |208     |93      |109     |0       |0       |
|        bus_inst                    |bus_top                                     |98     |62      |36      |34      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |49     |31      |18      |17      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |46     |28      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |120    |91      |29      |54      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13399  
    #2          2       8067   
    #3          3        663   
    #4          4        636   
    #5        5-10       903   
    #6        11-50      436   
    #7       51-100      36    
    #8       101-500     45    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.773087s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (89.0%)

RUN-1004 : used memory is 1058 MB, reserved memory is 1053 MB, peak memory is 1116 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79396, tnet num: 15806, tinst num: 7966, tnode num: 90563, tedge num: 132659.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.220141s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (29.5%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1055 MB, peak memory is 1116 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7966
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24256, pip num: 187456
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 809
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3183 valid insts, and 496385 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.624432s wall, 102.578125s user + 1.062500s system = 103.640625s CPU (389.3%)

RUN-1004 : used memory is 1092 MB, reserved memory is 1096 MB, peak memory is 1286 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240506_103311.log"
