Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Sat Apr 30 21:56:28 2016
| Host              : srihari running 64-bit Ubuntu 14.04.4 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file metastable_ro_wrapper_timing_summary_routed.rpt -rpx metastable_ro_wrapper_timing_summary_routed.rpx
| Design            : metastable_ro_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.731       -5.127                      2                 6305       -9.567      -18.737                      2                 6305        4.020        0.000                       0                  3116  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
clk_fpga_0                              {0.000 5.000}      10.000          100.000         
clk_fpga_1                              {0.000 10.000}     20.000          50.000          
metastable_ro_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_metastable_ro_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clk_out2_metastable_ro_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_metastable_ro_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    3.044        0.000                      0                 5720        0.052        0.000                      0                 5720        4.020        0.000                       0                  2749  
clk_fpga_1                                                                                                                                                                               17.845        0.000                       0                     1  
metastable_ro_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_metastable_ro_clk_wiz_0_0         -2.731       -5.127                      2                    2       -9.567      -18.737                      2                    2        4.500        0.000                       0                     4  
  clk_out2_metastable_ro_clk_wiz_0_0          4.900        0.000                      0                  583        0.078        0.000                      0                  583        4.500        0.000                       0                   358  
  clkfbout_metastable_ro_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 0.766ns (12.193%)  route 5.516ns (87.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.681     2.975    metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X26Y71                                                      r  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 f  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=128, routed)         3.718     7.211    metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.124     7.335 r  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.713     8.048    metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_bresp[0]_INST_0_i_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.172 r  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0/O
                         net (fo=1, routed)           1.085     9.257    metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  metastable_ro_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.562    12.742    metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  metastable_ro_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                     -0.516    12.301    metastable_ro_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.642ns (10.738%)  route 5.337ns (89.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         2.210     9.106    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y19         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.522    12.701    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    12.317    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.294%)  route 5.042ns (88.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.915     8.811    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/I1
    SLICE_X34Y94         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X34Y94                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.110    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.294%)  route 5.042ns (88.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.915     8.811    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/I1
    SLICE_X34Y94         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X34Y94                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.110    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_arready_int_reg
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_awready_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.294%)  route 5.042ns (88.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.915     8.811    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/I1
    SLICE_X34Y94         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_awready_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X34Y94                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_awready_int_reg/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.110    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_awready_int_reg
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.294%)  route 5.042ns (88.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.915     8.811    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I1
    SLICE_X34Y94         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X34Y94                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.110    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.294%)  route 5.042ns (88.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.915     8.811    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I1
    SLICE_X34Y94         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X34Y94                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.110    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.642ns (11.163%)  route 5.109ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.982     8.878    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/O1
    SLICE_X33Y97         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y97                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[27]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.205    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.642ns (11.163%)  route 5.109ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.982     8.878    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/O1
    SLICE_X33Y97         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y97                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.205    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.642ns (11.163%)  route 5.109ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.833     3.127    metastable_ro_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y118                                                     r  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 f  metastable_ro_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.127     6.772    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=102, routed)         1.982     8.878    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/O1
    SLICE_X33Y97         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.480    12.659    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y97                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[31]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.205    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  3.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.806%)  route 0.202ns (49.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.634     0.970    metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y104                                                     r  metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 f  metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=17, routed)          0.202     1.336    metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I2[3]
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.381 r  metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.381    metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/n_0_GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1
    SLICE_X49Y105        FDRE                                         r  metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.910     1.276    metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y105                                                     r  metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.092     1.329    metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.654     0.990    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y108                                                     r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/Q
                         net (fo=1, routed)           0.115     1.246    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y106        SRLC32E                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.929     1.295    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y106                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.288     1.007    
    SLICE_X26Y106        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.190    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.184ns (35.882%)  route 0.329ns (64.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.553     0.889    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X52Y99                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.329     1.358    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_0_skid_buffer_reg[39]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.043     1.401 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.401    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_0_m_payload_i[39]_i_1__0
    SLICE_X52Y100        FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.907     1.273    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X52Y100                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.107     1.345    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.356ns (69.428%)  route 0.157ns (30.572%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y99                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=2, routed)           0.156     1.189    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.234 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_2__0/O
                         net (fo=1, routed)           0.000     1.234    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[2]_i_2__0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.349 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.349    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_3__0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.404 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3__0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.404    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_1__0
    SLICE_X49Y100        FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y100                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.224ns (43.095%)  route 0.296ns (56.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.553     0.889    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X52Y99                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.296     1.312    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_0_skid_buffer_reg[9]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.408 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.408    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_0_m_payload_i[9]_i_1__0
    SLICE_X52Y100        FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.907     1.273    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X52Y100                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.107     1.345    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.411%)  route 0.218ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.559     0.895    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y98                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=1, routed)           0.218     1.261    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X2Y19         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.868     1.234    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     1.196    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.366ns (70.013%)  route 0.157ns (29.987%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y99                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=2, routed)           0.156     1.189    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.234 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_2__0/O
                         net (fo=1, routed)           0.000     1.234    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[2]_i_2__0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.349 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.349    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_3__0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.414 r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3__0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.414    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[6]_i_1__0
    SLICE_X49Y100        FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y100                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.086%)  route 0.360ns (65.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.557     0.893    metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X37Y99                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.360     1.393    metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/n_0_skid_buffer_reg[23]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.438 r  metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.438    metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/n_0_m_payload_i[23]_i_1__1
    SLICE_X36Y100        FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X36Y100                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     1.363    metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.185ns (39.494%)  route 0.283ns (60.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.637     0.973    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X49Y106                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.283     1.397    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/n_0_skid_buffer_reg[8]
    SLICE_X50Y106        LUT3 (Prop_lut3_I2_O)        0.044     1.441 r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.441    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[8]
    SLICE_X50Y106        FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.906     1.272    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X50Y106                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.131     1.364    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/ip2bus_rdack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.376%)  route 0.183ns (46.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.639     0.975    metastable_ro_i/fine_delay_ctrl/U0/s_axi_aclk
    SLICE_X38Y100                                                     r  metastable_ro_i/fine_delay_ctrl/U0/ip2bus_rdack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  metastable_ro_i/fine_delay_ctrl/U0/ip2bus_rdack_i_D1_reg/Q
                         net (fo=3, routed)           0.183     1.322    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_D1
    SLICE_X38Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.367 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.367    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rvalid_i_i_1
    SLICE_X38Y98         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y98                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y18    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y19    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X26Y90    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C                                                                                                             
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X26Y90    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C                                                                                                             
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X26Y90    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C                                                                                                             
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X26Y92    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C                                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y89    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C                                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y90    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C                                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y90    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C                                                                                                              
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y101   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                            
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y100   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y100   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y100   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y102   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y102   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y102   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y101   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK                                                            
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y100   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK                                                            
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y102   metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK                                                            
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y106   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                            
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y107   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X26Y107   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y106   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y105   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y106   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK                                                            
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y105   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y105   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y105   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X30Y106   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin                                                                            
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y17  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I  



---------------------------------------------------------------------------------------------------
From Clock:  metastable_ro_i/clk_wiz_0/inst/clk_in1
  To Clock:  metastable_ro_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         metastable_ro_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_metastable_ro_clk_wiz_0_0
  To Clock:  clk_out1_metastable_ro_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.731ns,  Total Violation       -5.127ns
Hold  :            2  Failing Endpoints,  Worst Slack       -9.567ns,  Total Violation      -18.737ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out1_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        44.328ns  (logic 8.037ns (18.131%)  route 36.291ns (81.869%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        36.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    34.987ns = ( 44.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.953ns = ( 3.047 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.552     7.555    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.679 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279     7.958    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.082 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.240    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879     9.243    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.367 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575     9.942    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.066 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    10.430    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.554 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.702    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    11.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.830 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.128    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.252 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951    13.202    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.326 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.009    14.336    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    15.357    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.481 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.542    16.023    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.147 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.807    16.954    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.078 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    17.227    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.351 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    17.785    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.909 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    18.215    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.339 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    18.618    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.742 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    18.900    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.024 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    19.457    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.581 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    20.156    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.280 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    20.644    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.768 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    20.917    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.041 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    21.474    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.598 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    21.896    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.286    22.306    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.430 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    22.591    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.715 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    23.613    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    23.737 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    24.312    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.436 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.057    25.492    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    25.616 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    25.765    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    25.889 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    26.769    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.893 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.610    27.503    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.627 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    27.997    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.121 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    28.280    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.404 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    29.283    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.407 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    30.280    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    30.404 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    30.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    30.891 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    31.040    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.164 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    32.043    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    32.167 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.969    33.136    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.260 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951    34.211    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.335 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    34.496    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.620 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    35.517    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    35.641 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.403    36.044    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.168 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    36.432    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.556 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    36.705    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.829 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    37.709    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    37.833 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    38.139    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.263 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    38.542    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.666 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    38.824    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.948 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    39.381    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    39.505 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    40.378    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.502 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    40.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.891 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    41.039    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.163 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    41.597    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.721 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.870    42.590    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    42.714 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    43.086    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    43.210 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    43.370    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    43.494 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.466    43.960    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    44.084 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    44.958    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    45.082 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    45.346    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    45.470 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    45.619    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    45.743 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    46.622    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    46.746 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.629    47.375    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X48Y104        FDRE                                         f  metastable_ro_i/delay_top_0/inst/registered_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.210    12.213    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.313 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    12.545    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.645 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.779    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.879 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    13.594    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.694 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    14.404    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    14.504 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.802    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    14.902 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.027    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.127 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    15.842    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.942 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    16.192    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.292 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    16.529    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.629 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    16.764    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.864 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    17.463    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.563 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    18.273    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.373 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    18.591    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.691 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.816    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.916 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    19.270    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.370 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    19.630    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.730 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    19.962    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.062 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134    20.197    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.297 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.692    20.988    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    21.088 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.908    21.996    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    22.096 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    22.313    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    22.413 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    22.538    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    22.638 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    23.353    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    23.453 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    23.703    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    23.803 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    24.040    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    24.140 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    24.274    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    24.374 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    24.974    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    25.074 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    25.409    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    25.509 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    25.726    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    25.826 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.525    26.351    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    26.451 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    26.805    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    26.905 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.549    27.454    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.554 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    27.786    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.886 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.410    28.296    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.396 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    29.111    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    29.211 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    29.921    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.021 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    30.319    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.419 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    30.544    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.644 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    30.999    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.099 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.712    31.810    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.910 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    32.146    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.246 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    32.381    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.481 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.301    32.782    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.882 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    33.217    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.317 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    33.535    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.635 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.760    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.860 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    34.575    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    34.675 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    34.935    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.035 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    35.267    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.367 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    36.264    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    36.364 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    37.079    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    37.179 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    37.889    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    37.989 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    38.287    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.387 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    38.512    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.612 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    38.966    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    39.066 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.795    39.862    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    39.962 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.305    40.267    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    40.367 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.886    41.253    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    41.353 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    41.952    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    42.052 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.932    42.984    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    43.084 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    43.382    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    43.482 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    43.607    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    43.707 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    44.062    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    44.162 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.825    44.987    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_out_reg/C
                         clock pessimism             -0.174    44.813    
                         clock uncertainty           -0.088    44.725    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.081    44.644    metastable_ro_i/delay_top_0/inst/registered_out_reg
  -------------------------------------------------------------------
                         required time                         44.644    
                         arrival time                         -47.375    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_metastable_ro_clk_wiz_0_0 fall@5.000ns - clk_out1_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        44.328ns  (logic 8.037ns (18.131%)  route 36.291ns (81.869%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        37.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    35.322ns = ( 40.322 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.552     2.555    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     2.679 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279     2.958    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     3.082 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158     3.240    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     3.364 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879     4.243    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.367 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575     4.942    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.066 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.430    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.554 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.702    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.826 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879     6.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.128    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.252 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951     8.202    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.326 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.009     9.336    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.460 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    10.357    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.542    11.023    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.147 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.807    11.954    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.227    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.351 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    12.785    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.909 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    13.215    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    13.618    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.742 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.900    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.024 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    14.457    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.581 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    15.156    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.280 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.644    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.768 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.917    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    16.474    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.598 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.896    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.020 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.286    17.306    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.430 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    17.591    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.715 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    18.613    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.737 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    19.312    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.436 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.057    20.492    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.616 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    20.765    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.889 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    21.769    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.893 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.610    22.503    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    22.627 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    22.997    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.121 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    23.280    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.404 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    24.283    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    24.407 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    25.280    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.404 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    25.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.891 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    26.040    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.164 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    27.043    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.167 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.969    28.136    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.260 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951    29.211    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.335 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    29.496    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.620 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    30.517    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    30.641 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.403    31.044    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.168 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    31.432    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.556 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    31.705    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.829 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    32.709    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    32.833 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    33.139    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.263 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    33.542    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.666 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    33.824    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.948 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    34.381    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.505 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    35.378    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    35.502 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    35.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    35.891 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    36.039    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.163 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    36.597    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.721 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.870    37.590    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    37.714 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    38.086    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.210 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    38.370    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.494 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.466    38.960    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    39.084 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    39.958    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.082 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    40.346    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.470 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    40.619    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.743 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    41.622    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.746 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.629    42.375    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X49Y104        FDRE                                         r  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     6.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     3.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.912    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.210     7.213    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     7.313 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232     7.545    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     7.645 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134     7.779    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     7.879 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715     8.594    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     8.694 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710     9.404    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.504 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298     9.802    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.902 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    10.027    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    10.127 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    10.842    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    10.942 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    11.192    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.292 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    11.529    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.629 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    11.764    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.864 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    12.463    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.563 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    13.273    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.373 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    13.591    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.691 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.816    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.916 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    14.270    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    14.370 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    14.630    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    14.730 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    14.962    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.062 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.197    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.297 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.692    15.988    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.088 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.908    16.996    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.096 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    17.313    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.413 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.538    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.638 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    18.353    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.453 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    18.703    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.803 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    19.040    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.140 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    19.274    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.374 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    19.974    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.074 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    20.409    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.509 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    20.726    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.826 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.525    21.351    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    21.451 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    21.805    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    21.905 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.549    22.454    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    22.554 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    22.786    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    22.886 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.410    23.296    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    23.396 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    24.111    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    24.211 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    24.921    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.021 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    25.319    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.419 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    25.544    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.644 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    25.998    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    26.098 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.712    26.810    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    26.910 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    27.146    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.246 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    27.381    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.481 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.301    27.782    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.882 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    28.217    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.317 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    28.535    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.635 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    28.760    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.860 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    29.575    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    29.675 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    29.935    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.035 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    30.267    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.367 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    31.264    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.364 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    32.079    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.179 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    32.889    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.989 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.287    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.387 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.512    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.612 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    33.966    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    34.066 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.795    34.862    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    34.962 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.305    35.267    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.367 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.886    36.253    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    36.353 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    36.952    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    37.052 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.932    37.984    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.084 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    38.382    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.482 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    38.607    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.707 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    39.062    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    39.162 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.388    39.550    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104        LUT1 (Prop_lut1_I0_O)        0.100    39.650 r  metastable_ro_i/delay_top_0/inst/i_0/O
                         net (fo=1, routed)           0.673    40.322    metastable_ro_i/delay_top_0/inst/n_0_0
    SLICE_X49Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C
                         clock pessimism             -0.174    40.149    
                         clock uncertainty           -0.088    40.060    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)       -0.081    39.979    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg
  -------------------------------------------------------------------
                         required time                         39.979    
                         arrival time                         -42.375    
  -------------------------------------------------------------------
                         slack                                 -2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.567ns  (arrival time - required time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_metastable_ro_clk_wiz_0_0 fall@5.000ns - clk_out1_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        36.147ns  (logic 6.491ns (17.957%)  route 29.656ns (82.043%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        45.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    43.492ns = ( 48.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 3.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     6.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     3.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.912    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.234     7.237    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.337 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232     7.569    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.669 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134     7.803    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.903 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     8.618    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     8.718 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473     9.191    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.291 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298     9.590    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.690 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125     9.815    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.915 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    10.630    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.730 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250    10.980    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.080 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781    11.860    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.960 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.829    12.790    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    12.890 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    13.489    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.589 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.452    14.041    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.141 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.659    14.801    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.901 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.025    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.125 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    15.480    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.580 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    15.840    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.940 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    16.172    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.272 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    16.406    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.506 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    16.861    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.961 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    17.434    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.534 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.832    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.932 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.057    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    18.157 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    18.511    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    18.611 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250    18.861    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    18.961 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.236    19.198    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    19.298 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    19.433    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    19.533 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    20.132    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    20.232 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    20.705    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    20.805 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.863    21.667    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    21.767 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.892    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    21.992 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    22.708    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    22.808 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.516    23.324    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.424 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    23.730    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.830 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    23.964    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.064 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    24.779    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.879 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    25.589    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.689 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    25.987    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.087 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    26.212    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.312 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    27.027    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.127 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.795    27.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.022 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781    28.803    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.903 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    29.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.138 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    29.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.837 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.335    30.172    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.272 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    30.490    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.590 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    30.714    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.814 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    31.530    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.630 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    31.890    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.990 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.322 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    32.456    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.556 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    32.911    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.011 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    33.720    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.820 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    34.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    34.138 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.263    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    34.363 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    34.717    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    34.817 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.712    35.528    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    35.628 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.305    35.934    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    36.034 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    36.169    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    36.269 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.301    36.569    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    36.669 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    37.380    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    37.480 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    37.697    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    37.797 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    37.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    38.022 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    38.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    38.837 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.531    39.368    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X49Y104        FDRE                                         f  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.531     7.534    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.658 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279     7.937    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.061 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.219    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.343 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879     9.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.346 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    10.219    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    10.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.830 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.979    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.103 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    11.982    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.106 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.404    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.528 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    12.815    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.939 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    13.100    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.224 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    14.121    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.245 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    15.118    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    15.507    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.631 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.780    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.904 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    16.337    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.461 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    16.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.891 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    17.170    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    17.294 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158    17.452    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    17.576 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.845    18.421    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.545 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.097    19.642    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.766 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    20.030    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.154 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    20.303    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.427 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    21.306    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.430 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    21.728    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.852 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    22.138    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.262 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    22.423    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.547 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    23.445    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    23.569 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    23.972    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.096 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    24.360    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.484 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.640    25.124    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    25.248 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    25.681    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    25.805 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.650    26.455    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    26.858    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    26.982 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.496    27.478    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.602 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    28.481    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.605 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    29.478    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.602 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    29.965    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.089 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    30.238    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.362 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    30.795    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.919 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.870    31.789    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    31.913 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    32.199    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.323 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    32.484    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.608 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.466    33.074    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    33.198 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    33.601    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    33.725 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    33.990    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.114 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.263    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.387 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    35.266    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.390 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    35.696    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.820 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    36.099    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    36.223 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.088    37.311    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    37.435 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    38.314    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    38.438 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    39.311    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    39.435 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    39.798    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    39.922 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    40.071    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.195 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    40.628    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.752 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.969    41.722    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    41.846 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.371    42.217    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    42.341 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.076    43.417    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    43.541 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    44.438    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    44.562 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.124    45.686    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    45.810 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    46.173    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    46.297 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    46.446    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    46.570 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    47.004    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    47.128 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.456    47.584    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104        LUT1 (Prop_lut1_I0_O)        0.124    47.708 r  metastable_ro_i/delay_top_0/inst/i_0/O
                         net (fo=1, routed)           0.785    48.492    metastable_ro_i/delay_top_0/inst/n_0_0
    SLICE_X49Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C
                         clock pessimism              0.174    48.666    
                         clock uncertainty            0.088    48.755    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.180    48.935    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg
  -------------------------------------------------------------------
                         required time                        -48.935    
                         arrival time                          39.368    
  -------------------------------------------------------------------
                         slack                                 -9.567    

Slack (VIOLATED) :        -9.170ns  (arrival time - required time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out1_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        36.147ns  (logic 6.491ns (17.957%)  route 29.656ns (82.043%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        45.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    43.096ns
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     1.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.234     2.237    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     2.337 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232     2.569    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     2.669 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134     2.803    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     2.903 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     3.618    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     3.718 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473     4.191    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     4.291 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298     4.590    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     4.690 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125     4.815    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     4.915 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     5.630    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     5.730 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250     5.980    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.080 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781     6.860    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.960 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.829     7.790    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.890 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599     8.489    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     8.589 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.452     9.041    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.141 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.659     9.801    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.901 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    10.025    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.125 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    10.480    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.580 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    10.840    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.940 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    11.172    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.272 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.406    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.506 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    11.861    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.961 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    12.434    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    12.534 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.832    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    12.932 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.057    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.157 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    13.511    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.611 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250    13.861    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.961 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.236    14.198    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.298 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    14.433    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.533 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    15.132    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.232 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    15.705    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.805 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.863    16.667    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.767 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.892    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.992 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    17.708    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.808 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.516    18.324    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    18.424 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    18.730    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    18.830 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    18.964    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    19.064 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    19.779    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    19.879 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    20.589    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    20.689 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.987    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    21.087 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.212    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    21.312 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    22.027    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    22.127 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.795    22.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.022 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781    23.803    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.903 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    24.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.138 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    24.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.837 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.335    25.172    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.272 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    25.490    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.590 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    25.714    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.814 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    26.530    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.630 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    26.890    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.990 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    27.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.322 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    27.456    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.556 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    27.911    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.011 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    28.720    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.820 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    29.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.138 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    29.263    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.363 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    29.717    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.817 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.712    30.528    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.628 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.305    30.934    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.034 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    31.169    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.269 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.301    31.569    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.669 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    32.380    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.480 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    32.697    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.797 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    32.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.022 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    33.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.837 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.531    34.368    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X48Y104        FDRE                                         r  metastable_ro_i/delay_top_0/inst/registered_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.531     2.534    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     2.658 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279     2.937    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158     3.219    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     3.343 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879     4.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.346 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873     5.219    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.343 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.830 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.979    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.103 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879     6.982    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.106 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.404    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.528 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286     7.815    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161     8.100    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.224 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897     9.121    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    10.118    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.242 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    10.507    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.631 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.780    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.904 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    11.337    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.461 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    11.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.891 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    12.170    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.294 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.452    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.576 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.845    13.421    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.097    14.642    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.766 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    15.030    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.154 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.303    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.427 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    16.306    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.430 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.728    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.852 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    17.138    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    17.262 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    17.423    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    17.547 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    18.445    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.569 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    18.972    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.096 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    19.360    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.484 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.640    20.124    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.248 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    20.681    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.805 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.650    21.455    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.579 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    21.858    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.982 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.496    22.478    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    22.602 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    23.481    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    23.605 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    24.478    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    24.602 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    24.965    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.089 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    25.238    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.362 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    25.795    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.919 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.870    26.789    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    26.913 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    27.199    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.323 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    27.484    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.608 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.466    28.074    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.198 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    28.601    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.725 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    28.990    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.114 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    29.263    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.387 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    30.266    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.390 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    30.696    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.820 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    31.099    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    31.223 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.088    32.311    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.435 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    33.314    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    33.438 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    34.311    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.435 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.798    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.922 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.071    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.195 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    35.628    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.752 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.969    36.722    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    36.846 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.371    37.217    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    37.341 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.076    38.417    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    38.541 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    39.438    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    39.562 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.124    40.686    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.810 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    41.173    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    41.297 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    41.446    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    41.570 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    42.004    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    42.128 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.968    43.096    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_out_reg/C
                         clock pessimism              0.174    43.270    
                         clock uncertainty            0.088    43.358    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.180    43.538    metastable_ro_i/delay_top_0/inst/registered_out_reg
  -------------------------------------------------------------------
                         required time                        -43.538    
                         arrival time                          34.368    
  -------------------------------------------------------------------
                         slack                                 -9.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_metastable_ro_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                            
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    metastable_ro_i/clk_wiz_0/inst/clkout1_buf/I                   
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0           
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_metastable_ro_clk_wiz_0_0
  To Clock:  clk_out2_metastable_ro_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.828ns (17.789%)  route 3.826ns (82.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         2.009     6.594    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/load
    SLICE_X104Y92        LUT5 (Prop_lut5_I2_O)        0.124     6.718 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.718    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/n_0_q_reg_i_1
    SLICE_X104Y92        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.611    11.614    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/clk
    SLICE_X104Y92                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/q_reg_reg/C
                         clock pessimism              0.014    11.628    
                         clock uncertainty           -0.088    11.539    
    SLICE_X104Y92        FDCE (Setup_fdce_C_D)        0.079    11.618    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[8].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.828ns (17.992%)  route 3.774ns (82.008%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.956     6.542    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/load
    SLICE_X104Y93        LUT5 (Prop_lut5_I2_O)        0.124     6.666 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.666    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/n_0_q_reg_i_1
    SLICE_X104Y93        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.612    11.615    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/clk
    SLICE_X104Y93                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/q_reg_reg/C
                         clock pessimism              0.014    11.629    
                         clock uncertainty           -0.088    11.540    
    SLICE_X104Y93        FDCE (Setup_fdce_C_D)        0.077    11.617    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[9].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.634%)  route 3.616ns (81.366%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.798     6.384    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/load
    SLICE_X104Y94        LUT5 (Prop_lut5_I2_O)        0.124     6.508 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.508    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/n_0_q_reg_i_1
    SLICE_X104Y94        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.612    11.615    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/clk
    SLICE_X104Y94                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/q_reg_reg/C
                         clock pessimism              0.014    11.629    
                         clock uncertainty           -0.088    11.540    
    SLICE_X104Y94        FDCE (Setup_fdce_C_D)        0.077    11.617    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[10].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.828ns (18.646%)  route 3.613ns (81.354%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.795     6.381    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/load
    SLICE_X104Y94        LUT5 (Prop_lut5_I2_O)        0.124     6.505 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.505    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/n_0_q_reg_i_1
    SLICE_X104Y94        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.612    11.615    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/clk
    SLICE_X104Y94                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/q_reg_reg/C
                         clock pessimism              0.014    11.629    
                         clock uncertainty           -0.088    11.540    
    SLICE_X104Y94        FDCE (Setup_fdce_C_D)        0.081    11.621    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[11].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.854%)  route 3.564ns (81.146%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.746     6.332    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/load
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.124     6.456 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.456    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/n_0_q_reg_i_1
    SLICE_X104Y96        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.612    11.615    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/clk
    SLICE_X104Y96                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/q_reg_reg/C
                         clock pessimism              0.014    11.629    
                         clock uncertainty           -0.088    11.540    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)        0.077    11.617    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[18].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.828ns (18.862%)  route 3.562ns (81.138%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.744     6.330    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/load
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.454    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/n_0_q_reg_i_1
    SLICE_X104Y96        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.612    11.615    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/clk
    SLICE_X104Y96                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/q_reg_reg/C
                         clock pessimism              0.014    11.629    
                         clock uncertainty           -0.088    11.540    
    SLICE_X104Y96        FDCE (Setup_fdce_C_D)        0.081    11.621    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[19].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.828ns (18.841%)  route 3.567ns (81.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.749     6.335    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/load
    SLICE_X106Y92        LUT5 (Prop_lut5_I2_O)        0.124     6.459 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.459    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/n_0_q_reg_i_1
    SLICE_X106Y92        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.685    11.688    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/clk
    SLICE_X106Y92                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/q_reg_reg/C
                         clock pessimism              0.014    11.702    
                         clock uncertainty           -0.088    11.613    
    SLICE_X106Y92        FDCE (Setup_fdce_C_D)        0.031    11.644    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.828ns (18.871%)  route 3.560ns (81.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.742     6.328    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/load
    SLICE_X106Y92        LUT5 (Prop_lut5_I2_O)        0.124     6.452 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.452    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/n_0_q_reg_i_1
    SLICE_X106Y92        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.685    11.688    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/clk
    SLICE_X106Y92                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/q_reg_reg/C
                         clock pessimism              0.014    11.702    
                         clock uncertainty           -0.088    11.613    
    SLICE_X106Y92        FDCE (Setup_fdce_C_D)        0.032    11.645    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.291%)  route 3.464ns (80.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.646     6.232    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/load
    SLICE_X104Y92        LUT5 (Prop_lut5_I2_O)        0.124     6.356 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.356    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/n_0_q_reg_i_1
    SLICE_X104Y92        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.611    11.614    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/clk
    SLICE_X104Y92                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg/C
                         clock pessimism              0.014    11.628    
                         clock uncertainty           -0.088    11.539    
    SLICE_X104Y92        FDCE (Setup_fdce_C_D)        0.077    11.616    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.828ns (19.305%)  route 3.461ns (80.695%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         2.061     2.064    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X111Y101                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     2.520 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[8]/Q
                         net (fo=3, routed)           1.118     3.638    metastable_ro_i/trng_control_0/inst/shift_counter[8]
    SLICE_X113Y100       LUT6 (Prop_lut6_I3_O)        0.124     3.762 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.700     4.462    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X111Y100       LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         1.643     6.229    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/load
    SLICE_X104Y92        LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     6.353    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/n_0_q_reg_i_1
    SLICE_X104Y92        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         1.611    11.614    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/clk
    SLICE_X104Y92                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg/C
                         clock pessimism              0.014    11.628    
                         clock uncertainty           -0.088    11.539    
    SLICE_X104Y92        FDCE (Setup_fdce_C_D)        0.081    11.620    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  5.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.084%)  route 0.231ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.559     0.561    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y90                                                      r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[5]/Q
                         net (fo=2, routed)           0.231     0.939    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y18         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.868     0.870    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     0.861    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.120%)  route 0.240ns (61.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.559     0.561    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y90                                                      r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[7]/Q
                         net (fo=2, routed)           0.240     0.949    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y18         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.868     0.870    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     0.862    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.568%)  route 0.246ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.560     0.562    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y95                                                      r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[29]/Q
                         net (fo=2, routed)           0.246     0.956    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X2Y19         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.869     0.871    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.620    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.243     0.863    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[69].U/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.466%)  route 0.354ns (65.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.639     0.641    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[69].U/clk
    SLICE_X110Y99                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[69].U/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[69].U/q_reg_reg/Q
                         net (fo=2, routed)           0.354     1.135    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/I1
    SLICE_X110Y100       LUT5 (Prop_lut5_I1_O)        0.045     1.180 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     1.180    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/n_0_q_reg_i_1
    SLICE_X110Y100       FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.997     0.999    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/clk
    SLICE_X110Y100                                                    r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/q_reg_reg/C
                         clock pessimism             -0.005     0.994    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.092     1.086    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[68].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.036%)  route 0.291ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.559     0.561    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y91                                                      r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[10]/Q
                         net (fo=2, routed)           0.291     1.016    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X2Y18         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.868     0.870    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.915    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/trng_control_0/inst/shift_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.924%)  route 0.320ns (58.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.639     0.641    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X113Y99                                                     r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     0.782 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[3]/Q
                         net (fo=4, routed)           0.159     0.941    metastable_ro_i/trng_control_0/inst/shift_counter[3]
    SLICE_X111Y100       LUT4 (Prop_lut4_I3_O)        0.045     0.986 f  metastable_ro_i/trng_control_0/inst/shift_counter[15]_i_3/O
                         net (fo=16, routed)          0.161     1.147    metastable_ro_i/trng_control_0/inst/n_0_shift_counter[15]_i_3
    SLICE_X113Y100       LUT5 (Prop_lut5_I2_O)        0.045     1.192 r  metastable_ro_i/trng_control_0/inst/shift_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.192    metastable_ro_i/trng_control_0/inst/n_0_shift_counter[4]_i_1
    SLICE_X113Y100       FDRE                                         r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.997     0.999    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X113Y100                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[4]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.091     1.085    metastable_ro_i/trng_control_0/inst/shift_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.611     0.613    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X105Y97                                                     r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDSE (Prop_fdse_C_Q)         0.141     0.754 r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.065     0.819    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/p_load[0]
    SLICE_X104Y97        LUT5 (Prop_lut5_I0_O)        0.045     0.864 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.864    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/n_0_q_reg_i_1
    SLICE_X104Y97        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.882     0.884    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/clk
    SLICE_X104Y97                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/q_reg_reg/C
                         clock pessimism             -0.258     0.626    
    SLICE_X104Y97        FDCE (Hold_fdce_C_D)         0.121     0.747    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[21].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.610     0.612    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X105Y95                                                     r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDSE (Prop_fdse_C_Q)         0.141     0.753 r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[16]/Q
                         net (fo=2, routed)           0.066     0.819    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/p_load[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I0_O)        0.045     0.864 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.864    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/n_0_q_reg_i_1
    SLICE_X104Y95        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.881     0.883    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/clk
    SLICE_X104Y95                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/q_reg_reg/C
                         clock pessimism             -0.258     0.625    
    SLICE_X104Y95        FDCE (Hold_fdce_C_D)         0.121     0.746    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[16].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_reg_reg[94]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.637     0.639    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X109Y96                                                     r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDSE (Prop_fdse_C_Q)         0.141     0.780 r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[94]/Q
                         net (fo=2, routed)           0.068     0.848    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/p_load[0]
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.045     0.893 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.893    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/n_0_q_reg_i_1
    SLICE_X108Y96        FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.907     0.909    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/clk
    SLICE_X108Y96                                                     r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/q_reg_reg/C
                         clock pessimism             -0.257     0.652    
    SLICE_X108Y96        FDCE (Hold_fdce_C_D)         0.120     0.772    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[94].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.558     0.560    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y89                                                      r  metastable_ro_i/bram_control_0/inst/addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  metastable_ro_i/bram_control_0/inst/addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.216     0.940    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y18         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=356, routed)         0.868     0.870    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.802    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_metastable_ro_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X2Y18     metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X2Y19     metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    metastable_ro_i/clk_wiz_0/inst/clkout2_buf/I                                                                                                                                                                                        
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X31Y90     metastable_ro_i/bram_control_0/inst/addr_reg[10]/C                                                                                                                                                                                  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X31Y90     metastable_ro_i/bram_control_0/inst/addr_reg[11]/C                                                                                                                                                                                  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X31Y90     metastable_ro_i/bram_control_0/inst/addr_reg[12]/C                                                                                                                                                                                  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X31Y90     metastable_ro_i/bram_control_0/inst/addr_reg[13]/C                                                                                                                                                                                  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X31Y91     metastable_ro_i/bram_control_0/inst/addr_reg[14]/C                                                                                                                                                                                  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X31Y91     metastable_ro_i/bram_control_0/inst/addr_reg[15]/C                                                                                                                                                                                  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y95     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[30]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X106Y92    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/q_reg_reg/C                                                                                                                                                                      
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X106Y92    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[121].U/q_reg_reg/C                                                                                                                                                                      
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X106Y92    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[122].U/q_reg_reg/C                                                                                                                                                                      
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X108Y92    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[4].U/q_reg_reg/C                                                                                                                                                                        
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X106Y92    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[5].U/q_reg_reg/C                                                                                                                                                                        
Low Pulse Width   Slow    FDSE/C              n/a            0.500     5.000   4.500    SLICE_X107Y92    metastable_ro_i/trng_control_0/inst/shift_reg_reg[120]/C                                                                                                                                                                            
Low Pulse Width   Slow    FDSE/C              n/a            0.500     5.000   4.500    SLICE_X107Y92    metastable_ro_i/trng_control_0/inst/shift_reg_reg[121]/C                                                                                                                                                                            
Low Pulse Width   Slow    FDSE/C              n/a            0.500     5.000   4.500    SLICE_X107Y92    metastable_ro_i/trng_control_0/inst/shift_reg_reg[4]/C                                                                                                                                                                              
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X31Y90     metastable_ro_i/bram_control_0/inst/addr_reg[10]/C                                                                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X33Y93     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[13]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y93     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[14]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X33Y94     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[15]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X33Y94     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[16]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X33Y94     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[17]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X33Y94     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[18]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y93     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[19]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y93     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[20]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y93     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[21]/C                                                                                                                                                                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y95     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[22]/C                                                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_metastable_ro_clk_wiz_0_0
  To Clock:  clkfbout_metastable_ro_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_metastable_ro_clk_wiz_0_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                    
Min Period  n/a     BUFG/I               n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2    metastable_ro_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



