Source Block: hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@62:72@HdlIdDef
  output reg  [31:0]  up_rdata,
  output reg          up_rack);

  // internal registers

  reg     [31:0]  up_version = 32'h00020000;
  reg     [31:0]  up_scratch = 32'h0;

  reg     [31:0]  up_interpolation_ratio_a = 32'h0;
  reg     [ 2:0]  up_filter_mask_a = 3'h0;
  reg     [31:0]  up_interpolation_ratio_b = 32'h0;

Diff Content:
- 67   reg     [31:0]  up_version = 32'h00020000;
+ 67   reg     [31:0]  up_version = 32'h00020100;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@60:70
  output  reg [31:0]  up_rdata,
  output  reg         up_rack);

  // internal registers

  reg     [31:0]  up_version = 32'h00010000;
  reg     [31:0]  up_scratch = 32'h0;

  reg     [31:0]  up_decimation_ratio = 32'h0;
  reg     [ 2:0]  up_filter_mask = 32'h0;


Clone Blocks 2:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@63:73
  output reg          up_rack);

  // internal registers

  reg     [31:0]  up_version = 32'h00020000;
  reg     [31:0]  up_scratch = 32'h0;

  reg     [31:0]  up_interpolation_ratio_a = 32'h0;
  reg     [ 2:0]  up_filter_mask_a = 3'h0;
  reg     [31:0]  up_interpolation_ratio_b = 32'h0;
  reg     [ 2:0]  up_filter_mask_b = 3'h0;

Clone Blocks 3:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@65:75
  // internal registers

  reg     [31:0]  up_version = 32'h00020000;
  reg     [31:0]  up_scratch = 32'h0;

  reg     [31:0]  up_interpolation_ratio_a = 32'h0;
  reg     [ 2:0]  up_filter_mask_a = 3'h0;
  reg     [31:0]  up_interpolation_ratio_b = 32'h0;
  reg     [ 2:0]  up_filter_mask_b = 3'h0;
  reg             up_flags = 32'h0;
  reg     [1:0]   up_config = 2'h0;

