<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Sep 25 18:44:13 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     infinitas
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets expBCLK8_c_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.897ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             srDAC2_reg_278__i1  (from expBCLK8_c_c +)
   Destination:    FD1S3AX    D              expMDO3_27  (to expBCLK8_c_c +)

   Delay:                   9.764ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

      9.764ns data_path srDAC2_reg_278__i1 to expMDO3_27 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 4.897ns

 Path Details: srDAC2_reg_278__i1 to expMDO3_27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              srDAC2_reg_278__i1 (from expBCLK8_c_c)
Route        21   e 1.317                                  n2090
LUT4        ---     0.408              A to Z              i2_3_lut_rep_14
Route         2   e 0.798                                  n3039
LUT4        ---     0.408              C to Z              i1_2_lut_3_lut_4_lut_adj_8
Route         7   e 1.049                                  n2773
A1_TO_FCO   ---     0.684           A[2] to COUT           sub_280_add_2_1
Route         1   e 0.020                                  n2901
FCI_TO_FCO  ---     0.130            CIN to COUT           sub_280_add_2_3
Route         1   e 0.020                                  n2902
FCI_TO_F    ---     0.495            CIN to S[2]           sub_280_add_2_5
Route        16   e 1.506                                  n2146
LUT4        ---     0.408              C to Z              i580_3_lut
Route         1   e 0.020                                  n2958
MUXL5       ---     0.193           ALUT to Z              i584
Route         1   e 0.660                                  n2962
LUT4        ---     0.408              B to Z              i586_3_lut
Route         1   e 0.020                                  n2964
MUXL5       ---     0.193           ALUT to Z              i587
Route         1   e 0.660                                  srDAC3[254]
                  --------
                    9.764  (37.8% logic, 62.2% route), 10 logic levels.


Error:  The following path violates requirements by 4.897ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             srDAC2_reg_278__i1  (from expBCLK8_c_c +)
   Destination:    FD1S3AX    D              expMDO3_27  (to expBCLK8_c_c +)

   Delay:                   9.764ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

      9.764ns data_path srDAC2_reg_278__i1 to expMDO3_27 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 4.897ns

 Path Details: srDAC2_reg_278__i1 to expMDO3_27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              srDAC2_reg_278__i1 (from expBCLK8_c_c)
Route        21   e 1.317                                  n2090
LUT4        ---     0.408              A to Z              i2_3_lut_rep_14
Route         2   e 0.798                                  n3039
LUT4        ---     0.408              C to Z              i1_2_lut_3_lut_4_lut_adj_8
Route         7   e 1.049                                  n2773
A1_TO_FCO   ---     0.684           A[2] to COUT           sub_280_add_2_1
Route         1   e 0.020                                  n2901
FCI_TO_FCO  ---     0.130            CIN to COUT           sub_280_add_2_3
Route         1   e 0.020                                  n2902
FCI_TO_F    ---     0.495            CIN to S[2]           sub_280_add_2_5
Route        16   e 1.506                                  n2146
LUT4        ---     0.408              C to Z              i579_3_lut
Route         1   e 0.020                                  n2957
MUXL5       ---     0.193           BLUT to Z              i584
Route         1   e 0.660                                  n2962
LUT4        ---     0.408              B to Z              i586_3_lut
Route         1   e 0.020                                  n2964
MUXL5       ---     0.193           ALUT to Z              i587
Route         1   e 0.660                                  srDAC3[254]
                  --------
                    9.764  (37.8% logic, 62.2% route), 10 logic levels.


Error:  The following path violates requirements by 4.897ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             srDAC2_reg_278__i1  (from expBCLK8_c_c +)
   Destination:    FD1S3AX    D              expMDO3_27  (to expBCLK8_c_c +)

   Delay:                   9.764ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

      9.764ns data_path srDAC2_reg_278__i1 to expMDO3_27 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 4.897ns

 Path Details: srDAC2_reg_278__i1 to expMDO3_27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              srDAC2_reg_278__i1 (from expBCLK8_c_c)
Route        21   e 1.317                                  n2090
LUT4        ---     0.408              A to Z              i2_3_lut_rep_14
Route         2   e 0.798                                  n3039
LUT4        ---     0.408              C to Z              i1_2_lut_3_lut_4_lut_adj_8
Route         7   e 1.049                                  n2773
A1_TO_FCO   ---     0.684           A[2] to COUT           sub_280_add_2_1
Route         1   e 0.020                                  n2901
FCI_TO_FCO  ---     0.130            CIN to COUT           sub_280_add_2_3
Route         1   e 0.020                                  n2902
FCI_TO_F    ---     0.495            CIN to S[2]           sub_280_add_2_5
Route        16   e 1.506                                  n2146
LUT4        ---     0.408              C to Z              i574_3_lut
Route         1   e 0.020                                  n2952
MUXL5       ---     0.193           ALUT to Z              i581
Route         1   e 0.660                                  n2959
LUT4        ---     0.408              A to Z              i585_3_lut
Route         1   e 0.020                                  n2963
MUXL5       ---     0.193           BLUT to Z              i587
Route         1   e 0.660                                  srDAC3[254]
                  --------
                    9.764  (37.8% logic, 62.2% route), 10 logic levels.

Warning: 9.897 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets expBCLK8_c_c]            |     5.000 ns|     9.897 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n2902                                   |       1|    1218|     29.74%
                                        |        |        |
n2146                                   |      16|    1216|     29.69%
                                        |        |        |
n2214                                   |      16|    1216|     29.69%
                                        |        |        |
n2906                                   |       1|    1212|     29.59%
                                        |        |        |
n2773                                   |       7|    1054|     25.73%
                                        |        |        |
n2779                                   |       7|    1054|     25.73%
                                        |        |        |
srDAC2[254]                             |       1|    1027|     25.07%
                                        |        |        |
srDAC3[254]                             |       1|    1027|     25.07%
                                        |        |        |
srDAC4[254]                             |       1|    1023|     24.98%
                                        |        |        |
srDAC1[254]                             |       1|    1019|     24.88%
                                        |        |        |
n2145                                   |       8|     584|     14.26%
                                        |        |        |
n2213                                   |       8|     584|     14.26%
                                        |        |        |
n2948                                   |       1|     501|     12.23%
                                        |        |        |
n2949                                   |       1|     501|     12.23%
                                        |        |        |
n2963                                   |       1|     501|     12.23%
                                        |        |        |
n2964                                   |       1|     501|     12.23%
                                        |        |        |
n2994                                   |       1|     501|     12.23%
                                        |        |        |
n2978                                   |       1|     497|     12.13%
                                        |        |        |
n2979                                   |       1|     497|     12.13%
                                        |        |        |
n2993                                   |       1|     497|     12.13%
                                        |        |        |
n3039                                   |       2|     474|     11.57%
                                        |        |        |
n3040                                   |       1|     474|     11.57%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 12962704

Constraints cover  6046 paths, 170 nets, and 504 connections (51.9% coverage)


Peak memory: 331218944 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
