<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/ic/ar9380.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/ic</a> - ar9380.c<span style="font-size: 80%;"> (source / <a href="ar9380.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">494</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">16</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: ar9380.c,v 1.26 2017/08/18 11:00:38 jsg Exp $ */</a>
<span class="lineNum">       2 </span>            : 
<span class="lineNum">       3 </span>            : /*-
<span class="lineNum">       4 </span>            :  * Copyright (c) 2011 Damien Bergamini &lt;damien.bergamini@free.fr&gt;
<span class="lineNum">       5 </span>            :  * Copyright (c) 2010 Atheros Communications Inc.
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Permission to use, copy, modify, and/or distribute this software for any
<span class="lineNum">       8 </span>            :  * purpose with or without fee is hereby granted, provided that the above
<span class="lineNum">       9 </span>            :  * copyright notice and this permission notice appear in all copies.
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES
<span class="lineNum">      12 </span>            :  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
<span class="lineNum">      13 </span>            :  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
<span class="lineNum">      14 </span>            :  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
<span class="lineNum">      15 </span>            :  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
<span class="lineNum">      16 </span>            :  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
<span class="lineNum">      17 </span>            :  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
<span class="lineNum">      18 </span>            :  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : /*
<span class="lineNum">      21 </span>            :  * Driver for Atheros 802.11a/g/n chipsets.
<span class="lineNum">      22 </span>            :  * Routines for AR9380 and AR9485 chipsets.
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &quot;bpfilter.h&quot;
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;sys/sockio.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;sys/mbuf.h&gt;
<span class="lineNum">      30 </span>            : #include &lt;sys/kernel.h&gt;
<span class="lineNum">      31 </span>            : #include &lt;sys/socket.h&gt;
<span class="lineNum">      32 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">      33 </span>            : #include &lt;sys/malloc.h&gt;
<span class="lineNum">      34 </span>            : #include &lt;sys/queue.h&gt;
<span class="lineNum">      35 </span>            : #include &lt;sys/conf.h&gt;
<span class="lineNum">      36 </span>            : #include &lt;sys/device.h&gt;
<span class="lineNum">      37 </span>            : #include &lt;sys/endian.h&gt;
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #include &lt;machine/bus.h&gt;
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span>            : #if NBPFILTER &gt; 0
<span class="lineNum">      42 </span>            : #include &lt;net/bpf.h&gt;
<span class="lineNum">      43 </span>            : #endif
<span class="lineNum">      44 </span>            : #include &lt;net/if.h&gt;
<span class="lineNum">      45 </span>            : #include &lt;net/if_media.h&gt;
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            : #include &lt;netinet/in.h&gt;
<span class="lineNum">      48 </span>            : #include &lt;netinet/if_ether.h&gt;
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : #include &lt;net80211/ieee80211_var.h&gt;
<span class="lineNum">      51 </span>            : #include &lt;net80211/ieee80211_amrr.h&gt;
<span class="lineNum">      52 </span>            : #include &lt;net80211/ieee80211_mira.h&gt;
<span class="lineNum">      53 </span>            : #include &lt;net80211/ieee80211_radiotap.h&gt;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : #include &lt;dev/ic/athnreg.h&gt;
<span class="lineNum">      56 </span>            : #include &lt;dev/ic/athnvar.h&gt;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #include &lt;dev/ic/ar9003reg.h&gt;
<span class="lineNum">      59 </span>            : #include &lt;dev/ic/ar9380reg.h&gt;
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : int     ar9380_attach(struct athn_softc *);
<span class="lineNum">      62 </span>            : void    ar9380_setup(struct athn_softc *);
<span class="lineNum">      63 </span>            : const   uint8_t *ar9380_get_rom_template(struct athn_softc *, uint8_t);
<span class="lineNum">      64 </span>            : void    ar9380_swap_rom(struct athn_softc *);
<span class="lineNum">      65 </span>            : int     ar9380_set_synth(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      66 </span>            :             struct ieee80211_channel *);
<span class="lineNum">      67 </span>            : void    ar9380_get_paprd_masks(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      68 </span>            :             uint32_t *, uint32_t *);
<span class="lineNum">      69 </span>            : void    ar9380_init_from_rom(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      70 </span>            :             struct ieee80211_channel *);
<span class="lineNum">      71 </span>            : void    ar9380_init_swreg(struct athn_softc *);
<span class="lineNum">      72 </span>            : int     ar9485_pmu_write(struct athn_softc *, uint32_t, uint32_t);
<span class="lineNum">      73 </span>            : void    ar9485_init_swreg(struct athn_softc *);
<span class="lineNum">      74 </span>            : void    ar9380_spur_mitigate_cck(struct athn_softc *,
<span class="lineNum">      75 </span>            :             struct ieee80211_channel *, struct ieee80211_channel *);
<span class="lineNum">      76 </span>            : void    ar9380_spur_mitigate_ofdm(struct athn_softc *,
<span class="lineNum">      77 </span>            :             struct ieee80211_channel *, struct ieee80211_channel *);
<span class="lineNum">      78 </span>            : void    ar9380_spur_mitigate(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      79 </span>            :             struct ieee80211_channel *);
<span class="lineNum">      80 </span>            : void    ar9380_set_txpower(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      81 </span>            :             struct ieee80211_channel *);
<span class="lineNum">      82 </span>            : void    ar9380_get_correction(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      83 </span>            :             int, int *, int *);
<span class="lineNum">      84 </span>            : void    ar9380_set_correction(struct athn_softc *, struct ieee80211_channel *);
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            : /* Extern functions. */
<span class="lineNum">      87 </span>            : int     athn_interpolate(int, int, int, int, int);
<span class="lineNum">      88 </span>            : uint8_t athn_chan2fbin(struct ieee80211_channel *);
<span class="lineNum">      89 </span>            : void    athn_get_pier_ival(uint8_t, const uint8_t *, int, int *, int *);
<span class="lineNum">      90 </span>            : int     ar9003_attach(struct athn_softc *);
<span class="lineNum">      91 </span>            : void    ar9003_write_txpower(struct athn_softc *, int16_t power[]);
<span class="lineNum">      92 </span>            : void    ar9003_get_lg_tpow(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      93 </span>            :             uint8_t, const uint8_t *, const struct ar_cal_target_power_leg *,
<span class="lineNum">      94 </span>            :             int, uint8_t[]);
<span class="lineNum">      95 </span>            : void    ar9003_get_ht_tpow(struct athn_softc *, struct ieee80211_channel *,
<span class="lineNum">      96 </span>            :             uint8_t, const uint8_t *, const struct ar_cal_target_power_ht *,
<span class="lineNum">      97 </span>            :             int, uint8_t[]);
<span class="lineNum">      98 </span>            : 
<a name="99"><span class="lineNum">      99 </span>            : </a>
<span class="lineNum">     100 </span>            : int
<span class="lineNum">     101 </span><span class="lineNoCov">          0 : ar9380_attach(struct athn_softc *sc)</span>
<span class="lineNum">     102 </span>            : {
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         sc-&gt;ngpiopins = 17;</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         sc-&gt;ops.setup = ar9380_setup;</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         sc-&gt;ops.get_rom_template = ar9380_get_rom_template;</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         sc-&gt;ops.swap_rom = ar9380_swap_rom;</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         sc-&gt;ops.init_from_rom = ar9380_init_from_rom;</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         sc-&gt;ops.set_txpower = ar9380_set_txpower;</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         sc-&gt;ops.set_synth = ar9380_set_synth;</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         sc-&gt;ops.spur_mitigate = ar9380_spur_mitigate;</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         sc-&gt;ops.get_paprd_masks = ar9380_get_paprd_masks;</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         sc-&gt;cca_min_2g = AR9380_PHY_CCA_MIN_GOOD_VAL_2GHZ;</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         sc-&gt;cca_max_2g = AR9380_PHY_CCA_MAX_GOOD_VAL_2GHZ;</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         sc-&gt;cca_min_5g = AR9380_PHY_CCA_MIN_GOOD_VAL_5GHZ;</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         sc-&gt;cca_max_5g = AR9380_PHY_CCA_MAX_GOOD_VAL_5GHZ;</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         if (AR_SREV_9485(sc)) {</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 sc-&gt;ini = &amp;ar9485_1_1_ini;</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 sc-&gt;serdes = &amp;ar9485_1_1_serdes;</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 sc-&gt;ini = &amp;ar9380_2_2_ini;</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 sc-&gt;serdes = &amp;ar9380_2_2_serdes;</span>
<span class="lineNum">     122 </span>            :         }
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         return (ar9003_attach(sc));</span>
<span class="lineNum">     125 </span>            : }
<a name="126"><span class="lineNum">     126 </span>            : </a>
<span class="lineNum">     127 </span>            : void
<span class="lineNum">     128 </span><span class="lineNoCov">          0 : ar9380_setup(struct athn_softc *sc)</span>
<span class="lineNum">     129 </span>            : {
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct ieee80211com *ic = &amp;sc-&gt;sc_ic;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         struct ar9380_base_eep_hdr *base = &amp;eep-&gt;baseEepHeader;</span>
<span class="lineNum">     133 </span>            :         uint8_t type;
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         if (base-&gt;opFlags &amp; AR_OPFLAGS_11A)</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 sc-&gt;flags |= ATHN_FLAG_11A;</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         if (base-&gt;opFlags &amp; AR_OPFLAGS_11G)</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 sc-&gt;flags |= ATHN_FLAG_11G;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         if (base-&gt;opFlags &amp; AR_OPFLAGS_11N)</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 sc-&gt;flags |= ATHN_FLAG_11N;</span>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         IEEE80211_ADDR_COPY(ic-&gt;ic_myaddr, eep-&gt;macAddr);</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         sc-&gt;led_pin = base-&gt;wlanLedGpio;</span>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span>            :         /* Check if we have a hardware radio switch. */
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         if (base-&gt;rfSilent &amp; AR_EEP_RFSILENT_ENABLED) {</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 sc-&gt;flags |= ATHN_FLAG_RFSILENT;</span>
<span class="lineNum">     148 </span>            :                 /* Get GPIO pin used by hardware radio switch. */
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 sc-&gt;rfsilent_pin = MS(base-&gt;rfSilent,</span>
<span class="lineNum">     150 </span>            :                     AR_EEP_RFSILENT_GPIO_SEL);
<span class="lineNum">     151 </span>            :                 /* Get polarity of hardware radio switch. */
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 if (base-&gt;rfSilent &amp; AR_EEP_RFSILENT_POLARITY)</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                         sc-&gt;flags |= ATHN_FLAG_RFSILENT_REVERSED;</span>
<span class="lineNum">     154 </span>            :         }
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            :         /* Set the number of HW key cache entries. */
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         sc-&gt;kc_entries = AR_KEYTABLE_SIZE;</span>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         sc-&gt;txchainmask = MS(base-&gt;txrxMask, AR_EEP_TX_MASK);</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         sc-&gt;rxchainmask = MS(base-&gt;txrxMask, AR_EEP_RX_MASK);</span>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span>            :         /* Fast PLL clock is always supported. */
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         sc-&gt;flags |= ATHN_FLAG_FAST_PLL_CLOCK;</span>
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span>            :         /* Enable PA predistortion if supported. */
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         if (base-&gt;featureEnable &amp; AR_EEP_PAPRD)</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 sc-&gt;flags |= ATHN_FLAG_PAPRD;</span>
<span class="lineNum">     168 </span>            :         /*
<span class="lineNum">     169 </span>            :          * Some 3-stream chips may exceed the PCIe power requirements,
<span class="lineNum">     170 </span>            :          * requiring to reduce the number of Tx chains in some cases.
<span class="lineNum">     171 </span>            :          */
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         if ((base-&gt;miscConfiguration &amp; AR_EEP_CHAIN_MASK_REDUCE) &amp;&amp;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :             sc-&gt;txchainmask == 0x7)</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 sc-&gt;flags |= ATHN_FLAG_3TREDUCE_CHAIN;</span>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            :         /* Select initialization values based on ROM. */
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         type = MS(eep-&gt;baseEepHeader.txrxgain, AR_EEP_RX_GAIN);</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         if (!AR_SREV_9485(sc)) {</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 if (type == AR_EEP_RX_GAIN_WO_XLNA)</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                         sc-&gt;rx_gain = &amp;ar9380_2_2_rx_gain_wo_xlna;</span>
<span class="lineNum">     181 </span>            :                 else
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                         sc-&gt;rx_gain = &amp;ar9380_2_2_rx_gain;</span>
<span class="lineNum">     183 </span>            :         } else
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :                 sc-&gt;rx_gain = &amp;ar9485_1_1_rx_gain;</span>
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            :         /* Select initialization values based on ROM. */
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         type = MS(eep-&gt;baseEepHeader.txrxgain, AR_EEP_TX_GAIN);</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         if (!AR_SREV_9485(sc)) {</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 if (type == AR_EEP_TX_GAIN_HIGH_OB_DB)</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                         sc-&gt;tx_gain = &amp;ar9380_2_2_tx_gain_high_ob_db;</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 else if (type == AR_EEP_TX_GAIN_LOW_OB_DB)</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                         sc-&gt;tx_gain = &amp;ar9380_2_2_tx_gain_low_ob_db;</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 else if (type == AR_EEP_TX_GAIN_HIGH_POWER)</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :                         sc-&gt;tx_gain = &amp;ar9380_2_2_tx_gain_high_power;</span>
<span class="lineNum">     195 </span>            :                 else
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                         sc-&gt;tx_gain = &amp;ar9380_2_2_tx_gain;</span>
<span class="lineNum">     197 </span>            :         } else
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 sc-&gt;tx_gain = &amp;ar9485_1_1_tx_gain;</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 : }</span>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<span class="lineNum">     201 </span>            : const uint8_t *
<span class="lineNum">     202 </span><span class="lineNoCov">          0 : ar9380_get_rom_template(struct athn_softc *sc, uint8_t ref)</span>
<span class="lineNum">     203 </span>            : {
<span class="lineNum">     204 </span>            :         int i;
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span>            :         /* Retrieve template ROM image for given reference. */
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(ar9380_rom_templates); i++)</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 if (ar9380_rom_templates[i][1] == ref)</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :                         return (ar9380_rom_templates[i]);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         return (NULL);</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 : }</span>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<span class="lineNum">     213 </span>            : void
<span class="lineNum">     214 </span><span class="lineNoCov">          0 : ar9380_swap_rom(struct athn_softc *sc)</span>
<span class="lineNum">     215 </span>            : {
<span class="lineNum">     216 </span>            : #if BYTE_ORDER == BIG_ENDIAN
<span class="lineNum">     217 </span>            :         struct ar9380_eeprom *eep = sc-&gt;eep;
<span class="lineNum">     218 </span>            :         struct ar9380_base_eep_hdr *base = &amp;eep-&gt;baseEepHeader;
<span class="lineNum">     219 </span>            :         struct ar9380_modal_eep_header *modal;
<span class="lineNum">     220 </span>            :         int i;
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span>            :         base-&gt;regDmn[0] = swap16(base-&gt;regDmn[0]);
<span class="lineNum">     223 </span>            :         base-&gt;regDmn[1] = swap16(base-&gt;regDmn[1]);
<span class="lineNum">     224 </span>            :         base-&gt;swreg = swap32(base-&gt;swreg);
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span>            :         modal = &amp;eep-&gt;modalHeader2G;
<span class="lineNum">     227 </span>            :         modal-&gt;antCtrlCommon = swap32(modal-&gt;antCtrlCommon);
<span class="lineNum">     228 </span>            :         modal-&gt;antCtrlCommon2 = swap32(modal-&gt;antCtrlCommon2);
<span class="lineNum">     229 </span>            :         modal-&gt;papdRateMaskHt20 = swap32(modal-&gt;papdRateMaskHt20);
<span class="lineNum">     230 </span>            :         modal-&gt;papdRateMaskHt40 = swap32(modal-&gt;papdRateMaskHt40);
<span class="lineNum">     231 </span>            :         for (i = 0; i &lt; AR9380_MAX_CHAINS; i++)
<span class="lineNum">     232 </span>            :                 modal-&gt;antCtrlChain[i] = swap16(modal-&gt;antCtrlChain[i]);
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span>            :         modal = &amp;eep-&gt;modalHeader5G;
<span class="lineNum">     235 </span>            :         modal-&gt;antCtrlCommon = swap32(modal-&gt;antCtrlCommon);
<span class="lineNum">     236 </span>            :         modal-&gt;antCtrlCommon2 = swap32(modal-&gt;antCtrlCommon2);
<span class="lineNum">     237 </span>            :         modal-&gt;papdRateMaskHt20 = swap32(modal-&gt;papdRateMaskHt20);
<span class="lineNum">     238 </span>            :         modal-&gt;papdRateMaskHt40 = swap32(modal-&gt;papdRateMaskHt40);
<span class="lineNum">     239 </span>            :         for (i = 0; i &lt; AR9380_MAX_CHAINS; i++)
<span class="lineNum">     240 </span>            :                 modal-&gt;antCtrlChain[i] = swap16(modal-&gt;antCtrlChain[i]);
<span class="lineNum">     241 </span>            : #endif
<span class="lineNum">     242 </span><span class="lineNoCov">          0 : }</span>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<span class="lineNum">     244 </span>            : void
<span class="lineNum">     245 </span><span class="lineNoCov">          0 : ar9380_get_paprd_masks(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     246 </span>            :     uint32_t *ht20mask, uint32_t *ht40mask)
<span class="lineNum">     247 </span>            : {
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     249 </span>            :         const struct ar9380_modal_eep_header *modal;
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c))</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 modal = &amp;eep-&gt;modalHeader2G;</span>
<span class="lineNum">     253 </span>            :         else
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 modal = &amp;eep-&gt;modalHeader5G;</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         *ht20mask = modal-&gt;papdRateMaskHt20;</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         *ht40mask = modal-&gt;papdRateMaskHt40;</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 : }</span>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<span class="lineNum">     259 </span>            : int
<span class="lineNum">     260 </span><span class="lineNoCov">          0 : ar9380_set_synth(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     261 </span>            :     struct ieee80211_channel *extc)
<span class="lineNum">     262 </span>            : {
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         uint32_t freq = c-&gt;ic_freq;</span>
<span class="lineNum">     264 </span>            :         uint32_t chansel, phy;
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c)) {</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 if (AR_SREV_9485(sc))</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                         chansel = ((freq &lt;&lt; 16) - 215) / 15;</span>
<span class="lineNum">     269 </span>            :                 else
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                         chansel = (freq &lt;&lt; 16) / 15;</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_SYNTH_CONTROL, AR9380_BMODE);</span>
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 chansel = (freq &lt;&lt; 15) / 15;</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 chansel &gt;&gt;= 1;</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_SYNTH_CONTROL, 0);</span>
<span class="lineNum">     276 </span>            :         }
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span>            :         /* Enable Long Shift Select for synthesizer. */
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         AR_SETBITS(sc, AR_PHY_65NM_CH0_SYNTH4,</span>
<span class="lineNum">     280 </span>            :             AR_PHY_SYNTH4_LONG_SHIFT_SELECT);
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span>            :         /* Program synthesizer. */
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         phy = (chansel &lt;&lt; 2) | AR9380_FRACMODE;</span>
<span class="lineNum">     285 </span>            :         DPRINTFN(4, (&quot;AR_PHY_65NM_CH0_SYNTH7=0x%08x\n&quot;, phy));
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_65NM_CH0_SYNTH7, phy);</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     288 </span>            :         /* Toggle Load Synth Channel bit. */
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_65NM_CH0_SYNTH7, phy | AR9380_LOAD_SYNTH);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">     292 </span>            : }
<a name="293"><span class="lineNum">     293 </span>            : </a>
<span class="lineNum">     294 </span>            : void
<span class="lineNum">     295 </span><span class="lineNoCov">          0 : ar9380_init_from_rom(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     296 </span>            :     struct ieee80211_channel *extc)
<span class="lineNum">     297 </span>            : {
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     299 </span>            :         const struct ar9380_modal_eep_header *modal;
<span class="lineNum">     300 </span>            :         uint8_t db, margin, ant_div_ctrl;
<span class="lineNum">     301 </span>            :         uint32_t reg;
<span class="lineNum">     302 </span>            :         int i, maxchains;
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c))</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 modal = &amp;eep-&gt;modalHeader2G;</span>
<span class="lineNum">     306 </span>            :         else
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 modal = &amp;eep-&gt;modalHeader5G;</span>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span>            :         /* Apply XPA bias level. */
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (AR_SREV_9485(sc)) {</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR9485_PHY_65NM_CH0_TOP2);</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL,</span>
<span class="lineNum">     313 </span>            :                     modal-&gt;xpaBiasLvl);
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR9485_PHY_65NM_CH0_TOP2, reg);</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_65NM_CH0_TOP);</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_TOP_XPABIASLVL,</span>
<span class="lineNum">     318 </span>            :                     modal-&gt;xpaBiasLvl &amp; 0x3);
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_65NM_CH0_TOP, reg);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_65NM_CH0_THERM);</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB,</span>
<span class="lineNum">     322 </span>            :                     modal-&gt;xpaBiasLvl &gt;&gt; 2);
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 reg |= AR_PHY_65NM_CH0_THERM_XPASHORT2GND;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_65NM_CH0_THERM, reg);</span>
<span class="lineNum">     325 </span>            :         }
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span>            :         /* Apply antenna control. */
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_SWITCH_COM);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_SWITCH_TABLE_COM_ALL, modal-&gt;antCtrlCommon);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_SWITCH_COM, reg);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_SWITCH_COM_2);</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_SWITCH_TABLE_COM_2_ALL, modal-&gt;antCtrlCommon2);</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_SWITCH_COM_2, reg);</span>
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         maxchains = AR_SREV_9485(sc) ? 1 : AR9380_MAX_CHAINS;</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; maxchains; i++) {</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_SWITCH_CHAIN(i));</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_SWITCH_TABLE_ALL, modal-&gt;antCtrlChain[i]);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_SWITCH_CHAIN(i), reg);</span>
<span class="lineNum">     340 </span>            :         }
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         if (AR_SREV_9485(sc)) {</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 ant_div_ctrl = eep-&gt;base_ext1.ant_div_control;</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_MC_GAIN_CTRL);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL,</span>
<span class="lineNum">     346 </span>            :                     MS(ant_div_ctrl, AR_EEP_ANT_DIV_CTRL_ALL));
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 if (ant_div_ctrl &amp; AR_EEP_ANT_DIV_CTRL_ANT_DIV)</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         reg |= AR_PHY_MC_GAIN_CTRL_ENABLE_ANT_DIV;</span>
<span class="lineNum">     349 </span>            :                 else
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                         reg &amp;= ~AR_PHY_MC_GAIN_CTRL_ENABLE_ANT_DIV;</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_MC_GAIN_CTRL, reg);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_CCK_DETECT);</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 if (ant_div_ctrl &amp; AR_EEP_ANT_DIV_CTRL_FAST_DIV)</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         reg |= AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV;</span>
<span class="lineNum">     355 </span>            :                 else
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                         reg &amp;= ~AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV;</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_CCK_DETECT, reg);</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         if (eep-&gt;baseEepHeader.miscConfiguration &amp; AR_EEP_DRIVE_STRENGTH) {</span>
<span class="lineNum">     361 </span>            :                 /* Apply drive strength. */
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_65NM_CH0_BIAS1);</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS1_0, 5);</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS1_1, 5);</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS1_2, 5);</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS1_3, 5);</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS1_4, 5);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS1_5, 5);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_65NM_CH0_BIAS1, reg);</span>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_65NM_CH0_BIAS2);</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_0, 5);</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_1, 5);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_2, 5);</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_3, 5);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_4, 5);</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_5, 5);</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_6, 5);</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_7, 5);</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS2_8, 5);</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_65NM_CH0_BIAS2, reg);</span>
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_65NM_CH0_BIAS4);</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS4_0, 5);</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS4_1, 5);</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_65NM_CH0_BIAS4_2, 5);</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_65NM_CH0_BIAS4, reg);</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            :         /* Apply attenuation settings. */
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         maxchains = AR_SREV_9485(sc) ? 1 : AR9380_MAX_CHAINS;</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; maxchains; i++) {</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 if (IEEE80211_IS_CHAN_5GHZ(c) &amp;&amp;</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                     eep-&gt;base_ext2.xatten1DBLow[i] != 0) {</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                         if (c-&gt;ic_freq &lt;= 5500) {</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                                 db = athn_interpolate(c-&gt;ic_freq,</span>
<span class="lineNum">     397 </span>            :                                     5180, eep-&gt;base_ext2.xatten1DBLow[i],
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                                     5500, modal-&gt;xatten1DB[i]);</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                                 db = athn_interpolate(c-&gt;ic_freq,</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                                     5500, modal-&gt;xatten1DB[i],</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                                     5785, eep-&gt;base_ext2.xatten1DBHigh[i]);</span>
<span class="lineNum">     403 </span>            :                         }
<span class="lineNum">     404 </span>            :                 } else
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                         db = modal-&gt;xatten1DB[i];</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 if (IEEE80211_IS_CHAN_5GHZ(c) &amp;&amp;</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                     eep-&gt;base_ext2.xatten1MarginLow[i] != 0) {</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                         if (c-&gt;ic_freq &lt;= 5500) {</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                                 margin = athn_interpolate(c-&gt;ic_freq,</span>
<span class="lineNum">     410 </span>            :                                     5180, eep-&gt;base_ext2.xatten1MarginLow[i],
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                                     5500, modal-&gt;xatten1Margin[i]);</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                                 margin = athn_interpolate(c-&gt;ic_freq,</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                                     5500, modal-&gt;xatten1Margin[i],</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                                     5785, eep-&gt;base_ext2.xatten1MarginHigh[i]);</span>
<span class="lineNum">     416 </span>            :                         }
<span class="lineNum">     417 </span>            :                 } else
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                         margin = modal-&gt;xatten1Margin[i];</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_EXT_ATTEN_CTL(i));</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB, db);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN, margin);</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_EXT_ATTEN_CTL(i), reg);</span>
<span class="lineNum">     423 </span>            :         }
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span>            :         /* Initialize switching regulator. */
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         if (AR_SREV_9485(sc))</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 ar9485_init_swreg(sc);</span>
<span class="lineNum">     428 </span>            :         else
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 ar9380_init_swreg(sc);</span>
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span>            :         /* Apply tuning capabilities. */
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         if (AR_SREV_9485(sc) &amp;&amp;</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :             (eep-&gt;baseEepHeader.featureEnable &amp; AR_EEP_TUNING_CAPS)) {</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR9485_PHY_CH0_XTAL);</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR9485_PHY_CH0_XTAL_CAPINDAC,</span>
<span class="lineNum">     436 </span>            :                     eep-&gt;baseEepHeader.params_for_tuning_caps[0]);
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR9485_PHY_CH0_XTAL_CAPOUTDAC,</span>
<span class="lineNum">     438 </span>            :                     eep-&gt;baseEepHeader.params_for_tuning_caps[0]);
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR9485_PHY_CH0_XTAL, reg);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 : }</span>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<span class="lineNum">     444 </span>            : void
<span class="lineNum">     445 </span><span class="lineNoCov">          0 : ar9380_init_swreg(struct athn_softc *sc)</span>
<span class="lineNum">     446 </span>            : {
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (eep-&gt;baseEepHeader.featureEnable &amp; AR_EEP_INTERNAL_REGULATOR) {</span>
<span class="lineNum">     450 </span>            :                 /* Internal regulator is ON. */
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :                 AR_CLRBITS(sc, AR_RTC_REG_CONTROL1,</span>
<span class="lineNum">     452 </span>            :                     AR_RTC_REG_CONTROL1_SWREG_PROGRAM);
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_RTC_REG_CONTROL0, eep-&gt;baseEepHeader.swreg);</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 AR_SETBITS(sc, AR_RTC_REG_CONTROL1,</span>
<span class="lineNum">     455 </span>            :                     AR_RTC_REG_CONTROL1_SWREG_PROGRAM);
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 AR_SETBITS(sc, AR_RTC_SLEEP_CLK, AR_RTC_FORCE_SWREG_PRD);</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 : }</span>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<span class="lineNum">     461 </span>            : int
<span class="lineNum">     462 </span><span class="lineNoCov">          0 : ar9485_pmu_write(struct athn_softc *sc, uint32_t addr, uint32_t val)</span>
<span class="lineNum">     463 </span>            : {
<span class="lineNum">     464 </span>            :         int ntries;
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, addr, val);</span>
<span class="lineNum">     467 </span>            :         /* Wait for write to complete. */
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         for (ntries = 0; ntries &lt; 100; ntries++) {</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 if (AR_READ(sc, addr) == val)</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                         return (0);</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, addr, val);        /* Insist. */</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 DELAY(10);</span>
<span class="lineNum">     474 </span>            :         }
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         return (ETIMEDOUT);</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span>            : #define ar9486_pmu_read AR_READ
<a name="479"><span class="lineNum">     479 </span>            : </a>
<span class="lineNum">     480 </span>            : void
<span class="lineNum">     481 </span><span class="lineNoCov">          0 : ar9485_init_swreg(struct athn_softc *sc)</span>
<span class="lineNum">     482 </span>            : {
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     484 </span>            :         uint32_t reg;
<span class="lineNum">     485 </span>            : 
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         ar9485_pmu_write(sc, AR_PHY_PMU2,</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :             ar9486_pmu_read(sc, AR_PHY_PMU2) &amp; ~AR_PHY_PMU2_PGM);</span>
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         if (eep-&gt;baseEepHeader.featureEnable &amp; AR_EEP_INTERNAL_REGULATOR) {</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 ar9485_pmu_write(sc, AR_PHY_PMU1, 0x131dc17a);</span>
<span class="lineNum">     491 </span>            : 
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 reg = ar9486_pmu_read(sc, AR_PHY_PMU2);</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 reg = (reg &amp; ~0xffc00000) | 0x10000000;</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 ar9485_pmu_write(sc, AR_PHY_PMU2, reg);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 ar9485_pmu_write(sc, AR_PHY_PMU1,</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                     ar9486_pmu_read(sc, AR_PHY_PMU1) | AR_PHY_PMU1_PWD);</span>
<span class="lineNum">     498 </span>            :         }
<span class="lineNum">     499 </span>            : 
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         ar9485_pmu_write(sc, AR_PHY_PMU2,</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :             ar9486_pmu_read(sc, AR_PHY_PMU2) | AR_PHY_PMU2_PGM);</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 : }</span>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<span class="lineNum">     504 </span>            : void
<span class="lineNum">     505 </span><span class="lineNoCov">          0 : ar9380_spur_mitigate_cck(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     506 </span>            :     struct ieee80211_channel *extc)
<span class="lineNum">     507 </span>            : {
<span class="lineNum">     508 </span>            :         /* NB: It is safe to call this function for 5GHz channels. */
<span class="lineNum">     509 </span>            :         static const int16_t freqs[] = { 2420, 2440, 2464, 2480 };
<span class="lineNum">     510 </span>            :         int i, spur, freq;
<span class="lineNum">     511 </span>            :         uint32_t reg;
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nitems(freqs); i++) {</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 spur = freqs[i] - c-&gt;ic_freq;</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 if (abs(spur) &lt; 10)  /* +/- 10MHz range. */</span>
<span class="lineNum">     516 </span>            :                         break;
<span class="lineNum">     517 </span>            :         }
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         if (i == nitems(freqs)) {</span>
<span class="lineNum">     519 </span>            :                 /* Disable CCK spur mitigation. */
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_AGC_CONTROL);</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_AGC_CONTROL_YCOK_MAX, 0x5);</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_AGC_CONTROL, reg);</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_CCK_SPUR_MIT);</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ, 0);</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 reg &amp;= ~AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT;</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_CCK_SPUR_MIT, reg);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     529 </span>            :         }
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :         freq = (spur * 524288) / 11;</span>
<span class="lineNum">     531 </span>            : 
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_AGC_CONTROL);</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_AGC_CONTROL_YCOK_MAX, 0x7);</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_AGC_CONTROL, reg);</span>
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_CCK_SPUR_MIT);</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ, freq);</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR, 0x7f);</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE, 0x2);</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         reg |= AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT;</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_CCK_SPUR_MIT, reg);</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 : }</span>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<span class="lineNum">     545 </span>            : void
<span class="lineNum">     546 </span><span class="lineNoCov">          0 : ar9380_spur_mitigate_ofdm(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     547 </span>            :     struct ieee80211_channel *extc)
<span class="lineNum">     548 </span>            : {
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     550 </span>            :         const uint8_t *spurchans;
<span class="lineNum">     551 </span>            :         uint32_t reg;
<span class="lineNum">     552 </span>            :         int idx, spur_delta_phase, spur_off, range, i;
<span class="lineNum">     553 </span>            :         int freq, spur, spur_freq_sd, spur_subchannel_sd;
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c))</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 spurchans = eep-&gt;modalHeader2G.spurChans;</span>
<span class="lineNum">     557 </span>            :         else
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 spurchans = eep-&gt;modalHeader5G.spurChans;</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         if (spurchans[0] == 0)</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span>            :         /* Disable OFDM spur mitigation. */
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         AR_CLRBITS(sc, AR_PHY_TIMING4, AR_PHY_TIMING4_ENABLE_SPUR_FILTER);</span>
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_TIMING11);</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_TIMING11_SPUR_FREQ_SD, 0);</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_TIMING11_SPUR_DELTA_PHASE, 0);</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         reg &amp;= ~AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC;</span>
<span class="lineNum">     569 </span>            :         reg &amp;= ~AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR;
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_TIMING11, reg);</span>
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :         AR_CLRBITS(sc, AR_PHY_SFCORR_EXT,</span>
<span class="lineNum">     573 </span>            :             AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD);
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :         AR_CLRBITS(sc, AR_PHY_TIMING4, AR_PHY_TIMING4_ENABLE_SPUR_RSSI);</span>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_SPUR_REG);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_SPUR_REG_MASK_RATE_CNTL, 0);</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         reg &amp;= ~AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI;</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         reg &amp;= ~AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT;</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :         reg &amp;= ~AR_PHY_SPUR_REG_ENABLE_MASK_PPM;</span>
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_SPUR_REG, reg);</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     584 </span>            : 
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         freq = c-&gt;ic_freq;</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         if (extc != NULL) {</span>
<span class="lineNum">     587 </span>            :                 range = 19;     /* +/- 19MHz range. */
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 if (AR_READ(sc, AR_PHY_GEN_CTRL) &amp; AR_PHY_GC_DYN2040_PRI_CH)</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                         freq += 10;</span>
<span class="lineNum">     590 </span>            :                 else
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                         freq -= 10;</span>
<span class="lineNum">     592 </span>            :         } else
<span class="lineNum">     593 </span>            :                 range = 10;     /* +/- 10MHz range. */
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AR9380_EEPROM_MODAL_SPURS; i++) {</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 spur = spurchans[i];</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 if (spur == 0)</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     598 </span>            :                 /* Convert to frequency. */
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 if (IEEE80211_IS_CHAN_2GHZ(c))</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :                         spur = 2300 + spur;</span>
<span class="lineNum">     601 </span>            :                 else
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                         spur = 4900 + (spur * 5);</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 spur -= freq;</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 if (abs(spur) &lt; range)</span>
<span class="lineNum">     605 </span>            :                         break;
<span class="lineNum">     606 </span>            :         }
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :         if (i == AR9380_EEPROM_MODAL_SPURS)</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span>            :         /* Enable OFDM spur mitigation. */
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         if (extc != NULL) {</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 spur_delta_phase = (spur * 131072) / 5;</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_GEN_CTRL);</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 if (spur &lt; 0) {</span>
<span class="lineNum">     615 </span>            :                         spur_subchannel_sd =
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                             (reg &amp; AR_PHY_GC_DYN2040_PRI_CH) == 0;</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                         spur_off = spur + 10;</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     619 </span>            :                         spur_subchannel_sd =
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                             (reg &amp; AR_PHY_GC_DYN2040_PRI_CH) != 0;</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                         spur_off = spur - 10;</span>
<span class="lineNum">     622 </span>            :                 }
<span class="lineNum">     623 </span>            :         } else {
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 spur_delta_phase = (spur * 262144) / 5;</span>
<span class="lineNum">     625 </span>            :                 spur_subchannel_sd = 0;
<span class="lineNum">     626 </span>            :                 spur_off = spur;
<span class="lineNum">     627 </span>            :         }
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         spur_freq_sd = (spur_off * 512) / 11;</span>
<span class="lineNum">     629 </span>            : 
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         AR_SETBITS(sc, AR_PHY_TIMING4, AR_PHY_TIMING4_ENABLE_SPUR_FILTER);</span>
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_TIMING11);</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_TIMING11_SPUR_FREQ_SD, spur_freq_sd);</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_TIMING11_SPUR_DELTA_PHASE, spur_delta_phase);</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         reg |= AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC;</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         reg |= AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR;</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_TIMING11, reg);</span>
<span class="lineNum">     638 </span>            : 
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_SFCORR_EXT);</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         if (spur_subchannel_sd)</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 reg |= AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD;</span>
<span class="lineNum">     642 </span>            :         else
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 reg &amp;= ~AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD;</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_SFCORR_EXT, reg);</span>
<span class="lineNum">     645 </span>            : 
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :         AR_SETBITS(sc, AR_PHY_TIMING4, AR_PHY_TIMING4_ENABLE_SPUR_RSSI);</span>
<span class="lineNum">     647 </span>            : 
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_SPUR_REG);</span>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_SPUR_REG_MASK_RATE_CNTL, 0xff);</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_SPUR_REG_SPUR_RSSI_THRESH, 34);</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :         reg |= AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI;</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         if (AR_READ(sc, AR_PHY_MODE) &amp; AR_PHY_MODE_DYNAMIC)</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 reg |= AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT;</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :         reg |= AR_PHY_SPUR_REG_ENABLE_MASK_PPM;</span>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_SPUR_REG, reg);</span>
<span class="lineNum">     656 </span>            : 
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         idx = (spur * 16) / 5;</span>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         if (idx &lt; 0)</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 idx--;</span>
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span>            :         /* Write pilot mask. */
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         AR_SETBITS(sc, AR_PHY_TIMING4,</span>
<span class="lineNum">     663 </span>            :             AR_PHY_TIMING4_ENABLE_PILOT_MASK |
<span class="lineNum">     664 </span>            :             AR_PHY_TIMING4_ENABLE_CHAN_MASK);
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_PILOT_SPUR_MASK);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A, idx);</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A, 0x0c);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_PILOT_SPUR_MASK, reg);</span>
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_SPUR_MASK_A);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A, idx);</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A, 0xa0);</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_SPUR_MASK_A, reg);</span>
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_CHAN_SPUR_MASK);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A, idx);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A, 0x0c);</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_CHAN_SPUR_MASK, reg);</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 : }</span>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<span class="lineNum">     683 </span>            : void
<span class="lineNum">     684 </span><span class="lineNoCov">          0 : ar9380_spur_mitigate(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     685 </span>            :     struct ieee80211_channel *extc)
<span class="lineNum">     686 </span>            : {
<span class="lineNum">     687 </span>            :         /* NB: We call spur_mitigate_cck for 5GHz too, just to disable it. */
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :         ar9380_spur_mitigate_cck(sc, c, extc);</span>
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         ar9380_spur_mitigate_ofdm(sc, c, extc);</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 : }</span>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<span class="lineNum">     692 </span>            : void
<span class="lineNum">     693 </span><span class="lineNoCov">          0 : ar9380_set_txpower(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     694 </span>            :     struct ieee80211_channel *extc)
<span class="lineNum">     695 </span>            : {
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :         uint8_t tpow_cck[4], tpow_ofdm[4];</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         uint8_t tpow_ht20[14], tpow_ht40[14];</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         int16_t power[ATHN_POWER_COUNT];</span>
<span class="lineNum">     700 </span>            : 
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c)) {</span>
<span class="lineNum">     702 </span>            :                 /* Get CCK target powers. */
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 ar9003_get_lg_tpow(sc, c, AR_CTL_11B,</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                     eep-&gt;calTargetFbinCck, eep-&gt;calTargetPowerCck,</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                     AR9380_NUM_2G_CCK_TARGET_POWERS, tpow_cck);</span>
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span>            :                 /* Get OFDM target powers. */
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 ar9003_get_lg_tpow(sc, c, AR_CTL_11G,</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                     eep-&gt;calTargetFbin2G, eep-&gt;calTargetPower2G,</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                     AR9380_NUM_2G_20_TARGET_POWERS, tpow_ofdm);</span>
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span>            :                 /* Get HT-20 target powers. */
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 ar9003_get_ht_tpow(sc, c, AR_CTL_2GHT20,</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                     eep-&gt;calTargetFbin2GHT20, eep-&gt;calTargetPower2GHT20,</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                     AR9380_NUM_2G_20_TARGET_POWERS, tpow_ht20);</span>
<span class="lineNum">     716 </span>            : 
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 if (extc != NULL) {</span>
<span class="lineNum">     718 </span>            :                         /* Get HT-40 target powers. */
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                         ar9003_get_ht_tpow(sc, c, AR_CTL_2GHT40,</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                             eep-&gt;calTargetFbin2GHT40,</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                             eep-&gt;calTargetPower2GHT40,</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                             AR9380_NUM_2G_40_TARGET_POWERS, tpow_ht40);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     724 </span>            :         } else {
<span class="lineNum">     725 </span>            :                 /* Get OFDM target powers. */
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 ar9003_get_lg_tpow(sc, c, AR_CTL_11A,</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                     eep-&gt;calTargetFbin5G, eep-&gt;calTargetPower5G,</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                     AR9380_NUM_5G_20_TARGET_POWERS, tpow_ofdm);</span>
<span class="lineNum">     729 </span>            : 
<span class="lineNum">     730 </span>            :                 /* Get HT-20 target powers. */
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 ar9003_get_ht_tpow(sc, c, AR_CTL_5GHT20,</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                     eep-&gt;calTargetFbin5GHT20, eep-&gt;calTargetPower5GHT20,</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                     AR9380_NUM_5G_20_TARGET_POWERS, tpow_ht20);</span>
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 if (extc != NULL) {</span>
<span class="lineNum">     736 </span>            :                         /* Get HT-40 target powers. */
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                         ar9003_get_ht_tpow(sc, c, AR_CTL_5GHT40,</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                             eep-&gt;calTargetFbin5GHT40,</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                             eep-&gt;calTargetPower5GHT40,</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                             AR9380_NUM_5G_40_TARGET_POWERS, tpow_ht40);</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     742 </span>            :         }
<span class="lineNum">     743 </span>            : 
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         memset(power, 0, sizeof(power));</span>
<span class="lineNum">     745 </span>            :         /* Shuffle target powers accross transmit rates. */
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM6 ] =</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM9 ] =</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM12] =</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM18] =</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM24] = tpow_ofdm[0];</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM36] = tpow_ofdm[1];</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM48] = tpow_ofdm[2];</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_OFDM54] = tpow_ofdm[3];</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c)) {</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK1_LP ] =</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK2_LP ] =</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK2_SP ] =</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK55_LP] = tpow_cck[0];</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK55_SP] = tpow_cck[1];</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK11_LP] = tpow_cck[2];</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_CCK11_SP] = tpow_cck[3];</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     763 </span>            :         /* Next entry covers MCS0, MCS8 and MCS16. */
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20( 0)] = tpow_ht20[ 0];</span>
<span class="lineNum">     765 </span>            :         /* Next entry covers MCS1-3, MCS9-11 and MCS17-19. */
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20( 1)] = tpow_ht20[ 1];</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20( 4)] = tpow_ht20[ 2];</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20( 5)] = tpow_ht20[ 3];</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20( 6)] = tpow_ht20[ 4];</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20( 7)] = tpow_ht20[ 5];</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(12)] = tpow_ht20[ 6];</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(13)] = tpow_ht20[ 7];</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(14)] = tpow_ht20[ 8];</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(15)] = tpow_ht20[ 9];</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(20)] = tpow_ht20[10];</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(21)] = tpow_ht20[11];</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(22)] = tpow_ht20[12];</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         power[ATHN_POWER_HT20(23)] = tpow_ht20[13];</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         if (extc != NULL) {</span>
<span class="lineNum">     780 </span>            :                 /* Next entry covers MCS0, MCS8 and MCS16. */
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40( 0)] = tpow_ht40[ 0];</span>
<span class="lineNum">     782 </span>            :                 /* Next entry covers MCS1-3, MCS9-11 and MCS17-19. */
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40( 1)] = tpow_ht40[ 1];</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40( 4)] = tpow_ht40[ 2];</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40( 5)] = tpow_ht40[ 3];</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40( 6)] = tpow_ht40[ 4];</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40( 7)] = tpow_ht40[ 5];</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(12)] = tpow_ht40[ 6];</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(13)] = tpow_ht40[ 7];</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(14)] = tpow_ht40[ 8];</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(15)] = tpow_ht40[ 9];</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(20)] = tpow_ht40[10];</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(21)] = tpow_ht40[11];</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(22)] = tpow_ht40[12];</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 power[ATHN_POWER_HT40(23)] = tpow_ht40[13];</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     797 </span>            : 
<span class="lineNum">     798 </span>            :         /* Write transmit power values to hardware. */
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         ar9003_write_txpower(sc, power);</span>
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            :         /* Apply transmit power correction. */
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         ar9380_set_correction(sc, c);</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 : }</span>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<span class="lineNum">     805 </span>            : void
<span class="lineNum">     806 </span><span class="lineNoCov">          0 : ar9380_get_correction(struct athn_softc *sc, struct ieee80211_channel *c,</span>
<span class="lineNum">     807 </span>            :     int chain, int *corr, int *temp)
<span class="lineNum">     808 </span>            : {
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     810 </span>            :         const struct ar9380_cal_data_per_freq_op_loop *pierdata;
<span class="lineNum">     811 </span>            :         const uint8_t *pierfreq;
<span class="lineNum">     812 </span>            :         uint8_t fbin;
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         int lo, hi, npiers;</span>
<span class="lineNum">     814 </span>            : 
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c)) {</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                 pierfreq = eep-&gt;calFreqPier2G;</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 pierdata = eep-&gt;calPierData2G[chain];</span>
<span class="lineNum">     818 </span>            :                 npiers = AR9380_NUM_2G_CAL_PIERS;
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 pierfreq = eep-&gt;calFreqPier5G;</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 pierdata = eep-&gt;calPierData5G[chain];</span>
<span class="lineNum">     822 </span>            :                 npiers = AR9380_NUM_5G_CAL_PIERS;
<span class="lineNum">     823 </span>            :         }
<span class="lineNum">     824 </span>            :         /* Find channel in ROM pier table. */
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :         fbin = athn_chan2fbin(c);</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         athn_get_pier_ival(fbin, pierfreq, npiers, &amp;lo, &amp;hi);</span>
<span class="lineNum">     827 </span>            : 
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :         *corr = athn_interpolate(fbin,</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :             pierfreq[lo], pierdata[lo].refPower,</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :             pierfreq[hi], pierdata[hi].refPower);</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         *temp = athn_interpolate(fbin,</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :             pierfreq[lo], pierdata[lo].tempMeas,</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :             pierfreq[hi], pierdata[hi].tempMeas);</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 : }</span>
<a name="835"><span class="lineNum">     835 </span>            : </a>
<span class="lineNum">     836 </span>            : void
<span class="lineNum">     837 </span><span class="lineNoCov">          0 : ar9380_set_correction(struct athn_softc *sc, struct ieee80211_channel *c)</span>
<span class="lineNum">     838 </span>            : {
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         const struct ar9380_eeprom *eep = sc-&gt;eep;</span>
<span class="lineNum">     840 </span>            :         const struct ar9380_modal_eep_header *modal;
<span class="lineNum">     841 </span>            :         uint32_t reg;
<span class="lineNum">     842 </span>            :         int8_t slope;
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         int i, corr, temp, temp0;</span>
<span class="lineNum">     844 </span>            : 
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_2GHZ(c))</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 modal = &amp;eep-&gt;modalHeader2G;</span>
<span class="lineNum">     847 </span>            :         else
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 modal = &amp;eep-&gt;modalHeader5G;</span>
<span class="lineNum">     849 </span>            : 
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AR9380_MAX_CHAINS; i++) {</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                 ar9380_get_correction(sc, c, i, &amp;corr, &amp;temp);</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 if (i == 0)</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         temp0 = temp;</span>
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_TPC_11_B(i));</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_TPC_11_OLPC_GAIN_DELTA, corr);</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_TPC_11_B(i), reg);</span>
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span>            :                 /* Enable open loop power control. */
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 reg = AR_READ(sc, AR_PHY_TPC_6_B(i));</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 reg = RW(reg, AR_PHY_TPC_6_ERROR_EST_MODE, 3);</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 AR_WRITE(sc, AR_PHY_TPC_6_B(i), reg);</span>
<span class="lineNum">     863 </span>            :         }
<span class="lineNum">     864 </span>            : 
<span class="lineNum">     865 </span>            :         /* Enable temperature compensation. */
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         if (IEEE80211_IS_CHAN_5GHZ(c) &amp;&amp;</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :             eep-&gt;base_ext2.tempSlopeLow != 0) {</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                 if (c-&gt;ic_freq &lt;= 5500) {</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                         slope = athn_interpolate(c-&gt;ic_freq,</span>
<span class="lineNum">     870 </span>            :                             5180, eep-&gt;base_ext2.tempSlopeLow,
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                             5500, modal-&gt;tempSlope);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                         slope = athn_interpolate(c-&gt;ic_freq,</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                             5500, modal-&gt;tempSlope,</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                             5785, eep-&gt;base_ext2.tempSlopeHigh);</span>
<span class="lineNum">     876 </span>            :                 }
<span class="lineNum">     877 </span>            :         } else
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 slope = modal-&gt;tempSlope;</span>
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_TPC_19);</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_TPC_19_ALPHA_THERM, slope);</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_TPC_19, reg);</span>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         reg = AR_READ(sc, AR_PHY_TPC_18);</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         reg = RW(reg, AR_PHY_TPC_18_THERM_CAL, temp0);</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :         AR_WRITE(sc, AR_PHY_TPC_18, reg);</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :         AR_WRITE_BARRIER(sc);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
