;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <-940
	MOV 7, <-940
	SUB 1, 0
	JMN 51, 280
	SUB -812, <-20
	JMN <815, -80
	ADD 210, 60
	DJN -1, @-20
	JMP 0, #2
	JMP 0, #2
	SLT #0, <-2
	SUB #0, <-2
	CMP @0, @2
	CMP @0, @2
	ADD 120, 811
	SUB 300, 90
	SUB -127, 6
	ADD 210, 60
	DAT #210, #60
	CMP 81, <8
	SUB @722, @100
	CMP @122, @100
	JMN 51, 280
	CMP -207, <-126
	SUB @122, @100
	SLT #0, <-2
	SLT #0, <-2
	ADD 120, 811
	SLT #0, <-2
	SUB -17, <-20
	SUB 31, 280
	SUB -17, <-20
	CMP -812, <-20
	ADD 51, <280
	CMP -812, <-20
	ADD 51, <280
	CMP 21, 200
	ADD 51, <280
	ADD 51, <280
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMP <128, #607
	SPL 0, <802
	CMP -207, <-126
