// Seed: 631968009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  assign module_1.id_4 = 0;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_11;
  ;
  assign id_4 = $unsigned(93);
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output logic id_5,
    output tri0  id_6,
    input  wire  id_7
);
  always id_5 = 1'b0;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
