$date
	Wed Apr  2 22:17:08 2025
$end
$version
	QuestaSim Version 2024.1
$end
$timescale
	1ns
$end

$scope module tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # out_wire $end
$var reg 1 $ out_reg $end
$var reg 1 % out_logic $end

$scope module md $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 # out_wire $end
$var reg 1 ( out_reg $end
$var reg 1 ) out_logic $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0$
0%
0(
0)
0#
0'
0&
$end
#10
1"
1'
x#
1(
1)
1%
1$
#20
1!
0"
1&
0'
0(
0)
0%
0$
#30
1"
1'
1#
1(
1)
1%
1$
#40
0!
x"
0&
x'
x#
0(
x(
0)
x)
x%
x$
#50
z"
z'
0#
0(
z(
0)
z)
z%
z$
#60
1!
x"
1&
x'
x#
1(
x(
1)
x)
x%
x$
#70
z"
z'
1#
1(
z(
1)
z)
z%
z$
#80
x!
0"
x&
0'
x#
x(
0(
x)
0)
0%
0$
#90
1"
1'
x(
1(
x)
1)
1%
1$
#100
z!
0"
z&
0'
0#
z(
0(
z)
0)
0%
0$
#110
1"
1'
1#
z(
1(
z)
1)
1%
1$
#120
x!
x"
x&
x'
x#
x(
x)
x%
x$
#130
z"
z'
z(
z)
z%
z$
#140
z!
x"
z&
x'
x(
x)
x%
x$
#150
z"
z'
z#
z(
z)
z%
z$
