#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023c0bf01ff0 .scope module, "nano_sc_system" "nano_sc_system" 2 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 4 "an";
    .port_info 2 /OUTPUT 1 "dp";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 12 "sw";
v0000023c0bf6c5f0_0 .net "an", 3 0, L_0000023c0bfc5ae0;  1 drivers
o0000023c0bf11318 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c0bf6c910_0 .net "clk", 0 0, o0000023c0bf11318;  0 drivers
v0000023c0bf6bf10_0 .net "d_address", 31 0, L_0000023c0bee9ea0;  1 drivers
RS_0000023c0bf11708 .resolv tri, L_0000023c0bfc6e40, L_0000023c0bfc6620;
v0000023c0bf6b290_0 .net8 "d_data", 31 0, RS_0000023c0bf11708;  2 drivers
L_0000023c0bf6d468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c0bf6bdd0_0 .net "dp", 0 0, L_0000023c0bf6d468;  1 drivers
v0000023c0bf6b470_0 .net "mem_wr", 0 0, v0000023c0bef39f0_0;  1 drivers
v0000023c0bf6b790_0 .var "nreset", 0 0;
v0000023c0bf6ba10_0 .net "p_address", 31 0, L_0000023c0bee9c70;  1 drivers
v0000023c0bf6be70_0 .net "p_data", 31 0, L_0000023c0beea680;  1 drivers
v0000023c0bf6c690_0 .net "seg", 6 0, L_0000023c0beea3e0;  1 drivers
o0000023c0bf12f38 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000023c0bf6bb50_0 .net "sw", 11 0, o0000023c0bf12f38;  0 drivers
L_0000023c0bfc5720 .part L_0000023c0bee9c70, 2, 16;
L_0000023c0bfc5cc0 .part L_0000023c0bee9ea0, 0, 16;
S_0000023c0be67aa0 .scope module, "CPU" "nanocpu" 2 25, 3 9 0, S_0000023c0bf01ff0;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "p_address";
    .port_info 1 /INPUT 32 "p_data";
    .port_info 2 /OUTPUT 32 "d_address";
    .port_info 3 /INOUT 32 "d_data";
    .port_info 4 /OUTPUT 1 "mem_wr";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "nreset";
L_0000023c0bee9ab0 .functor BUFZ 32, L_0000023c0bee9e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c0bee9c70 .functor BUFZ 32, v0000023c0bf63320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c0bee9e30 .functor BUFZ 32, L_0000023c0beea680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c0bee9ea0 .functor BUFZ 32, v0000023c0bef4710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c0beea300 .functor BUFZ 32, RS_0000023c0bf11708, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c0bee9f80 .functor NOT 1, v0000023c0bef3a90_0, C4<0>, C4<0>, C4<0>;
v0000023c0bf0c960_0 .net "A", 31 0, L_0000023c0bee9c00;  1 drivers
v0000023c0bf0dfe0_0 .net "B", 31 0, L_0000023c0bee9ce0;  1 drivers
v0000023c0bf0d9a0_0 .net "B_selected", 31 0, L_0000023c0bfc5f40;  1 drivers
L_0000023c0bf6d078 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0de00_0 .net/2u *"_ivl_16", 3 0, L_0000023c0bf6d078;  1 drivers
v0000023c0bf0dea0_0 .net *"_ivl_32", 31 0, L_0000023c0bf6c2d0;  1 drivers
L_0000023c0bf6d1e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0e120_0 .net *"_ivl_35", 30 0, L_0000023c0bf6d1e0;  1 drivers
L_0000023c0bf6d228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0c5a0_0 .net/2u *"_ivl_36", 31 0, L_0000023c0bf6d228;  1 drivers
v0000023c0bf0e260_0 .net *"_ivl_38", 0 0, L_0000023c0bfc6da0;  1 drivers
o0000023c0bf11648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000023c0bf0e300_0 name=_ivl_40
v0000023c0bf0e440_0 .net *"_ivl_7", 31 0, L_0000023c0bee9ab0;  1 drivers
v0000023c0bf0cdc0_0 .net "addr", 25 0, L_0000023c0bf6c7d0;  1 drivers
v0000023c0bf0c640_0 .net "addr_zeroext", 29 0, L_0000023c0bf6c050;  1 drivers
v0000023c0bf0ca00_0 .net "alu_ops", 2 0, v0000023c0bef3310_0;  1 drivers
v0000023c0bf0cb40_0 .var "c_flag", 0 0;
v0000023c0bf0ce60_0 .net "c_new", 0 0, v0000023c0bef48f0_0;  1 drivers
v0000023c0bf0cf00_0 .net "clock", 0 0, o0000023c0bf11318;  alias, 0 drivers
v0000023c0bf0cfa0_0 .net "d_address", 31 0, L_0000023c0bee9ea0;  alias, 1 drivers
v0000023c0bf63aa0_0 .net8 "d_data", 31 0, RS_0000023c0bf11708;  alias, 2 drivers
v0000023c0bf62ec0_0 .net "data_M", 31 0, L_0000023c0beea300;  1 drivers
v0000023c0bf63b40_0 .net "data_S", 31 0, v0000023c0bef4710_0;  1 drivers
v0000023c0bf62d80_0 .net "data_selected", 31 0, L_0000023c0bfc68a0;  1 drivers
v0000023c0bf62880_0 .net "ext_ops", 1 0, v0000023c0bef33b0_0;  1 drivers
v0000023c0bf62ba0_0 .net "imm", 15 0, L_0000023c0bf6b5b0;  1 drivers
v0000023c0bf62b00_0 .net "imm_ext", 31 0, v0000023c0bee33e0_0;  1 drivers
v0000023c0bf62e20_0 .net "instruction", 31 0, L_0000023c0bee9e30;  1 drivers
v0000023c0bf62c40_0 .net "mem_wr", 0 0, v0000023c0bef39f0_0;  alias, 1 drivers
v0000023c0bf62600_0 .net "nreset", 0 0, v0000023c0bf6b790_0;  1 drivers
v0000023c0bf63be0_0 .net "opcode", 5 0, L_0000023c0bf6cf50;  1 drivers
v0000023c0bf63140_0 .net "p_address", 31 0, L_0000023c0bee9c70;  alias, 1 drivers
v0000023c0bf63c80_0 .net "p_data", 31 0, L_0000023c0beea680;  alias, 1 drivers
v0000023c0bf63320_0 .var "pc", 31 0;
v0000023c0bf63460_0 .net "pc_add", 29 0, L_0000023c0bf6cc30;  1 drivers
v0000023c0bf63820_0 .net "pc_add_b", 29 0, L_0000023c0bf6b150;  1 drivers
v0000023c0bf62f60_0 .net "pc_cout", 0 0, L_0000023c0bf6b970;  1 drivers
v0000023c0bf62ce0_0 .net "pc_new", 29 0, L_0000023c0bf6c230;  1 drivers
v0000023c0bf638c0_0 .net "rd", 4 0, L_0000023c0bf6c730;  1 drivers
v0000023c0bf62240_0 .net "reg_wr", 0 0, v0000023c0bef3a90_0;  1 drivers
v0000023c0bf63000_0 .net "reserved", 10 0, L_0000023c0bf6b8d0;  1 drivers
v0000023c0bf62920_0 .net "rs", 4 0, L_0000023c0bf6c410;  1 drivers
v0000023c0bf630a0_0 .net "rt", 4 0, L_0000023c0bf6b330;  1 drivers
v0000023c0bf62100_0 .net "rw", 4 0, L_0000023c0bfc57c0;  1 drivers
v0000023c0bf62380_0 .net "sel_addpc", 0 0, v0000023c0bef3e50_0;  1 drivers
v0000023c0bf63960_0 .net "sel_b", 0 0, v0000023c0bef3ef0_0;  1 drivers
v0000023c0bf63d20_0 .net "sel_data", 0 0, v0000023c0bef3f90_0;  1 drivers
v0000023c0bf631e0_0 .net "sel_pc", 0 0, v0000023c0bee1900_0;  1 drivers
v0000023c0bf63280_0 .net "sel_wr", 0 0, v0000023c0bee3200_0;  1 drivers
v0000023c0bf62420_0 .var "z_flag", 0 0;
v0000023c0bf626a0_0 .net "z_new", 0 0, L_0000023c0bfc6300;  1 drivers
L_0000023c0bf6cf50 .part L_0000023c0bee9ab0, 26, 6;
L_0000023c0bf6c410 .part L_0000023c0bee9ab0, 21, 5;
L_0000023c0bf6b330 .part L_0000023c0bee9ab0, 16, 5;
L_0000023c0bf6c730 .part L_0000023c0bee9ab0, 11, 5;
L_0000023c0bf6b8d0 .part L_0000023c0bee9ab0, 0, 11;
L_0000023c0bf6b5b0 .part L_0000023c0bee9e30, 0, 16;
L_0000023c0bf6c7d0 .part L_0000023c0bee9e30, 0, 26;
L_0000023c0bf6c050 .concat [ 26 4 0 0], L_0000023c0bf6c7d0, L_0000023c0bf6d078;
L_0000023c0bf6b0b0 .part v0000023c0bf63320_0, 2, 30;
L_0000023c0bf6c0f0 .part v0000023c0bee33e0_0, 0, 30;
L_0000023c0bf6c2d0 .concat [ 1 31 0 0], v0000023c0bef39f0_0, L_0000023c0bf6d1e0;
L_0000023c0bfc6da0 .cmp/eq 32, L_0000023c0bf6c2d0, L_0000023c0bf6d228;
L_0000023c0bfc6e40 .functor MUXZ 32, o0000023c0bf11648, L_0000023c0bee9ce0, L_0000023c0bfc6da0, C4<>;
L_0000023c0bfc5540 .part L_0000023c0bf6b8d0, 0, 3;
S_0000023c0be67c30 .scope module, "ALU" "alu" 3 94, 4 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "S";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /OUTPUT 1 "Cout";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "B";
    .port_info 5 /INPUT 1 "Cin";
    .port_info 6 /INPUT 3 "alu_ops";
v0000023c0bef3630_0 .net "A", 31 0, L_0000023c0bee9c00;  alias, 1 drivers
v0000023c0bef3130_0 .net "B", 31 0, L_0000023c0bfc5f40;  alias, 1 drivers
v0000023c0bef3810_0 .net "Cin", 0 0, v0000023c0bf0cb40_0;  1 drivers
v0000023c0bef48f0_0 .var "Cout", 0 0;
v0000023c0bef4710_0 .var "S", 31 0;
v0000023c0bef4990_0 .net "alu_ops", 2 0, v0000023c0bef3310_0;  alias, 1 drivers
v0000023c0bef2af0_0 .net "z", 0 0, L_0000023c0bfc6300;  alias, 1 drivers
E_0000023c0beda260 .event anyedge, v0000023c0bef4990_0, v0000023c0bef3130_0, v0000023c0bef3630_0;
L_0000023c0bfc6300 .reduce/nor v0000023c0bef4710_0;
S_0000023c0be0ddc0 .scope module, "CONTROLUNIT" "control" 3 96, 5 10 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sel_pc";
    .port_info 1 /OUTPUT 1 "sel_addpc";
    .port_info 2 /OUTPUT 1 "sel_wr";
    .port_info 3 /OUTPUT 1 "sel_b";
    .port_info 4 /OUTPUT 1 "sel_data";
    .port_info 5 /OUTPUT 1 "reg_wr";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /OUTPUT 2 "ext_ops";
    .port_info 8 /OUTPUT 3 "alu_ops";
    .port_info 9 /INPUT 6 "opcode";
    .port_info 10 /INPUT 3 "reserved";
    .port_info 11 /INPUT 1 "z_flag";
P_0000023c0be0df50 .param/l "ADD" 1 5 40, C4<000001>;
P_0000023c0be0df88 .param/l "ALU" 1 5 37, C4<000001>;
P_0000023c0be0dfc0 .param/l "BEQ" 1 5 43, C4<100100>;
P_0000023c0be0dff8 .param/l "JMP" 1 5 44, C4<110000>;
P_0000023c0be0e030 .param/l "LW" 1 5 41, C4<011000>;
P_0000023c0be0e068 .param/l "ORI" 1 5 38, C4<010000>;
P_0000023c0be0e0a0 .param/l "ORUI" 1 5 39, C4<010001>;
P_0000023c0be0e0d8 .param/l "SW" 1 5 42, C4<011100>;
L_0000023c0beea370 .functor OR 1, L_0000023c0bfc6440, L_0000023c0bfc54a0, C4<0>, C4<0>;
L_0000023c0bf6d300 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023c0bef2c30_0 .net/2u *"_ivl_18", 5 0, L_0000023c0bf6d300;  1 drivers
v0000023c0bef38b0_0 .net *"_ivl_20", 0 0, L_0000023c0bfc6440;  1 drivers
L_0000023c0bf6d348 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023c0bef2cd0_0 .net/2u *"_ivl_22", 2 0, L_0000023c0bf6d348;  1 drivers
v0000023c0bef2d70_0 .net *"_ivl_24", 0 0, L_0000023c0bfc54a0;  1 drivers
v0000023c0bef2eb0_0 .net *"_ivl_27", 0 0, L_0000023c0beea370;  1 drivers
v0000023c0bef3310_0 .var "alu_ops", 2 0;
v0000023c0bef33b0_0 .var "ext_ops", 1 0;
v0000023c0bef39f0_0 .var "mem_wr", 0 0;
v0000023c0bef3450_0 .net "opcode", 5 0, L_0000023c0bf6cf50;  alias, 1 drivers
v0000023c0bef3a90_0 .var "reg_wr", 0 0;
v0000023c0bef3b30_0 .net "reserved", 2 0, L_0000023c0bfc5540;  1 drivers
v0000023c0bef3e50_0 .var "sel_addpc", 0 0;
v0000023c0bef3ef0_0 .var "sel_b", 0 0;
v0000023c0bef3f90_0 .var "sel_data", 0 0;
v0000023c0bee1900_0 .var "sel_pc", 0 0;
v0000023c0bee3200_0 .var "sel_wr", 0 0;
v0000023c0bee2800_0 .net "z_flag", 0 0, L_0000023c0bfc6300;  alias, 1 drivers
E_0000023c0bed9b60 .event anyedge, L_0000023c0beea370;
E_0000023c0bed9820 .event anyedge, v0000023c0bef3450_0;
E_0000023c0bed9fe0 .event anyedge, v0000023c0bef2af0_0, v0000023c0bef3450_0;
L_0000023c0bfc6440 .cmp/ne 6, L_0000023c0bf6cf50, L_0000023c0bf6d300;
L_0000023c0bfc54a0 .cmp/ne 3, L_0000023c0bfc5540, L_0000023c0bf6d348;
S_0000023c0be76ed0 .scope module, "EXTENDER" "extender" 3 64, 6 10 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data32";
    .port_info 1 /INPUT 16 "data16";
    .port_info 2 /INPUT 2 "ext_ops";
v0000023c0bee3340_0 .net "data16", 15 0, L_0000023c0bf6b5b0;  alias, 1 drivers
v0000023c0bee33e0_0 .var "data32", 31 0;
v0000023c0bee2a80_0 .net "ext_ops", 1 0, v0000023c0bef33b0_0;  alias, 1 drivers
E_0000023c0beda360 .event anyedge, v0000023c0bee3340_0, v0000023c0bef33b0_0;
S_0000023c0be77060 .scope module, "MUXADDPC" "mux2_1" 3 46, 7 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_0000023c0bed9620 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
L_0000023c0bf6d198 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c0bee1d60_0 .net "in0", 29 0, L_0000023c0bf6d198;  1 drivers
v0000023c0bee2f80_0 .net "in1", 29 0, L_0000023c0bf6c0f0;  1 drivers
v0000023c0bee24e0_0 .net "out", 29 0, L_0000023c0bf6b150;  alias, 1 drivers
v0000023c0bee1ae0_0 .net "sel", 0 0, v0000023c0bef3e50_0;  alias, 1 drivers
L_0000023c0bf6b150 .functor MUXZ 30, L_0000023c0bf6d198, L_0000023c0bf6c0f0, v0000023c0bef3e50_0, C4<>;
S_0000023c0be6a360 .scope module, "MUXB" "mux2_1" 3 93, 7 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_0000023c0beda3e0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v0000023c0bee1e00_0 .net "in0", 31 0, L_0000023c0bee9ce0;  alias, 1 drivers
v0000023c0bee2b20_0 .net "in1", 31 0, v0000023c0bee33e0_0;  alias, 1 drivers
v0000023c0bee1f40_0 .net "out", 31 0, L_0000023c0bfc5f40;  alias, 1 drivers
v0000023c0bee2120_0 .net "sel", 0 0, v0000023c0bef3ef0_0;  alias, 1 drivers
L_0000023c0bfc5f40 .functor MUXZ 32, L_0000023c0bee9ce0, v0000023c0bee33e0_0, v0000023c0bef3ef0_0, C4<>;
S_0000023c0be6a4f0 .scope module, "MUXDATA" "mux2_1" 3 92, 7 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_0000023c0bed9de0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v0000023c0bee21c0_0 .net "in0", 31 0, v0000023c0bef4710_0;  alias, 1 drivers
v0000023c0bee2580_0 .net "in1", 31 0, L_0000023c0beea300;  alias, 1 drivers
v0000023c0bee3020_0 .net "out", 31 0, L_0000023c0bfc68a0;  alias, 1 drivers
v0000023c0becf210_0 .net "sel", 0 0, v0000023c0bef3f90_0;  alias, 1 drivers
L_0000023c0bfc68a0 .functor MUXZ 32, v0000023c0bef4710_0, L_0000023c0beea300, v0000023c0bef3f90_0, C4<>;
S_0000023c0be9c550 .scope module, "MUXRW" "mux2_1" 3 90, 7 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 5 "in0";
    .port_info 2 /INPUT 5 "in1";
    .port_info 3 /INPUT 1 "sel";
P_0000023c0bed9ba0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000000101>;
v0000023c0becec70_0 .net "in0", 4 0, L_0000023c0bf6c730;  alias, 1 drivers
v0000023c0beceef0_0 .net "in1", 4 0, L_0000023c0bf6b330;  alias, 1 drivers
v0000023c0becf170_0 .net "out", 4 0, L_0000023c0bfc57c0;  alias, 1 drivers
v0000023c0bf0d360_0 .net "sel", 0 0, v0000023c0bee3200_0;  alias, 1 drivers
L_0000023c0bfc57c0 .functor MUXZ 5, L_0000023c0bf6c730, L_0000023c0bf6b330, v0000023c0bee3200_0, C4<>;
S_0000023c0be9c6e0 .scope module, "MUXSELPC" "mux2_1" 3 47, 7 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_0000023c0beda4a0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
v0000023c0bf0d180_0 .net "in0", 29 0, L_0000023c0bf6cc30;  alias, 1 drivers
v0000023c0bf0d2c0_0 .net "in1", 29 0, L_0000023c0bf6c050;  alias, 1 drivers
v0000023c0bf0d400_0 .net "out", 29 0, L_0000023c0bf6c230;  alias, 1 drivers
v0000023c0bf0c6e0_0 .net "sel", 0 0, v0000023c0bee1900_0;  alias, 1 drivers
L_0000023c0bf6c230 .functor MUXZ 30, L_0000023c0bf6cc30, L_0000023c0bf6c050, v0000023c0bee1900_0, C4<>;
S_0000023c0bea0a00 .scope module, "PCADDER" "adder" 3 45, 8 9 0, S_0000023c0be67aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 30 "A";
    .port_info 3 /INPUT 30 "B";
    .port_info 4 /INPUT 1 "Cin";
P_0000023c0bed99e0 .param/l "WIDTH" 0 8 10, +C4<00000000000000000000000000011110>;
v0000023c0bf0cc80_0 .net "A", 29 0, L_0000023c0bf6b0b0;  1 drivers
v0000023c0bf0d040_0 .net "B", 29 0, L_0000023c0bf6b150;  alias, 1 drivers
L_0000023c0bf6d150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0d220_0 .net "Cin", 0 0, L_0000023c0bf6d150;  1 drivers
v0000023c0bf0db80_0 .net "Cout", 0 0, L_0000023c0bf6b970;  alias, 1 drivers
v0000023c0bf0e1c0_0 .net "S", 29 0, L_0000023c0bf6cc30;  alias, 1 drivers
L_0000023c0bf6d108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0d860_0 .net *"_ivl_10", 0 0, L_0000023c0bf6d108;  1 drivers
v0000023c0bf0d4a0_0 .net *"_ivl_11", 30 0, L_0000023c0bf6bfb0;  1 drivers
L_0000023c0bf6d4b0 .functor BUFT 1, C4<0000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0dc20_0 .net *"_ivl_13", 30 0, L_0000023c0bf6d4b0;  1 drivers
v0000023c0bf0cbe0_0 .net *"_ivl_17", 30 0, L_0000023c0bf6c9b0;  1 drivers
v0000023c0bf0e080_0 .net *"_ivl_3", 30 0, L_0000023c0bf6bab0;  1 drivers
L_0000023c0bf6d0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0d540_0 .net *"_ivl_6", 0 0, L_0000023c0bf6d0c0;  1 drivers
v0000023c0bf0e3a0_0 .net *"_ivl_7", 30 0, L_0000023c0bf6bbf0;  1 drivers
L_0000023c0bf6b970 .part L_0000023c0bf6c9b0, 30, 1;
L_0000023c0bf6cc30 .part L_0000023c0bf6c9b0, 0, 30;
L_0000023c0bf6bab0 .concat [ 30 1 0 0], L_0000023c0bf6b0b0, L_0000023c0bf6d0c0;
L_0000023c0bf6bbf0 .concat [ 30 1 0 0], L_0000023c0bf6b150, L_0000023c0bf6d108;
L_0000023c0bf6bfb0 .arith/sum 31, L_0000023c0bf6bab0, L_0000023c0bf6bbf0;
L_0000023c0bf6c9b0 .arith/sum 31, L_0000023c0bf6bfb0, L_0000023c0bf6d4b0;
S_0000023c0bea0b90 .scope module, "REGFILE" "regfile" 3 91, 9 9 0, S_0000023c0be67aa0;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "A";
    .port_info 1 /OUTPUT 32 "B";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 5 "ra";
    .port_info 4 /INPUT 5 "rb";
    .port_info 5 /INPUT 5 "rw";
    .port_info 6 /INPUT 1 "nwr";
    .port_info 7 /INPUT 1 "clock";
L_0000023c0bee9c00 .functor BUFZ 32, L_0000023c0bfc50e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c0bee9ce0 .functor BUFZ 32, L_0000023c0bfc6260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023c0bf0d5e0_0 .net "A", 31 0, L_0000023c0bee9c00;  alias, 1 drivers
v0000023c0bf0d680_0 .net "B", 31 0, L_0000023c0bee9ce0;  alias, 1 drivers
v0000023c0bf0cd20_0 .net *"_ivl_0", 31 0, L_0000023c0bfc50e0;  1 drivers
v0000023c0bf0da40_0 .net *"_ivl_10", 6 0, L_0000023c0bfc6120;  1 drivers
L_0000023c0bf6d2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0dae0_0 .net *"_ivl_13", 1 0, L_0000023c0bf6d2b8;  1 drivers
v0000023c0bf0d720_0 .net *"_ivl_2", 6 0, L_0000023c0bfc5ea0;  1 drivers
L_0000023c0bf6d270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c0bf0c780_0 .net *"_ivl_5", 1 0, L_0000023c0bf6d270;  1 drivers
v0000023c0bf0df40_0 .net *"_ivl_8", 31 0, L_0000023c0bfc6260;  1 drivers
v0000023c0bf0d0e0_0 .net "clock", 0 0, o0000023c0bf11318;  alias, 0 drivers
v0000023c0bf0d7c0_0 .net "data", 31 0, L_0000023c0bfc68a0;  alias, 1 drivers
v0000023c0bf0c820_0 .var/i "i", 31 0;
v0000023c0bf0dcc0_0 .net "nwr", 0 0, L_0000023c0bee9f80;  1 drivers
v0000023c0bf0caa0_0 .net "ra", 4 0, L_0000023c0bf6c410;  alias, 1 drivers
v0000023c0bf0dd60_0 .net "rb", 4 0, L_0000023c0bf6b330;  alias, 1 drivers
v0000023c0bf0d900 .array "regs", 0 31, 31 0;
v0000023c0bf0c8c0_0 .net "rw", 4 0, L_0000023c0bfc57c0;  alias, 1 drivers
E_0000023c0bed9ee0 .event posedge, v0000023c0bf0d0e0_0;
L_0000023c0bfc50e0 .array/port v0000023c0bf0d900, L_0000023c0bfc5ea0;
L_0000023c0bfc5ea0 .concat [ 5 2 0 0], L_0000023c0bf6c410, L_0000023c0bf6d270;
L_0000023c0bfc6260 .array/port v0000023c0bf0d900, L_0000023c0bfc6120;
L_0000023c0bfc6120 .concat [ 5 2 0 0], L_0000023c0bf6b330, L_0000023c0bf6d2b8;
S_0000023c0be8e3f0 .scope module, "DATAMEM" "memory" 2 27, 10 10 0, S_0000023c0bf01ff0;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "data";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 12 "sw";
    .port_info 5 /OUTPUT 7 "seg";
    .port_info 6 /OUTPUT 4 "an";
    .port_info 7 /OUTPUT 1 "dp";
P_0000023c0be4d280 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000010000>;
P_0000023c0be4d2b8 .param/l "DATA_WIDTH" 0 10 11, +C4<00000000000000000000000000100000>;
L_0000023c0bee9ff0 .functor BUFZ 1, o0000023c0bf11318, C4<0>, C4<0>, C4<0>;
v0000023c0bf68d50_0 .net *"_ivl_54", 31 0, L_0000023c0bfc6580;  1 drivers
L_0000023c0bf6d3d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c0bf680d0_0 .net *"_ivl_57", 30 0, L_0000023c0bf6d3d8;  1 drivers
L_0000023c0bf6d420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c0bf687b0_0 .net/2u *"_ivl_58", 31 0, L_0000023c0bf6d420;  1 drivers
v0000023c0bf68710_0 .net *"_ivl_60", 0 0, L_0000023c0bfc63a0;  1 drivers
o0000023c0bf12e48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000023c0bf68df0_0 name=_ivl_62
v0000023c0bf685d0_0 .net *"_ivl_70", 0 0, L_0000023c0bee9ff0;  1 drivers
v0000023c0bf68b70_0 .net "address", 15 0, L_0000023c0bfc5cc0;  1 drivers
v0000023c0bf68c10_0 .net "an", 3 0, L_0000023c0bfc5ae0;  alias, 1 drivers
v0000023c0bf67a90_0 .net "an0", 0 0, L_0000023c0bfc6800;  1 drivers
v0000023c0bf68e90_0 .net "an1", 0 0, L_0000023c0bfc55e0;  1 drivers
v0000023c0bf68f30_0 .net "an2", 0 0, L_0000023c0bfc6ee0;  1 drivers
v0000023c0bf67090_0 .net "an3", 0 0, L_0000023c0bfc5180;  1 drivers
v0000023c0bf6ca50_0 .net "clock", 0 0, o0000023c0bf11318;  alias, 0 drivers
v0000023c0bf6caf0_0 .net8 "data", 31 0, RS_0000023c0bf11708;  alias, 2 drivers
v0000023c0bf6c870_0 .var "data_out", 31 0;
v0000023c0bf6bd30_0 .net "dp", 0 0, L_0000023c0bf6d468;  alias, 1 drivers
v0000023c0bf6c4b0 .array "mem", 32768 0, 31 0;
v0000023c0bf6b510_0 .var "num0", 3 0;
v0000023c0bf6ccd0_0 .var "num1", 3 0;
v0000023c0bf6cb90_0 .var "num2", 3 0;
v0000023c0bf6c190_0 .var "num3", 3 0;
v0000023c0bf6cd70_0 .net "seg", 6 0, L_0000023c0beea3e0;  alias, 1 drivers
v0000023c0bf6c370_0 .net "sw", 11 0, o0000023c0bf12f38;  alias, 0 drivers
v0000023c0bf6c550_0 .net "targetClk", 0 0, v0000023c0bf63dc0_0;  1 drivers
v0000023c0bf6ce10_0 .net "tclk", 18 0, L_0000023c0bfc6c60;  1 drivers
v0000023c0bf6ceb0_0 .net "wr", 0 0, v0000023c0bef39f0_0;  alias, 1 drivers
E_0000023c0bed9ce0 .event anyedge, v0000023c0bf68b70_0;
L_0000023c0bfc5360 .part L_0000023c0bfc6c60, 0, 1;
L_0000023c0bfc5400 .part L_0000023c0bfc6c60, 1, 1;
L_0000023c0bfc6f80 .part L_0000023c0bfc6c60, 2, 1;
L_0000023c0bfc5fe0 .part L_0000023c0bfc6c60, 3, 1;
L_0000023c0bfc5860 .part L_0000023c0bfc6c60, 4, 1;
L_0000023c0bfc5d60 .part L_0000023c0bfc6c60, 5, 1;
L_0000023c0bfc6a80 .part L_0000023c0bfc6c60, 6, 1;
L_0000023c0bfc5680 .part L_0000023c0bfc6c60, 7, 1;
L_0000023c0bfc59a0 .part L_0000023c0bfc6c60, 8, 1;
L_0000023c0bfc6080 .part L_0000023c0bfc6c60, 9, 1;
L_0000023c0bfc61c0 .part L_0000023c0bfc6c60, 10, 1;
L_0000023c0bfc6760 .part L_0000023c0bfc6c60, 11, 1;
L_0000023c0bfc5a40 .part L_0000023c0bfc6c60, 12, 1;
L_0000023c0bfc5e00 .part L_0000023c0bfc6c60, 13, 1;
L_0000023c0bfc5b80 .part L_0000023c0bfc6c60, 14, 1;
L_0000023c0bfc5c20 .part L_0000023c0bfc6c60, 15, 1;
L_0000023c0bfc64e0 .part L_0000023c0bfc6c60, 16, 1;
L_0000023c0bfc5220 .part L_0000023c0bfc6c60, 17, 1;
L_0000023c0bfc6580 .concat [ 1 31 0 0], v0000023c0bef39f0_0, L_0000023c0bf6d3d8;
L_0000023c0bfc63a0 .cmp/eq 32, L_0000023c0bfc6580, L_0000023c0bf6d420;
L_0000023c0bfc6620 .functor MUXZ 32, o0000023c0bf12e48, v0000023c0bf6c870_0, L_0000023c0bfc63a0, C4<>;
LS_0000023c0bfc6c60_0_0 .concat8 [ 1 1 1 1], L_0000023c0bee9ff0, v0000023c0bf63500_0, v0000023c0bf63640_0, v0000023c0bf63780_0;
LS_0000023c0bfc6c60_0_4 .concat8 [ 1 1 1 1], v0000023c0bf63a00_0, v0000023c0bf621a0_0, v0000023c0bf62740_0, v0000023c0bf62560_0;
LS_0000023c0bfc6c60_0_8 .concat8 [ 1 1 1 1], v0000023c0bf629c0_0, v0000023c0bf67810_0, v0000023c0bf67d10_0, v0000023c0bf676d0_0;
LS_0000023c0bfc6c60_0_12 .concat8 [ 1 1 1 1], v0000023c0bf67270_0, v0000023c0bf671d0_0, v0000023c0bf67310_0, v0000023c0bf673b0_0;
LS_0000023c0bfc6c60_0_16 .concat8 [ 1 1 1 0], v0000023c0bf67770_0, v0000023c0bf67db0_0, v0000023c0bf68490_0;
LS_0000023c0bfc6c60_1_0 .concat8 [ 4 4 4 4], LS_0000023c0bfc6c60_0_0, LS_0000023c0bfc6c60_0_4, LS_0000023c0bfc6c60_0_8, LS_0000023c0bfc6c60_0_12;
LS_0000023c0bfc6c60_1_4 .concat8 [ 3 0 0 0], LS_0000023c0bfc6c60_0_16;
L_0000023c0bfc6c60 .concat8 [ 16 3 0 0], LS_0000023c0bfc6c60_1_0, LS_0000023c0bfc6c60_1_4;
L_0000023c0bfc66c0 .part L_0000023c0bfc6c60, 18, 1;
L_0000023c0bfc5ae0 .concat [ 1 1 1 1], L_0000023c0bfc6800, L_0000023c0bfc55e0, L_0000023c0bfc6ee0, L_0000023c0bfc5180;
S_0000023c0be7e810 .scope begin, "MEM_WRITE" "MEM_WRITE" 10 65, 10 65 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
S_0000023c0be7e9a0 .scope module, "fdivTarget" "clockDiv" 10 38, 11 1 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf633c0_0 .net "clk", 0 0, L_0000023c0bfc66c0;  1 drivers
v0000023c0bf63dc0_0 .var "clkDiv", 0 0;
E_0000023c0bed9520 .event posedge, v0000023c0bf633c0_0;
S_0000023c0be77c10 .scope generate, "genblk1[0]" "genblk1[0]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9be0 .param/l "c" 0 10 35, +C4<00>;
S_0000023c0be77da0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0be77c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf63e60_0 .net "clk", 0 0, L_0000023c0bfc5360;  1 drivers
v0000023c0bf63500_0 .var "clkDiv", 0 0;
E_0000023c0beda220 .event posedge, v0000023c0bf63e60_0;
S_0000023c0bf64cf0 .scope generate, "genblk1[1]" "genblk1[1]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9560 .param/l "c" 0 10 35, +C4<01>;
S_0000023c0bf64e80 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf64cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf635a0_0 .net "clk", 0 0, L_0000023c0bfc5400;  1 drivers
v0000023c0bf63640_0 .var "clkDiv", 0 0;
E_0000023c0bed9860 .event posedge, v0000023c0bf635a0_0;
S_0000023c0bf64070 .scope generate, "genblk1[2]" "genblk1[2]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9e20 .param/l "c" 0 10 35, +C4<010>;
S_0000023c0bf64520 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf64070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf63f00_0 .net "clk", 0 0, L_0000023c0bfc6f80;  1 drivers
v0000023c0bf63780_0 .var "clkDiv", 0 0;
E_0000023c0bed9660 .event posedge, v0000023c0bf63f00_0;
S_0000023c0bf64840 .scope generate, "genblk1[3]" "genblk1[3]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed96a0 .param/l "c" 0 10 35, +C4<011>;
S_0000023c0bf646b0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf64840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf636e0_0 .net "clk", 0 0, L_0000023c0bfc5fe0;  1 drivers
v0000023c0bf63a00_0 .var "clkDiv", 0 0;
E_0000023c0bed9b20 .event posedge, v0000023c0bf636e0_0;
S_0000023c0bf64200 .scope generate, "genblk1[4]" "genblk1[4]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed98a0 .param/l "c" 0 10 35, +C4<0100>;
S_0000023c0bf64390 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf64200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf62060_0 .net "clk", 0 0, L_0000023c0bfc5860;  1 drivers
v0000023c0bf621a0_0 .var "clkDiv", 0 0;
E_0000023c0bed9c60 .event posedge, v0000023c0bf62060_0;
S_0000023c0bf649d0 .scope generate, "genblk1[5]" "genblk1[5]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed98e0 .param/l "c" 0 10 35, +C4<0101>;
S_0000023c0bf64b60 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf649d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf622e0_0 .net "clk", 0 0, L_0000023c0bfc5d60;  1 drivers
v0000023c0bf62740_0 .var "clkDiv", 0 0;
E_0000023c0bed9f20 .event posedge, v0000023c0bf622e0_0;
S_0000023c0bf65b70 .scope generate, "genblk1[6]" "genblk1[6]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9920 .param/l "c" 0 10 35, +C4<0110>;
S_0000023c0bf667f0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf65b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf624c0_0 .net "clk", 0 0, L_0000023c0bfc6a80;  1 drivers
v0000023c0bf62560_0 .var "clkDiv", 0 0;
E_0000023c0bed99a0 .event posedge, v0000023c0bf624c0_0;
S_0000023c0bf65e90 .scope generate, "genblk1[7]" "genblk1[7]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9a20 .param/l "c" 0 10 35, +C4<0111>;
S_0000023c0bf653a0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf65e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf627e0_0 .net "clk", 0 0, L_0000023c0bfc5680;  1 drivers
v0000023c0bf629c0_0 .var "clkDiv", 0 0;
E_0000023c0bed9d60 .event posedge, v0000023c0bf627e0_0;
S_0000023c0bf65d00 .scope generate, "genblk1[8]" "genblk1[8]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9aa0 .param/l "c" 0 10 35, +C4<01000>;
S_0000023c0bf664d0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf65d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf62a60_0 .net "clk", 0 0, L_0000023c0bfc59a0;  1 drivers
v0000023c0bf67810_0 .var "clkDiv", 0 0;
E_0000023c0bed9c20 .event posedge, v0000023c0bf62a60_0;
S_0000023c0bf66020 .scope generate, "genblk1[9]" "genblk1[9]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9da0 .param/l "c" 0 10 35, +C4<01001>;
S_0000023c0bf66e30 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf66020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf68350_0 .net "clk", 0 0, L_0000023c0bfc6080;  1 drivers
v0000023c0bf67d10_0 .var "clkDiv", 0 0;
E_0000023c0bed9e60 .event posedge, v0000023c0bf68350_0;
S_0000023c0bf661b0 .scope generate, "genblk1[10]" "genblk1[10]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bed9ea0 .param/l "c" 0 10 35, +C4<01010>;
S_0000023c0bf66340 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf661b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf68850_0 .net "clk", 0 0, L_0000023c0bfc61c0;  1 drivers
v0000023c0bf676d0_0 .var "clkDiv", 0 0;
E_0000023c0bed9f60 .event posedge, v0000023c0bf68850_0;
S_0000023c0bf66980 .scope generate, "genblk1[11]" "genblk1[11]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0beda8e0 .param/l "c" 0 10 35, +C4<01011>;
S_0000023c0bf66660 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf66980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf688f0_0 .net "clk", 0 0, L_0000023c0bfc6760;  1 drivers
v0000023c0bf67270_0 .var "clkDiv", 0 0;
E_0000023c0bedafa0 .event posedge, v0000023c0bf688f0_0;
S_0000023c0bf66b10 .scope generate, "genblk1[12]" "genblk1[12]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bedae60 .param/l "c" 0 10 35, +C4<01100>;
S_0000023c0bf66ca0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf66b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf67b30_0 .net "clk", 0 0, L_0000023c0bfc5a40;  1 drivers
v0000023c0bf671d0_0 .var "clkDiv", 0 0;
E_0000023c0beda920 .event posedge, v0000023c0bf67b30_0;
S_0000023c0bf65080 .scope generate, "genblk1[13]" "genblk1[13]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0beda9e0 .param/l "c" 0 10 35, +C4<01101>;
S_0000023c0bf65210 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf65080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf68170_0 .net "clk", 0 0, L_0000023c0bfc5e00;  1 drivers
v0000023c0bf67310_0 .var "clkDiv", 0 0;
E_0000023c0bedaae0 .event posedge, v0000023c0bf68170_0;
S_0000023c0bf65530 .scope generate, "genblk1[14]" "genblk1[14]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bedaee0 .param/l "c" 0 10 35, +C4<01110>;
S_0000023c0bf656c0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf65530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf67c70_0 .net "clk", 0 0, L_0000023c0bfc5b80;  1 drivers
v0000023c0bf673b0_0 .var "clkDiv", 0 0;
E_0000023c0bedafe0 .event posedge, v0000023c0bf67c70_0;
S_0000023c0bf65850 .scope generate, "genblk1[15]" "genblk1[15]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bedbaa0 .param/l "c" 0 10 35, +C4<01111>;
S_0000023c0bf659e0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf65850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf68990_0 .net "clk", 0 0, L_0000023c0bfc5c20;  1 drivers
v0000023c0bf67770_0 .var "clkDiv", 0 0;
E_0000023c0bedbd60 .event posedge, v0000023c0bf68990_0;
S_0000023c0bf6acc0 .scope generate, "genblk1[16]" "genblk1[16]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bedbc20 .param/l "c" 0 10 35, +C4<010000>;
S_0000023c0bf69230 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf6acc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf678b0_0 .net "clk", 0 0, L_0000023c0bfc64e0;  1 drivers
v0000023c0bf67db0_0 .var "clkDiv", 0 0;
E_0000023c0bedc4e0 .event posedge, v0000023c0bf678b0_0;
S_0000023c0bf69870 .scope generate, "genblk1[17]" "genblk1[17]" 10 35, 10 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
P_0000023c0bedb8e0 .param/l "c" 0 10 35, +C4<010001>;
S_0000023c0bf690a0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_0000023c0bf69870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v0000023c0bf683f0_0 .net "clk", 0 0, L_0000023c0bfc5220;  1 drivers
v0000023c0bf68490_0 .var "clkDiv", 0 0;
E_0000023c0bedbf20 .event posedge, v0000023c0bf683f0_0;
S_0000023c0bf693c0 .scope module, "heptaSeg" "heptaSeg" 10 43, 12 35 0, S_0000023c0be8e3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 1 "dp";
    .port_info 2 /OUTPUT 1 "an0";
    .port_info 3 /OUTPUT 1 "an1";
    .port_info 4 /OUTPUT 1 "an2";
    .port_info 5 /OUTPUT 1 "an3";
    .port_info 6 /INPUT 4 "num0";
    .port_info 7 /INPUT 4 "num1";
    .port_info 8 /INPUT 4 "num2";
    .port_info 9 /INPUT 4 "num3";
    .port_info 10 /INPUT 1 "clk";
L_0000023c0beea3e0 .functor BUFZ 7, v0000023c0bf67f90_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000023c0beea5a0 .functor NOT 4, v0000023c0bf68a30_0, C4<0000>, C4<0000>, C4<0000>;
v0000023c0bf67bd0_0 .net *"_ivl_9", 3 0, L_0000023c0beea5a0;  1 drivers
v0000023c0bf67e50_0 .net "an0", 0 0, L_0000023c0bfc6800;  alias, 1 drivers
v0000023c0bf68210_0 .net "an1", 0 0, L_0000023c0bfc55e0;  alias, 1 drivers
v0000023c0bf68530_0 .net "an2", 0 0, L_0000023c0bfc6ee0;  alias, 1 drivers
v0000023c0bf67130_0 .net "an3", 0 0, L_0000023c0bfc5180;  alias, 1 drivers
v0000023c0bf67450_0 .net "clk", 0 0, v0000023c0bf63dc0_0;  alias, 1 drivers
v0000023c0bf68a30_0 .var "dispEn", 3 0;
v0000023c0bf68030_0 .net "dp", 0 0, L_0000023c0bf6d468;  alias, 1 drivers
v0000023c0bf68670_0 .var "hexIn", 3 0;
v0000023c0bf674f0_0 .var "ns", 1 0;
v0000023c0bf68ad0_0 .net "num0", 3 0, v0000023c0bf6b510_0;  1 drivers
v0000023c0bf67630_0 .net "num1", 3 0, v0000023c0bf6ccd0_0;  1 drivers
v0000023c0bf67590_0 .net "num2", 3 0, v0000023c0bf6cb90_0;  1 drivers
v0000023c0bf67950_0 .net "num3", 3 0, v0000023c0bf6c190_0;  1 drivers
v0000023c0bf67ef0_0 .var "ps", 1 0;
v0000023c0bf682b0_0 .net "seg", 6 0, L_0000023c0beea3e0;  alias, 1 drivers
v0000023c0bf679f0_0 .net "segments", 6 0, v0000023c0bf67f90_0;  1 drivers
E_0000023c0bedc320 .event anyedge, v0000023c0bf67ef0_0;
E_0000023c0bedbde0 .event posedge, v0000023c0bf63dc0_0;
L_0000023c0bfc5180 .part L_0000023c0beea5a0, 3, 1;
L_0000023c0bfc6ee0 .part L_0000023c0beea5a0, 2, 1;
L_0000023c0bfc55e0 .part L_0000023c0beea5a0, 1, 1;
L_0000023c0bfc6800 .part L_0000023c0beea5a0, 0, 1;
S_0000023c0bf69550 .scope module, "segmentDecode" "hex2heptaSegModule" 12 57, 12 2 0, S_0000023c0bf693c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segments";
v0000023c0bf68cb0_0 .net "hex", 3 0, v0000023c0bf68670_0;  1 drivers
v0000023c0bf67f90_0 .var "segments", 6 0;
E_0000023c0bedbc60 .event anyedge, v0000023c0bf68cb0_0;
S_0000023c0bf6a360 .scope module, "PROGMEM" "rom" 2 26, 13 9 0, S_0000023c0bf01ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data";
    .port_info 1 /INPUT 16 "address";
P_0000023c0be4c780 .param/l "ADDR_WIDTH" 0 13 11, +C4<00000000000000000000000000010000>;
P_0000023c0be4c7b8 .param/l "DATA_WIDTH" 0 13 10, +C4<00000000000000000000000000100000>;
L_0000023c0beea680 .functor BUFZ 32, L_0000023c0bfc5900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023c0bf6b3d0_0 .net *"_ivl_0", 31 0, L_0000023c0bfc5900;  1 drivers
v0000023c0bf6b6f0_0 .net *"_ivl_2", 16 0, L_0000023c0bfc52c0;  1 drivers
L_0000023c0bf6d390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c0bf6bc90_0 .net *"_ivl_5", 0 0, L_0000023c0bf6d390;  1 drivers
v0000023c0bf6b650_0 .net "address", 15 0, L_0000023c0bfc5720;  1 drivers
v0000023c0bf6b830_0 .net "data", 31 0, L_0000023c0beea680;  alias, 1 drivers
v0000023c0bf6b1f0 .array "mem", 32768 0, 31 0;
L_0000023c0bfc5900 .array/port v0000023c0bf6b1f0, L_0000023c0bfc52c0;
L_0000023c0bfc52c0 .concat [ 16 1 0 0], L_0000023c0bfc5720, L_0000023c0bf6d390;
    .scope S_0000023c0be76ed0;
T_0 ;
    %wait E_0000023c0beda360;
    %load/vec4 v0000023c0bee2a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000023c0bee3340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023c0bee33e0_0, 0, 32;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0000023c0bee3340_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000023c0bee3340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023c0bee33e0_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0000023c0bee3340_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000023c0bee33e0_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023c0bea0b90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c0bf0c820_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000023c0bf0c820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000023c0bf0c820_0;
    %store/vec4a v0000023c0bf0d900, 4, 0;
    %load/vec4 v0000023c0bf0c820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c0bf0c820_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0000023c0bea0b90;
T_2 ;
    %wait E_0000023c0bed9ee0;
    %vpi_call 9 34 "$display", "%10d - A(REG[%d]) -  %h, B(REG[%d]) -  %h\012", $time, v0000023c0bf0caa0_0, v0000023c0bf0d5e0_0, v0000023c0bf0dd60_0, v0000023c0bf0d680_0 {0 0 0};
    %load/vec4 v0000023c0bf0dcc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000023c0bf0d7c0_0;
    %load/vec4 v0000023c0bf0c8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000023c0bf0d900, 4, 0;
    %vpi_call 9 38 "$display", "%10d - REG[%d] <- %h", $time, v0000023c0bf0c8c0_0, v0000023c0bf0d7c0_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023c0be67c30;
T_3 ;
    %wait E_0000023c0beda260;
    %load/vec4 v0000023c0bef4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0000023c0bef3630_0;
    %pad/u 33;
    %load/vec4 v0000023c0bef3130_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000023c0bef3810_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0000023c0bef3630_0;
    %pad/u 33;
    %load/vec4 v0000023c0bef3130_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0000023c0bef3630_0;
    %load/vec4 v0000023c0bef3130_0;
    %or;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000023c0bef3630_0;
    %load/vec4 v0000023c0bef3130_0;
    %and;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000023c0bef3630_0;
    %load/vec4 v0000023c0bef3130_0;
    %xor;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000023c0bef3630_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000023c0bef3630_0;
    %inv;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000023c0bef3130_0;
    %inv;
    %store/vec4 v0000023c0bef4710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef48f0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023c0be0ddc0;
T_4 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bee1900_0, 0, 1;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bee1900_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023c0be0ddc0;
T_5 ;
    %wait E_0000023c0bed9fe0;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef3e50_0, 0, 1;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0000023c0bee2800_0;
    %store/vec4 v0000023c0bef3e50_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023c0be0ddc0;
T_6 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bee3200_0, 0, 1;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bee3200_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bee3200_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bee3200_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023c0be0ddc0;
T_7 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef3ef0_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3ef0_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3ef0_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3ef0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3ef0_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023c0be0ddc0;
T_8 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef3f90_0, 0, 1;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3f90_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023c0be0ddc0;
T_9 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef3a90_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3a90_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3a90_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3a90_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef3a90_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023c0be0ddc0;
T_10 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bef39f0_0, 0, 1;
    %jmp T_10.2;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bef39f0_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023c0be0ddc0;
T_11 ;
    %wait E_0000023c0bed9820;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c0bef33b0_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c0bef33b0_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c0bef33b0_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c0bef33b0_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c0bef33b0_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023c0be0ddc0;
T_12 ;
    %wait E_0000023c0bed9b60;
    %load/vec4 v0000023c0bef3450_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c0bef3310_0, 0, 3;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023c0bef3310_0, 0, 3;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023c0bef3310_0, 0, 3;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023c0bef3310_0, 0, 3;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0000023c0bef3b30_0;
    %store/vec4 v0000023c0bef3310_0, 0, 3;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023c0be67aa0;
T_13 ;
    %wait E_0000023c0bed9ee0;
    %load/vec4 v0000023c0bf62600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c0bf63320_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023c0bf62ce0_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000023c0bf63320_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023c0be67aa0;
T_14 ;
    %wait E_0000023c0bed9ee0;
    %load/vec4 v0000023c0bf62600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf0cb40_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023c0bf626a0_0;
    %store/vec4 v0000023c0bf62420_0, 0, 1;
    %load/vec4 v0000023c0bf0ce60_0;
    %store/vec4 v0000023c0bf0cb40_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023c0bf6a360;
T_15 ;
    %vpi_call 13 21 "$readmemb", "prog.list", v0000023c0bf6b1f0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000023c0be77da0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf63500_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000023c0be77da0;
T_17 ;
    %wait E_0000023c0beda220;
    %load/vec4 v0000023c0bf63500_0;
    %inv;
    %store/vec4 v0000023c0bf63500_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023c0bf64e80;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf63640_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0000023c0bf64e80;
T_19 ;
    %wait E_0000023c0bed9860;
    %load/vec4 v0000023c0bf63640_0;
    %inv;
    %store/vec4 v0000023c0bf63640_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023c0bf64520;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf63780_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000023c0bf64520;
T_21 ;
    %wait E_0000023c0bed9660;
    %load/vec4 v0000023c0bf63780_0;
    %inv;
    %store/vec4 v0000023c0bf63780_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023c0bf646b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf63a00_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000023c0bf646b0;
T_23 ;
    %wait E_0000023c0bed9b20;
    %load/vec4 v0000023c0bf63a00_0;
    %inv;
    %store/vec4 v0000023c0bf63a00_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023c0bf64390;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf621a0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000023c0bf64390;
T_25 ;
    %wait E_0000023c0bed9c60;
    %load/vec4 v0000023c0bf621a0_0;
    %inv;
    %store/vec4 v0000023c0bf621a0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000023c0bf64b60;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf62740_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000023c0bf64b60;
T_27 ;
    %wait E_0000023c0bed9f20;
    %load/vec4 v0000023c0bf62740_0;
    %inv;
    %store/vec4 v0000023c0bf62740_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0000023c0bf667f0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf62560_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0000023c0bf667f0;
T_29 ;
    %wait E_0000023c0bed99a0;
    %load/vec4 v0000023c0bf62560_0;
    %inv;
    %store/vec4 v0000023c0bf62560_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000023c0bf653a0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf629c0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000023c0bf653a0;
T_31 ;
    %wait E_0000023c0bed9d60;
    %load/vec4 v0000023c0bf629c0_0;
    %inv;
    %store/vec4 v0000023c0bf629c0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000023c0bf664d0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf67810_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000023c0bf664d0;
T_33 ;
    %wait E_0000023c0bed9c20;
    %load/vec4 v0000023c0bf67810_0;
    %inv;
    %store/vec4 v0000023c0bf67810_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000023c0bf66e30;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf67d10_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000023c0bf66e30;
T_35 ;
    %wait E_0000023c0bed9e60;
    %load/vec4 v0000023c0bf67d10_0;
    %inv;
    %store/vec4 v0000023c0bf67d10_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000023c0bf66340;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf676d0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000023c0bf66340;
T_37 ;
    %wait E_0000023c0bed9f60;
    %load/vec4 v0000023c0bf676d0_0;
    %inv;
    %store/vec4 v0000023c0bf676d0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000023c0bf66660;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf67270_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000023c0bf66660;
T_39 ;
    %wait E_0000023c0bedafa0;
    %load/vec4 v0000023c0bf67270_0;
    %inv;
    %store/vec4 v0000023c0bf67270_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0000023c0bf66ca0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf671d0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0000023c0bf66ca0;
T_41 ;
    %wait E_0000023c0beda920;
    %load/vec4 v0000023c0bf671d0_0;
    %inv;
    %store/vec4 v0000023c0bf671d0_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0000023c0bf65210;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf67310_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000023c0bf65210;
T_43 ;
    %wait E_0000023c0bedaae0;
    %load/vec4 v0000023c0bf67310_0;
    %inv;
    %store/vec4 v0000023c0bf67310_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0000023c0bf656c0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf673b0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000023c0bf656c0;
T_45 ;
    %wait E_0000023c0bedafe0;
    %load/vec4 v0000023c0bf673b0_0;
    %inv;
    %store/vec4 v0000023c0bf673b0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000023c0bf659e0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf67770_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0000023c0bf659e0;
T_47 ;
    %wait E_0000023c0bedbd60;
    %load/vec4 v0000023c0bf67770_0;
    %inv;
    %store/vec4 v0000023c0bf67770_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000023c0bf69230;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf67db0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0000023c0bf69230;
T_49 ;
    %wait E_0000023c0bedc4e0;
    %load/vec4 v0000023c0bf67db0_0;
    %inv;
    %store/vec4 v0000023c0bf67db0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0000023c0bf690a0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf68490_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0000023c0bf690a0;
T_51 ;
    %wait E_0000023c0bedbf20;
    %load/vec4 v0000023c0bf68490_0;
    %inv;
    %store/vec4 v0000023c0bf68490_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0000023c0be7e9a0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c0bf63dc0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0000023c0be7e9a0;
T_53 ;
    %wait E_0000023c0bed9520;
    %load/vec4 v0000023c0bf63dc0_0;
    %inv;
    %store/vec4 v0000023c0bf63dc0_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0000023c0bf69550;
T_54 ;
    %wait E_0000023c0bedbc60;
    %load/vec4 v0000023c0bf68cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_54.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_54.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_54.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_54.15, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0000023c0bf67f90_0, 0, 7;
    %jmp T_54.17;
T_54.17 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000023c0bf693c0;
T_55 ;
    %wait E_0000023c0bedbde0;
    %load/vec4 v0000023c0bf674f0_0;
    %store/vec4 v0000023c0bf67ef0_0, 0, 2;
    %jmp T_55;
    .thread T_55;
    .scope S_0000023c0bf693c0;
T_56 ;
    %wait E_0000023c0bedc320;
    %load/vec4 v0000023c0bf67ef0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000023c0bf674f0_0, 0, 2;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000023c0bf693c0;
T_57 ;
    %wait E_0000023c0bedc320;
    %load/vec4 v0000023c0bf67ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c0bf68a30_0, 0, 4;
    %jmp T_57.4;
T_57.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c0bf68a30_0, 0, 4;
    %jmp T_57.4;
T_57.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023c0bf68a30_0, 0, 4;
    %jmp T_57.4;
T_57.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023c0bf68a30_0, 0, 4;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000023c0bf693c0;
T_58 ;
    %wait E_0000023c0bedc320;
    %load/vec4 v0000023c0bf67ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.0 ;
    %load/vec4 v0000023c0bf68ad0_0;
    %store/vec4 v0000023c0bf68670_0, 0, 4;
    %jmp T_58.4;
T_58.1 ;
    %load/vec4 v0000023c0bf67630_0;
    %store/vec4 v0000023c0bf68670_0, 0, 4;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v0000023c0bf67590_0;
    %store/vec4 v0000023c0bf68670_0, 0, 4;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v0000023c0bf67950_0;
    %store/vec4 v0000023c0bf68670_0, 0, 4;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000023c0be8e3f0;
T_59 ;
    %vpi_call 10 48 "$readmemb", "data.list", v0000023c0bf6c4b0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0000023c0be8e3f0;
T_60 ;
    %wait E_0000023c0bed9ce0;
    %load/vec4 v0000023c0bf68b70_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 65504, 0, 16;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 65508, 0, 16;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 65512, 0, 16;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %load/vec4 v0000023c0bf68b70_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000023c0bf6c4b0, 4;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.0 ;
    %load/vec4 v0000023c0bf6b510_0;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.1 ;
    %load/vec4 v0000023c0bf6ccd0_0;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.2 ;
    %load/vec4 v0000023c0bf6cb90_0;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.3 ;
    %load/vec4 v0000023c0bf6c190_0;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.4 ;
    %load/vec4 v0000023c0bf6c370_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.5 ;
    %load/vec4 v0000023c0bf6c370_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.6 ;
    %load/vec4 v0000023c0bf6c370_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %store/vec4 v0000023c0bf6c870_0, 0, 32;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000023c0be8e3f0;
T_61 ;
    %wait E_0000023c0bed9ee0;
    %fork t_1, S_0000023c0be7e810;
    %jmp t_0;
    .scope S_0000023c0be7e810;
t_1 ;
    %load/vec4 v0000023c0bf6ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0000023c0bf68b70_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %load/vec4 v0000023c0bf6caf0_0;
    %load/vec4 v0000023c0bf68b70_0;
    %pad/u 17;
    %ix/vec4 4;
    %store/vec4a v0000023c0bf6c4b0, 4, 0;
    %jmp T_61.7;
T_61.2 ;
    %load/vec4 v0000023c0bf6caf0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000023c0bf6b510_0, 0, 4;
    %jmp T_61.7;
T_61.3 ;
    %load/vec4 v0000023c0bf6caf0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000023c0bf6ccd0_0, 0, 4;
    %jmp T_61.7;
T_61.4 ;
    %load/vec4 v0000023c0bf6caf0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000023c0bf6cb90_0, 0, 4;
    %jmp T_61.7;
T_61.5 ;
    %load/vec4 v0000023c0bf6caf0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000023c0bf6c190_0, 0, 4;
    %jmp T_61.7;
T_61.7 ;
    %pop/vec4 1;
    %vpi_call 10 74 "$display", "%10d - MEM[%h] <- %h", $time, v0000023c0bf68b70_0, v0000023c0bf6caf0_0 {0 0 0};
T_61.0 ;
    %end;
    .scope S_0000023c0be8e3f0;
t_0 %join;
    %jmp T_61;
    .thread T_61;
    .scope S_0000023c0bf01ff0;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c0bf6b790_0, 0, 1;
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "nano_sc_system.v";
    "nanocpu.v";
    "alu.v";
    "control.v";
    "extender.v";
    "mux2_1.v";
    "adder.v";
    "regfile.v";
    "memory.v";
    "clkDiv.v";
    "7seg.v";
    "rom.v";
