#! /nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/62zhrhrgcjya56fa1wh9ziih01vv9fd0-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x1bac640 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0x1c38220_0 .var "clk", 0 0;
S_0x1b974b0 .scope module, "cpu_top" "cpu_top" 2 11, 3 1 0, S_0x1bac640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
v0x1c37f50_0 .net "clk", 0 0, v0x1c38220_0;  1 drivers
v0x1c37ff0_0 .net "instr_addr", 31 0, L_0x1c48840;  1 drivers
v0x1c380e0_0 .net "instr_data", 31 0, v0x1c37e20_0;  1 drivers
L_0x1c382c0 .part L_0x1c48840, 0, 3;
S_0x1b98ef0 .scope module, "core" "core" 3 10, 4 1 0, S_0x1b974b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_data";
    .port_info 2 /INPUT 32 "last_pc";
    .port_info 3 /OUTPUT 32 "instr_addr";
L_0x1c48570 .functor BUFZ 32, v0x1c37e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c48840 .functor BUFZ 32, L_0x1c486b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c48be0 .functor BUFZ 5, L_0x1c489d0, C4<00000>, C4<00000>, C4<00000>;
L_0x1c48ca0 .functor BUFZ 5, L_0x1c48b00, C4<00000>, C4<00000>, C4<00000>;
L_0x1c48de0 .functor BUFZ 32, v0x1c139c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c48ef0 .functor BUFZ 5, L_0x1c48900, C4<00000>, C4<00000>, C4<00000>;
L_0x1c49040 .functor BUFZ 32, L_0x1c4b4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c360c0_0 .net *"_ivl_0", 0 0, L_0x1c38360;  1 drivers
L_0x7f34e7b9d018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c361a0_0 .net/2u *"_ivl_2", 31 0, L_0x7f34e7b9d018;  1 drivers
v0x1c36280_0 .net *"_ivl_29", 0 0, L_0x1c4ae10;  1 drivers
v0x1c36370_0 .net *"_ivl_30", 19 0, L_0x1c4af00;  1 drivers
v0x1c36450_0 .net *"_ivl_4", 31 0, L_0x1c484d0;  1 drivers
v0x1c36530_0 .net "alu_b_src", 31 0, L_0x1c49040;  1 drivers
v0x1c365f0_0 .net "alu_op", 2 0, v0x1c29c20_0;  1 drivers
v0x1c366e0_0 .net "alu_result", 31 0, v0x1c139c0_0;  1 drivers
v0x1c367a0_0 .net "clk", 0 0, v0x1c38220_0;  alias, 1 drivers
v0x1c36870_0 .net "imm12", 11 0, v0x1c29dc0_0;  1 drivers
v0x1c36940_0 .net "imm32", 31 0, L_0x1c4b4a0;  1 drivers
v0x1c369e0_0 .net "instr", 31 0, L_0x1c48570;  1 drivers
v0x1c36ad0_0 .net "instr_addr", 31 0, L_0x1c48840;  alias, 1 drivers
v0x1c36b90_0 .net "instr_data", 31 0, v0x1c37e20_0;  alias, 1 drivers
L_0x7f34e7b9d180 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x1c36c70_0 .net "last_pc", 31 0, L_0x7f34e7b9d180;  1 drivers
v0x1c36d50_0 .var "pc", 31 0;
v0x1c36e30_0 .net "pc_next", 31 0, L_0x1c486b0;  1 drivers
v0x1c36f10_0 .net "rd", 4 0, L_0x1c48900;  1 drivers
v0x1c36ff0_0 .net "rf_raddr0", 4 0, L_0x1c48be0;  1 drivers
v0x1c370e0_0 .net "rf_raddr1", 4 0, L_0x1c48ca0;  1 drivers
v0x1c371b0_0 .net "rf_rdata0", 31 0, L_0x1c4a9e0;  1 drivers
v0x1c37250_0 .net "rf_rdata1", 31 0, L_0x1c4ad00;  1 drivers
v0x1c37310_0 .net "rf_waddr", 4 0, L_0x1c48ef0;  1 drivers
v0x1c373e0_0 .net "rf_wdata", 31 0, L_0x1c48de0;  1 drivers
v0x1c374b0_0 .net "rf_we", 0 0, v0x1c2a090_0;  1 drivers
v0x1c375a0_0 .net "rs1", 4 0, L_0x1c489d0;  1 drivers
v0x1c37660_0 .net "rs2", 4 0, L_0x1c48b00;  1 drivers
L_0x1c38360 .cmp/eq 32, v0x1c36d50_0, L_0x7f34e7b9d180;
L_0x1c484d0 .arith/sum 32, v0x1c36d50_0, L_0x7f34e7b9d018;
L_0x1c486b0 .functor MUXZ 32, L_0x1c484d0, v0x1c36d50_0, L_0x1c38360, C4<>;
L_0x1c48900 .part L_0x1c48570, 7, 5;
L_0x1c489d0 .part L_0x1c48570, 15, 5;
L_0x1c48b00 .part L_0x1c48570, 20, 5;
L_0x1c4ae10 .part v0x1c29dc0_0, 11, 1;
LS_0x1c4af00_0_0 .concat [ 1 1 1 1], L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10;
LS_0x1c4af00_0_4 .concat [ 1 1 1 1], L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10;
LS_0x1c4af00_0_8 .concat [ 1 1 1 1], L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10;
LS_0x1c4af00_0_12 .concat [ 1 1 1 1], L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10;
LS_0x1c4af00_0_16 .concat [ 1 1 1 1], L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10, L_0x1c4ae10;
LS_0x1c4af00_1_0 .concat [ 4 4 4 4], LS_0x1c4af00_0_0, LS_0x1c4af00_0_4, LS_0x1c4af00_0_8, LS_0x1c4af00_0_12;
LS_0x1c4af00_1_4 .concat [ 4 0 0 0], LS_0x1c4af00_0_16;
L_0x1c4af00 .concat [ 16 4 0 0], LS_0x1c4af00_1_0, LS_0x1c4af00_1_4;
L_0x1c4b4a0 .concat [ 12 20 0 0], v0x1c29dc0_0, L_0x1c4af00;
S_0x1bf4b00 .scope module, "alu" "alu" 4 41, 5 1 0, S_0x1b98ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "src_a";
    .port_info 1 /INPUT 32 "src_b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 32 "res";
v0x1bf35d0_0 .net "op", 2 0, v0x1c29c20_0;  alias, 1 drivers
v0x1c139c0_0 .var "res", 31 0;
v0x1c29900_0 .net "src_a", 31 0, L_0x1c4a9e0;  alias, 1 drivers
v0x1c299c0_0 .net "src_b", 31 0, L_0x1c49040;  alias, 1 drivers
E_0x1bdce10 .event anyedge, v0x1c139c0_0, v0x1c29900_0, v0x1c299c0_0;
S_0x1bf4e80 .scope module, "control" "control" 4 63, 6 1 0, S_0x1b98ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 12 "imm12";
    .port_info 2 /OUTPUT 1 "rf_we";
    .port_info 3 /OUTPUT 3 "alu_op";
v0x1c29c20_0 .var "alu_op", 2 0;
v0x1c29d00_0 .net "funct3", 2 0, L_0x1c4b630;  1 drivers
v0x1c29dc0_0 .var "imm12", 11 0;
v0x1c29e80_0 .net "instr", 31 0, L_0x1c48570;  alias, 1 drivers
v0x1c29f60_0 .net "opcode", 6 0, L_0x1c4b590;  1 drivers
v0x1c2a090_0 .var "rf_we", 0 0;
E_0x1bdc0d0 .event anyedge, v0x1c29d00_0, v0x1c29f60_0, v0x1c29e80_0;
L_0x1c4b590 .part L_0x1c48570, 0, 7;
L_0x1c4b630 .part L_0x1c48570, 12, 3;
S_0x1bf5fe0 .scope module, "rf" "reg_file" 4 47, 7 1 0, S_0x1b98ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "raddr0";
    .port_info 2 /INPUT 5 "raddr1";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /OUTPUT 32 "rdata0";
    .port_info 7 /OUTPUT 32 "rdata1";
L_0x1c4a9e0 .functor BUFZ 32, L_0x1c4a7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c4ad00 .functor BUFZ 32, L_0x1c4aaa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c34a80_0 .net *"_ivl_11", 31 0, L_0x1c4aaa0;  1 drivers
v0x1c34b60_0 .net *"_ivl_13", 6 0, L_0x1c4ab40;  1 drivers
L_0x7f34e7b9d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c34c40_0 .net *"_ivl_16", 1 0, L_0x7f34e7b9d138;  1 drivers
v0x1c34d00_0 .net *"_ivl_3", 31 0, L_0x1c4a7a0;  1 drivers
v0x1c34de0_0 .net *"_ivl_5", 6 0, L_0x1c4a8a0;  1 drivers
L_0x7f34e7b9d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c34f10_0 .net *"_ivl_8", 1 0, L_0x7f34e7b9d0f0;  1 drivers
v0x1c34ff0_0 .net "clk", 0 0, v0x1c38220_0;  alias, 1 drivers
v0x1c350b0_0 .net "raddr0", 4 0, L_0x1c48be0;  alias, 1 drivers
v0x1c35190_0 .net "raddr1", 4 0, L_0x1c48ca0;  alias, 1 drivers
v0x1c35270_0 .net "rdata0", 31 0, L_0x1c4a9e0;  alias, 1 drivers
v0x1c35330_0 .net "rdata1", 31 0, L_0x1c4ad00;  alias, 1 drivers
v0x1c353f0_0 .net "waddr", 4 0, L_0x1c48ef0;  alias, 1 drivers
v0x1c354d0_0 .net "wdata", 31 0, L_0x1c48de0;  alias, 1 drivers
v0x1c355b0_0 .net "we", 0 0, v0x1c2a090_0;  alias, 1 drivers
L_0x7f34e7b9d060 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
L_0x7f34e7b9d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f34e7be6588 .resolv tri, L_0x7f34e7b9d060, L_0x7f34e7b9d0a8;
v0x1c35680 .array "wired_registers", 0 31;
v0x1c35680_0 .net8 v0x1c35680 0, 31 0, RS_0x7f34e7be6588; 2 drivers
v0x1c35680_1 .net v0x1c35680 1, 31 0, L_0x1c49100; 1 drivers
v0x1c35680_2 .net v0x1c35680 2, 31 0, L_0x1c49170; 1 drivers
v0x1c35680_3 .net v0x1c35680 3, 31 0, L_0x1c491e0; 1 drivers
v0x1c35680_4 .net v0x1c35680 4, 31 0, L_0x1c49250; 1 drivers
v0x1c35680_5 .net v0x1c35680 5, 31 0, L_0x1c492c0; 1 drivers
v0x1c35680_6 .net v0x1c35680 6, 31 0, L_0x1c49330; 1 drivers
v0x1c35680_7 .net v0x1c35680 7, 31 0, L_0x1c493d0; 1 drivers
v0x1c35680_8 .net v0x1c35680 8, 31 0, L_0x1c494a0; 1 drivers
v0x1c35680_9 .net v0x1c35680 9, 31 0, L_0x1c49570; 1 drivers
v0x1c35680_10 .net v0x1c35680 10, 31 0, L_0x1c49640; 1 drivers
v0x1c35680_11 .net v0x1c35680 11, 31 0, L_0x1c49710; 1 drivers
v0x1c35680_12 .net v0x1c35680 12, 31 0, L_0x1c497e0; 1 drivers
v0x1c35680_13 .net v0x1c35680 13, 31 0, L_0x1c498b0; 1 drivers
v0x1c35680_14 .net v0x1c35680 14, 31 0, L_0x1c49980; 1 drivers
v0x1c35680_15 .net v0x1c35680 15, 31 0, L_0x1c49a50; 1 drivers
v0x1c35680_16 .net v0x1c35680 16, 31 0, L_0x1c49b20; 1 drivers
v0x1c35680_17 .net v0x1c35680 17, 31 0, L_0x1c49bf0; 1 drivers
v0x1c35680_18 .net v0x1c35680 18, 31 0, L_0x1c49cc0; 1 drivers
v0x1c35680_19 .net v0x1c35680 19, 31 0, L_0x1c49d90; 1 drivers
v0x1c35680_20 .net v0x1c35680 20, 31 0, L_0x1c49e60; 1 drivers
v0x1c35680_21 .net v0x1c35680 21, 31 0, L_0x1c49f30; 1 drivers
v0x1c35680_22 .net v0x1c35680 22, 31 0, L_0x1c4a000; 1 drivers
v0x1c35680_23 .net v0x1c35680 23, 31 0, L_0x1c4a0d0; 1 drivers
v0x1c35680_24 .net v0x1c35680 24, 31 0, L_0x1c4a1a0; 1 drivers
v0x1c35680_25 .net v0x1c35680 25, 31 0, L_0x1c4a270; 1 drivers
v0x1c35680_26 .net v0x1c35680 26, 31 0, L_0x1c4a340; 1 drivers
v0x1c35680_27 .net v0x1c35680 27, 31 0, L_0x1c4a410; 1 drivers
v0x1c35680_28 .net v0x1c35680 28, 31 0, L_0x1c4a4e0; 1 drivers
v0x1c35680_29 .net v0x1c35680 29, 31 0, L_0x1c4a5b0; 1 drivers
v0x1c35680_30 .net v0x1c35680 30, 31 0, L_0x1c4a680; 1 drivers
o0x7f34e7be6b58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1c35680_31 .net v0x1c35680 31, 31 0, o0x7f34e7be6b58; 0 drivers
v0x1c35b20 .array "x", 0 30, 31 0;
E_0x1bdc520 .event posedge, v0x1c34ff0_0;
L_0x1c4a7a0 .array/port v0x1c35680, L_0x1c4a8a0;
L_0x1c4a8a0 .concat [ 5 2 0 0], L_0x1c48be0, L_0x7f34e7b9d0f0;
L_0x1c4aaa0 .array/port v0x1c35680, L_0x1c4ab40;
L_0x1c4ab40 .concat [ 5 2 0 0], L_0x1c48ca0, L_0x7f34e7b9d138;
S_0x1bf62d0 .scope generate, "genblk2[0]" "genblk2[0]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2a3f0 .param/l "i" 1 7 26, +C4<00>;
S_0x1bf65f0 .scope generate, "genblk2[1]" "genblk2[1]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2a540 .param/l "i" 1 7 26, +C4<01>;
v0x1c35b20_0 .array/port v0x1c35b20, 0;
L_0x1c49100 .functor BUFZ 32, v0x1c35b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1bf6970 .scope generate, "genblk2[2]" "genblk2[2]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2a650 .param/l "i" 1 7 26, +C4<010>;
v0x1c35b20_1 .array/port v0x1c35b20, 1;
L_0x1c49170 .functor BUFZ 32, v0x1c35b20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1bf6d20 .scope generate, "genblk2[3]" "genblk2[3]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2a760 .param/l "i" 1 7 26, +C4<011>;
v0x1c35b20_2 .array/port v0x1c35b20, 2;
L_0x1c491e0 .functor BUFZ 32, v0x1c35b20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2a840 .scope generate, "genblk2[4]" "genblk2[4]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2aa70 .param/l "i" 1 7 26, +C4<0100>;
v0x1c35b20_3 .array/port v0x1c35b20, 3;
L_0x1c49250 .functor BUFZ 32, v0x1c35b20_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2ab50 .scope generate, "genblk2[5]" "genblk2[5]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2ad30 .param/l "i" 1 7 26, +C4<0101>;
v0x1c35b20_4 .array/port v0x1c35b20, 4;
L_0x1c492c0 .functor BUFZ 32, v0x1c35b20_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2ae10 .scope generate, "genblk2[6]" "genblk2[6]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2aff0 .param/l "i" 1 7 26, +C4<0110>;
v0x1c35b20_5 .array/port v0x1c35b20, 5;
L_0x1c49330 .functor BUFZ 32, v0x1c35b20_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2b0d0 .scope generate, "genblk2[7]" "genblk2[7]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2b2b0 .param/l "i" 1 7 26, +C4<0111>;
v0x1c35b20_6 .array/port v0x1c35b20, 6;
L_0x1c493d0 .functor BUFZ 32, v0x1c35b20_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2b390 .scope generate, "genblk2[8]" "genblk2[8]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2aa20 .param/l "i" 1 7 26, +C4<01000>;
v0x1c35b20_7 .array/port v0x1c35b20, 7;
L_0x1c494a0 .functor BUFZ 32, v0x1c35b20_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2b600 .scope generate, "genblk2[9]" "genblk2[9]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2b7e0 .param/l "i" 1 7 26, +C4<01001>;
v0x1c35b20_8 .array/port v0x1c35b20, 8;
L_0x1c49570 .functor BUFZ 32, v0x1c35b20_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2b8c0 .scope generate, "genblk2[10]" "genblk2[10]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2baa0 .param/l "i" 1 7 26, +C4<01010>;
v0x1c35b20_9 .array/port v0x1c35b20, 9;
L_0x1c49640 .functor BUFZ 32, v0x1c35b20_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2bb80 .scope generate, "genblk2[11]" "genblk2[11]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2bd60 .param/l "i" 1 7 26, +C4<01011>;
v0x1c35b20_10 .array/port v0x1c35b20, 10;
L_0x1c49710 .functor BUFZ 32, v0x1c35b20_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2be40 .scope generate, "genblk2[12]" "genblk2[12]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2c020 .param/l "i" 1 7 26, +C4<01100>;
v0x1c35b20_11 .array/port v0x1c35b20, 11;
L_0x1c497e0 .functor BUFZ 32, v0x1c35b20_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2c100 .scope generate, "genblk2[13]" "genblk2[13]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2c2e0 .param/l "i" 1 7 26, +C4<01101>;
v0x1c35b20_12 .array/port v0x1c35b20, 12;
L_0x1c498b0 .functor BUFZ 32, v0x1c35b20_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2c3c0 .scope generate, "genblk2[14]" "genblk2[14]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2c5a0 .param/l "i" 1 7 26, +C4<01110>;
v0x1c35b20_13 .array/port v0x1c35b20, 13;
L_0x1c49980 .functor BUFZ 32, v0x1c35b20_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2c680 .scope generate, "genblk2[15]" "genblk2[15]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2c860 .param/l "i" 1 7 26, +C4<01111>;
v0x1c35b20_14 .array/port v0x1c35b20, 14;
L_0x1c49a50 .functor BUFZ 32, v0x1c35b20_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2c940 .scope generate, "genblk2[16]" "genblk2[16]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2cb20 .param/l "i" 1 7 26, +C4<010000>;
v0x1c35b20_15 .array/port v0x1c35b20, 15;
L_0x1c49b20 .functor BUFZ 32, v0x1c35b20_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2cc00 .scope generate, "genblk2[17]" "genblk2[17]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2cde0 .param/l "i" 1 7 26, +C4<010001>;
v0x1c35b20_16 .array/port v0x1c35b20, 16;
L_0x1c49bf0 .functor BUFZ 32, v0x1c35b20_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2cec0 .scope generate, "genblk2[18]" "genblk2[18]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2d0a0 .param/l "i" 1 7 26, +C4<010010>;
v0x1c35b20_17 .array/port v0x1c35b20, 17;
L_0x1c49cc0 .functor BUFZ 32, v0x1c35b20_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2d180 .scope generate, "genblk2[19]" "genblk2[19]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2d360 .param/l "i" 1 7 26, +C4<010011>;
v0x1c35b20_18 .array/port v0x1c35b20, 18;
L_0x1c49d90 .functor BUFZ 32, v0x1c35b20_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2d440 .scope generate, "genblk2[20]" "genblk2[20]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2d620 .param/l "i" 1 7 26, +C4<010100>;
v0x1c35b20_19 .array/port v0x1c35b20, 19;
L_0x1c49e60 .functor BUFZ 32, v0x1c35b20_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2d700 .scope generate, "genblk2[21]" "genblk2[21]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2d8e0 .param/l "i" 1 7 26, +C4<010101>;
v0x1c35b20_20 .array/port v0x1c35b20, 20;
L_0x1c49f30 .functor BUFZ 32, v0x1c35b20_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2d9c0 .scope generate, "genblk2[22]" "genblk2[22]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2dba0 .param/l "i" 1 7 26, +C4<010110>;
v0x1c35b20_21 .array/port v0x1c35b20, 21;
L_0x1c4a000 .functor BUFZ 32, v0x1c35b20_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2dc80 .scope generate, "genblk2[23]" "genblk2[23]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2de60 .param/l "i" 1 7 26, +C4<010111>;
v0x1c35b20_22 .array/port v0x1c35b20, 22;
L_0x1c4a0d0 .functor BUFZ 32, v0x1c35b20_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2df40 .scope generate, "genblk2[24]" "genblk2[24]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2e120 .param/l "i" 1 7 26, +C4<011000>;
v0x1c35b20_23 .array/port v0x1c35b20, 23;
L_0x1c4a1a0 .functor BUFZ 32, v0x1c35b20_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2e200 .scope generate, "genblk2[25]" "genblk2[25]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2e3e0 .param/l "i" 1 7 26, +C4<011001>;
v0x1c35b20_24 .array/port v0x1c35b20, 24;
L_0x1c4a270 .functor BUFZ 32, v0x1c35b20_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2e4c0 .scope generate, "genblk2[26]" "genblk2[26]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2e6a0 .param/l "i" 1 7 26, +C4<011010>;
v0x1c35b20_25 .array/port v0x1c35b20, 25;
L_0x1c4a340 .functor BUFZ 32, v0x1c35b20_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2e780 .scope generate, "genblk2[27]" "genblk2[27]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2e960 .param/l "i" 1 7 26, +C4<011011>;
v0x1c35b20_26 .array/port v0x1c35b20, 26;
L_0x1c4a410 .functor BUFZ 32, v0x1c35b20_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2ea40 .scope generate, "genblk2[28]" "genblk2[28]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2ec20 .param/l "i" 1 7 26, +C4<011100>;
v0x1c35b20_27 .array/port v0x1c35b20, 27;
L_0x1c4a4e0 .functor BUFZ 32, v0x1c35b20_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2ed00 .scope generate, "genblk2[29]" "genblk2[29]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2eee0 .param/l "i" 1 7 26, +C4<011101>;
v0x1c35b20_28 .array/port v0x1c35b20, 28;
L_0x1c4a5b0 .functor BUFZ 32, v0x1c35b20_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2efc0 .scope generate, "genblk2[30]" "genblk2[30]" 7 26, 7 26 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2f1a0 .param/l "i" 1 7 26, +C4<011110>;
v0x1c35b20_29 .array/port v0x1c35b20, 29;
L_0x1c4a680 .functor BUFZ 32, v0x1c35b20_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1c2f280 .scope generate, "reg_init[0]" "reg_init[0]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2f460 .param/l "i" 1 7 21, +C4<00>;
S_0x1c2f540 .scope generate, "reg_init[1]" "reg_init[1]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2f720 .param/l "i" 1 7 21, +C4<01>;
S_0x1c2f800 .scope generate, "reg_init[2]" "reg_init[2]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2f9e0 .param/l "i" 1 7 21, +C4<010>;
S_0x1c2fac0 .scope generate, "reg_init[3]" "reg_init[3]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2fca0 .param/l "i" 1 7 21, +C4<011>;
S_0x1c2fd80 .scope generate, "reg_init[4]" "reg_init[4]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c2ff60 .param/l "i" 1 7 21, +C4<0100>;
S_0x1c30040 .scope generate, "reg_init[5]" "reg_init[5]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c30220 .param/l "i" 1 7 21, +C4<0101>;
S_0x1c30300 .scope generate, "reg_init[6]" "reg_init[6]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c304e0 .param/l "i" 1 7 21, +C4<0110>;
S_0x1c305c0 .scope generate, "reg_init[7]" "reg_init[7]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c307a0 .param/l "i" 1 7 21, +C4<0111>;
S_0x1c30880 .scope generate, "reg_init[8]" "reg_init[8]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c30a60 .param/l "i" 1 7 21, +C4<01000>;
S_0x1c30b40 .scope generate, "reg_init[9]" "reg_init[9]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c30d20 .param/l "i" 1 7 21, +C4<01001>;
S_0x1c30e00 .scope generate, "reg_init[10]" "reg_init[10]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c30fe0 .param/l "i" 1 7 21, +C4<01010>;
S_0x1c310c0 .scope generate, "reg_init[11]" "reg_init[11]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c312a0 .param/l "i" 1 7 21, +C4<01011>;
S_0x1c31380 .scope generate, "reg_init[12]" "reg_init[12]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c31560 .param/l "i" 1 7 21, +C4<01100>;
S_0x1c31640 .scope generate, "reg_init[13]" "reg_init[13]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c31820 .param/l "i" 1 7 21, +C4<01101>;
S_0x1c31900 .scope generate, "reg_init[14]" "reg_init[14]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c31ae0 .param/l "i" 1 7 21, +C4<01110>;
S_0x1c31bc0 .scope generate, "reg_init[15]" "reg_init[15]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c31da0 .param/l "i" 1 7 21, +C4<01111>;
S_0x1c31e80 .scope generate, "reg_init[16]" "reg_init[16]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c32060 .param/l "i" 1 7 21, +C4<010000>;
S_0x1c32140 .scope generate, "reg_init[17]" "reg_init[17]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c32320 .param/l "i" 1 7 21, +C4<010001>;
S_0x1c32400 .scope generate, "reg_init[18]" "reg_init[18]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c325e0 .param/l "i" 1 7 21, +C4<010010>;
S_0x1c326c0 .scope generate, "reg_init[19]" "reg_init[19]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c328a0 .param/l "i" 1 7 21, +C4<010011>;
S_0x1c32980 .scope generate, "reg_init[20]" "reg_init[20]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c32b60 .param/l "i" 1 7 21, +C4<010100>;
S_0x1c32c40 .scope generate, "reg_init[21]" "reg_init[21]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c32e20 .param/l "i" 1 7 21, +C4<010101>;
S_0x1c32f00 .scope generate, "reg_init[22]" "reg_init[22]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c330e0 .param/l "i" 1 7 21, +C4<010110>;
S_0x1c331c0 .scope generate, "reg_init[23]" "reg_init[23]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c333a0 .param/l "i" 1 7 21, +C4<010111>;
S_0x1c33480 .scope generate, "reg_init[24]" "reg_init[24]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c33660 .param/l "i" 1 7 21, +C4<011000>;
S_0x1c33740 .scope generate, "reg_init[25]" "reg_init[25]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c33920 .param/l "i" 1 7 21, +C4<011001>;
S_0x1c33a00 .scope generate, "reg_init[26]" "reg_init[26]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c33be0 .param/l "i" 1 7 21, +C4<011010>;
S_0x1c33cc0 .scope generate, "reg_init[27]" "reg_init[27]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c33ea0 .param/l "i" 1 7 21, +C4<011011>;
S_0x1c33f80 .scope generate, "reg_init[28]" "reg_init[28]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c34160 .param/l "i" 1 7 21, +C4<011100>;
S_0x1c34240 .scope generate, "reg_init[29]" "reg_init[29]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c34420 .param/l "i" 1 7 21, +C4<011101>;
S_0x1c34500 .scope generate, "reg_init[30]" "reg_init[30]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c346e0 .param/l "i" 1 7 21, +C4<011110>;
S_0x1c347c0 .scope generate, "reg_init[31]" "reg_init[31]" 7 21, 7 21 0, S_0x1bf5fe0;
 .timescale -9 -10;
P_0x1c349a0 .param/l "i" 1 7 21, +C4<011111>;
S_0x1c377c0 .scope module, "rom" "rom" 3 7, 8 1 0, S_0x1b974b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
P_0x1c13e30 .param/l "ADDR_WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
P_0x1c13e70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x1c37b70_0 .net "addr", 2 0, L_0x1c382c0;  1 drivers
v0x1c37c70_0 .net "clk", 0 0, v0x1c38220_0;  alias, 1 drivers
v0x1c37d80 .array "mem", 0 7, 31 0;
v0x1c37e20_0 .var "q", 31 0;
    .scope S_0x1c377c0;
T_0 ;
    %vpi_call 8 10 "$readmemh", "samples/addi.txt", v0x1c37d80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x1c377c0;
T_1 ;
    %wait E_0x1bdc520;
    %load/vec4 v0x1c37b70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1c37d80, 4;
    %assign/vec4 v0x1c37e20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1bf4b00;
T_2 ;
    %wait E_0x1bdce10;
    %load/vec4 v0x1c139c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x1c29900_0;
    %assign/vec4 v0x1c139c0_0, 0;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x1c29900_0;
    %load/vec4 v0x1c299c0_0;
    %add;
    %assign/vec4 v0x1c139c0_0, 0;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c2f280;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x1c2f540;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x1c2f800;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x1c2fac0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x1c2fd80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x1c30040;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x1c30300;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x1c305c0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x1c30880;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x1c30b40;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x1c30e00;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x1c310c0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x1c31380;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x1c31640;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x1c31900;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x1c31bc0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x1c31e80;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x1c32140;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x1c32400;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x1c326c0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x1c32980;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x1c32c40;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x1c32f00;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_25;
    .scope S_0x1c331c0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x1c33480;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x1c33740;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_28;
    .scope S_0x1c33a00;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_29;
    .scope S_0x1c33cc0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x1c33f80;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_31;
    .scope S_0x1c34240;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_32;
    .scope S_0x1c34500;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_33;
    .scope S_0x1c347c0;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0x1c35b20, 4, 0;
    %end;
    .thread T_34;
    .scope S_0x1bf5fe0;
T_35 ;
    %wait E_0x1bdc520;
    %load/vec4 v0x1c355b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x1c353f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1c354d0_0;
    %load/vec4 v0x1c353f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c35b20, 0, 4;
T_35.0 ;
    %vpi_call 7 46 "$strobe", "CPUv1: x0: %h x4: %h  x8: %h x12: %h\012CPUv1: x1: %h x5: %h  x9: %h x13: %h\012CPUv1: x2: %h x6: %h x10: %h x14: %h\012CPUv1: x3: %h x7: %h x11: %h x15: %h", 32'b00000000000000000000000000000000, &A<v0x1c35b20, 4>, &A<v0x1c35b20, 8>, &A<v0x1c35b20, 12>, &A<v0x1c35b20, 1>, &A<v0x1c35b20, 5>, &A<v0x1c35b20, 9>, &A<v0x1c35b20, 13>, &A<v0x1c35b20, 2>, &A<v0x1c35b20, 6>, &A<v0x1c35b20, 10>, &A<v0x1c35b20, 14>, &A<v0x1c35b20, 3>, &A<v0x1c35b20, 7>, &A<v0x1c35b20, 11>, &A<v0x1c35b20, 15> {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0x1bf4e80;
T_36 ;
    %wait E_0x1bdc0d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2a090_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c29c20_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x1c29dc0_0, 0, 12;
    %load/vec4 v0x1c29d00_0;
    %load/vec4 v0x1c29f60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/z;
    %jmp/1 T_36.0, 4;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2a090_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c29c20_0, 0, 3;
    %load/vec4 v0x1c29e80_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x1c29dc0_0, 0, 12;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1b98ef0;
T_37 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1c36d50_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x1b98ef0;
T_38 ;
    %wait E_0x1bdc520;
    %load/vec4 v0x1c36e30_0;
    %assign/vec4 v0x1c36d50_0, 0;
    %vpi_call 4 14 "$strobe", "CPUv1: [%h] %h", v0x1c36d50_0, v0x1c369e0_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x1bac640;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c38220_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x1bac640;
T_40 ;
    %delay 10, 0;
    %load/vec4 v0x1c38220_0;
    %inv;
    %store/vec4 v0x1c38220_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1bac640;
T_41 ;
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %delay 150, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu_top.v";
    "core.v";
    "alu.v";
    "control.v";
    "reg_file.v";
    "rom.v";
