0.6
2018.1
Apr  4 2018
19:30:32
D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/glbl.v,1729173993,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv,1729173993,systemVerilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv,,adder,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v,1729613117,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v,,alu,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu_zero.v,1729611766,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v,,alu_zero,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v,1729610091,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v,,control,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v,1729173993,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v,,control_alu_decoder,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v,1729603728,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v,,control_main_decoder,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v,1729173993,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v,,data_memory,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v,1729173993,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v,,extend,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv,1729606904,systemVerilog,,,,imem,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v,1729173993,verilog,,D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v,,pc,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v,1729612055,verilog,,,,processor_tb,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v,1729173993,verilog,,,,register_file,,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
