ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f1xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB63:
  26              		.file 1 "CMSIS/src/system_stm32f1xx.c"
   1:CMSIS/src/system_stm32f1xx.c **** /**
   2:CMSIS/src/system_stm32f1xx.c ****   ******************************************************************************
   3:CMSIS/src/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:CMSIS/src/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:CMSIS/src/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   6:CMSIS/src/system_stm32f1xx.c ****   * 
   7:CMSIS/src/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
   8:CMSIS/src/system_stm32f1xx.c ****   *     user application:
   9:CMSIS/src/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  10:CMSIS/src/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  11:CMSIS/src/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and 
  12:CMSIS/src/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
  13:CMSIS/src/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  14:CMSIS/src/system_stm32f1xx.c ****   *
  15:CMSIS/src/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:CMSIS/src/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick 
  17:CMSIS/src/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  18:CMSIS/src/system_stm32f1xx.c ****   *                                     
  19:CMSIS/src/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:CMSIS/src/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  21:CMSIS/src/system_stm32f1xx.c ****   *                                 during program execution.
  22:CMSIS/src/system_stm32f1xx.c ****   *
  23:CMSIS/src/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  24:CMSIS/src/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  25:CMSIS/src/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  26:CMSIS/src/system_stm32f1xx.c ****   *
  27:CMSIS/src/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  28:CMSIS/src/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE". 
  29:CMSIS/src/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  30:CMSIS/src/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
  31:CMSIS/src/system_stm32f1xx.c ****   *    configuration.
  32:CMSIS/src/system_stm32f1xx.c ****   *        
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 2


  33:CMSIS/src/system_stm32f1xx.c ****   ******************************************************************************
  34:CMSIS/src/system_stm32f1xx.c ****   * @attention
  35:CMSIS/src/system_stm32f1xx.c ****   *
  36:CMSIS/src/system_stm32f1xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  37:CMSIS/src/system_stm32f1xx.c ****   * All rights reserved.</center></h2>
  38:CMSIS/src/system_stm32f1xx.c ****   *
  39:CMSIS/src/system_stm32f1xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  40:CMSIS/src/system_stm32f1xx.c ****   * the "License"; You may not use this file except in compliance with the
  41:CMSIS/src/system_stm32f1xx.c ****   * License. You may obtain a copy of the License at:
  42:CMSIS/src/system_stm32f1xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  43:CMSIS/src/system_stm32f1xx.c ****   *
  44:CMSIS/src/system_stm32f1xx.c ****   ******************************************************************************
  45:CMSIS/src/system_stm32f1xx.c ****   */
  46:CMSIS/src/system_stm32f1xx.c **** 
  47:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup CMSIS
  48:CMSIS/src/system_stm32f1xx.c ****   * @{
  49:CMSIS/src/system_stm32f1xx.c ****   */
  50:CMSIS/src/system_stm32f1xx.c **** 
  51:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  52:CMSIS/src/system_stm32f1xx.c ****   * @{
  53:CMSIS/src/system_stm32f1xx.c ****   */  
  54:CMSIS/src/system_stm32f1xx.c ****   
  55:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  56:CMSIS/src/system_stm32f1xx.c ****   * @{
  57:CMSIS/src/system_stm32f1xx.c ****   */
  58:CMSIS/src/system_stm32f1xx.c **** 
  59:CMSIS/src/system_stm32f1xx.c **** #include "stm32f1xx.h"
  60:CMSIS/src/system_stm32f1xx.c **** 
  61:CMSIS/src/system_stm32f1xx.c **** /**
  62:CMSIS/src/system_stm32f1xx.c ****   * @}
  63:CMSIS/src/system_stm32f1xx.c ****   */
  64:CMSIS/src/system_stm32f1xx.c **** 
  65:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  66:CMSIS/src/system_stm32f1xx.c ****   * @{
  67:CMSIS/src/system_stm32f1xx.c ****   */
  68:CMSIS/src/system_stm32f1xx.c **** 
  69:CMSIS/src/system_stm32f1xx.c **** /**
  70:CMSIS/src/system_stm32f1xx.c ****   * @}
  71:CMSIS/src/system_stm32f1xx.c ****   */
  72:CMSIS/src/system_stm32f1xx.c **** 
  73:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  74:CMSIS/src/system_stm32f1xx.c ****   * @{
  75:CMSIS/src/system_stm32f1xx.c ****   */
  76:CMSIS/src/system_stm32f1xx.c **** 
  77:CMSIS/src/system_stm32f1xx.c **** #if !defined  (HSE_VALUE) 
  78:CMSIS/src/system_stm32f1xx.c ****   #define HSE_VALUE               8000000U /*!< Default value of the External oscillator in Hz.
  79:CMSIS/src/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
  80:CMSIS/src/system_stm32f1xx.c **** #endif /* HSE_VALUE */
  81:CMSIS/src/system_stm32f1xx.c **** 
  82:CMSIS/src/system_stm32f1xx.c **** #if !defined  (HSI_VALUE)
  83:CMSIS/src/system_stm32f1xx.c ****   #define HSI_VALUE               8000000U /*!< Default value of the Internal oscillator in Hz.
  84:CMSIS/src/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
  85:CMSIS/src/system_stm32f1xx.c **** #endif /* HSI_VALUE */
  86:CMSIS/src/system_stm32f1xx.c **** 
  87:CMSIS/src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to use external SRAM  */ 
  88:CMSIS/src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
  89:CMSIS/src/system_stm32f1xx.c **** /* #define DATA_IN_ExtSRAM */
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 3


  90:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
  91:CMSIS/src/system_stm32f1xx.c **** 
  92:CMSIS/src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  93:CMSIS/src/system_stm32f1xx.c ****      Internal SRAM. */ 
  94:CMSIS/src/system_stm32f1xx.c **** /* #define VECT_TAB_SRAM */
  95:CMSIS/src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET  0x00000000U /*!< Vector Table base offset field. 
  96:CMSIS/src/system_stm32f1xx.c ****                                   This value must be a multiple of 0x200. */
  97:CMSIS/src/system_stm32f1xx.c **** 
  98:CMSIS/src/system_stm32f1xx.c **** 
  99:CMSIS/src/system_stm32f1xx.c **** /**
 100:CMSIS/src/system_stm32f1xx.c ****   * @}
 101:CMSIS/src/system_stm32f1xx.c ****   */
 102:CMSIS/src/system_stm32f1xx.c **** 
 103:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
 104:CMSIS/src/system_stm32f1xx.c ****   * @{
 105:CMSIS/src/system_stm32f1xx.c ****   */
 106:CMSIS/src/system_stm32f1xx.c **** 
 107:CMSIS/src/system_stm32f1xx.c **** /**
 108:CMSIS/src/system_stm32f1xx.c ****   * @}
 109:CMSIS/src/system_stm32f1xx.c ****   */
 110:CMSIS/src/system_stm32f1xx.c **** 
 111:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 112:CMSIS/src/system_stm32f1xx.c ****   * @{
 113:CMSIS/src/system_stm32f1xx.c ****   */
 114:CMSIS/src/system_stm32f1xx.c **** 
 115:CMSIS/src/system_stm32f1xx.c ****   /* This variable is updated in three ways:
 116:CMSIS/src/system_stm32f1xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 117:CMSIS/src/system_stm32f1xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 118:CMSIS/src/system_stm32f1xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 119:CMSIS/src/system_stm32f1xx.c ****          Note: If you use this function to configure the system clock; then there
 120:CMSIS/src/system_stm32f1xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 121:CMSIS/src/system_stm32f1xx.c ****                variable is updated automatically.
 122:CMSIS/src/system_stm32f1xx.c ****   */
 123:CMSIS/src/system_stm32f1xx.c **** uint32_t SystemCoreClock = 16000000;
 124:CMSIS/src/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 125:CMSIS/src/system_stm32f1xx.c **** const uint8_t APBPrescTable[8U] =  {0, 0, 0, 0, 1, 2, 3, 4};
 126:CMSIS/src/system_stm32f1xx.c **** 
 127:CMSIS/src/system_stm32f1xx.c **** /**
 128:CMSIS/src/system_stm32f1xx.c ****   * @}
 129:CMSIS/src/system_stm32f1xx.c ****   */
 130:CMSIS/src/system_stm32f1xx.c **** 
 131:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 132:CMSIS/src/system_stm32f1xx.c ****   * @{
 133:CMSIS/src/system_stm32f1xx.c ****   */
 134:CMSIS/src/system_stm32f1xx.c **** 
 135:CMSIS/src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 136:CMSIS/src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 137:CMSIS/src/system_stm32f1xx.c ****   static void SystemInit_ExtMemCtl(void); 
 138:CMSIS/src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 139:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 140:CMSIS/src/system_stm32f1xx.c **** 
 141:CMSIS/src/system_stm32f1xx.c **** /**
 142:CMSIS/src/system_stm32f1xx.c ****   * @}
 143:CMSIS/src/system_stm32f1xx.c ****   */
 144:CMSIS/src/system_stm32f1xx.c **** 
 145:CMSIS/src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 146:CMSIS/src/system_stm32f1xx.c ****   * @{
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 4


 147:CMSIS/src/system_stm32f1xx.c ****   */
 148:CMSIS/src/system_stm32f1xx.c **** 
 149:CMSIS/src/system_stm32f1xx.c **** /**
 150:CMSIS/src/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
 151:CMSIS/src/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 152:CMSIS/src/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 153:CMSIS/src/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 154:CMSIS/src/system_stm32f1xx.c ****   * @param  None
 155:CMSIS/src/system_stm32f1xx.c ****   * @retval None
 156:CMSIS/src/system_stm32f1xx.c ****   */
 157:CMSIS/src/system_stm32f1xx.c **** void SystemInit (void)
 158:CMSIS/src/system_stm32f1xx.c **** {
  27              		.loc 1 158 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 159:CMSIS/src/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 160:CMSIS/src/system_stm32f1xx.c ****   /* Set HSION bit */
 161:CMSIS/src/system_stm32f1xx.c ****   RCC->CR |= 0x00000001U;
  32              		.loc 1 161 3 view .LVU1
  33              		.loc 1 161 11 is_stmt 0 view .LVU2
  34 0000 124B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
 162:CMSIS/src/system_stm32f1xx.c **** 
 163:CMSIS/src/system_stm32f1xx.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 164:CMSIS/src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 165:CMSIS/src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF8FF0000U;
 166:CMSIS/src/system_stm32f1xx.c **** #else
 167:CMSIS/src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF0FF0000U;
  38              		.loc 1 167 3 is_stmt 1 view .LVU3
  39              		.loc 1 167 13 is_stmt 0 view .LVU4
  40 000a 5968     		ldr	r1, [r3, #4]
  41 000c 104A     		ldr	r2, .L2+4
  42 000e 0A40     		ands	r2, r2, r1
  43 0010 5A60     		str	r2, [r3, #4]
 168:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F105xC */   
 169:CMSIS/src/system_stm32f1xx.c ****   
 170:CMSIS/src/system_stm32f1xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 171:CMSIS/src/system_stm32f1xx.c ****   RCC->CR &= 0xFEF6FFFFU;
  44              		.loc 1 171 3 is_stmt 1 view .LVU5
  45              		.loc 1 171 11 is_stmt 0 view .LVU6
  46 0012 1A68     		ldr	r2, [r3]
  47 0014 22F08472 		bic	r2, r2, #17301504
  48 0018 22F48032 		bic	r2, r2, #65536
  49 001c 1A60     		str	r2, [r3]
 172:CMSIS/src/system_stm32f1xx.c **** 
 173:CMSIS/src/system_stm32f1xx.c ****   /* Reset HSEBYP bit */
 174:CMSIS/src/system_stm32f1xx.c ****   RCC->CR &= 0xFFFBFFFFU;
  50              		.loc 1 174 3 is_stmt 1 view .LVU7
  51              		.loc 1 174 11 is_stmt 0 view .LVU8
  52 001e 1A68     		ldr	r2, [r3]
  53 0020 22F48022 		bic	r2, r2, #262144
  54 0024 1A60     		str	r2, [r3]
 175:CMSIS/src/system_stm32f1xx.c **** 
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 5


 176:CMSIS/src/system_stm32f1xx.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 177:CMSIS/src/system_stm32f1xx.c ****   RCC->CFGR &= 0xFF80FFFFU;
  55              		.loc 1 177 3 is_stmt 1 view .LVU9
  56              		.loc 1 177 13 is_stmt 0 view .LVU10
  57 0026 5A68     		ldr	r2, [r3, #4]
  58 0028 22F4FE02 		bic	r2, r2, #8323072
  59 002c 5A60     		str	r2, [r3, #4]
 178:CMSIS/src/system_stm32f1xx.c **** 
 179:CMSIS/src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 180:CMSIS/src/system_stm32f1xx.c ****   /* Reset PLL2ON and PLL3ON bits */
 181:CMSIS/src/system_stm32f1xx.c ****   RCC->CR &= 0xEBFFFFFFU;
  60              		.loc 1 181 3 is_stmt 1 view .LVU11
  61              		.loc 1 181 11 is_stmt 0 view .LVU12
  62 002e 1A68     		ldr	r2, [r3]
  63 0030 22F0A052 		bic	r2, r2, #335544320
  64 0034 1A60     		str	r2, [r3]
 182:CMSIS/src/system_stm32f1xx.c **** 
 183:CMSIS/src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 184:CMSIS/src/system_stm32f1xx.c ****   RCC->CIR = 0x00FF0000U;
  65              		.loc 1 184 3 is_stmt 1 view .LVU13
  66              		.loc 1 184 12 is_stmt 0 view .LVU14
  67 0036 4FF47F02 		mov	r2, #16711680
  68 003a 9A60     		str	r2, [r3, #8]
 185:CMSIS/src/system_stm32f1xx.c **** 
 186:CMSIS/src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 187:CMSIS/src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
  69              		.loc 1 187 3 is_stmt 1 view .LVU15
  70              		.loc 1 187 14 is_stmt 0 view .LVU16
  71 003c 0022     		movs	r2, #0
  72 003e DA62     		str	r2, [r3, #44]
 188:CMSIS/src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
 189:CMSIS/src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 190:CMSIS/src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 191:CMSIS/src/system_stm32f1xx.c **** 
 192:CMSIS/src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 193:CMSIS/src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;      
 194:CMSIS/src/system_stm32f1xx.c **** #else
 195:CMSIS/src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 196:CMSIS/src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 197:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 198:CMSIS/src/system_stm32f1xx.c ****     
 199:CMSIS/src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 200:CMSIS/src/system_stm32f1xx.c ****   #ifdef DATA_IN_ExtSRAM
 201:CMSIS/src/system_stm32f1xx.c ****     SystemInit_ExtMemCtl(); 
 202:CMSIS/src/system_stm32f1xx.c ****   #endif /* DATA_IN_ExtSRAM */
 203:CMSIS/src/system_stm32f1xx.c **** #endif 
 204:CMSIS/src/system_stm32f1xx.c **** 
 205:CMSIS/src/system_stm32f1xx.c **** #ifdef VECT_TAB_SRAM
 206:CMSIS/src/system_stm32f1xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 207:CMSIS/src/system_stm32f1xx.c **** #else
 208:CMSIS/src/system_stm32f1xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  73              		.loc 1 208 3 is_stmt 1 view .LVU17
  74              		.loc 1 208 13 is_stmt 0 view .LVU18
  75 0040 044B     		ldr	r3, .L2+8
  76 0042 4FF00062 		mov	r2, #134217728
  77 0046 9A60     		str	r2, [r3, #8]
 209:CMSIS/src/system_stm32f1xx.c **** #endif 
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 6


 210:CMSIS/src/system_stm32f1xx.c **** }
  78              		.loc 1 210 1 view .LVU19
  79 0048 7047     		bx	lr
  80              	.L3:
  81 004a 00BF     		.align	2
  82              	.L2:
  83 004c 00100240 		.word	1073876992
  84 0050 0000FFF0 		.word	-251723776
  85 0054 00ED00E0 		.word	-536810240
  86              		.cfi_endproc
  87              	.LFE63:
  89              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  90              		.align	1
  91              		.global	SystemCoreClockUpdate
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	SystemCoreClockUpdate:
  98              	.LFB64:
 211:CMSIS/src/system_stm32f1xx.c **** 
 212:CMSIS/src/system_stm32f1xx.c **** /**
 213:CMSIS/src/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 214:CMSIS/src/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 215:CMSIS/src/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 216:CMSIS/src/system_stm32f1xx.c ****   *         other parameters.
 217:CMSIS/src/system_stm32f1xx.c ****   *           
 218:CMSIS/src/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 219:CMSIS/src/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 220:CMSIS/src/system_stm32f1xx.c ****   *         based on this variable will be incorrect.         
 221:CMSIS/src/system_stm32f1xx.c ****   *     
 222:CMSIS/src/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 223:CMSIS/src/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 224:CMSIS/src/system_stm32f1xx.c ****   *           constant and the selected clock source:
 225:CMSIS/src/system_stm32f1xx.c ****   *             
 226:CMSIS/src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 227:CMSIS/src/system_stm32f1xx.c ****   *                                              
 228:CMSIS/src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 229:CMSIS/src/system_stm32f1xx.c ****   *                          
 230:CMSIS/src/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 231:CMSIS/src/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 232:CMSIS/src/system_stm32f1xx.c ****   *         
 233:CMSIS/src/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 234:CMSIS/src/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 235:CMSIS/src/system_stm32f1xx.c ****   *             in voltage and temperature.   
 236:CMSIS/src/system_stm32f1xx.c ****   *    
 237:CMSIS/src/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 238:CMSIS/src/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 239:CMSIS/src/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 240:CMSIS/src/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 241:CMSIS/src/system_stm32f1xx.c ****   *                
 242:CMSIS/src/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 243:CMSIS/src/system_stm32f1xx.c ****   *           value for HSE crystal.
 244:CMSIS/src/system_stm32f1xx.c ****   * @param  None
 245:CMSIS/src/system_stm32f1xx.c ****   * @retval None
 246:CMSIS/src/system_stm32f1xx.c ****   */
 247:CMSIS/src/system_stm32f1xx.c **** void SystemCoreClockUpdate (void)
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 7


 248:CMSIS/src/system_stm32f1xx.c **** {
  99              		.loc 1 248 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104 0000 10B4     		push	{r4}
 105              	.LCFI0:
 106              		.cfi_def_cfa_offset 4
 107              		.cfi_offset 4, -4
 249:CMSIS/src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 108              		.loc 1 249 3 view .LVU21
 109              	.LVL0:
 250:CMSIS/src/system_stm32f1xx.c **** 
 251:CMSIS/src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 252:CMSIS/src/system_stm32f1xx.c ****   uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 110              		.loc 1 252 3 view .LVU22
 253:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 254:CMSIS/src/system_stm32f1xx.c **** 
 255:CMSIS/src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 256:CMSIS/src/system_stm32f1xx.c ****   uint32_t prediv1factor = 0U;
 257:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F100xB or STM32F100xE */
 258:CMSIS/src/system_stm32f1xx.c ****     
 259:CMSIS/src/system_stm32f1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 260:CMSIS/src/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 111              		.loc 1 260 3 view .LVU23
 112              		.loc 1 260 12 is_stmt 0 view .LVU24
 113 0002 2C4B     		ldr	r3, .L15
 114 0004 5B68     		ldr	r3, [r3, #4]
 115              		.loc 1 260 7 view .LVU25
 116 0006 03F00C03 		and	r3, r3, #12
 117              	.LVL1:
 261:CMSIS/src/system_stm32f1xx.c ****   
 262:CMSIS/src/system_stm32f1xx.c ****   switch (tmp)
 118              		.loc 1 262 3 is_stmt 1 view .LVU26
 119 000a 042B     		cmp	r3, #4
 120 000c 15D0     		beq	.L5
 121 000e 082B     		cmp	r3, #8
 122 0010 17D0     		beq	.L6
 123 0012 1BB1     		cbz	r3, .L14
 263:CMSIS/src/system_stm32f1xx.c ****   {
 264:CMSIS/src/system_stm32f1xx.c ****     case 0x00U:  /* HSI used as system clock */
 265:CMSIS/src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 266:CMSIS/src/system_stm32f1xx.c ****       break;
 267:CMSIS/src/system_stm32f1xx.c ****     case 0x04U:  /* HSE used as system clock */
 268:CMSIS/src/system_stm32f1xx.c ****       SystemCoreClock = HSE_VALUE;
 269:CMSIS/src/system_stm32f1xx.c ****       break;
 270:CMSIS/src/system_stm32f1xx.c ****     case 0x08U:  /* PLL used as system clock */
 271:CMSIS/src/system_stm32f1xx.c **** 
 272:CMSIS/src/system_stm32f1xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 273:CMSIS/src/system_stm32f1xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 274:CMSIS/src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 275:CMSIS/src/system_stm32f1xx.c ****       
 276:CMSIS/src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)      
 277:CMSIS/src/system_stm32f1xx.c ****       pllmull = ( pllmull >> 18U) + 2U;
 278:CMSIS/src/system_stm32f1xx.c ****       
 279:CMSIS/src/system_stm32f1xx.c ****       if (pllsource == 0x00U)
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 8


 280:CMSIS/src/system_stm32f1xx.c ****       {
 281:CMSIS/src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 282:CMSIS/src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 283:CMSIS/src/system_stm32f1xx.c ****       }
 284:CMSIS/src/system_stm32f1xx.c ****       else
 285:CMSIS/src/system_stm32f1xx.c ****       {
 286:CMSIS/src/system_stm32f1xx.c ****  #if defined(STM32F100xB) || defined(STM32F100xE)
 287:CMSIS/src/system_stm32f1xx.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 288:CMSIS/src/system_stm32f1xx.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 289:CMSIS/src/system_stm32f1xx.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 290:CMSIS/src/system_stm32f1xx.c ****  #else
 291:CMSIS/src/system_stm32f1xx.c ****         /* HSE selected as PLL clock entry */
 292:CMSIS/src/system_stm32f1xx.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 293:CMSIS/src/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 294:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 295:CMSIS/src/system_stm32f1xx.c ****         }
 296:CMSIS/src/system_stm32f1xx.c ****         else
 297:CMSIS/src/system_stm32f1xx.c ****         {
 298:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 299:CMSIS/src/system_stm32f1xx.c ****         }
 300:CMSIS/src/system_stm32f1xx.c ****  #endif
 301:CMSIS/src/system_stm32f1xx.c ****       }
 302:CMSIS/src/system_stm32f1xx.c **** #else
 303:CMSIS/src/system_stm32f1xx.c ****       pllmull = pllmull >> 18U;
 304:CMSIS/src/system_stm32f1xx.c ****       
 305:CMSIS/src/system_stm32f1xx.c ****       if (pllmull != 0x0DU)
 306:CMSIS/src/system_stm32f1xx.c ****       {
 307:CMSIS/src/system_stm32f1xx.c ****          pllmull += 2U;
 308:CMSIS/src/system_stm32f1xx.c ****       }
 309:CMSIS/src/system_stm32f1xx.c ****       else
 310:CMSIS/src/system_stm32f1xx.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 311:CMSIS/src/system_stm32f1xx.c ****         pllmull = 13U / 2U; 
 312:CMSIS/src/system_stm32f1xx.c ****       }
 313:CMSIS/src/system_stm32f1xx.c ****             
 314:CMSIS/src/system_stm32f1xx.c ****       if (pllsource == 0x00U)
 315:CMSIS/src/system_stm32f1xx.c ****       {
 316:CMSIS/src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 317:CMSIS/src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 318:CMSIS/src/system_stm32f1xx.c ****       }
 319:CMSIS/src/system_stm32f1xx.c ****       else
 320:CMSIS/src/system_stm32f1xx.c ****       {/* PREDIV1 selected as PLL clock entry */
 321:CMSIS/src/system_stm32f1xx.c ****         
 322:CMSIS/src/system_stm32f1xx.c ****         /* Get PREDIV1 clock source and division factor */
 323:CMSIS/src/system_stm32f1xx.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 324:CMSIS/src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 325:CMSIS/src/system_stm32f1xx.c ****         
 326:CMSIS/src/system_stm32f1xx.c ****         if (prediv1source == 0U)
 327:CMSIS/src/system_stm32f1xx.c ****         { 
 328:CMSIS/src/system_stm32f1xx.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 329:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 330:CMSIS/src/system_stm32f1xx.c ****         }
 331:CMSIS/src/system_stm32f1xx.c ****         else
 332:CMSIS/src/system_stm32f1xx.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 333:CMSIS/src/system_stm32f1xx.c ****           
 334:CMSIS/src/system_stm32f1xx.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 335:CMSIS/src/system_stm32f1xx.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 336:CMSIS/src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 9


 337:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 338:CMSIS/src/system_stm32f1xx.c ****         }
 339:CMSIS/src/system_stm32f1xx.c ****       }
 340:CMSIS/src/system_stm32f1xx.c **** #endif /* STM32F105xC */ 
 341:CMSIS/src/system_stm32f1xx.c ****       break;
 342:CMSIS/src/system_stm32f1xx.c **** 
 343:CMSIS/src/system_stm32f1xx.c ****     default:
 344:CMSIS/src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 124              		.loc 1 344 7 view .LVU27
 125              		.loc 1 344 23 is_stmt 0 view .LVU28
 126 0014 284B     		ldr	r3, .L15+4
 127              	.LVL2:
 128              		.loc 1 344 23 view .LVU29
 129 0016 294A     		ldr	r2, .L15+8
 130 0018 1A60     		str	r2, [r3]
 345:CMSIS/src/system_stm32f1xx.c ****       break;
 131              		.loc 1 345 7 is_stmt 1 view .LVU30
 132 001a 02E0     		b	.L8
 133              	.LVL3:
 134              	.L14:
 265:CMSIS/src/system_stm32f1xx.c ****       break;
 135              		.loc 1 265 7 view .LVU31
 265:CMSIS/src/system_stm32f1xx.c ****       break;
 136              		.loc 1 265 23 is_stmt 0 view .LVU32
 137 001c 264B     		ldr	r3, .L15+4
 138              	.LVL4:
 265:CMSIS/src/system_stm32f1xx.c ****       break;
 139              		.loc 1 265 23 view .LVU33
 140 001e 274A     		ldr	r2, .L15+8
 141 0020 1A60     		str	r2, [r3]
 266:CMSIS/src/system_stm32f1xx.c ****     case 0x04U:  /* HSE used as system clock */
 142              		.loc 1 266 7 is_stmt 1 view .LVU34
 143              	.LVL5:
 144              	.L8:
 346:CMSIS/src/system_stm32f1xx.c ****   }
 347:CMSIS/src/system_stm32f1xx.c ****   
 348:CMSIS/src/system_stm32f1xx.c ****   /* Compute HCLK clock frequency ----------------*/
 349:CMSIS/src/system_stm32f1xx.c ****   /* Get HCLK prescaler */
 350:CMSIS/src/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 145              		.loc 1 350 3 view .LVU35
 146              		.loc 1 350 28 is_stmt 0 view .LVU36
 147 0022 244B     		ldr	r3, .L15
 148 0024 5B68     		ldr	r3, [r3, #4]
 149              		.loc 1 350 52 view .LVU37
 150 0026 C3F30313 		ubfx	r3, r3, #4, #4
 151              		.loc 1 350 22 view .LVU38
 152 002a 254A     		ldr	r2, .L15+12
 153 002c D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 154              	.LVL6:
 351:CMSIS/src/system_stm32f1xx.c ****   /* HCLK clock frequency */
 352:CMSIS/src/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;  
 155              		.loc 1 352 3 is_stmt 1 view .LVU39
 156              		.loc 1 352 19 is_stmt 0 view .LVU40
 157 002e 224A     		ldr	r2, .L15+4
 158 0030 1368     		ldr	r3, [r2]
 159 0032 CB40     		lsrs	r3, r3, r1
 160 0034 1360     		str	r3, [r2]
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 10


 353:CMSIS/src/system_stm32f1xx.c **** }
 161              		.loc 1 353 1 view .LVU41
 162 0036 10BC     		pop	{r4}
 163              	.LCFI1:
 164              		.cfi_remember_state
 165              		.cfi_restore 4
 166              		.cfi_def_cfa_offset 0
 167 0038 7047     		bx	lr
 168              	.LVL7:
 169              	.L5:
 170              	.LCFI2:
 171              		.cfi_restore_state
 268:CMSIS/src/system_stm32f1xx.c ****       break;
 172              		.loc 1 268 7 is_stmt 1 view .LVU42
 268:CMSIS/src/system_stm32f1xx.c ****       break;
 173              		.loc 1 268 23 is_stmt 0 view .LVU43
 174 003a 1F4B     		ldr	r3, .L15+4
 175              	.LVL8:
 268:CMSIS/src/system_stm32f1xx.c ****       break;
 176              		.loc 1 268 23 view .LVU44
 177 003c 1F4A     		ldr	r2, .L15+8
 178 003e 1A60     		str	r2, [r3]
 269:CMSIS/src/system_stm32f1xx.c ****     case 0x08U:  /* PLL used as system clock */
 179              		.loc 1 269 7 is_stmt 1 view .LVU45
 180 0040 EFE7     		b	.L8
 181              	.LVL9:
 182              	.L6:
 273:CMSIS/src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 183              		.loc 1 273 7 view .LVU46
 273:CMSIS/src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 184              		.loc 1 273 20 is_stmt 0 view .LVU47
 185 0042 1C4A     		ldr	r2, .L15
 186 0044 5368     		ldr	r3, [r2, #4]
 187              	.LVL10:
 274:CMSIS/src/system_stm32f1xx.c ****       
 188              		.loc 1 274 7 is_stmt 1 view .LVU48
 274:CMSIS/src/system_stm32f1xx.c ****       
 189              		.loc 1 274 22 is_stmt 0 view .LVU49
 190 0046 5268     		ldr	r2, [r2, #4]
 274:CMSIS/src/system_stm32f1xx.c ****       
 191              		.loc 1 274 17 view .LVU50
 192 0048 02F48032 		and	r2, r2, #65536
 193              	.LVL11:
 303:CMSIS/src/system_stm32f1xx.c ****       
 194              		.loc 1 303 7 is_stmt 1 view .LVU51
 303:CMSIS/src/system_stm32f1xx.c ****       
 195              		.loc 1 303 15 is_stmt 0 view .LVU52
 196 004c C3F38343 		ubfx	r3, r3, #18, #4
 197              	.LVL12:
 305:CMSIS/src/system_stm32f1xx.c ****       {
 198              		.loc 1 305 7 is_stmt 1 view .LVU53
 305:CMSIS/src/system_stm32f1xx.c ****       {
 199              		.loc 1 305 10 is_stmt 0 view .LVU54
 200 0050 0D2B     		cmp	r3, #13
 201 0052 07D0     		beq	.L12
 307:CMSIS/src/system_stm32f1xx.c ****       }
 202              		.loc 1 307 10 is_stmt 1 view .LVU55
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 11


 307:CMSIS/src/system_stm32f1xx.c ****       }
 203              		.loc 1 307 18 is_stmt 0 view .LVU56
 204 0054 0233     		adds	r3, r3, #2
 205              	.LVL13:
 206              	.L9:
 314:CMSIS/src/system_stm32f1xx.c ****       {
 207              		.loc 1 314 7 is_stmt 1 view .LVU57
 314:CMSIS/src/system_stm32f1xx.c ****       {
 208              		.loc 1 314 10 is_stmt 0 view .LVU58
 209 0056 3AB9     		cbnz	r2, .L10
 317:CMSIS/src/system_stm32f1xx.c ****       }
 210              		.loc 1 317 9 is_stmt 1 view .LVU59
 317:CMSIS/src/system_stm32f1xx.c ****       }
 211              		.loc 1 317 45 is_stmt 0 view .LVU60
 212 0058 1A4A     		ldr	r2, .L15+16
 213              	.LVL14:
 317:CMSIS/src/system_stm32f1xx.c ****       }
 214              		.loc 1 317 45 view .LVU61
 215 005a 02FB03F3 		mul	r3, r2, r3
 216              	.LVL15:
 317:CMSIS/src/system_stm32f1xx.c ****       }
 217              		.loc 1 317 25 view .LVU62
 218 005e 164A     		ldr	r2, .L15+4
 219 0060 1360     		str	r3, [r2]
 220 0062 DEE7     		b	.L8
 221              	.LVL16:
 222              	.L12:
 311:CMSIS/src/system_stm32f1xx.c ****       }
 223              		.loc 1 311 17 view .LVU63
 224 0064 0623     		movs	r3, #6
 225              	.LVL17:
 311:CMSIS/src/system_stm32f1xx.c ****       }
 226              		.loc 1 311 17 view .LVU64
 227 0066 F6E7     		b	.L9
 228              	.LVL18:
 229              	.L10:
 323:CMSIS/src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 230              		.loc 1 323 9 is_stmt 1 view .LVU65
 323:CMSIS/src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 231              		.loc 1 323 28 is_stmt 0 view .LVU66
 232 0068 124A     		ldr	r2, .L15
 233              	.LVL19:
 323:CMSIS/src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 234              		.loc 1 323 28 view .LVU67
 235 006a D16A     		ldr	r1, [r2, #44]
 236              	.LVL20:
 324:CMSIS/src/system_stm32f1xx.c ****         
 237              		.loc 1 324 9 is_stmt 1 view .LVU68
 324:CMSIS/src/system_stm32f1xx.c ****         
 238              		.loc 1 324 29 is_stmt 0 view .LVU69
 239 006c D26A     		ldr	r2, [r2, #44]
 324:CMSIS/src/system_stm32f1xx.c ****         
 240              		.loc 1 324 37 view .LVU70
 241 006e 02F00F02 		and	r2, r2, #15
 324:CMSIS/src/system_stm32f1xx.c ****         
 242              		.loc 1 324 23 view .LVU71
 243 0072 0132     		adds	r2, r2, #1
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 12


 244              	.LVL21:
 326:CMSIS/src/system_stm32f1xx.c ****         { 
 245              		.loc 1 326 9 is_stmt 1 view .LVU72
 326:CMSIS/src/system_stm32f1xx.c ****         { 
 246              		.loc 1 326 12 is_stmt 0 view .LVU73
 247 0074 11F4803F 		tst	r1, #65536
 248 0078 07D1     		bne	.L11
 329:CMSIS/src/system_stm32f1xx.c ****         }
 249              		.loc 1 329 11 is_stmt 1 view .LVU74
 329:CMSIS/src/system_stm32f1xx.c ****         }
 250              		.loc 1 329 40 is_stmt 0 view .LVU75
 251 007a 1049     		ldr	r1, .L15+8
 252              	.LVL22:
 329:CMSIS/src/system_stm32f1xx.c ****         }
 253              		.loc 1 329 40 view .LVU76
 254 007c B1FBF2F2 		udiv	r2, r1, r2
 255              	.LVL23:
 329:CMSIS/src/system_stm32f1xx.c ****         }
 256              		.loc 1 329 57 view .LVU77
 257 0080 03FB02F3 		mul	r3, r3, r2
 258              	.LVL24:
 329:CMSIS/src/system_stm32f1xx.c ****         }
 259              		.loc 1 329 27 view .LVU78
 260 0084 0C4A     		ldr	r2, .L15+4
 261 0086 1360     		str	r3, [r2]
 262 0088 CBE7     		b	.L8
 263              	.LVL25:
 264              	.L11:
 335:CMSIS/src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 265              		.loc 1 335 11 is_stmt 1 view .LVU79
 335:CMSIS/src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 266              		.loc 1 335 32 is_stmt 0 view .LVU80
 267 008a 0A49     		ldr	r1, .L15
 268              	.LVL26:
 335:CMSIS/src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 269              		.loc 1 335 32 view .LVU81
 270 008c C86A     		ldr	r0, [r1, #44]
 335:CMSIS/src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 271              		.loc 1 335 61 view .LVU82
 272 008e C0F30310 		ubfx	r0, r0, #4, #4
 335:CMSIS/src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 273              		.loc 1 335 25 view .LVU83
 274 0092 0130     		adds	r0, r0, #1
 275              	.LVL27:
 336:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 276              		.loc 1 336 11 is_stmt 1 view .LVU84
 336:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 277              		.loc 1 336 27 is_stmt 0 view .LVU85
 278 0094 C96A     		ldr	r1, [r1, #44]
 336:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 279              		.loc 1 336 56 view .LVU86
 280 0096 C1F30321 		ubfx	r1, r1, #8, #4
 336:CMSIS/src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 281              		.loc 1 336 20 view .LVU87
 282 009a 0231     		adds	r1, r1, #2
 283              	.LVL28:
 337:CMSIS/src/system_stm32f1xx.c ****         }
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 13


 284              		.loc 1 337 11 is_stmt 1 view .LVU88
 337:CMSIS/src/system_stm32f1xx.c ****         }
 285              		.loc 1 337 42 is_stmt 0 view .LVU89
 286 009c 074C     		ldr	r4, .L15+8
 287 009e B4FBF0F0 		udiv	r0, r4, r0
 288              	.LVL29:
 337:CMSIS/src/system_stm32f1xx.c ****         }
 289              		.loc 1 337 59 view .LVU90
 290 00a2 01FB00F1 		mul	r1, r1, r0
 291              	.LVL30:
 337:CMSIS/src/system_stm32f1xx.c ****         }
 292              		.loc 1 337 71 view .LVU91
 293 00a6 B1FBF2F2 		udiv	r2, r1, r2
 294              	.LVL31:
 337:CMSIS/src/system_stm32f1xx.c ****         }
 295              		.loc 1 337 88 view .LVU92
 296 00aa 03FB02F3 		mul	r3, r3, r2
 297              	.LVL32:
 337:CMSIS/src/system_stm32f1xx.c ****         }
 298              		.loc 1 337 27 view .LVU93
 299 00ae 024A     		ldr	r2, .L15+4
 300 00b0 1360     		str	r3, [r2]
 301 00b2 B6E7     		b	.L8
 302              	.L16:
 303              		.align	2
 304              	.L15:
 305 00b4 00100240 		.word	1073876992
 306 00b8 00000000 		.word	.LANCHOR0
 307 00bc 00127A00 		.word	8000000
 308 00c0 00000000 		.word	.LANCHOR1
 309 00c4 00093D00 		.word	4000000
 310              		.cfi_endproc
 311              	.LFE64:
 313              		.global	APBPrescTable
 314              		.global	AHBPrescTable
 315              		.global	SystemCoreClock
 316              		.section	.data.SystemCoreClock,"aw"
 317              		.align	2
 318              		.set	.LANCHOR0,. + 0
 321              	SystemCoreClock:
 322 0000 0024F400 		.word	16000000
 323              		.section	.rodata.AHBPrescTable,"a"
 324              		.align	2
 325              		.set	.LANCHOR1,. + 0
 328              	AHBPrescTable:
 329 0000 00       		.byte	0
 330 0001 00       		.byte	0
 331 0002 00       		.byte	0
 332 0003 00       		.byte	0
 333 0004 00       		.byte	0
 334 0005 00       		.byte	0
 335 0006 00       		.byte	0
 336 0007 00       		.byte	0
 337 0008 01       		.byte	1
 338 0009 02       		.byte	2
 339 000a 03       		.byte	3
 340 000b 04       		.byte	4
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 14


 341 000c 06       		.byte	6
 342 000d 07       		.byte	7
 343 000e 08       		.byte	8
 344 000f 09       		.byte	9
 345              		.section	.rodata.APBPrescTable,"a"
 346              		.align	2
 349              	APBPrescTable:
 350 0000 00       		.byte	0
 351 0001 00       		.byte	0
 352 0002 00       		.byte	0
 353 0003 00       		.byte	0
 354 0004 01       		.byte	1
 355 0005 02       		.byte	2
 356 0006 03       		.byte	3
 357 0007 04       		.byte	4
 358              		.text
 359              	.Letext0:
 360              		.file 2 "c:\\software\\embeddedgcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 361              		.file 3 "c:\\software\\embeddedgcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 362              		.file 4 "CMSIS/inc/core_cm3.h"
 363              		.file 5 "CMSIS/inc/system_stm32f1xx.h"
 364              		.file 6 "CMSIS/inc/stm32f105xc.h"
ARM GAS  C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:16     .text.SystemInit:0000000000000000 $t
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:24     .text.SystemInit:0000000000000000 SystemInit
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:83     .text.SystemInit:000000000000004c $d
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:90     .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:97     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:305    .text.SystemCoreClockUpdate:00000000000000b4 $d
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:349    .rodata.APBPrescTable:0000000000000000 APBPrescTable
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:328    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:321    .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:317    .data.SystemCoreClock:0000000000000000 $d
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:324    .rodata.AHBPrescTable:0000000000000000 $d
C:\Users\HARTO_~1\AppData\Local\Temp\cc5sae5X.s:346    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
