<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2019.2" CL="2708876" TimeStamp="Fri Jan 21 11:22:16 2022"/>
  <DSA Vendor="xilinx" BoardId="mpmt" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="TOP"/>
    <Board Name="infn.it:mpmt:1.0" Vendor="infn.it" Part="xc7z014sclg484-2" BoardPart="infn.it:mpmt:part0:1.0">
      <Images>
        <Img Type="HDPI" File="MainBoardV2.png"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynq:xc7z014s:clg484:-2">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60"/>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="TOP.bit"/>
      <File Type="SIM_BINARY" Name="sim.bin"/>
    </Files>
  </DSA>
</Root>
