// Seed: 2118919793
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  wire id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input logic id_4,
    output logic id_5,
    input supply0 id_6,
    output tri id_7,
    input supply1 id_8
);
  assign id_5 = id_4;
  always_comb id_5 <= -1;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign id_5 = id_4;
  and primCall (id_5, id_4, id_3, id_8, id_0, id_1, id_10);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_24(
      .id_0((-1)),
      .id_1((1)),
      .id_2(-1'd0),
      .id_3(id_18 && 1'b0),
      .id_4(1),
      .id_5(1),
      .id_6(id_16),
      .id_7(-1),
      .id_8(1),
      .id_9(id_12),
      .id_10(id_12),
      .id_11(""),
      .id_12(""),
      .id_13(id_21),
      .id_14(id_6)
  );
  tri id_25;
  always if (id_25) id_6 = id_3;
  wire id_26;
endmodule
