<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>ara_soc: Top-Level Dummy SoC for Ara &mdash; Ara 1.0 documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js?v=359c27e9"></script>
        <script src="../_static/doctools.js?v=888ff710"></script>
        <script src="../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="ara_system: Integration of CVA6 and Ara" href="ara_system.html" />
    <link rel="prev" title="Introduction" href="../introduction.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> Ara
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">Introduction</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">SoC:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#"><code class="docutils literal notranslate"><span class="pre">ara_soc</span></code>: Top-Level Dummy SoC for Ara</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#parameters">Parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="#memory-map">Memory Map</a></li>
<li class="toctree-l2"><a class="reference internal" href="#internal-structure">Internal Structure</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#axi-crossbar">AXI Crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sram-l2-memory">SRAM (L2 Memory)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dummy-uart">Dummy UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="#control-registers">Control Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cva6-ara-integration">CVA6 + Ara Integration</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#interfaces">Interfaces</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#inputs">Inputs</a></li>
<li class="toctree-l3"><a class="reference internal" href="#outputs">Outputs</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#configuration-notes">Configuration Notes</a></li>
<li class="toctree-l2"><a class="reference internal" href="#memory">Memory</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ara_system.html"><code class="docutils literal notranslate"><span class="pre">ara_system</span></code>: Integration of CVA6 and Ara</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Ara:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="ara.html"><code class="docutils literal notranslate"><span class="pre">ara</span></code>: Top-Level Vector Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="ara_dispatcher.html"><code class="docutils literal notranslate"><span class="pre">ara_dispatcher</span></code> — Vector Instruction Decoder and Issuer</a></li>
<li class="toctree-l1"><a class="reference internal" href="segment_sequencer.html"><code class="docutils literal notranslate"><span class="pre">segment_sequencer</span></code> - Split segment memory operations into multiple micro-ops</a></li>
<li class="toctree-l1"><a class="reference internal" href="ara_sequencer.html"><code class="docutils literal notranslate"><span class="pre">ara_sequencer</span></code> — Instruction sequencer and macro dependency check</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">SLDU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="sldu/sldu.html"><code class="docutils literal notranslate"><span class="pre">sldu</span></code> — Ara’s slide unit, for permutations, shuffles, and slides</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">MASKU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="masku/masku.html"><code class="docutils literal notranslate"><span class="pre">masku</span></code> — Ara’s mask unit, for mask bits dispatch, mask operations, bits handling</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VLSU</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="vlsu/vlsu.html"><code class="docutils literal notranslate"><span class="pre">vlsu</span></code> - Vector Load/Store Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="vlsu/addrgen.html"><code class="docutils literal notranslate"><span class="pre">addrgen</span></code>: Ara Vector Address Generation Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="vlsu/vldu.html"><code class="docutils literal notranslate"><span class="pre">vldu</span></code>: Ara’s Vector Load Unit</a></li>
<li class="toctree-l1"><a class="reference internal" href="vlsu/vstu.html"><code class="docutils literal notranslate"><span class="pre">vstu</span></code>: Ara Vector Store Unit</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Lane</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="lane/lane.html"><code class="docutils literal notranslate"><span class="pre">lane</span></code> — Ara’s lane, hosting a vector register file slice and functional units</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/lane_sequencer.html"><code class="docutils literal notranslate"><span class="pre">lane_sequencer</span></code> — Set up the in-lane operations</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/vrf.html"><code class="docutils literal notranslate"><span class="pre">vrf</span></code> — Ara’s Vector Register File (VRF)</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/operand_requester.html"><code class="docutils literal notranslate"><span class="pre">operand_requester</span></code> Module Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/operand_queues_stage.html"><code class="docutils literal notranslate"><span class="pre">operand_queues_stage</span></code> — Instantiate the in-lane operand queues</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/operand_queue.html"><code class="docutils literal notranslate"><span class="pre">operand_queue</span></code> — Buffer between the VRF and the functional units</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/vector_fus_stage.html"><code class="docutils literal notranslate"><span class="pre">vector_fus_stage</span></code> Module Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/valu.html"><code class="docutils literal notranslate"><span class="pre">valu</span></code> - Instantiate the in-lane SIMD ALU (unpipelined)</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/simd_alu.html"><code class="docutils literal notranslate"><span class="pre">simd_alu</span></code> - Ara’s in-lane SIMD ALU (<code class="docutils literal notranslate"><span class="pre">simd_alu</span></code>)</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/fixed_p_rounding.html"><code class="docutils literal notranslate"><span class="pre">fixed_p_rounding</span></code> - Set up fixed-point arithmetic rounding information</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/vmfpu.html"><code class="docutils literal notranslate"><span class="pre">vmfpu</span></code> — Instantiate in-lane SIMD FPU, SIMD multiplier, and SIMD divider (pipelined or multi-cycle)</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/simd_mul.html"><code class="docutils literal notranslate"><span class="pre">simd_mul</span></code> — Ara’s in-lane SIMD multiplier</a></li>
<li class="toctree-l1"><a class="reference internal" href="lane/simd_div.html"><code class="docutils literal notranslate"><span class="pre">simd_div</span></code> — Ara’s in-lane SIMD divider</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Ara</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><code class="docutils literal notranslate"><span class="pre">ara_soc</span></code>: Top-Level Dummy SoC for Ara</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/modules/ara_soc.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="ara-soc-top-level-dummy-soc-for-ara">
<h1><code class="docutils literal notranslate"><span class="pre">ara_soc</span></code>: Top-Level Dummy SoC for Ara<a class="headerlink" href="#ara-soc-top-level-dummy-soc-for-ara" title="Permalink to this heading"></a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this heading"></a></h2>
<p>The <code class="docutils literal notranslate"><span class="pre">ara_soc</span></code> module is a top-level <strong>dummy system-on-chip</strong> used to instantiate the <strong>Ara vector processor</strong> alongside the scalar <strong>CVA6 core</strong>, enabling test and benchmarking in a standalone simulation environment.</p>
<p>This SoC includes:</p>
<ul class="simple">
<li><p>Ara + CVA6 integration</p></li>
<li><p>L2 memory (a simple SRAM, called DRAM in the file for historical reasons)</p></li>
<li><p>Dummy UART peripheral</p></li>
<li><p>Control and status registers</p></li>
<li><p>AXI crossbar interconnect and protocol adapters</p></li>
</ul>
<p>It is <strong>parameterizable</strong> to support varying numbers of vector lanes and data widths, enabling scalable evaluation of Ara across configurations.</p>
</section>
<hr class="docutils" />
<section id="parameters">
<h2>Parameters<a class="headerlink" href="#parameters" title="Permalink to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">NrLanes</span></code></p></td>
<td><p>Number of parallel vector lanes (2–16, power-of-two)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VLEN</span></code></p></td>
<td><p>Vector length in bits (usually <code class="docutils literal notranslate"><span class="pre">1024</span> <span class="pre">×</span> <span class="pre">NrLanes</span></code>)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">OSSupport</span></code></p></td>
<td><p>Enable OS-level support in CVA6</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FPUSupport</span></code></p></td>
<td><p>Enables FP16, FP32, FP64 support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">FPExtSupport</span></code></p></td>
<td><p>Enable optional <code class="docutils literal notranslate"><span class="pre">vfrec7</span></code> / <code class="docutils literal notranslate"><span class="pre">vfrsqrt7</span></code> instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FixPtSupport</span></code></p></td>
<td><p>Enables fixed-point support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SegSupport</span></code></p></td>
<td><p>Enables segmented memory instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Axi*Width</span></code></p></td>
<td><p>AXI bus widths for data, address, ID, user</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">AxiRespDelay</span></code></p></td>
<td><p>AXI response delay in picoseconds (used in gate-level simulations)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">L2NumWords</span></code></p></td>
<td><p>Number of words in simulated SRAM (<code class="docutils literal notranslate"><span class="pre">4MiB</span> <span class="pre">/</span> <span class="pre">lane</span></code> default)</p></td>
</tr>
</tbody>
</table>
</section>
<hr class="docutils" />
<section id="memory-map">
<h2>Memory Map<a class="headerlink" href="#memory-map" title="Permalink to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Region</p></th>
<th class="head"><p>Base Address</p></th>
<th class="head"><p>Size</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SRAM</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x8000_0000</span></code></p></td>
<td><p>1 GB</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">UART</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0xC000_0000</span></code></p></td>
<td><p>4 KB</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CTRL</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0xD000_0000</span></code></p></td>
<td><p>4 KB</p></td>
</tr>
</tbody>
</table>
</section>
<hr class="docutils" />
<section id="internal-structure">
<h2>Internal Structure<a class="headerlink" href="#internal-structure" title="Permalink to this heading"></a></h2>
<section id="axi-crossbar">
<h3>AXI Crossbar<a class="headerlink" href="#axi-crossbar" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>One master (CVA6+Ara system)</p></li>
<li><p>Three slaves: SRAM, UART, control registers</p></li>
<li><p>Managed via <code class="docutils literal notranslate"><span class="pre">axi_xbar</span></code> with routing rules</p></li>
</ul>
</section>
<section id="sram-l2-memory">
<h3>SRAM (L2 Memory)<a class="headerlink" href="#sram-l2-memory" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Backed by non-synthesizable SRAM (<code class="docutils literal notranslate"><span class="pre">tc_sram</span></code>)</p></li>
<li><p>Connected via <code class="docutils literal notranslate"><span class="pre">axi_to_mem</span></code> and <code class="docutils literal notranslate"><span class="pre">axi_atop_filter</span></code> (atomics filtered out)</p></li>
</ul>
</section>
<section id="dummy-uart">
<h3>Dummy UART<a class="headerlink" href="#dummy-uart" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>APB interface exposed to the environment</p></li>
<li><p>Internally connected via AXI-Lite and AXI width converter</p></li>
<li><p>Used to implement printf’s putc in during simulation</p></li>
</ul>
</section>
<section id="control-registers">
<h3>Control Registers<a class="headerlink" href="#control-registers" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Control and status block (exit signal, counters, etc.)</p></li>
<li><p>Connected via AXI-Lite</p></li>
</ul>
</section>
<section id="cva6-ara-integration">
<h3>CVA6 + Ara Integration<a class="headerlink" href="#cva6-ara-integration" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Instantiated via <code class="docutils literal notranslate"><span class="pre">ara_system</span></code></p></li>
<li><p>Custom configuration generated dynamically from RVV template config</p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="interfaces">
<h2>Interfaces<a class="headerlink" href="#interfaces" title="Permalink to this heading"></a></h2>
<section id="inputs">
<h3>Inputs<a class="headerlink" href="#inputs" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">clk_i</span></code>, <code class="docutils literal notranslate"><span class="pre">rst_ni</span></code>: Clock and active-low reset</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">scan_enable_i</span></code>, <code class="docutils literal notranslate"><span class="pre">scan_data_i</span></code>: Scan chain inputs (for DFT)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">uart_prdata_i</span></code>, <code class="docutils literal notranslate"><span class="pre">uart_pready_i</span></code>, <code class="docutils literal notranslate"><span class="pre">uart_pslverr_i</span></code>: UART bus inputs</p></li>
</ul>
</section>
<section id="outputs">
<h3>Outputs<a class="headerlink" href="#outputs" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">exit_o</span></code>: Simulation termination flag, sensed by the testbench to end the simulation.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">hw_cnt_en_o</span></code>: Hardware counter enable signal. Used for benchmarking.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">scan_data_o</span></code>: Scan chain output.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">uart_*</span></code>: APB UART outputs.</p></li>
</ul>
</section>
</section>
<hr class="docutils" />
<section id="configuration-notes">
<h2>Configuration Notes<a class="headerlink" href="#configuration-notes" title="Permalink to this heading"></a></h2>
<p>CVA6 is configured dynamically using:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">function</span><span class="w"> </span><span class="k">automatic</span><span class="w"> </span><span class="n">config_pkg</span><span class="o">::</span><span class="n">cva6_user_cfg_t</span><span class="w"> </span><span class="n">gen_usr_cva6_config</span><span class="p">(...);</span>
</pre></div>
</div>
</section>
<section id="memory">
<h2>Memory<a class="headerlink" href="#memory" title="Permalink to this heading"></a></h2>
<p>CVA6 + Ara access the memory through AXI using a <code class="docutils literal notranslate"><span class="pre">32</span> <span class="pre">*</span> <span class="pre">#Lanes</span></code>-bit wide data port. This wide data port avoids complex interconnects and banked memory management, but performs poorly with indexed memory operations.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../introduction.html" class="btn btn-neutral float-left" title="Introduction" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ara_system.html" class="btn btn-neutral float-right" title="ara_system: Integration of CVA6 and Ara" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright .</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>