#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 18 12:08:34 2024
# Process ID: 60343
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3496.765 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :20806 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_ports hdmi_hsync] [get_bd_ports hdmi_vsync] [get_bd_ports hdmi_data]
delete_bd_objs [get_bd_intf_nets v_mix_0_m_axis_video] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells v_mix_0]
endgroup
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
reset_run main_design_xbar_1_synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
startgroup
set_property -dict [list \
  CONFIG.S00_HAS_DATA_FIFO {2} \
  CONFIG.S01_HAS_DATA_FIFO {2} \
  CONFIG.S02_HAS_DATA_FIFO {2} \
  CONFIG.STRATEGY {2} \
] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
endgroup
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells ps7_0_axi_periph]
endgroup
save_bd_design
