// Seed: 1725501220
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7
    , id_13,
    input uwire id_8
    , id_14,
    output uwire id_9,
    input uwire id_10,
    output supply0 id_11
);
  logic id_15, id_16 = id_2, id_17;
  wire id_18;
  assign id_15[-1] = 1;
  wire id_19;
  wire id_20;
  assign id_11 = id_19;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wire id_3
);
  wire id_5;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1
  );
endmodule
