

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Thu Aug  1 00:46:55 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.075 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2926|     2926|  8.778 us|  8.778 us|  2926|  2926|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2561|     2561|         3|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |      361|      361|         3|          1|          1|   360|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln605 = br void" [patchMaker.cpp:605]   --->   Operation 10 'br' 'br_ln605' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void, i12 %add_ln605_1, void %.split12" [patchMaker.cpp:605]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%a = phi i6 0, void, i6 %select_ln605_1, void %.split12" [patchMaker.cpp:605]   --->   Operation 12 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln609_2, void %.split12" [patchMaker.cpp:609]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%b = phi i3 0, void, i3 %select_ln609_1, void %.split12" [patchMaker.cpp:609]   --->   Operation 14 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c = phi i5 0, void, i5 %add_ln615, void %.split12" [patchMaker.cpp:615]   --->   Operation 15 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.74ns)   --->   "%add_ln605_1 = add i12 %indvar_flatten13, i12 1" [patchMaker.cpp:605]   --->   Operation 16 'add' 'add_ln605_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.62ns)   --->   "%icmp_ln605 = icmp_eq  i12 %indvar_flatten13, i12 2560" [patchMaker.cpp:605]   --->   Operation 18 'icmp' 'icmp_ln605' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln605 = br i1 %icmp_ln605, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:605]   --->   Operation 19 'br' 'br_ln605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln605 = add i6 %a, i6 1" [patchMaker.cpp:605]   --->   Operation 20 'add' 'add_ln605' <Predicate = (!icmp_ln605)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln609 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:609]   --->   Operation 21 'icmp' 'icmp_ln609' <Predicate = (!icmp_ln605)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln605 = select i1 %icmp_ln609, i3 0, i3 %b" [patchMaker.cpp:605]   --->   Operation 22 'select' 'select_ln605' <Predicate = (!icmp_ln605)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln605_1 = select i1 %icmp_ln609, i6 %add_ln605, i6 %a" [patchMaker.cpp:605]   --->   Operation 23 'select' 'select_ln605_1' <Predicate = (!icmp_ln605)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln605)   --->   "%xor_ln605 = xor i1 %icmp_ln609, i1 1" [patchMaker.cpp:605]   --->   Operation 24 'xor' 'xor_ln605' <Predicate = (!icmp_ln605)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln615 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:615]   --->   Operation 25 'icmp' 'icmp_ln615' <Predicate = (!icmp_ln605)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln605 = and i1 %icmp_ln615, i1 %xor_ln605" [patchMaker.cpp:605]   --->   Operation 26 'and' 'and_ln605' <Predicate = (!icmp_ln605)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.57ns)   --->   "%add_ln609 = add i3 %select_ln605, i3 1" [patchMaker.cpp:609]   --->   Operation 27 'add' 'add_ln609' <Predicate = (!icmp_ln605)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln609)   --->   "%or_ln609 = or i1 %and_ln605, i1 %icmp_ln609" [patchMaker.cpp:609]   --->   Operation 28 'or' 'or_ln609' <Predicate = (!icmp_ln605)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln609 = select i1 %or_ln609, i5 0, i5 %c" [patchMaker.cpp:609]   --->   Operation 29 'select' 'select_ln609' <Predicate = (!icmp_ln605)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln609_1 = select i1 %and_ln605, i3 %add_ln609, i3 %select_ln605" [patchMaker.cpp:609]   --->   Operation 30 'select' 'select_ln609_1' <Predicate = (!icmp_ln605)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln615 = add i5 %select_ln609, i5 1" [patchMaker.cpp:615]   --->   Operation 31 'add' 'add_ln615' <Predicate = (!icmp_ln605)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln609_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:609]   --->   Operation 32 'add' 'add_ln609_1' <Predicate = (!icmp_ln605)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln609_2 = select i1 %icmp_ln609, i8 1, i8 %add_ln609_1" [patchMaker.cpp:609]   --->   Operation 33 'select' 'select_ln609_2' <Predicate = (!icmp_ln605)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i6 %select_ln605_1" [patchMaker.cpp:620]   --->   Operation 34 'zext' 'zext_ln620' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln605_1, i2 0" [patchMaker.cpp:620]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln620 = add i8 %tmp, i8 %zext_ln620" [patchMaker.cpp:620]   --->   Operation 36 'add' 'add_ln620' <Predicate = (!icmp_ln605)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i3 %select_ln609_1" [patchMaker.cpp:620]   --->   Operation 37 'zext' 'zext_ln620_1' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln620_1 = add i8 %add_ln620, i8 %zext_ln620_1" [patchMaker.cpp:620]   --->   Operation 38 'add' 'add_ln620_1' <Predicate = (!icmp_ln605)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln620_1, i4 0" [patchMaker.cpp:620]   --->   Operation 39 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln620_2 = zext i5 %select_ln609" [patchMaker.cpp:620]   --->   Operation 40 'zext' 'zext_ln620_2' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.74ns)   --->   "%add_ln620_2 = add i12 %tmp_34_cast, i12 %zext_ln620_2" [patchMaker.cpp:620]   --->   Operation 41 'add' 'add_ln620_2' <Predicate = (!icmp_ln605)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln620_3 = zext i12 %add_ln620_2" [patchMaker.cpp:620]   --->   Operation 47 'zext' 'zext_ln620_3' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln620_3" [patchMaker.cpp:620]   --->   Operation 48 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln615 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [patchMaker.cpp:615]   --->   Operation 49 'specloopname' 'specloopname_ln615' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.64ns)   --->   "%store_ln620 = store i64 0, i12 %patches_superpoints_addr" [patchMaker.cpp:620]   --->   Operation 50 'store' 'store_ln620' <Predicate = (!icmp_ln605)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln605)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln626 = br void %.preheader.preheader" [patchMaker.cpp:626]   --->   Operation 52 'br' 'br_ln626' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 2.07>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i9 %add_ln626_1, void %.preheader, i9 0, void %.preheader.preheader.preheader" [patchMaker.cpp:626]   --->   Operation 53 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%a_1 = phi i2 %select_ln626_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:626]   --->   Operation 54 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %select_ln630_2, void %.preheader, i8 0, void %.preheader.preheader.preheader" [patchMaker.cpp:630]   --->   Operation 55 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%b_3 = phi i3 %select_ln630_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:630]   --->   Operation 56 'phi' 'b_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 %select_ln636_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:636]   --->   Operation 57 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%c_3 = phi i3 %select_ln636_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:636]   --->   Operation 58 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%d = phi i3 %add_ln642, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:642]   --->   Operation 59 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.71ns)   --->   "%add_ln626_1 = add i9 %indvar_flatten59, i9 1" [patchMaker.cpp:626]   --->   Operation 60 'add' 'add_ln626_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.59ns)   --->   "%icmp_ln626 = icmp_eq  i9 %indvar_flatten59, i9 360" [patchMaker.cpp:626]   --->   Operation 62 'icmp' 'icmp_ln626' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln626 = br i1 %icmp_ln626, void %.preheader, void" [patchMaker.cpp:626]   --->   Operation 63 'br' 'br_ln626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.43ns)   --->   "%add_ln626 = add i2 %a_1, i2 1" [patchMaker.cpp:626]   --->   Operation 64 'add' 'add_ln626' <Predicate = (!icmp_ln626)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.58ns)   --->   "%icmp_ln630 = icmp_eq  i8 %indvar_flatten35, i8 120" [patchMaker.cpp:630]   --->   Operation 65 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln626)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln626 = select i1 %icmp_ln630, i3 0, i3 %b_3" [patchMaker.cpp:626]   --->   Operation 66 'select' 'select_ln626' <Predicate = (!icmp_ln626)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln626_1 = select i1 %icmp_ln630, i2 %add_ln626, i2 %a_1" [patchMaker.cpp:626]   --->   Operation 67 'select' 'select_ln626_1' <Predicate = (!icmp_ln626)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.12ns)   --->   "%xor_ln626 = xor i1 %icmp_ln630, i1 1" [patchMaker.cpp:626]   --->   Operation 68 'xor' 'xor_ln626' <Predicate = (!icmp_ln626)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.49ns)   --->   "%icmp_ln642 = icmp_eq  i3 %d, i3 6" [patchMaker.cpp:642]   --->   Operation 69 'icmp' 'icmp_ln642' <Predicate = (!icmp_ln626)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln630)   --->   "%and_ln626 = and i1 %icmp_ln642, i1 %xor_ln626" [patchMaker.cpp:626]   --->   Operation 70 'and' 'and_ln626' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln636 = icmp_eq  i6 %indvar_flatten21, i6 24" [patchMaker.cpp:636]   --->   Operation 71 'icmp' 'icmp_ln636' <Predicate = (!icmp_ln626)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln626_1 = and i1 %icmp_ln636, i1 %xor_ln626" [patchMaker.cpp:626]   --->   Operation 72 'and' 'and_ln626_1' <Predicate = (!icmp_ln626)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln630 = add i3 %select_ln626, i3 1" [patchMaker.cpp:630]   --->   Operation 73 'add' 'add_ln630' <Predicate = (!icmp_ln626)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.12ns)   --->   "%or_ln630 = or i1 %and_ln626_1, i1 %icmp_ln630" [patchMaker.cpp:630]   --->   Operation 74 'or' 'or_ln630' <Predicate = (!icmp_ln626)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln630 = select i1 %or_ln630, i3 0, i3 %c_3" [patchMaker.cpp:630]   --->   Operation 75 'select' 'select_ln630' <Predicate = (!icmp_ln626)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln630_1 = select i1 %and_ln626_1, i3 %add_ln630, i3 %select_ln626" [patchMaker.cpp:630]   --->   Operation 76 'select' 'select_ln630_1' <Predicate = (!icmp_ln626)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln630)   --->   "%xor_ln630 = xor i1 %icmp_ln636, i1 1" [patchMaker.cpp:630]   --->   Operation 77 'xor' 'xor_ln630' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln630)   --->   "%or_ln630_1 = or i1 %icmp_ln630, i1 %xor_ln630" [patchMaker.cpp:630]   --->   Operation 78 'or' 'or_ln630_1' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln630 = and i1 %and_ln626, i1 %or_ln630_1" [patchMaker.cpp:630]   --->   Operation 79 'and' 'and_ln630' <Predicate = (!icmp_ln626)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln636 = add i3 %select_ln630, i3 1" [patchMaker.cpp:636]   --->   Operation 80 'add' 'add_ln636' <Predicate = (!icmp_ln626)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln636)   --->   "%or_ln636 = or i1 %and_ln630, i1 %and_ln626_1" [patchMaker.cpp:636]   --->   Operation 81 'or' 'or_ln636' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln636)   --->   "%or_ln636_1 = or i1 %or_ln636, i1 %icmp_ln630" [patchMaker.cpp:636]   --->   Operation 82 'or' 'or_ln636_1' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln636 = select i1 %or_ln636_1, i3 0, i3 %d" [patchMaker.cpp:636]   --->   Operation 83 'select' 'select_ln636' <Predicate = (!icmp_ln626)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln636_1 = select i1 %and_ln630, i3 %add_ln636, i3 %select_ln630" [patchMaker.cpp:636]   --->   Operation 84 'select' 'select_ln636_1' <Predicate = (!icmp_ln626)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.57ns)   --->   "%add_ln642 = add i3 %select_ln636, i3 1" [patchMaker.cpp:642]   --->   Operation 85 'add' 'add_ln642' <Predicate = (!icmp_ln626)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln636_1 = add i6 %indvar_flatten21, i6 1" [patchMaker.cpp:636]   --->   Operation 86 'add' 'add_ln636_1' <Predicate = (!icmp_ln626)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.29ns)   --->   "%select_ln636_2 = select i1 %or_ln630, i6 1, i6 %add_ln636_1" [patchMaker.cpp:636]   --->   Operation 87 'select' 'select_ln636_2' <Predicate = (!icmp_ln626)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln630_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:630]   --->   Operation 88 'add' 'add_ln630_1' <Predicate = (!icmp_ln626)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln630_2 = select i1 %icmp_ln630, i8 1, i8 %add_ln630_1" [patchMaker.cpp:630]   --->   Operation 89 'select' 'select_ln630_2' <Predicate = (!icmp_ln626)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.01>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i2 %select_ln626_1" [patchMaker.cpp:647]   --->   Operation 90 'zext' 'zext_ln647' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln626_1, i2 0" [patchMaker.cpp:647]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i4 %tmp_s" [patchMaker.cpp:647]   --->   Operation 92 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647 = add i5 %zext_ln647_1, i5 %zext_ln647" [patchMaker.cpp:647]   --->   Operation 93 'add' 'add_ln647' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln647_2 = zext i3 %select_ln630_1" [patchMaker.cpp:647]   --->   Operation 94 'zext' 'zext_ln647_2' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln647_1 = add i5 %add_ln647, i5 %zext_ln647_2" [patchMaker.cpp:647]   --->   Operation 95 'add' 'add_ln647_1' <Predicate = (!icmp_ln626)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln647_1, i2 0" [patchMaker.cpp:636]   --->   Operation 96 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln636 = zext i7 %tmp_25" [patchMaker.cpp:636]   --->   Operation 97 'zext' 'zext_ln636' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln647_3 = zext i3 %select_ln636_1" [patchMaker.cpp:647]   --->   Operation 98 'zext' 'zext_ln647_3' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln647_2 = add i63 %zext_ln636, i63 %zext_ln647_3" [patchMaker.cpp:647]   --->   Operation 99 'add' 'add_ln647_2' <Predicate = (!icmp_ln626)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i63 %add_ln647_2" [patchMaker.cpp:647]   --->   Operation 100 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln647, i3 0" [patchMaker.cpp:647]   --->   Operation 101 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i63 %add_ln647_2" [patchMaker.cpp:647]   --->   Operation 102 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln647_1, i1 0" [patchMaker.cpp:647]   --->   Operation 103 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln647 = sub i9 %p_shl2_cast, i9 %p_shl3_cast" [patchMaker.cpp:647]   --->   Operation 104 'sub' 'sub_ln647' <Predicate = (!icmp_ln626)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln647_4 = zext i3 %select_ln636" [patchMaker.cpp:647]   --->   Operation 105 'zext' 'zext_ln647_4' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln647_3 = add i9 %sub_ln647, i9 %zext_ln647_4" [patchMaker.cpp:647]   --->   Operation 106 'add' 'add_ln647_3' <Predicate = (!icmp_ln626)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 5> <Delay = 1.19>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 108 'speclooptripcount' 'empty_79' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln647_5 = zext i9 %add_ln647_3" [patchMaker.cpp:647]   --->   Operation 114 'zext' 'zext_ln647_5' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln647_5" [patchMaker.cpp:647]   --->   Operation 115 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln642 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [patchMaker.cpp:642]   --->   Operation 116 'specloopname' 'specloopname_ln642' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.19ns)   --->   "%store_ln647 = store i32 0, i9 %patches_parameters_addr" [patchMaker.cpp:647]   --->   Operation 117 'store' 'store_ln647' <Predicate = (!icmp_ln626)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln626)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln652 = ret" [patchMaker.cpp:652]   --->   Operation 119 'ret' 'ret_ln652' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:605) with incoming values : ('add_ln605_1', patchMaker.cpp:605) [5]  (0.387 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('c', patchMaker.cpp:615) with incoming values : ('add_ln615', patchMaker.cpp:615) [9]  (0 ns)
	'icmp' operation ('icmp_ln615', patchMaker.cpp:615) [26]  (0.637 ns)
	'and' operation ('and_ln605', patchMaker.cpp:605) [27]  (0.122 ns)
	'or' operation ('or_ln609', patchMaker.cpp:609) [30]  (0 ns)
	'select' operation ('select_ln609', patchMaker.cpp:609) [31]  (0.278 ns)
	'add' operation ('add_ln615', patchMaker.cpp:615) [43]  (0.707 ns)

 <State 3>: 1.58ns
The critical path consists of the following:
	'add' operation ('add_ln620', patchMaker.cpp:620) [23]  (0 ns)
	'add' operation ('add_ln620_1', patchMaker.cpp:620) [34]  (0.838 ns)
	'add' operation ('add_ln620_2', patchMaker.cpp:620) [38]  (0.745 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:620) [40]  (0 ns)
	'store' operation ('store_ln620', patchMaker.cpp:620) of constant 0 on array 'patches_superpoints' [42]  (1.65 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', patchMaker.cpp:626) with incoming values : ('add_ln626_1', patchMaker.cpp:626) [50]  (0.387 ns)

 <State 6>: 2.08ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten35', patchMaker.cpp:630) with incoming values : ('select_ln630_2', patchMaker.cpp:630) [52]  (0 ns)
	'icmp' operation ('icmp_ln630', patchMaker.cpp:630) [65]  (0.581 ns)
	'xor' operation ('xor_ln626', patchMaker.cpp:626) [73]  (0.122 ns)
	'and' operation ('and_ln626_1', patchMaker.cpp:626) [77]  (0.122 ns)
	'or' operation ('or_ln630', patchMaker.cpp:630) [80]  (0.122 ns)
	'select' operation ('select_ln630', patchMaker.cpp:630) [81]  (0.278 ns)
	'add' operation ('add_ln636', patchMaker.cpp:636) [91]  (0.572 ns)
	'select' operation ('select_ln636_1', patchMaker.cpp:636) [96]  (0.278 ns)

 <State 7>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln647', patchMaker.cpp:647) [71]  (0 ns)
	'add' operation ('add_ln647_1', patchMaker.cpp:647) [84]  (0.493 ns)
	'add' operation ('add_ln647_2', patchMaker.cpp:647) [98]  (0.706 ns)
	'sub' operation ('sub_ln647', patchMaker.cpp:647) [103]  (0 ns)
	'add' operation ('add_ln647_3', patchMaker.cpp:647) [106]  (0.818 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:647) [108]  (0 ns)
	'store' operation ('store_ln647', patchMaker.cpp:647) of constant 0 on array 'patches_parameters' [110]  (1.2 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
