{
  "module_name": "ixgbe_phy.h",
  "hash_id": "c563a51dca9979c11fb8571b33503dc36d99cec131104b8f804fbab669e14b34",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/ixgbe/ixgbe_phy.h",
  "human_readable_source": " \n \n\n#ifndef _IXGBE_PHY_H_\n#define _IXGBE_PHY_H_\n\n#include \"ixgbe_type.h\"\n#define IXGBE_I2C_EEPROM_DEV_ADDR    0xA0\n#define IXGBE_I2C_EEPROM_DEV_ADDR2   0xA2\n\n \n#define IXGBE_SFF_IDENTIFIER\t\t0x0\n#define IXGBE_SFF_IDENTIFIER_SFP\t0x3\n#define IXGBE_SFF_VENDOR_OUI_BYTE0\t0x25\n#define IXGBE_SFF_VENDOR_OUI_BYTE1\t0x26\n#define IXGBE_SFF_VENDOR_OUI_BYTE2\t0x27\n#define IXGBE_SFF_1GBE_COMP_CODES\t0x6\n#define IXGBE_SFF_10GBE_COMP_CODES\t0x3\n#define IXGBE_SFF_CABLE_TECHNOLOGY\t0x8\n#define IXGBE_SFF_CABLE_SPEC_COMP\t0x3C\n#define IXGBE_SFF_SFF_8472_SWAP\t\t0x5C\n#define IXGBE_SFF_SFF_8472_COMP\t\t0x5E\n#define IXGBE_SFF_SFF_8472_OSCB\t\t0x6E\n#define IXGBE_SFF_SFF_8472_ESCB\t\t0x76\n#define IXGBE_SFF_IDENTIFIER_QSFP_PLUS\t0xD\n#define IXGBE_SFF_QSFP_VENDOR_OUI_BYTE0\t0xA5\n#define IXGBE_SFF_QSFP_VENDOR_OUI_BYTE1\t0xA6\n#define IXGBE_SFF_QSFP_VENDOR_OUI_BYTE2\t0xA7\n#define IXGBE_SFF_QSFP_CONNECTOR\t0x82\n#define IXGBE_SFF_QSFP_10GBE_COMP\t0x83\n#define IXGBE_SFF_QSFP_1GBE_COMP\t0x86\n#define IXGBE_SFF_QSFP_CABLE_LENGTH\t0x92\n#define IXGBE_SFF_QSFP_DEVICE_TECH\t0x93\n\n \n#define IXGBE_SFF_DA_PASSIVE_CABLE\t\t0x4\n#define IXGBE_SFF_DA_ACTIVE_CABLE\t\t0x8\n#define IXGBE_SFF_DA_SPEC_ACTIVE_LIMITING\t0x4\n#define IXGBE_SFF_1GBASESX_CAPABLE\t\t0x1\n#define IXGBE_SFF_1GBASELX_CAPABLE\t\t0x2\n#define IXGBE_SFF_1GBASET_CAPABLE\t\t0x8\n#define IXGBE_SFF_10GBASESR_CAPABLE\t\t0x10\n#define IXGBE_SFF_10GBASELR_CAPABLE\t\t0x20\n#define IXGBE_SFF_SOFT_RS_SELECT_MASK\t\t0x8\n#define IXGBE_SFF_SOFT_RS_SELECT_10G\t\t0x8\n#define IXGBE_SFF_SOFT_RS_SELECT_1G\t\t0x0\n#define IXGBE_SFF_ADDRESSING_MODE\t\t0x4\n#define IXGBE_SFF_DDM_IMPLEMENTED\t\t0x40\n#define IXGBE_SFF_QSFP_DA_ACTIVE_CABLE\t\t0x1\n#define IXGBE_SFF_QSFP_DA_PASSIVE_CABLE\t\t0x8\n#define IXGBE_SFF_QSFP_CONNECTOR_NOT_SEPARABLE\t0x23\n#define IXGBE_SFF_QSFP_TRANSMITER_850NM_VCSEL\t0x0\n#define IXGBE_I2C_EEPROM_READ_MASK\t\t0x100\n#define IXGBE_I2C_EEPROM_STATUS_MASK\t\t0x3\n#define IXGBE_I2C_EEPROM_STATUS_NO_OPERATION\t0x0\n#define IXGBE_I2C_EEPROM_STATUS_PASS\t\t0x1\n#define IXGBE_I2C_EEPROM_STATUS_FAIL\t\t0x2\n#define IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS\t0x3\n#define IXGBE_CS4227\t\t\t\t0xBE     \n#define IXGBE_CS4227_GLOBAL_ID_LSB\t\t0\n#define IXGBE_CS4227_GLOBAL_ID_MSB\t\t1\n#define IXGBE_CS4227_SCRATCH\t\t\t2\n#define IXGBE_CS4227_EFUSE_PDF_SKU\t\t0x19F\n#define IXGBE_CS4223_SKU_ID\t\t\t0x0010   \n#define IXGBE_CS4227_SKU_ID\t\t\t0x0014   \n#define IXGBE_CS4227_RESET_PENDING\t\t0x1357\n#define IXGBE_CS4227_RESET_COMPLETE\t\t0x5AA5\n#define IXGBE_CS4227_RETRIES\t\t\t15\n#define IXGBE_CS4227_EFUSE_STATUS\t\t0x0181\n#define IXGBE_CS4227_LINE_SPARE22_MSB\t\t0x12AD\t \n#define IXGBE_CS4227_LINE_SPARE24_LSB\t\t0x12B0\t \n#define IXGBE_CS4227_HOST_SPARE22_MSB\t\t0x1AAD\t \n#define IXGBE_CS4227_HOST_SPARE24_LSB\t\t0x1AB0\t \n#define IXGBE_CS4227_EEPROM_STATUS\t\t0x5001\n#define IXGBE_CS4227_EEPROM_LOAD_OK\t\t0x0001\n#define IXGBE_CS4227_SPEED_1G\t\t\t0x8000\n#define IXGBE_CS4227_SPEED_10G\t\t\t0\n#define IXGBE_CS4227_EDC_MODE_CX1\t\t0x0002\n#define IXGBE_CS4227_EDC_MODE_SR\t\t0x0004\n#define IXGBE_CS4227_EDC_MODE_DIAG\t\t0x0008\n#define IXGBE_CS4227_RESET_HOLD\t\t\t500\t \n#define IXGBE_CS4227_RESET_DELAY\t\t500\t \n#define IXGBE_CS4227_CHECK_DELAY\t\t30\t \n#define IXGBE_PE\t\t\t\t0xE0\t \n#define IXGBE_PE_OUTPUT\t\t\t\t1\t \n#define IXGBE_PE_CONFIG\t\t\t\t3\t \n#define IXGBE_PE_BIT1\t\t\t\tBIT(1)\n\n \n#define IXGBE_TAF_SYM_PAUSE                  0x400\n#define IXGBE_TAF_ASM_PAUSE                  0x800\n\n \n#define IXGBE_SFF_VENDOR_OUI_BYTE0_SHIFT    24\n#define IXGBE_SFF_VENDOR_OUI_BYTE1_SHIFT    16\n#define IXGBE_SFF_VENDOR_OUI_BYTE2_SHIFT    8\n\n \n#define IXGBE_SFF_VENDOR_OUI_TYCO     0x00407600\n#define IXGBE_SFF_VENDOR_OUI_FTL      0x00906500\n#define IXGBE_SFF_VENDOR_OUI_AVAGO    0x00176A00\n#define IXGBE_SFF_VENDOR_OUI_INTEL    0x001B2100\n\n \n#define IXGBE_I2C_T_HD_STA  4\n#define IXGBE_I2C_T_LOW     5\n#define IXGBE_I2C_T_HIGH    4\n#define IXGBE_I2C_T_SU_STA  5\n#define IXGBE_I2C_T_HD_DATA 5\n#define IXGBE_I2C_T_SU_DATA 1\n#define IXGBE_I2C_T_RISE    1\n#define IXGBE_I2C_T_FALL    1\n#define IXGBE_I2C_T_SU_STO  4\n#define IXGBE_I2C_T_BUF     5\n\n#define IXGBE_SFP_DETECT_RETRIES\t2\n\n#define IXGBE_TN_LASI_STATUS_REG        0x9005\n#define IXGBE_TN_LASI_STATUS_TEMP_ALARM 0x0008\n\n \n#define IXGBE_SFF_SFF_8472_UNSUP      0x00\n\ns32 ixgbe_mii_bus_init(struct ixgbe_hw *hw);\n\ns32 ixgbe_identify_phy_generic(struct ixgbe_hw *hw);\ns32 ixgbe_reset_phy_generic(struct ixgbe_hw *hw);\ns32 ixgbe_read_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr,\n\t\t\t       u32 device_type, u16 *phy_data);\ns32 ixgbe_write_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr,\n\t\t\t\tu32 device_type, u16 phy_data);\ns32 ixgbe_read_phy_reg_mdi(struct ixgbe_hw *hw, u32 reg_addr,\n\t\t\t   u32 device_type, u16 *phy_data);\ns32 ixgbe_write_phy_reg_mdi(struct ixgbe_hw *hw, u32 reg_addr,\n\t\t\t    u32 device_type, u16 phy_data);\ns32 ixgbe_setup_phy_link_generic(struct ixgbe_hw *hw);\ns32 ixgbe_setup_phy_link_speed_generic(struct ixgbe_hw *hw,\n\t\t\t\t       ixgbe_link_speed speed,\n\t\t\t\t       bool autoneg_wait_to_complete);\ns32 ixgbe_get_copper_link_capabilities_generic(struct ixgbe_hw *hw,\n\t\t\t\t\t       ixgbe_link_speed *speed,\n\t\t\t\t\t       bool *autoneg);\nbool ixgbe_check_reset_blocked(struct ixgbe_hw *hw);\n\n \ns32 ixgbe_check_phy_link_tnx(struct ixgbe_hw *hw,\n\t\t\t     ixgbe_link_speed *speed,\n\t\t\t     bool *link_up);\ns32 ixgbe_setup_phy_link_tnx(struct ixgbe_hw *hw);\n\ns32 ixgbe_reset_phy_nl(struct ixgbe_hw *hw);\ns32 ixgbe_set_copper_phy_power(struct ixgbe_hw *hw, bool on);\ns32 ixgbe_identify_module_generic(struct ixgbe_hw *hw);\ns32 ixgbe_identify_sfp_module_generic(struct ixgbe_hw *hw);\ns32 ixgbe_get_sfp_init_sequence_offsets(struct ixgbe_hw *hw,\n\t\t\t\t\tu16 *list_offset,\n\t\t\t\t\tu16 *data_offset);\ns32 ixgbe_tn_check_overtemp(struct ixgbe_hw *hw);\ns32 ixgbe_read_i2c_byte_generic(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\tu8 dev_addr, u8 *data);\ns32 ixgbe_read_i2c_byte_generic_unlocked(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\t\t u8 dev_addr, u8 *data);\ns32 ixgbe_write_i2c_byte_generic(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\t u8 dev_addr, u8 data);\ns32 ixgbe_write_i2c_byte_generic_unlocked(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\t\t  u8 dev_addr, u8 data);\ns32 ixgbe_read_i2c_eeprom_generic(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\t  u8 *eeprom_data);\ns32 ixgbe_read_i2c_sff8472_generic(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\t   u8 *sff8472_data);\ns32 ixgbe_write_i2c_eeprom_generic(struct ixgbe_hw *hw, u8 byte_offset,\n\t\t\t\t   u8 eeprom_data);\ns32 ixgbe_read_i2c_combined_generic_int(struct ixgbe_hw *, u8 addr, u16 reg,\n\t\t\t\t\tu16 *val, bool lock);\ns32 ixgbe_write_i2c_combined_generic_int(struct ixgbe_hw *, u8 addr, u16 reg,\n\t\t\t\t\t u16 val, bool lock);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}