{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 08:24:50 2018 " "Info: Processing started: Fri Dec 14 08:24:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2936 208 376 -2920 "clk" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst62 step2 clk 4.303 ns register " "Info: tsu for register \"inst62\" (data pin = \"step2\", clock pin = \"clk\") is 4.303 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.249 ns + Longest pin register " "Info: + Longest pin to register delay is 6.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns step2 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'step2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step2 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2888 24 192 -2872 "step2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(0.357 ns) 6.094 ns inst28~0 2 COMB LCCOMB_X39_Y7_N0 1 " "Info: 2: + IC(4.900 ns) + CELL(0.357 ns) = 6.094 ns; Loc. = LCCOMB_X39_Y7_N0; Fanout = 1; COMB Node = 'inst28~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { step2 inst28~0 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 328 392 -2816 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.249 ns inst62 3 REG LCFF_X39_Y7_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.249 ns; Loc. = LCFF_X39_Y7_N1; Fanout = 1; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst28~0 inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 21.59 % ) " "Info: Total cell delay = 1.349 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 78.41 % ) " "Info: Total interconnect delay = 4.900 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { step2 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { step2 {} step2~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 4.900ns 0.000ns } { 0.000ns 0.837ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.036 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clk 1 CLK PIN_T1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2936 208 376 -2920 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.618 ns) 2.036 ns inst62 2 REG LCFF_X39_Y7_N1 1 " "Info: 2: + IC(0.588 ns) + CELL(0.618 ns) = 2.036 ns; Loc. = LCFF_X39_Y7_N1; Fanout = 1; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.12 % ) " "Info: Total cell delay = 1.448 ns ( 71.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 28.88 % ) " "Info: Total interconnect delay = 0.588 ns ( 28.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.036 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { step2 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { step2 {} step2~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 4.900ns 0.000ns } { 0.000ns 0.837ns 0.357ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.036 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk reset inst62 4.606 ns register " "Info: tco from clock \"clk\" to destination pin \"reset\" through register \"inst62\" is 4.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.036 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clk 1 CLK PIN_T1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2936 208 376 -2920 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.618 ns) 2.036 ns inst62 2 REG LCFF_X39_Y7_N1 1 " "Info: 2: + IC(0.588 ns) + CELL(0.618 ns) = 2.036 ns; Loc. = LCFF_X39_Y7_N1; Fanout = 1; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.12 % ) " "Info: Total cell delay = 1.448 ns ( 71.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 28.88 % ) " "Info: Total interconnect delay = 0.588 ns ( 28.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.036 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.476 ns + Longest register pin " "Info: + Longest register to pin delay is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst62 1 REG LCFF_X39_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y7_N1; Fanout = 1; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(2.154 ns) 2.476 ns reset 2 PIN PIN_T2 0 " "Info: 2: + IC(0.322 ns) + CELL(2.154 ns) = 2.476 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'reset'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { inst62 reset } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2848 576 752 -2832 "reset" "" } { -2856 544 576 -2840 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 87.00 % ) " "Info: Total cell delay = 2.154 ns ( 87.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 13.00 % ) " "Info: Total interconnect delay = 0.322 ns ( 13.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { inst62 reset } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { inst62 {} reset {} } { 0.000ns 0.322ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.036 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 0.830ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { inst62 reset } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { inst62 {} reset {} } { 0.000ns 0.322ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst62 step9 clk -2.520 ns register " "Info: th for register \"inst62\" (data pin = \"step9\", clock pin = \"clk\") is -2.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.036 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clk 1 CLK PIN_T1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2936 208 376 -2920 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.618 ns) 2.036 ns inst62 2 REG LCFF_X39_Y7_N1 1 " "Info: 2: + IC(0.588 ns) + CELL(0.618 ns) = 2.036 ns; Loc. = LCFF_X39_Y7_N1; Fanout = 1; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { clk inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.12 % ) " "Info: Total cell delay = 1.448 ns ( 71.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 28.88 % ) " "Info: Total interconnect delay = 0.588 ns ( 28.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.036 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.705 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns step9 1 PIN PIN_P5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 1; PIN Node = 'step9'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step9 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2824 24 192 -2808 "step9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.697 ns) + CELL(0.053 ns) 4.550 ns inst28~0 2 COMB LCCOMB_X39_Y7_N0 1 " "Info: 2: + IC(3.697 ns) + CELL(0.053 ns) = 4.550 ns; Loc. = LCCOMB_X39_Y7_N0; Fanout = 1; COMB Node = 'inst28~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.750 ns" { step9 inst28~0 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 328 392 -2816 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.705 ns inst62 3 REG LCFF_X39_Y7_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.705 ns; Loc. = LCFF_X39_Y7_N1; Fanout = 1; REG Node = 'inst62'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst28~0 inst62 } "NODE_NAME" } } { "ShifterRegister.bdf" "" { Schematic "C:/Quartus/lab1/ShifterRegister.bdf" { { -2864 480 544 -2784 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.008 ns ( 21.42 % ) " "Info: Total cell delay = 1.008 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 78.58 % ) " "Info: Total interconnect delay = 3.697 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { step9 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { step9 {} step9~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 3.697ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { clk inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.036 ns" { clk {} clk~combout {} inst62 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 0.830ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { step9 inst28~0 inst62 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { step9 {} step9~combout {} inst28~0 {} inst62 {} } { 0.000ns 0.000ns 3.697ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 08:24:50 2018 " "Info: Processing ended: Fri Dec 14 08:24:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
