// Seed: 1208005496
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri1 id_3;
  ;
  wire  id_4 = (id_2);
  logic id_5;
  wire  id_6;
  assign id_5 = id_6 / -1 - -1;
  assign id_3 = -1;
  logic id_7;
  ;
  logic id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[1] = id_2;
endmodule
