<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='773' ll='775' type='void llvm::MachineRegisterInfo::setSimpleHint(unsigned int VReg, unsigned int PrefReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='771'>/// Specify the preferred (target independent) register allocation hint for
  /// the specified virtual register.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='543' u='c' c='_ZN4llvm13MIRParserImpl17setupRegisterInfoERKNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='695' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2960' u='c' c='_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4028' u='c' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
