
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/tonto_422B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2501967 heartbeat IPC: 3.99686 cumulative IPC: 3.99686 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2501967 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8976559 heartbeat IPC: 1.5445 cumulative IPC: 1.5445 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 15446158 heartbeat IPC: 1.54569 cumulative IPC: 1.54509 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 22042430 heartbeat IPC: 1.51601 cumulative IPC: 1.53528 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 29741758 heartbeat IPC: 1.29881 cumulative IPC: 1.46844 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 37277309 heartbeat IPC: 1.32704 cumulative IPC: 1.4378 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 44545910 heartbeat IPC: 1.37578 cumulative IPC: 1.42708 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 51513585 heartbeat IPC: 1.4352 cumulative IPC: 1.42823 (Simulation time: 0 hr 6 min 50 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 58676841 heartbeat IPC: 1.39601 cumulative IPC: 1.42412 (Simulation time: 0 hr 7 min 51 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 65586169 heartbeat IPC: 1.44732 cumulative IPC: 1.42666 (Simulation time: 0 hr 8 min 49 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 72530876 heartbeat IPC: 1.43995 cumulative IPC: 1.42798 (Simulation time: 0 hr 9 min 48 sec) 
Finished CPU 0 instructions: 100000003 cycles: 70028910 cumulative IPC: 1.42798 (Simulation time: 0 hr 9 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.42798 instructions: 100000003 cycles: 70028910
cpu0_DTLB TOTAL     ACCESS:   12819613  HIT:   12783345  MISS:      36268
cpu0_DTLB LOAD      ACCESS:    9452839  HIT:    9426406  MISS:      26433
cpu0_DTLB RFO       ACCESS:    3366774  HIT:    3356939  MISS:       9835
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.3206 cycles
cpu0_ITLB TOTAL     ACCESS:    4162985  HIT:    4162954  MISS:         31
cpu0_ITLB LOAD      ACCESS:    4162985  HIT:    4162954  MISS:         31
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 212.742 cycles
cpu0_L1I TOTAL     ACCESS:    6344261  HIT:    6343145  MISS:       1116
cpu0_L1I LOAD      ACCESS:    6344261  HIT:    6343145  MISS:       1116
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 213.959 cycles
cpu0_STLB TOTAL     ACCESS:      36299  HIT:      35637  MISS:        662
cpu0_STLB LOAD      ACCESS:      26464  HIT:      26418  MISS:         46
cpu0_STLB RFO       ACCESS:       9835  HIT:       9219  MISS:        616
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 246.009 cycles
cpu0_L1D TOTAL     ACCESS:   13814700  HIT:   12600367  MISS:    1214333
cpu0_L1D LOAD      ACCESS:    7752272  HIT:    6955316  MISS:     796956
cpu0_L1D RFO       ACCESS:    6061769  HIT:    5644405  MISS:     417364
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        659  HIT:        646  MISS:         13
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 88.3646 cycles
cpu0_L2C TOTAL     ACCESS:    1652888  HIT:     805594  MISS:     847294
cpu0_L2C LOAD      ACCESS:     798072  HIT:     213771  MISS:     584301
cpu0_L2C RFO       ACCESS:     417364  HIT:     154403  MISS:     262961
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     437439  HIT:     437413  MISS:         26
cpu0_L2C TRANSLATION ACCESS:         13  HIT:          7  MISS:          6
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 111.104 cycles
LLC TOTAL     ACCESS:    1221371  HIT:     979298  MISS:     242073
LLC LOAD      ACCESS:     584274  HIT:     425269  MISS:     159005
LLC RFO       ACCESS:     262961  HIT:     200575  MISS:      62386
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     374130  HIT:     353448  MISS:      20682
LLC TRANSLATION ACCESS:          6  HIT:          6  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 315.361 cycles
Insertion Distribution: 
	LOAD 35694 0 89346 48265 
	RFO 12754 0 41410 11522 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 20682 
	 0 0 9 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32589  ROW_BUFFER_MISS:     188537
 DBUS AVG_CONGESTED_CYCLE:    3.97356
 WQ ROW_BUFFER_HIT:      14643  ROW_BUFFER_MISS:     128674  FULL:       2150


CPU 0 Branch Prediction Accuracy: 95.8021% MPKI: 4.07385 Average ROB Occupancy at Mispredict: 71.5701
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00041
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 4.07099
BRANCH_DIRECT_CALL: 0.00126
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00114

