\hypertarget{lpc24xx_8h}{
\section{lpc24xx.h File Reference}
\label{lpc24xx_8h}\index{lpc24xx.h@{lpc24xx.h}}
}
\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{lpc24xx_8h_aedb90f2fcd42eef8780d28659fbdf3ce}{VIC\_\-BASE\_\-ADDR}~0xFFFFF000
\item 
\#define \hyperlink{lpc24xx_8h_a0b5f296231f7e211bddb891e7ee2d9d0}{VICIRQStatus}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x000))
\item 
\#define \hyperlink{lpc24xx_8h_aed6e6e2e1a790d696d8aed8960214271}{VICFIQStatus}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x004))
\item 
\#define \hyperlink{lpc24xx_8h_a203c9a566caee3fb243e45e1dee0aee5}{VICRawIntr}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x008))
\item 
\#define \hyperlink{lpc24xx_8h_a87f793a1b9254ca2dec755c61184a715}{VICIntSelect}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x00C))
\item 
\#define \hyperlink{lpc24xx_8h_a280555cbadcb52f8ba9cb51a19410fbc}{VICIntEnable}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x010))
\item 
\#define \hyperlink{lpc24xx_8h_a1b9a57c489e3049aa04f77fbdc85b824}{VICIntEnClr}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x014))
\item 
\#define \hyperlink{lpc24xx_8h_af9c817ab549e08440ad18a4bf117a321}{VICSoftInt}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x018))
\item 
\#define \hyperlink{lpc24xx_8h_a72d8c7fd4ffe5a7330f1708e7670b22e}{VICSoftIntClr}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x01C))
\item 
\#define \hyperlink{lpc24xx_8h_a90c4ee6fd15e5853fcea07b093301531}{VICProtection}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x020))
\item 
\#define \hyperlink{lpc24xx_8h_a685c962e0d90e61a510a2de1f2c85748}{VICSWPrioMask}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x024))
\item 
\#define \hyperlink{lpc24xx_8h_a85e25e831bb24ac9ce421e68abb6a6ed}{VICVectAddr0}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x100))
\item 
\#define \hyperlink{lpc24xx_8h_a91b399987809e91fa1a0d93dc8e2e680}{VICVectAddr1}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x104))
\item 
\#define \hyperlink{lpc24xx_8h_aef69ec5e987e5037ba5085f79f2c2b06}{VICVectAddr2}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x108))
\item 
\#define \hyperlink{lpc24xx_8h_a84e7299ab92f39cd939911e6c0bdd237}{VICVectAddr3}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x10C))
\item 
\#define \hyperlink{lpc24xx_8h_aaed00aa5190e457cecf1dba76db581e5}{VICVectAddr4}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x110))
\item 
\#define \hyperlink{lpc24xx_8h_ac91b56fa64c1df1ee10d3f16f9759b03}{VICVectAddr5}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x114))
\item 
\#define \hyperlink{lpc24xx_8h_a4eb76fd8bd712b5a509de4b6346906e0}{VICVectAddr6}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x118))
\item 
\#define \hyperlink{lpc24xx_8h_a54c71fa6073afd8e01c8284049ee1b30}{VICVectAddr7}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x11C))
\item 
\#define \hyperlink{lpc24xx_8h_a35dd7bc378e38d32531c13b659f2635c}{VICVectAddr8}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x120))
\item 
\#define \hyperlink{lpc24xx_8h_a87a152c7325c92e2dfda4345a47df90f}{VICVectAddr9}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x124))
\item 
\#define \hyperlink{lpc24xx_8h_abdb80dc27da98460a7ecd37f86bae79b}{VICVectAddr10}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x128))
\item 
\#define \hyperlink{lpc24xx_8h_a248f13b37d0ff6933c5df70a7f4d97a5}{VICVectAddr11}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x12C))
\item 
\#define \hyperlink{lpc24xx_8h_a8320e9fafd212820fa231355ef3560d7}{VICVectAddr12}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x130))
\item 
\#define \hyperlink{lpc24xx_8h_a31c626ea441d4118c78ed6493a586d2a}{VICVectAddr13}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x134))
\item 
\#define \hyperlink{lpc24xx_8h_a37bc90e0836e00ed1a3e0b4c543cfc0e}{VICVectAddr14}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x138))
\item 
\#define \hyperlink{lpc24xx_8h_af638016eb18c545b198b4cfa387b16d8}{VICVectAddr15}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x13C))
\item 
\#define \hyperlink{lpc24xx_8h_a6e97ec095f58cc4d5df581755d7c3e31}{VICVectAddr16}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x140))
\item 
\#define \hyperlink{lpc24xx_8h_a8c5eaff0305eb6e4cfd27b827c87e99e}{VICVectAddr17}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x144))
\item 
\#define \hyperlink{lpc24xx_8h_af39b3bd1a84e35f274b0d5664b080459}{VICVectAddr18}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x148))
\item 
\#define \hyperlink{lpc24xx_8h_a9ac18dabe66a0657ed4de95d09c57d35}{VICVectAddr19}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x14C))
\item 
\#define \hyperlink{lpc24xx_8h_a557042fbfea44babfb02f1fa92551f66}{VICVectAddr20}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x150))
\item 
\#define \hyperlink{lpc24xx_8h_a2d3c87a6813b8eb0f73f506b8b95e96f}{VICVectAddr21}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x154))
\item 
\#define \hyperlink{lpc24xx_8h_aa29860ba98ed39eddebd69fbfa97fa02}{VICVectAddr22}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x158))
\item 
\#define \hyperlink{lpc24xx_8h_a9e01fa22d6cbf6cb0b7f9980d9c041b0}{VICVectAddr23}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x15C))
\item 
\#define \hyperlink{lpc24xx_8h_a801a680006e01bb97dc4aa4e413396f6}{VICVectAddr24}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x160))
\item 
\#define \hyperlink{lpc24xx_8h_a1ab788269b348588e55e04015397c4dd}{VICVectAddr25}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x164))
\item 
\#define \hyperlink{lpc24xx_8h_a93a9f7f63ff85a943af27d36c601e517}{VICVectAddr26}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x168))
\item 
\#define \hyperlink{lpc24xx_8h_afc8880f1c35f1da42fbc52b3cb3d16a9}{VICVectAddr27}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x16C))
\item 
\#define \hyperlink{lpc24xx_8h_a688d705b146ef3c8f0f962e4c6675fd0}{VICVectAddr28}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x170))
\item 
\#define \hyperlink{lpc24xx_8h_af153a9c71a96b501a092a51e512f35f6}{VICVectAddr29}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x174))
\item 
\#define \hyperlink{lpc24xx_8h_a89fd6004b8053d203d7876e9f6189ca8}{VICVectAddr30}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x178))
\item 
\#define \hyperlink{lpc24xx_8h_a00d717151504cf263dcb2ebb52d869e5}{VICVectAddr31}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x17C))
\item 
\#define \hyperlink{lpc24xx_8h_ae961eb169504c288c6dde700cb22ad9d}{VICVectCntl0}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x200))
\item 
\#define \hyperlink{lpc24xx_8h_af980f3940ea754ed55a5fc4c03ef0cfc}{VICVectCntl1}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x204))
\item 
\#define \hyperlink{lpc24xx_8h_a68559aeb6c616c21cf0a7ca2b45e6d86}{VICVectCntl2}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x208))
\item 
\#define \hyperlink{lpc24xx_8h_a4648491c1ec088cce9ceea645e3d37e4}{VICVectCntl3}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x20C))
\item 
\#define \hyperlink{lpc24xx_8h_ad0adf6ad032d15c0037847ae75566ec0}{VICVectCntl4}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x210))
\item 
\#define \hyperlink{lpc24xx_8h_a9f116183d40b4a9585cca57bd9d09840}{VICVectCntl5}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x214))
\item 
\#define \hyperlink{lpc24xx_8h_aece37c162ea5f92ff264ef2196a52cec}{VICVectCntl6}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x218))
\item 
\#define \hyperlink{lpc24xx_8h_a40a8f847b0850756329c300ce44bbaa8}{VICVectCntl7}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x21C))
\item 
\#define \hyperlink{lpc24xx_8h_a55088be1796d8867bccefa3bbc96cc19}{VICVectCntl8}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x220))
\item 
\#define \hyperlink{lpc24xx_8h_a98376ab4397e2e74e3bfbba47c31fd09}{VICVectCntl9}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x224))
\item 
\#define \hyperlink{lpc24xx_8h_a44df4b336fdff59ae4f295bc868ad772}{VICVectCntl10}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x228))
\item 
\#define \hyperlink{lpc24xx_8h_a67335d6c6e9f14623c5a64affaae1f23}{VICVectCntl11}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x22C))
\item 
\#define \hyperlink{lpc24xx_8h_afb76fc13097f1af464cf7331d65f47d1}{VICVectCntl12}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x230))
\item 
\#define \hyperlink{lpc24xx_8h_a580f2266da12ca1dde894210d889aa9c}{VICVectCntl13}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x234))
\item 
\#define \hyperlink{lpc24xx_8h_a60b77dd5c21c12eac25a4499c0e24a12}{VICVectCntl14}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x238))
\item 
\#define \hyperlink{lpc24xx_8h_a2a928833f763b758dd09edabc7982bc5}{VICVectCntl15}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x23C))
\item 
\#define \hyperlink{lpc24xx_8h_aa069d0a454ae6cdb6e953c06b8e91ba6}{VICVectCntl16}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x240))
\item 
\#define \hyperlink{lpc24xx_8h_a840b97a4eb92ee88c488aecdcd4869a8}{VICVectCntl17}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x244))
\item 
\#define \hyperlink{lpc24xx_8h_a3734ba9ce1ede5ba56b4801730ad0e91}{VICVectCntl18}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x248))
\item 
\#define \hyperlink{lpc24xx_8h_af5a364627437ba4cd47b6c6abaf3f50e}{VICVectCntl19}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x24C))
\item 
\#define \hyperlink{lpc24xx_8h_a4117958218819728fca13af23cf643c7}{VICVectCntl20}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x250))
\item 
\#define \hyperlink{lpc24xx_8h_aabac54920ca9f129e3c436971ff8e1fb}{VICVectCntl21}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x254))
\item 
\#define \hyperlink{lpc24xx_8h_a1dd81b39a355d22324145b375661503c}{VICVectCntl22}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x258))
\item 
\#define \hyperlink{lpc24xx_8h_afdb8c66f7b6a812ba777d55d92bd2a66}{VICVectCntl23}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x25C))
\item 
\#define \hyperlink{lpc24xx_8h_a1f033a2b9494597a9dd94234090f62ba}{VICVectCntl24}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x260))
\item 
\#define \hyperlink{lpc24xx_8h_a96c3194124e377fd2410e993ac057608}{VICVectCntl25}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x264))
\item 
\#define \hyperlink{lpc24xx_8h_a97c123856c44a9f9d2ce123334961e39}{VICVectCntl26}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x268))
\item 
\#define \hyperlink{lpc24xx_8h_a730f5b186a94f8f5075e79bdeabce93a}{VICVectCntl27}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x26C))
\item 
\#define \hyperlink{lpc24xx_8h_a40ae9eeb6c1afae5806d8ac93a74855b}{VICVectCntl28}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x270))
\item 
\#define \hyperlink{lpc24xx_8h_a0518ef9cd784ebb911accae5e594c3e7}{VICVectCntl29}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x274))
\item 
\#define \hyperlink{lpc24xx_8h_ad14fd2d492c383a04c95ea1b22933afa}{VICVectCntl30}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x278))
\item 
\#define \hyperlink{lpc24xx_8h_a595875835ba7047a99e0d1d8dff6f66d}{VICVectCntl31}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x27C))
\item 
\#define \hyperlink{lpc24xx_8h_a54104c6b21fb073501ef551c5cd87039}{VICVectPriority0}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x200))
\item 
\#define \hyperlink{lpc24xx_8h_ac742121477a1b32ecdddf8843ae6d770}{VICVectPriority1}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x204))
\item 
\#define \hyperlink{lpc24xx_8h_a803bf86a5eb441f622982ac0908497bc}{VICVectPriority2}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x208))
\item 
\#define \hyperlink{lpc24xx_8h_aba59e61e6bc43cc408a04e181b76cf3f}{VICVectPriority3}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x20C))
\item 
\#define \hyperlink{lpc24xx_8h_a52a7f5d9d2a2bafa224b5237addbb940}{VICVectPriority4}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x210))
\item 
\#define \hyperlink{lpc24xx_8h_a69653dc62eb65ec51d3bc702e81f23ad}{VICVectPriority5}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x214))
\item 
\#define \hyperlink{lpc24xx_8h_ab1ddc6ee5a4838342b570fe60f575b84}{VICVectPriority6}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x218))
\item 
\#define \hyperlink{lpc24xx_8h_ae976fa42d85566316ae7db161481f553}{VICVectPriority7}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x21C))
\item 
\#define \hyperlink{lpc24xx_8h_a47b69918c7c6b39c5001f3ce5679ff98}{VICVectPriority8}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x220))
\item 
\#define \hyperlink{lpc24xx_8h_ad8538a3a570436d2bf41ba8fe16c1ab2}{VICVectPriority9}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x224))
\item 
\#define \hyperlink{lpc24xx_8h_aba920ff109e2a3a18fa180dc5da50a82}{VICVectPriority10}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x228))
\item 
\#define \hyperlink{lpc24xx_8h_ad4fc617f9fd332b742acf56da61a0962}{VICVectPriority11}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x22C))
\item 
\#define \hyperlink{lpc24xx_8h_a82662e507bde4cbc1611603e9121467a}{VICVectPriority12}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x230))
\item 
\#define \hyperlink{lpc24xx_8h_a82cb2c48ab06464464a6d141a1ab8a10}{VICVectPriority13}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x234))
\item 
\#define \hyperlink{lpc24xx_8h_a8359b2b3eb6c2b4f1f378a3455d22d84}{VICVectPriority14}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x238))
\item 
\#define \hyperlink{lpc24xx_8h_a8c193c62762f56b7378f0ebf2148b3b2}{VICVectPriority15}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x23C))
\item 
\#define \hyperlink{lpc24xx_8h_a56f16d659b74674e284ae053622b9df8}{VICVectPriority16}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x240))
\item 
\#define \hyperlink{lpc24xx_8h_a23e41cefe1cc1aa91d7de9d35bdd4848}{VICVectPriority17}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x244))
\item 
\#define \hyperlink{lpc24xx_8h_a3ced2adc46534fa8b6036776fba77b69}{VICVectPriority18}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x248))
\item 
\#define \hyperlink{lpc24xx_8h_abb298922637fefae3db431fa86a91f2b}{VICVectPriority19}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x24C))
\item 
\#define \hyperlink{lpc24xx_8h_a6bd2f4b952afc15adc69bcbb2934dac5}{VICVectPriority20}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x250))
\item 
\#define \hyperlink{lpc24xx_8h_a823fb5039934d5e20ce5c09b235da6da}{VICVectPriority21}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x254))
\item 
\#define \hyperlink{lpc24xx_8h_afb0e2ef9108c4d29c1d44797115b9310}{VICVectPriority22}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x258))
\item 
\#define \hyperlink{lpc24xx_8h_a6a58a88005d0c102ca58ff5f00f8e03b}{VICVectPriority23}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x25C))
\item 
\#define \hyperlink{lpc24xx_8h_a640d760e41274e5ad8b4f4dd5cb19259}{VICVectPriority24}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x260))
\item 
\#define \hyperlink{lpc24xx_8h_a1831d26fd5edd45ca86705d1fcb8fa75}{VICVectPriority25}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x264))
\item 
\#define \hyperlink{lpc24xx_8h_afab72836f7853eaedf0ed00a660e72b2}{VICVectPriority26}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x268))
\item 
\#define \hyperlink{lpc24xx_8h_a918edfc042ce4506ccfe89243dbb9dda}{VICVectPriority27}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x26C))
\item 
\#define \hyperlink{lpc24xx_8h_a3e727f8302546d175b3f28c11e54ecc1}{VICVectPriority28}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x270))
\item 
\#define \hyperlink{lpc24xx_8h_a95bc9efc023fc0524d1e9c15c0bc0d85}{VICVectPriority29}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x274))
\item 
\#define \hyperlink{lpc24xx_8h_af9b9541f80eef9ee708126279a681bd8}{VICVectPriority30}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x278))
\item 
\#define \hyperlink{lpc24xx_8h_a99912f49ed8389a029e3fa0bbe1d71a2}{VICVectPriority31}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x27C))
\item 
\#define \hyperlink{lpc24xx_8h_aa11babfb092f15d15765591e9d4c8df2}{VICVectAddr}~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0xF00))
\item 
\#define \hyperlink{lpc24xx_8h_a268889045f30d5285d20a97336e72ee6}{PINSEL\_\-BASE\_\-ADDR}~0xE002C000
\item 
\#define \hyperlink{lpc24xx_8h_aff215b5e0d11d5a47354ecfad12a8902}{PINSEL0}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a030997bacf62a695152879b6be44c84c}{PINSEL1}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ac43539e28c63bbab43998e0fde66a96f}{PINSEL2}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a4f3826d0ca626fa50121b165841ece9e}{PINSEL3}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a4f66e285e1b0ae7dbed4910861054c9e}{PINSEL4}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a18b6991e5ddafcacf3d1e1bcbae85376}{PINSEL5}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_aa39cd7997821dceab9766644b7cea17d}{PINSEL6}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a3802e1e7e5b5f02dbdbe1a45024c9c4b}{PINSEL7}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ace0afbbeb6f1b02f248d18495c29f8e3}{PINSEL8}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a1b77a28a614a6cde822e2b44421d1e1d}{PINSEL9}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a5cd1476b3d8d84a10c46adc7a8feacb0}{PINSEL10}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a50e67bbd388be090382d3c9f1b69c490}{PINSEL11}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a38059134b0adaf25bb64ab021edfd5f4}{PINMODE0}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_a289acb166f43c92d5a506cd01ecdfbc7}{PINMODE1}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_a1e102735ca34f2a7ad80d4057ca63e8f}{PINMODE2}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_a69d534398605c600c32cda2def1a8f3a}{PINMODE3}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_a8c91299d8c6d1fb5a20d2177ecfd710b}{PINMODE4}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_a5b545bfce7db8fd8bff1c273fd7d600e}{PINMODE5}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_a15392f94e9172cb6001a9b54daada614}{PINMODE6}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_ad37cfb0eec829077f70eb760b3c6ccfd}{PINMODE7}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x5C))
\item 
\#define \hyperlink{lpc24xx_8h_ab7df7007a47ee536c0d1d14efff86333}{PINMODE8}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x60))
\item 
\#define \hyperlink{lpc24xx_8h_a0a3b528e1f404977b12768942447edd0}{PINMODE9}~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x64))
\item 
\#define \hyperlink{lpc24xx_8h_a45d36b41a075f38c101d52a2224aede5}{GPIO\_\-BASE\_\-ADDR}~0xE0028000
\item 
\#define \hyperlink{lpc24xx_8h_a38dd0b36089ddc91a9a8d160a14deef0}{IOPIN0}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a79680f9f3b6f1f765ceb5849fe3e520d}{IOSET0}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a70f12b6d0574a6a3d095821f4d73de9d}{IODIR0}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a8e6cb3bf6e92bcdbc07735e17e072cf2}{IOCLR0}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_aee913e602697110f987df4de4d0df5f8}{IOPIN1}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a099509e8cdef2dd5640479b951473b0a}{IOSET1}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a44e84c559a5497e4711e141d5a8e937c}{IODIR1}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a23d17def1b57a0912085f27bbce2b330}{IOCLR1}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ac2b14f92eab4bbacd775af479d7cfdd3}{IO0\_\-INT\_\-EN\_\-R}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x90))
\item 
\#define \hyperlink{lpc24xx_8h_a2208381949194e24420c9d584eea88e4}{IO0\_\-INT\_\-EN\_\-F}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x94))
\item 
\#define \hyperlink{lpc24xx_8h_a313880e4c3cede17ff2015ab2220ad5e}{IO0\_\-INT\_\-STAT\_\-R}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x84))
\item 
\#define \hyperlink{lpc24xx_8h_a08c3000f2dc23099e6ab9c6bb57376a7}{IO0\_\-INT\_\-STAT\_\-F}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x88))
\item 
\#define \hyperlink{lpc24xx_8h_a1fddaca6d2c33db9df5cf5843e24ff6b}{IO0\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x8C))
\item 
\#define \hyperlink{lpc24xx_8h_a366c6c71bcd778d269d488f611d90ac1}{IO2\_\-INT\_\-EN\_\-R}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xB0))
\item 
\#define \hyperlink{lpc24xx_8h_a6797ac769fb9313a0ca4b0e83424800a}{IO2\_\-INT\_\-EN\_\-F}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xB4))
\item 
\#define \hyperlink{lpc24xx_8h_aab00d66e6b869ddbc2d337b9f59d5fb8}{IO2\_\-INT\_\-STAT\_\-R}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xA4))
\item 
\#define \hyperlink{lpc24xx_8h_a4ae5188d05b923d9d11b52b08300fd60}{IO2\_\-INT\_\-STAT\_\-F}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xA8))
\item 
\#define \hyperlink{lpc24xx_8h_abfd5d9af00cd97db6b054d78f4fe866b}{IO2\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xAC))
\item 
\#define \hyperlink{lpc24xx_8h_a200fc46de858bb2357b2fd9879bede0b}{IO\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a60a0e564a0f3d5f16c39e84a262650e1}{PARTCFG\_\-BASE\_\-ADDR}~0x3FFF8000
\item 
\#define \hyperlink{lpc24xx_8h_a2b789c9fbacae63df8f5366cbb11bc01}{PARTCFG}~($\ast$(volatile unsigned long $\ast$)(PARTCFG\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a3fbba921d157c2d51789d17deb312173}{FIO\_\-BASE\_\-ADDR}~0x3FFFC000
\item 
\#define \hyperlink{lpc24xx_8h_a5ecdb9b0bd11b7dfefb4decf8337ccbd}{FIO0DIR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a0af2c8f6a95a766b32d8709fafac6baa}{FIO0MASK}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_aafe04ef1d09547bd16547b800b4df5a1}{FIO0PIN}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_aeb77ecb736828882a0b80e33a7adf644}{FIO0SET}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a32e958c8a285f756cd11f3f340f6494c}{FIO0CLR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_aae81a3484deff18fa81de0ac8de3ab40}{FIO1DIR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a13f214cea0d3f874820bd4548c46a7f0}{FIO1MASK}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_ab97ddb2da2dd1db899d7b4750548f798}{FIO1PIN}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_aa94d97e600385d0fde769e11f302cd1c}{FIO1SET}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_abcc77d889363cff115e5a530fa76625f}{FIO1CLR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a75b59afafb28de1fa7107c3db1cbfc0a}{FIO2DIR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_ad27e95ce6805c27eef26ea73ceb023bd}{FIO2MASK}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_a3231320a27b790a99f2d28fc5d32b33c}{FIO2PIN}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_aeb2827cc8f7918902c58cdc9960e840d}{FIO2SET}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_a1195f7a120c7cb4f8fbb23b72e8ec037}{FIO2CLR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5C))
\item 
\#define \hyperlink{lpc24xx_8h_a1083e6b4f9db146360ddd0dcd0a9dd39}{FIO3DIR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x60))
\item 
\#define \hyperlink{lpc24xx_8h_a9f4d031bd0cbecf049e020fbd3b85944}{FIO3MASK}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_a3656d6446be846bded1ddf3bbb1f069c}{FIO3PIN}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x74))
\item 
\#define \hyperlink{lpc24xx_8h_a7b26871215344e5a9df44d7093240432}{FIO3SET}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x78))
\item 
\#define \hyperlink{lpc24xx_8h_ab64a776a181a354a850222009357a294}{FIO3CLR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7C))
\item 
\#define \hyperlink{lpc24xx_8h_af2517ae60d5d5039a5218bcd6a4ca3d1}{FIO4DIR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a58bbc88f8e37e7c69525a3ed50b13647}{FIO4MASK}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x90))
\item 
\#define \hyperlink{lpc24xx_8h_aeaa168fd9ed723f7755daeb0ada32477}{FIO4PIN}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x94))
\item 
\#define \hyperlink{lpc24xx_8h_a3ea2ecaf667403aca71e0fee158e7e4a}{FIO4SET}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x98))
\item 
\#define \hyperlink{lpc24xx_8h_a6a284339302a53d41530effeafb6663d}{FIO4CLR}~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9C))
\item 
\#define \hyperlink{lpc24xx_8h_a6024dedde806219cdc13ac2448e517f7}{FIO0DIR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a1a942184d612559007652f84d7fcc00d}{FIO1DIR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a8371e85b27106e24eed2eec806e7572e}{FIO2DIR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_a5f205c99308d4ac53c7e8f9f704c22d9}{FIO3DIR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x60))
\item 
\#define \hyperlink{lpc24xx_8h_a473fa5dff65f2dce6df3dec0df12e50b}{FIO4DIR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a0dfe53d7d7743664b3661fb5c888172a}{FIO0DIR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x01))
\item 
\#define \hyperlink{lpc24xx_8h_a159bb9da759f2f36aeef50fada446657}{FIO1DIR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x21))
\item 
\#define \hyperlink{lpc24xx_8h_ae43619d20b6cccbf77b38cb51974afe1}{FIO2DIR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x41))
\item 
\#define \hyperlink{lpc24xx_8h_afa11b3434e555dbce7d5aa9df45566fc}{FIO3DIR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x61))
\item 
\#define \hyperlink{lpc24xx_8h_aa521f372891546d25444f54a4043d7aa}{FIO4DIR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x81))
\item 
\#define \hyperlink{lpc24xx_8h_a5e3ec787332d7951da3cab7d423546c8}{FIO0DIR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x02))
\item 
\#define \hyperlink{lpc24xx_8h_ad4cbd7ccd3a8071640f1aa70e1b84a7f}{FIO1DIR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x22))
\item 
\#define \hyperlink{lpc24xx_8h_a8ea51f180c8cb3805e3c90044ed347d9}{FIO2DIR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x42))
\item 
\#define \hyperlink{lpc24xx_8h_a1a2e932c711dcc7ecb0184960fe6f347}{FIO3DIR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x62))
\item 
\#define \hyperlink{lpc24xx_8h_a0822392d43703e9465dca05f0ec1e15e}{FIO4DIR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x82))
\item 
\#define \hyperlink{lpc24xx_8h_a8c8521bfec602f183efe5b47b2ed3a15}{FIO0DIR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x03))
\item 
\#define \hyperlink{lpc24xx_8h_a6db1499e58ca946b6eff6ce343e67db4}{FIO1DIR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x23))
\item 
\#define \hyperlink{lpc24xx_8h_ad7b5dc8c40c055c156ce404bc0107618}{FIO2DIR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x43))
\item 
\#define \hyperlink{lpc24xx_8h_a6874a477197f78f8c2cc972504c0e048}{FIO3DIR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x63))
\item 
\#define \hyperlink{lpc24xx_8h_a7cacd6b16884af9f0d85a723d8770f40}{FIO4DIR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x83))
\item 
\#define \hyperlink{lpc24xx_8h_ae46f211e46ed9a330348610e6f701f5d}{FIO0DIRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a11c9b313fe29cafb60b35be032da8258}{FIO1DIRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a30dfe33bb4f437db23a506fa25c8b6a2}{FIO2DIRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_a2c0860fd431e8f93de0789cb5d8c0031}{FIO3DIRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x60))
\item 
\#define \hyperlink{lpc24xx_8h_ab8f76a61eae7f51bec492981fd9cd538}{FIO4DIRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a5ab399175bcc80582dee4c2ade4692b4}{FIO0DIRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x02))
\item 
\#define \hyperlink{lpc24xx_8h_a8fe45ace67d60ccfaa65df5efc476ab4}{FIO1DIRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x22))
\item 
\#define \hyperlink{lpc24xx_8h_a4ee4e0d9bb8165572c77a3378bffd977}{FIO2DIRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x42))
\item 
\#define \hyperlink{lpc24xx_8h_ad10fae6c925cf5be068b8673e6abbaaa}{FIO3DIRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x62))
\item 
\#define \hyperlink{lpc24xx_8h_a49b2d3face4748f3d72da9ba73d787d7}{FIO4DIRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x82))
\item 
\#define \hyperlink{lpc24xx_8h_ad35d1ee2bef886f2842bf4e98a3f4d9c}{FIO0MASK0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a494315aaa4ca12914bf9e48c178165a4}{FIO1MASK0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_ae462d5441867fc184e7d1ef60fab6fe1}{FIO2MASK0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_a3ee71b2112fef0e268adb0ab2ea267f2}{FIO3MASK0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_a142ac54bc7ffd35f5f211bfe69248342}{FIO4MASK0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x90))
\item 
\#define \hyperlink{lpc24xx_8h_a4ea9f0226332072fe73814da39048f77}{FIO0MASK1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x11))
\item 
\#define \hyperlink{lpc24xx_8h_a23d8ecf9a2e3242c6361700dbde85590}{FIO1MASK1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x31))
\item 
\#define \hyperlink{lpc24xx_8h_a01d4487de6b22ebb191d67ee5b0b7e58}{FIO2MASK1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x51))
\item 
\#define \hyperlink{lpc24xx_8h_ab139db94fa56f733dae4803b012d1e9c}{FIO3MASK1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x71))
\item 
\#define \hyperlink{lpc24xx_8h_aeaea4bf025e563b208ba6e22c2188d9a}{FIO4MASK1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x91))
\item 
\#define \hyperlink{lpc24xx_8h_a69c1024c4f3dcb64fe5f83d50f9b5497}{FIO0MASK2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x12))
\item 
\#define \hyperlink{lpc24xx_8h_a4bceb523c4218fd7f93935a858a4335e}{FIO1MASK2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x32))
\item 
\#define \hyperlink{lpc24xx_8h_a631fa02329d50bf9185b874558bad783}{FIO2MASK2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x52))
\item 
\#define \hyperlink{lpc24xx_8h_a11920cb2a2e2e4234f171dcd702339a5}{FIO3MASK2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x72))
\item 
\#define \hyperlink{lpc24xx_8h_a9f1f533a290a880070795d7da78e2c2b}{FIO4MASK2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x92))
\item 
\#define \hyperlink{lpc24xx_8h_a72e1bcc80ce43e9541ee5086b196881c}{FIO0MASK3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x13))
\item 
\#define \hyperlink{lpc24xx_8h_aac1512ad6a6fe8ebbec3514a3df2283c}{FIO1MASK3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x33))
\item 
\#define \hyperlink{lpc24xx_8h_a0369667e6edce91f0fa7358386107d1a}{FIO2MASK3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x53))
\item 
\#define \hyperlink{lpc24xx_8h_a443186f6820d1df3087bb54379eb64de}{FIO3MASK3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x73))
\item 
\#define \hyperlink{lpc24xx_8h_a52cb51a91afbd14d9a3c493073b8e7a2}{FIO4MASK3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x93))
\item 
\#define \hyperlink{lpc24xx_8h_a2db09bd45262c4b0f82b228661fd520f}{FIO0MASKL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_abb6985eaf64b5c6f725139de681014fb}{FIO1MASKL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a9f3d1f6a875fa031efc1f4bab47330c2}{FIO2MASKL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_adca51b0d62b6b4fb0f91f7172babb516}{FIO3MASKL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_acf67278600b239c3841be08d1ce56286}{FIO4MASKL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x90))
\item 
\#define \hyperlink{lpc24xx_8h_a099712b2e0a8661f3fd06310ca74313f}{FIO0MASKU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x12))
\item 
\#define \hyperlink{lpc24xx_8h_a15ed1c7f79c21c0c9db2dc71da3f8b3b}{FIO1MASKU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x32))
\item 
\#define \hyperlink{lpc24xx_8h_a5078582ad6743fcbded1bf4537f937b8}{FIO2MASKU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x52))
\item 
\#define \hyperlink{lpc24xx_8h_a29b027901c8512e37e771d871834bbb6}{FIO3MASKU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x72))
\item 
\#define \hyperlink{lpc24xx_8h_abd33338c48984ab9b9292dc3ff7ecc3f}{FIO4MASKU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x92))
\item 
\#define \hyperlink{lpc24xx_8h_aa3e502e416ce05215b358f63a6350458}{FIO0PIN0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_adeaf8820052fbb192564488b179bca1d}{FIO1PIN0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_aa9dc80dbdb8986b4658c50fc2f5eb44e}{FIO2PIN0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_af8a80d168e3d5cedcb57c0069b7a88f4}{FIO3PIN0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x74))
\item 
\#define \hyperlink{lpc24xx_8h_a2fd9321de6912e95044c750b46d3b0f1}{FIO4PIN0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x94))
\item 
\#define \hyperlink{lpc24xx_8h_aec3cbb4aadad5e839c46a88e79235def}{FIO0PIN1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x15))
\item 
\#define \hyperlink{lpc24xx_8h_a4b0692dc48bc4d3a16033328b52e906f}{FIO1PIN1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x35))
\item 
\#define \hyperlink{lpc24xx_8h_a0819125e85bf212e84588420e5667771}{FIO2PIN1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x55))
\item 
\#define \hyperlink{lpc24xx_8h_a08654d096e88cbe138ec2183a85bddce}{FIO3PIN1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x75))
\item 
\#define \hyperlink{lpc24xx_8h_ac6f041092aecda637317194e20a58012}{FIO4PIN1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x95))
\item 
\#define \hyperlink{lpc24xx_8h_ae4a9055080bd8a0dd9fef4f84655eb1c}{FIO0PIN2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x16))
\item 
\#define \hyperlink{lpc24xx_8h_ab21e0d511fd82e21c2b735ad6ec4557f}{FIO1PIN2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x36))
\item 
\#define \hyperlink{lpc24xx_8h_a86df478762c1956caf2a13ca6834a4f3}{FIO2PIN2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x56))
\item 
\#define \hyperlink{lpc24xx_8h_a1d07d582c228fd1a9a59db4ff7a802e9}{FIO3PIN2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x76))
\item 
\#define \hyperlink{lpc24xx_8h_af28f4e832a2e032c5c33beede185f7d3}{FIO4PIN2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x96))
\item 
\#define \hyperlink{lpc24xx_8h_aac74bc09bb6be50be5a92f37bfaf368d}{FIO0PIN3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x17))
\item 
\#define \hyperlink{lpc24xx_8h_a2909af469021aec1dedf401fb5e897dc}{FIO1PIN3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x37))
\item 
\#define \hyperlink{lpc24xx_8h_ab355443de507ee270e170e1638be91a5}{FIO2PIN3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x57))
\item 
\#define \hyperlink{lpc24xx_8h_a47e49a99283060d2e2d3edd8dc7e6632}{FIO3PIN3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x77))
\item 
\#define \hyperlink{lpc24xx_8h_a3c14758ee7e3f31e93bc2a22a5bce3a0}{FIO4PIN3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x97))
\item 
\#define \hyperlink{lpc24xx_8h_aa1161c502a00e178f8c24181a0e103ba}{FIO0PINL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a9372ee64b6e789f742e129da9e42612a}{FIO1PINL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_a18cc1c96af692fd97fa400f184e9f88e}{FIO2PINL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_a352387e998a9c63b15a0872ca6605015}{FIO3PINL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x74))
\item 
\#define \hyperlink{lpc24xx_8h_a3b6aaa6cdfb258ee7687dbf060a068e5}{FIO4PINL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x94))
\item 
\#define \hyperlink{lpc24xx_8h_a1a9929a7e790d5b40f0a5dc6be66ff05}{FIO0PINU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x16))
\item 
\#define \hyperlink{lpc24xx_8h_a22a77fea5e7e96aeba1babd4b03bafc3}{FIO1PINU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x36))
\item 
\#define \hyperlink{lpc24xx_8h_a17b04e8eb448c0cbe2640ce4be2178e2}{FIO2PINU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x56))
\item 
\#define \hyperlink{lpc24xx_8h_a3285eb90bb2c9c421ef5ced4ec9d0b8c}{FIO3PINU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x76))
\item 
\#define \hyperlink{lpc24xx_8h_a74bd3f9fe632ef9509e61872910eef8c}{FIO4PINU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x96))
\item 
\#define \hyperlink{lpc24xx_8h_abc5a21271607dc1426ccb7235f0ab03a}{FIO0SET0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a2269431a4845fe3cb6706c7a5b8e6b0b}{FIO1SET0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a482b39dd84e6efeb9feda4b2cbee04ef}{FIO2SET0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_ae82aff10fb020c5d4038a538837bb254}{FIO3SET0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x78))
\item 
\#define \hyperlink{lpc24xx_8h_a95ff75140197f58af3d150612c5cff4f}{FIO4SET0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x98))
\item 
\#define \hyperlink{lpc24xx_8h_a18db7dcbbab1a6844772427d400c2b51}{FIO0SET1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x19))
\item 
\#define \hyperlink{lpc24xx_8h_a456179014bc2a33838948af72631e49d}{FIO1SET1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x39))
\item 
\#define \hyperlink{lpc24xx_8h_a10067222b27fd3a51cc2a25ec26766ef}{FIO2SET1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x59))
\item 
\#define \hyperlink{lpc24xx_8h_af3de86493c7ff6d89f773b9f2ab212cb}{FIO3SET1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x79))
\item 
\#define \hyperlink{lpc24xx_8h_ad2972c8bcbd8365c08bd608622486003}{FIO4SET1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x99))
\item 
\#define \hyperlink{lpc24xx_8h_ad55cb0e8ba1c48ebd940bc881439ac0d}{FIO0SET2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1A))
\item 
\#define \hyperlink{lpc24xx_8h_a36c1507b935d9d1f3bbd9eb467d41a5a}{FIO1SET2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3A))
\item 
\#define \hyperlink{lpc24xx_8h_a87a87b4e77d7624c626f601ff0089df6}{FIO2SET2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5A))
\item 
\#define \hyperlink{lpc24xx_8h_a10cb1e7dd2d40d8a6befeaf26e611abe}{FIO3SET2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7A))
\item 
\#define \hyperlink{lpc24xx_8h_a6acfbf77608921bc4741f1090e50d7d3}{FIO4SET2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9A))
\item 
\#define \hyperlink{lpc24xx_8h_a221919559cdc8c3496dfc395d9d59eb0}{FIO0SET3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1B))
\item 
\#define \hyperlink{lpc24xx_8h_ae1630e2e767466cec068e8e7f3e5049e}{FIO1SET3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3B))
\item 
\#define \hyperlink{lpc24xx_8h_a14e0ffc79949128f0d199d058a426835}{FIO2SET3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5B))
\item 
\#define \hyperlink{lpc24xx_8h_a2dfc3b8d33a84bb50b012a4533b97351}{FIO3SET3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7B))
\item 
\#define \hyperlink{lpc24xx_8h_ab1fe21c07c16ed88b3ede7efe76e861b}{FIO4SET3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9B))
\item 
\#define \hyperlink{lpc24xx_8h_a0c81f5d08ab384fa3f2e65773352788a}{FIO0SETL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ad9952e2dc15a66ece9e7225406dde19c}{FIO1SETL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a840aa85de19531e7c47bc0ee5e4644de}{FIO2SETL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_a364fdcf0bcb079b2f435990518a7ae5c}{FIO3SETL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x78))
\item 
\#define \hyperlink{lpc24xx_8h_a233be106289eb89c3fcf6a1518fea702}{FIO4SETL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x98))
\item 
\#define \hyperlink{lpc24xx_8h_a92e5572cceb6757704b53729547db273}{FIO0SETU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1A))
\item 
\#define \hyperlink{lpc24xx_8h_a4fff0fd5c35a6e1874d71088d625e9c5}{FIO1SETU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3A))
\item 
\#define \hyperlink{lpc24xx_8h_aece476bc2b739e0a58231cc29d320da6}{FIO2SETU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5A))
\item 
\#define \hyperlink{lpc24xx_8h_adaa0b534b773dc8f552cffd4be06e800}{FIO3SETU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7A))
\item 
\#define \hyperlink{lpc24xx_8h_a6314e5dcf627a67811002f769bcbd5ea}{FIO4SETU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9A))
\item 
\#define \hyperlink{lpc24xx_8h_a8e5a3e053cf6f429163e4a686c39ef38}{FIO0CLR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a55e55a2be93af5b11321cabe30a381b7}{FIO1CLR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a83bf7bd4995713a22faccfc68a0ca6ec}{FIO2CLR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5C))
\item 
\#define \hyperlink{lpc24xx_8h_a354af6b5289fe44eebe7504af0299bda}{FIO3CLR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7C))
\item 
\#define \hyperlink{lpc24xx_8h_aeff7f43c2485b9d6e0e3a8fd32757683}{FIO4CLR0}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9C))
\item 
\#define \hyperlink{lpc24xx_8h_aadcb3254afec1ba262a4c248858b34a6}{FIO0CLR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1D))
\item 
\#define \hyperlink{lpc24xx_8h_afb74195a3c53c3674d394d510efb689e}{FIO1CLR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3D))
\item 
\#define \hyperlink{lpc24xx_8h_a2bc6a545f5e1616207c7ea610e938998}{FIO2CLR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5D))
\item 
\#define \hyperlink{lpc24xx_8h_a9ccc3b12b3c0ba26a63c6ebc75757021}{FIO3CLR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7D))
\item 
\#define \hyperlink{lpc24xx_8h_a09951ad749690934178cc9d9753bed84}{FIO4CLR1}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9D))
\item 
\#define \hyperlink{lpc24xx_8h_a5f7e5efeba8bde2cba999e2c01fa6ced}{FIO0CLR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1E))
\item 
\#define \hyperlink{lpc24xx_8h_a2930364287237b9c9648772985332a93}{FIO1CLR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3E))
\item 
\#define \hyperlink{lpc24xx_8h_ae474c25bb08ce82cd92410b6019a75f2}{FIO2CLR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5E))
\item 
\#define \hyperlink{lpc24xx_8h_a1a7a4d8573cebcfb227ddc3fe1a63858}{FIO3CLR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7E))
\item 
\#define \hyperlink{lpc24xx_8h_a7bb00c4a2515fd900ea50f0bf9cf3143}{FIO4CLR2}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9E))
\item 
\#define \hyperlink{lpc24xx_8h_aa93da6ddf56c52b2a669aaa5abd331e3}{FIO0CLR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1F))
\item 
\#define \hyperlink{lpc24xx_8h_a80790e434457c23ef3b83121b2d44cb9}{FIO1CLR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3F))
\item 
\#define \hyperlink{lpc24xx_8h_a6c862f58302d1e265297b023bf1b1c61}{FIO2CLR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5F))
\item 
\#define \hyperlink{lpc24xx_8h_a28f99a4bca9ba138e3b99d81ea37bab9}{FIO3CLR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7F))
\item 
\#define \hyperlink{lpc24xx_8h_a54ed30afd4c65f4f707157ed7319f2ed}{FIO4CLR3}~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9F))
\item 
\#define \hyperlink{lpc24xx_8h_ae6eeb467744a7b35125c07bbae950517}{FIO0CLRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ae872d43c905b3ba9d7e69cc79b8e5b9f}{FIO1CLRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a792108b016dcfc87694dc668c004d408}{FIO2CLRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5C))
\item 
\#define \hyperlink{lpc24xx_8h_a5eede7ce337f9b6d752b843fac97e103}{FIO3CLRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7C))
\item 
\#define \hyperlink{lpc24xx_8h_a7fa8669bacf724783b23650cc2b05fea}{FIO4CLRL}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9C))
\item 
\#define \hyperlink{lpc24xx_8h_a495687da44a467aa43994a1637b800d3}{FIO0CLRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1E))
\item 
\#define \hyperlink{lpc24xx_8h_ad823c094a473b08ecab428d19496b143}{FIO1CLRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3E))
\item 
\#define \hyperlink{lpc24xx_8h_a42aa185aba0147616e65fea1d4a4143a}{FIO2CLRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5E))
\item 
\#define \hyperlink{lpc24xx_8h_ac5cbd019dd9f2b972ef4ba7cd2d72a76}{FIO3CLRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7E))
\item 
\#define \hyperlink{lpc24xx_8h_a4b4c7048ecc54896e2633e1682f44074}{FIO4CLRU}~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9E))
\item 
\#define \hyperlink{lpc24xx_8h_a0dc0277ed0f4115611ee82a60b5114a8}{SCB\_\-BASE\_\-ADDR}~0xE01FC000
\item 
\#define \hyperlink{lpc24xx_8h_a5f8241693e932c71cda127e11d38184f}{MAMCR}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x000))
\item 
\#define \hyperlink{lpc24xx_8h_ac1227157e9ba57d2fe6d024b859bdae2}{MAMTIM}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x004))
\item 
\#define \hyperlink{lpc24xx_8h_a1faec0e736c4b1230adfb1722e82706f}{MEMMAP}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x040))
\item 
\#define \hyperlink{lpc24xx_8h_a82f48e2691d53458741663e593cf7e43}{PLLCON}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x080))
\item 
\#define \hyperlink{lpc24xx_8h_a86a96d4f7bbd5859efb50d95e843a453}{PLLCFG}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x084))
\item 
\#define \hyperlink{lpc24xx_8h_ae729ecec265b8f3cc14218bf2811c725}{PLLSTAT}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x088))
\item 
\#define \hyperlink{lpc24xx_8h_a8df6957082139d54e86014261f88a76f}{PLLFEED}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x08C))
\item 
\#define \hyperlink{lpc24xx_8h_abb1322d5f790b9bea8376c697a5c9ef0}{PCON}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x0C0))
\item 
\#define \hyperlink{lpc24xx_8h_aca7c245b2477a5abdec386b73bda1d15}{PCONP}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x0C4))
\item 
\#define \hyperlink{lpc24xx_8h_aee8a2a7239bf63337907dc502353af1e}{CCLKCFG}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x104))
\item 
\#define \hyperlink{lpc24xx_8h_a8c4499c94daa261f5eed0a6e056961c2}{USBCLKCFG}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x108))
\item 
\#define \hyperlink{lpc24xx_8h_a18eab6dd489f80a89116833d4414dc48}{CLKSRCSEL}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x10C))
\item 
\#define \hyperlink{lpc24xx_8h_a167b50553acb4e046369d7f561310256}{IRCTRIM}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1A4))
\item 
\#define \hyperlink{lpc24xx_8h_a49def446e302ba44f9fa2af86e7e00f5}{PCLKSEL0}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1A8))
\item 
\#define \hyperlink{lpc24xx_8h_ae99d1dda9b3051054ac019a697495268}{PCLKSEL1}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1AC))
\item 
\#define \hyperlink{lpc24xx_8h_a8cc44522d2f5b706b3af5b839c0ba3ff}{EXTINT}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x140))
\item 
\#define \hyperlink{lpc24xx_8h_a426c0653be664fad1f2f048880a434a2}{INTWAKE}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x144))
\item 
\#define \hyperlink{lpc24xx_8h_a6b7d1399a94b686e878b95b16b46ff4a}{EXTMODE}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x148))
\item 
\#define \hyperlink{lpc24xx_8h_ac9d407f43c17d5499f0d9ccd9acbf256}{EXTPOLAR}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x14C))
\item 
\#define \hyperlink{lpc24xx_8h_a9a1f1399ce8c6359561c1b6e75ee8282}{RSIR}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x180))
\item 
\#define \hyperlink{lpc24xx_8h_ab4785286c511d7976b72eef326a03116}{CSPR}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x184))
\item 
\#define \hyperlink{lpc24xx_8h_aaa2b8e5ff78dd0f63577ef5130ab9222}{AHBCFG1}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x188))
\item 
\#define \hyperlink{lpc24xx_8h_ace5e0e389a80569dbb9d98926a8d9a32}{AHBCFG2}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x18C))
\item 
\#define \hyperlink{lpc24xx_8h_a57d06a9e6a8f5abc296f987d4552894c}{SCS}~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1A0))
\item 
\#define \hyperlink{lpc24xx_8h_a63f5372fa134595db5d01b1389bac55b}{STATIC\_\-MEM0\_\-BASE}~0x80000000
\item 
\#define \hyperlink{lpc24xx_8h_a71c2c4785e7729b4d8fa83b12ad5a7b1}{STATIC\_\-MEM1\_\-BASE}~0x81000000
\item 
\#define \hyperlink{lpc24xx_8h_a82119586a3835e8f3dc5ceb493a15cc4}{STATIC\_\-MEM2\_\-BASE}~0x82000000
\item 
\#define \hyperlink{lpc24xx_8h_ad03e7126dcf4a6cdab4917da3caa80ca}{STATIC\_\-MEM3\_\-BASE}~0x83000000
\item 
\#define \hyperlink{lpc24xx_8h_a524ef6d47b50b66e7bd671019389d7ee}{DYNAMIC\_\-MEM0\_\-BASE}~0xA0000000
\item 
\#define \hyperlink{lpc24xx_8h_a3b90d769762034ac42193cbaa4559fd3}{DYNAMIC\_\-MEM1\_\-BASE}~0xB0000000
\item 
\#define \hyperlink{lpc24xx_8h_a2048c8e296604f00b078649aaf0317a7}{DYNAMIC\_\-MEM2\_\-BASE}~0xC0000000
\item 
\#define \hyperlink{lpc24xx_8h_ab1f89d13d8fd3757f1d49650c98c8d79}{DYNAMIC\_\-MEM3\_\-BASE}~0xD0000000
\item 
\#define \hyperlink{lpc24xx_8h_ab001a5ecd9b443f598529d69687500d5}{EMC\_\-BASE\_\-ADDR}~0xFFE08000
\item 
\#define \hyperlink{lpc24xx_8h_a0ee4542f655dbe2d13a52dfe57f78fc1}{EMC\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x000))
\item 
\#define \hyperlink{lpc24xx_8h_a4603ffb9899622ffcf7c5ac9131da819}{EMC\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x004))
\item 
\#define \hyperlink{lpc24xx_8h_aa7028917f44454d49d10c870e61055ec}{EMC\_\-CONFIG}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x008))
\item 
\#define \hyperlink{lpc24xx_8h_a3f985ac1f7965950ffef598c1643a21f}{EMC\_\-DYN\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x020))
\item 
\#define \hyperlink{lpc24xx_8h_ae441eb1fc82a2d0b3f2bbb097d75c640}{EMC\_\-DYN\_\-RFSH}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x024))
\item 
\#define \hyperlink{lpc24xx_8h_ad31cb7cb5f91f9777b39d9e27799bc14}{EMC\_\-DYN\_\-RD\_\-CFG}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x028))
\item 
\#define \hyperlink{lpc24xx_8h_a7f83bba422d4a53c21941b890db10b64}{EMC\_\-DYN\_\-RP}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x030))
\item 
\#define \hyperlink{lpc24xx_8h_a78b5951e6c3beec47fe3c0912521c458}{EMC\_\-DYN\_\-RAS}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x034))
\item 
\#define \hyperlink{lpc24xx_8h_aa3f4ef64841a6e98b0e9733c354f7a14}{EMC\_\-DYN\_\-SREX}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x038))
\item 
\#define \hyperlink{lpc24xx_8h_af03e6f28c7e2d9d341ea956728cc6fe4}{EMC\_\-DYN\_\-APR}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x03C))
\item 
\#define \hyperlink{lpc24xx_8h_a84e14c1b610f9bf413d37ba339879da9}{EMC\_\-DYN\_\-DAL}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x040))
\item 
\#define \hyperlink{lpc24xx_8h_abef06c16a9efcdf4765e5b2dd40637f6}{EMC\_\-DYN\_\-WR}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x044))
\item 
\#define \hyperlink{lpc24xx_8h_a28e2be038bceabb034266c66ac9f57fc}{EMC\_\-DYN\_\-RC}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x048))
\item 
\#define \hyperlink{lpc24xx_8h_a1b7204cbc3783f01ed351591bd703cbc}{EMC\_\-DYN\_\-RFC}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x04C))
\item 
\#define \hyperlink{lpc24xx_8h_a65d07637723dad6c4bfa32ca80498da5}{EMC\_\-DYN\_\-XSR}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x050))
\item 
\#define \hyperlink{lpc24xx_8h_a7cd5b1acc11e51b2f8c626a68a31fef7}{EMC\_\-DYN\_\-RRD}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x054))
\item 
\#define \hyperlink{lpc24xx_8h_a6df89e2d2d9b7bf3a9c2795c878eb876}{EMC\_\-DYN\_\-MRD}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x058))
\item 
\#define \hyperlink{lpc24xx_8h_ae616731877ae05dafce9414f57a91209}{EMC\_\-DYN\_\-CFG0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x100))
\item 
\#define \hyperlink{lpc24xx_8h_a054b22d98d309b3f6339bec6707c520a}{EMC\_\-DYN\_\-RASCAS0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x104))
\item 
\#define \hyperlink{lpc24xx_8h_ac4e129a5d784bd6991920ab516034c07}{EMC\_\-DYN\_\-CFG1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x120))
\item 
\#define \hyperlink{lpc24xx_8h_ae99cb0679de45433b9314134e78aa375}{EMC\_\-DYN\_\-RASCAS1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x124))
\item 
\#define \hyperlink{lpc24xx_8h_af5d7d23e178da56aa9d88a5adaf181d3}{EMC\_\-DYN\_\-CFG2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x140))
\item 
\#define \hyperlink{lpc24xx_8h_a1cb01916f73ec6e7589c7b092942957d}{EMC\_\-DYN\_\-RASCAS2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x144))
\item 
\#define \hyperlink{lpc24xx_8h_a53a9b70a04c2fa6c692457c61daa80af}{EMC\_\-DYN\_\-CFG3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x160))
\item 
\#define \hyperlink{lpc24xx_8h_aec9ab0fb5541e15b84ae1a1f5f5a91d1}{EMC\_\-DYN\_\-RASCAS3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x164))
\item 
\#define \hyperlink{lpc24xx_8h_a23681fc95a3888c5f3381d9bb4a5aad5}{EMC\_\-STA\_\-CFG0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x200))
\item 
\#define \hyperlink{lpc24xx_8h_a1ddeddff0b6a9c83b821b8baf69b3ca8}{EMC\_\-STA\_\-WAITWEN0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x204))
\item 
\#define \hyperlink{lpc24xx_8h_a9ed72e9e02298c132847c1bbc43afecf}{EMC\_\-STA\_\-WAITOEN0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x208))
\item 
\#define \hyperlink{lpc24xx_8h_ae27cb519a2ab23933ed175ab80ff1e5e}{EMC\_\-STA\_\-WAITRD0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x20C))
\item 
\#define \hyperlink{lpc24xx_8h_a0c8b7999161fe96a7ae9a5e2d212a175}{EMC\_\-STA\_\-WAITPAGE0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x210))
\item 
\#define \hyperlink{lpc24xx_8h_ac82315156c8f7474fb21827cc6269962}{EMC\_\-STA\_\-WAITWR0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x214))
\item 
\#define \hyperlink{lpc24xx_8h_a725242583d6225e1c94aa5f414de41b2}{EMC\_\-STA\_\-WAITTURN0}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x218))
\item 
\#define \hyperlink{lpc24xx_8h_a3d5743d7619fa807bc4eaac5183ecd2d}{EMC\_\-STA\_\-CFG1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x220))
\item 
\#define \hyperlink{lpc24xx_8h_a63bdab97abf2c635ae9ea83751f85244}{EMC\_\-STA\_\-WAITWEN1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x224))
\item 
\#define \hyperlink{lpc24xx_8h_aa4807be8fc2a57229646a376afb5da6a}{EMC\_\-STA\_\-WAITOEN1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x228))
\item 
\#define \hyperlink{lpc24xx_8h_ae7aaab1ae42ccd7fc27c3927b863e032}{EMC\_\-STA\_\-WAITRD1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x22C))
\item 
\#define \hyperlink{lpc24xx_8h_a6cd605c69b3456bd150a6be61bfaaeda}{EMC\_\-STA\_\-WAITPAGE1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x230))
\item 
\#define \hyperlink{lpc24xx_8h_af6c45caf882f27237aef691be08bfa68}{EMC\_\-STA\_\-WAITWR1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x234))
\item 
\#define \hyperlink{lpc24xx_8h_a3b79de329b9ee7c064240b18b49f4d48}{EMC\_\-STA\_\-WAITTURN1}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x238))
\item 
\#define \hyperlink{lpc24xx_8h_a6bbcd624a457ea27c8a1a6a0b6eafdc0}{EMC\_\-STA\_\-CFG2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x240))
\item 
\#define \hyperlink{lpc24xx_8h_acce5de0c5f47da6df90b89f5bf407f75}{EMC\_\-STA\_\-WAITWEN2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x244))
\item 
\#define \hyperlink{lpc24xx_8h_a65c69024df60132bb8d7866be8738f23}{EMC\_\-STA\_\-WAITOEN2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x248))
\item 
\#define \hyperlink{lpc24xx_8h_ada13bb6f1c3cd92ff28285c9004164f7}{EMC\_\-STA\_\-WAITRD2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x24C))
\item 
\#define \hyperlink{lpc24xx_8h_aa8605aa063649e965eabb6af138c6a3b}{EMC\_\-STA\_\-WAITPAGE2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x250))
\item 
\#define \hyperlink{lpc24xx_8h_ac71482aafbb09e23724be7d37688e83d}{EMC\_\-STA\_\-WAITWR2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x254))
\item 
\#define \hyperlink{lpc24xx_8h_a01ec470f6b7c9d62ab301f0636bae411}{EMC\_\-STA\_\-WAITTURN2}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x258))
\item 
\#define \hyperlink{lpc24xx_8h_aa2016c196af5a059d01a7946014d264e}{EMC\_\-STA\_\-CFG3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x260))
\item 
\#define \hyperlink{lpc24xx_8h_a99d571bddf2dc56afd79e74d67edf4e1}{EMC\_\-STA\_\-WAITWEN3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x264))
\item 
\#define \hyperlink{lpc24xx_8h_a13748f71e2f32b5f4a3e411356a7a2ef}{EMC\_\-STA\_\-WAITOEN3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x268))
\item 
\#define \hyperlink{lpc24xx_8h_acd3d543cc6f0489f531db7331f3ae944}{EMC\_\-STA\_\-WAITRD3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x26C))
\item 
\#define \hyperlink{lpc24xx_8h_a4af412695b082e2546e05675190bdb24}{EMC\_\-STA\_\-WAITPAGE3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x270))
\item 
\#define \hyperlink{lpc24xx_8h_a909cb7a6e4f2857e24dabc27cc8b7564}{EMC\_\-STA\_\-WAITWR3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x274))
\item 
\#define \hyperlink{lpc24xx_8h_ac6f02e788c97b6da2da4493705d0a81e}{EMC\_\-STA\_\-WAITTURN3}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x278))
\item 
\#define \hyperlink{lpc24xx_8h_a7f024cfa3979cd3c4c0432e4c981fc59}{EMC\_\-STA\_\-EXT\_\-WAIT}~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x080))
\item 
\#define \hyperlink{lpc24xx_8h_af7bc92a27446332c063a696f34146ba6}{TMR0\_\-BASE\_\-ADDR}~0xE0004000
\item 
\#define \hyperlink{lpc24xx_8h_ae669c80390f9475369f2c4f48f7630b3}{T0IR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a0f7a4e745f989cba7121a2a089400243}{T0TCR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_acc99e4d315de652060365cb4a634d071}{T0TC}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_af0820bf2601acb2528db5ca569a67baf}{T0PR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a5f5b19ff825c0d2d71a088a5189a0db1}{T0PC}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a301ebbd28f97690cab064ef6ca985e01}{T0MCR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a8bee2a36f8e241b9db3c9c7f87143a99}{T0MR0}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_afcda6dd57c1f5114f0574f9a8c668636}{T0MR1}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_af37e7fe881f158029616b5fe699dcd0b}{T0MR2}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a91b36df698ef061e7a6a21226a4903f4}{T0MR3}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a5a2498c5217384197c415a4f860d7b7d}{T0CCR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a30e040cd93a01687d0444ebe8528cc96}{T0CR0}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a2b8c430359234e8f74d0ff7270a73d31}{T0CR1}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a3f7bfa7a4ec72334b5628f6f0b2276fa}{T0EMR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a1dfe6470ef76d008806fc8b9f7428af9}{T0CTCR}~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_aad3dc650b516f248d2a5cd3073d4e461}{TMR1\_\-BASE\_\-ADDR}~0xE0008000
\item 
\#define \hyperlink{lpc24xx_8h_adb98681e25a22c370f83fe86a093de94}{T1IR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a10ed50586274919ac0318a280d09ab30}{T1TCR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a17688b0757c26205ffffdd5549d9970f}{T1TC}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a8f87cbff71173b0b6fc0494bc7e4a019}{T1PR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a9f3a3649d53d672c4345687f87167760}{T1PC}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a205889a7afd857ad3eb141308850f3f5}{T1MCR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_af5ba753d0f5e3768bf5ffef897b9c409}{T1MR0}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a7edccdd1ca49c9cf4bdd1b2992ce1583}{T1MR1}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a8ea913f8ea4a5c82d24c9746ccb667bf}{T1MR2}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a7fea7562f22aa7455803cf9b33ecce5a}{T1MR3}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a737ee7b9cfbee8d3bbb0abf66a34b9b5}{T1CCR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_aada37f1a99a649cc0b1b7cba92119cec}{T1CR0}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_ad8140e19bb354413b32f222d2d6ac6dd}{T1CR1}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_ae67acb233642e3c0cf37c6599af4969f}{T1EMR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_af5f4dd02c0c0835d84ed174f7c83d80b}{T1CTCR}~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_aa2cce130a875918cc633a38c65720654}{TMR2\_\-BASE\_\-ADDR}~0xE0070000
\item 
\#define \hyperlink{lpc24xx_8h_aa11666ae9e802f9b9dd84518f52f7cfb}{T2IR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a9eb3294a66cb96acaa94e5849576b20d}{T2TCR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ad2968c558b55fa74142b31d9264fc7b6}{T2TC}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a2ce4e3cc8aa3ef6da5e0d5066153c81f}{T2PR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ab0478579f7ce128c43a93b68a4974852}{T2PC}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a8e86cc7926b1a34ccf96183f272ec8fc}{T2MCR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_ae9af312f9edd6c3e609484f9f6019456}{T2MR0}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a94663f1f26d3d364e58e6d4908d4aa2c}{T2MR1}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a197b1f31bb466d13777cb3ec482420b8}{T2MR2}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_acce9129f30e5cef222f427e5b95caeb7}{T2MR3}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a286928a67dcaa1d1e63bd9e75e49c7a8}{T2CCR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a8d54720a92350e4009551922372ccd4a}{T2CR0}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_abf86f1bc7710b60615b29e1fb8ea09e1}{T2CR1}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a9f155806d28261afb245e1ce07fcd580}{T2EMR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a7d75e4234732204b090372849006e957}{T2CTCR}~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_a0e9ee4d08133b83515d22c65b068476e}{TMR3\_\-BASE\_\-ADDR}~0xE0074000
\item 
\#define \hyperlink{lpc24xx_8h_a51402235821cfc688c6288de994d041e}{T3IR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a5b0db852baba1f4c6b0f0b7b0d8f1472}{T3TCR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a2503b3cb841e48de7d1b5aa3250d9734}{T3TC}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a1a5224e7e44e661c88f54c0f0748a343}{T3PR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ae8ea56af6d9b5e20d9aea98dd89b36c0}{T3PC}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a5ec450412c081623167f56ac65b5ae22}{T3MCR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a7c97ed581cb06e06f90da62ecc31c041}{T3MR0}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a183ed578c64a75184d299d65f69946d5}{T3MR1}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a50e861e40701e3f61246b8d153d8032e}{T3MR2}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_ad9af1b25701a333f7be063bbaea897fe}{T3MR3}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_ab8a63499aacfc0b50be4d44f88d14176}{T3CCR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_aa4ecae7602d7383a802c419d824f1c44}{T3CR0}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a1f051c4cda65617798e6d9031f101aa5}{T3CR1}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a294ebf9b5083cac0bf4cbcb40fd4108e}{T3EMR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_ab6e5c6db01307c185d12f0624f1831f4}{T3CTCR}~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_a7f045a579f769a95960885379c6d2403}{PWM0\_\-BASE\_\-ADDR}~0xE0014000
\item 
\#define \hyperlink{lpc24xx_8h_afb4d07cba08019d8391b62d01475d4d2}{PWM0IR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_aebfa692ee2fbdc6fb80546e098d32700}{PWM0TCR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a25bd2915982ec7b01799d05d0ef54572}{PWM0TC}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_aa17b3467999643b9d8def3ecb375cb78}{PWM0PR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ac706e173dca8a1b4a611ee043a2a8fa2}{PWM0PC}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_afad545f2443694b49657b4c6d12cd0fa}{PWM0MCR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a49fa4cd7e435f042b977339102a6d6e9}{PWM0MR0}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a384f0d5fabd92e21c742f1a71891729a}{PWM0MR1}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a4b22d6f480ffba217402af5a236e3d78}{PWM0MR2}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a12a1e0d552900aa9e7d250c4c212bde3}{PWM0MR3}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a9b0bbb492f048b4e862c4cf9dab6326c}{PWM0CCR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a15f8541c5bbede9ff26a132ade4d4c72}{PWM0CR0}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a5cf008cbe5d4ca620968c0bdfb7ab9fd}{PWM0CR1}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_abbcf506211ab6ab1b2c5c1f38780ea1c}{PWM0MR4}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_ac2f16ed00cfd73ecea8bd57266fa12bf}{PWM0MR5}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_abbdda6279c621cc44c2fe204b37b17ce}{PWM0MR6}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_ac7e239089765b3003891d7d32a3bc912}{PWM0PCR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_a9ec80d88d0ca9f70f15a0d2ce07892ed}{PWM0LER}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_aa6ea274745d37a9bfd50f99d82203c82}{PWM0CTCR}~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_aa7b965a863210c6c32c0d349d35809b7}{PWM1\_\-BASE\_\-ADDR}~0xE0018000
\item 
\#define \hyperlink{lpc24xx_8h_ad4ec4390d18476c11ed41dd1c83f807e}{PWM1IR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a28c6d847018403ec9ba8df40e3c58943}{PWM1TCR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ad58fea8768250165672ee7da3d15f8f5}{PWM1TC}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_aa7f831dfbad7be2667ef1129d679a404}{PWM1PR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ab18496b632150bed47a02eff3130f13a}{PWM1PC}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_adf9cc55190adab8b9514ddf98ddb92e0}{PWM1MCR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a5e3c7ed6a93a33a2ff421ab506dbbafb}{PWM1MR0}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a3dc224468163b553a2162b33750c715f}{PWM1MR1}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a98743d9f558a3fae8390507608c4cc9c}{PWM1MR2}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_af8b53ed3ef205b54401b4449b143ad97}{PWM1MR3}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a0592322a5e3106eae339150942ad0849}{PWM1CCR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a0adfdfeca7f74c317066718115cd9993}{PWM1CR0}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_aaa495456c7c8bcddbdadf1755d7252a7}{PWM1CR1}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_acdb17b6472b0b4b2cdc21ada7430ae24}{PWM1MR4}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_a791a666f7373a4e3f43c3c0439c36f5c}{PWM1MR5}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_a0d2feca139bbc158a17f67d19d7b3a36}{PWM1MR6}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_ae0a51932c27868a0c09e465063ab7112}{PWM1PCR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_aab6c010139cf54626f69a5ad4bfd9fe7}{PWM1LER}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_abfb6e114090010f05da8a986ae474b44}{PWM1CTCR}~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_ac1b34f5487c2e7f4905a1aeba9ba885b}{UART0\_\-BASE\_\-ADDR}~0xE000C000
\item 
\#define \hyperlink{lpc24xx_8h_a2551368ffe3c25f7f7e902296e9c92c9}{U0RBR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_aa521905280aa0a96627769b804b8c51a}{U0THR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a2cbc2d5592327ef6365580a4e3add7f4}{U0DLL}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a0c1e0ad22e8f1f03914b31d64a3fed7d}{U0DLM}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ad85c49db4d38e9a7a6ed2dc27ef57754}{U0IER}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a31ceeca933d9ad729ee9d2bbd511a15f}{U0IIR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a865a057f689e5260dd49f983f2e6554d}{U0FCR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ac04af46e5aa3dc369e089dac159536d6}{U0LCR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a0c5b9c7227b17edfd6ed7a178bf2156d}{U0LSR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a7e11c4fdfcb713228362394ecdb4e79a}{U0SCR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a0cca0e8af5562309318d79b9363d9296}{U0ACR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a465b8a4df1d3de05461b6914359c2884}{U0ICR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a8e39253af4ebfaf05755c939464c6f5c}{U0FDR}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_aacbe1c1acc2a2dbfdee9d6979c245cdb}{U0TER}~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a529a3a887b9327d5f47c86cd2d3d5f20}{UART1\_\-BASE\_\-ADDR}~0xE0010000
\item 
\#define \hyperlink{lpc24xx_8h_a29687c0a6ff8551214281273c15171ca}{U1RBR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a4a778151f5bc729297e22a04beaa2871}{U1THR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_aa17272c4fef5bc599e67cbff87278bb2}{U1DLL}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_abe4a266871f6a8000cf8596527411bc4}{U1DLM}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aa7aca02025c2f7989b49f00235a6f975}{U1IER}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a0a289e01382049b15e762fec3acd92a9}{U1IIR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ae00eb09874ca2de7c69d6e68a1c39b78}{U1FCR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ade2179d0137cbfe52c8195000c501b64}{U1LCR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_acd62207fa924ac33cff783dc4795472f}{U1MCR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a2e8279488652c2ee02996bce1707a317}{U1LSR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a06b03163db31d7c0b561376d1ff2e0c1}{U1MSR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_aab43408d276c938324f4bf6ebefc83d2}{U1SCR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a35dc834b87112f37f445e9b9c1a75e10}{U1ACR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_aab141ab2a704bd49956d424b5ca25e33}{U1FDR}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a71598b464e2c60582b2511097528b417}{U1TER}~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_ab98cfeb5bce374d602f85bc3535b81f1}{UART2\_\-BASE\_\-ADDR}~0xE0078000
\item 
\#define \hyperlink{lpc24xx_8h_a3217ab15a4742277c2c5d02041b18f9e}{U2RBR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a70fdd49f450383eab8c9470d5c573ba7}{U2THR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a4c12c688405bf62127516b45384c4793}{U2DLL}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_aa90f827d34f6aa819098aaa5039bde0e}{U2DLM}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ac258c7989c6983815701f5dd47399956}{U2IER}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a039e475d893e2e7181236cb4ad8c5e40}{U2IIR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_af1bcda29d2ae3000ba65e186ea156236}{U2FCR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_aac0f1ec20a9f12ae03e59b091e50e794}{U2LCR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_af3a0674d97031835dabc003c2980c6f2}{U2LSR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_aa97a7ff9576352323249b78eda727c91}{U2SCR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a51622692387ac00b8c7d31eeffbd0066}{U2ACR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a6b5b3441ccc5212def461d49052d615b}{U2ICR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_ae8f848930120e1049c445643c54355e3}{U2FDR}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a954edc55c936d73884c34228e13b5ceb}{U2TER}~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_acf5180b61294d939aead776031994b32}{UART3\_\-BASE\_\-ADDR}~0xE007C000
\item 
\#define \hyperlink{lpc24xx_8h_af27de47d3595f2d410da893a867aff4b}{U3RBR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ae158c57af4994ff05ba8d11e32e00ba2}{U3THR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a6d74748d1c7950f26f6f4de67f6b4e4e}{U3DLL}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a077c9c54c152e861978afbaf2f6cee49}{U3DLM}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aa47e28445b2880d9af074a1b760a1bda}{U3IER}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a711fa9ccc09097da604981ca39da9713}{U3IIR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a45baee27af392ba026b80b0dea3b8000}{U3FCR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ac72d3bbaccc4015017322aa7c8679a9d}{U3LCR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ae390f9197ac4478cdadcf348061b1025}{U3LSR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a0a656ba5f9f0597f4e0f3e4ed4826d89}{U3SCR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ac46bae7d649e92e19f364e1f15722dcf}{U3ACR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_aa3f6aa46c34e9a05e79ab9f31554369f}{U3ICR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_af6ba17d223a4a63bbfd90f484ae07ca1}{U3FDR}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a47d631a5b4579f94d442f6d59620bd0b}{U3TER}~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_af92536fd2e82cc12a5193ade75b4f23c}{I2C0\_\-BASE\_\-ADDR}~0xE001C000
\item 
\#define \hyperlink{lpc24xx_8h_ad263e73ddc458addf152dda00ddb3185}{I20CONSET}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a00a995ae21d5d65b8bb630570a3be7c7}{I20STAT}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a1f4c7c137f5f855a4a9f539c59f839a1}{I20DAT}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ad5232ba68adf5387493064170c646871}{I20ADR}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ae20dac34511f86fb2255f6f2cdefb608}{I20SCLH}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_abc17e67260e18929e24416a46b0b1d04}{I20SCLL}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a6e0b0e63d0f7699f0ff3be29483604dd}{I20CONCLR}~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a1ee2ead8ad06cf308542ac7d8d4be581}{I2C1\_\-BASE\_\-ADDR}~0xE005C000
\item 
\#define \hyperlink{lpc24xx_8h_aa77d71a046661afcd36d0fed44897b4a}{I21CONSET}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_af8ad3be4776b7c72e40152629c8dfb84}{I21STAT}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a25ee5eeb2e9a66c4cd60ed0db2677e12}{I21DAT}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a487f130a95aa32fc361b570f1698a94b}{I21ADR}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a64bd322e12afaad507d8b26f63b44339}{I21SCLH}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a3c58f4c42bdbed43705d432f38d034c1}{I21SCLL}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_ad9861a20f818155f560adf4df72ed80a}{I21CONCLR}~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ac2fed30a475b0e622158afa3f93c4cba}{I2C2\_\-BASE\_\-ADDR}~0xE0080000
\item 
\#define \hyperlink{lpc24xx_8h_a3a20ab5b3b453a593c10833ddd46d5c3}{I22CONSET}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a2639ce31daaaaf9a8cacdad8d81fe475}{I22STAT}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a9c0f71a1a956975b0225622a127ca875}{I22DAT}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a370e6d6030c804494d075bcf13e3e87b}{I22ADR}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ab6e02d65ea2eb5ec39c21dce641b90bc}{I22SCLH}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_abb9398e218ad4b3782200053f545c055}{I22SCLL}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_aadeac5f547736533d0459f74b18db020}{I22CONCLR}~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ab01c0bf45f92131c444196eb762c49c0}{SPI0\_\-BASE\_\-ADDR}~0xE0020000
\item 
\#define \hyperlink{lpc24xx_8h_a3ddecf939b21cd44d3ac4da904babd74}{S0SPCR}~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a0b0d1de79372d1c997a49481b33eb142}{S0SPSR}~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ac1dcfdef505b8a51bfe8897d5f7cfea2}{S0SPDR}~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a042490d4a2ce295d0bc8c31bd56ce4c6}{S0SPCCR}~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ab9db240a5132df781fd0aa8d2b7972ee}{S0SPINT}~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ae32072ca2d22139ef114673961671064}{SSP0\_\-BASE\_\-ADDR}~0xE0068000
\item 
\#define \hyperlink{lpc24xx_8h_acac3fbd962af29e483293f49f5a4d489}{SSP0CR0}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a3808bb825f6b60e52c2a85d5d1144b17}{SSP0CR1}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aa2d0cfacb7d31fc5d8900fb8fd56a5d8}{SSP0DR}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a99763ac6d05808a6a24e8ad528014b85}{SSP0SR}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_acb95c5b194a35e74e664f3fa15d9a6d0}{SSP0CPSR}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a48bd57aefd7177bf7841061e7a3107d9}{SSP0IMSC}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a61a7f913486366713699472524c234b8}{SSP0RIS}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a90a7f06d9b3ff9752fa3c3f5e57be06e}{SSP0MIS}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a8054b085e34d7ee292b0444acbef589b}{SSP0ICR}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a0fb4b46d2318de8fe99b0b08372c0ee4}{SSP0DMACR}~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a412646742b338f8d774f21b8c016adeb}{SSP1\_\-BASE\_\-ADDR}~0xE0030000
\item 
\#define \hyperlink{lpc24xx_8h_a0dd2f12ced738e84672fe19b1c0f13d2}{SSP1CR0}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a07ec57baa0581a21b7dce1c24e4222b8}{SSP1CR1}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aceb33b7fc340bfd45932acf8d2da06ce}{SSP1DR}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a84f1918ddb556e2d68952ff6e6047a49}{SSP1SR}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_aff7a3b4b2db9031d48fc1748be4d50de}{SSP1CPSR}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a58edb9011bd8a76113ffd5fcf55413db}{SSP1IMSC}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a8a1cd6e5114cb6e81b1661ce02127124}{SSP1RIS}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ac0b175a58e07fe4a0e092642c783f778}{SSP1MIS}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_af86860e9818da75a93859cc1b2bb8ced}{SSP1ICR}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_adc43e1084fa48f3175dffcd8344bdfea}{SSP1DMACR}~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a33283243f681a8ae4a78650b57ae2ca5}{RTC\_\-BASE\_\-ADDR}~0xE0024000
\item 
\#define \hyperlink{lpc24xx_8h_a198969e920bdbe81eeb0b9994365bed2}{RTC\_\-ILR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ae9a199544f3888c9789277caddc1be92}{RTC\_\-CTC}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a5aa0f9eb9a40d760e4123632e169b4b2}{RTC\_\-CCR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_aae56933f264cafed754709883e239806}{RTC\_\-CIIR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a7c84d5e4cc9be1e3a2c40c4d1407d6d7}{RTC\_\-AMR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a89830979584d5211afebed1fffa4f26b}{RTC\_\-CTIME0}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a5b5b420362d3d8573f13b5a99c378be7}{RTC\_\-CTIME1}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_aa5dd5f757aff1f88bc8ebd4fa1188afc}{RTC\_\-CTIME2}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a2507e650d4ccc8a2bdf3001800a3e743}{RTC\_\-SEC}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a34fc4e7c0e5db231217aa3174e394c72}{RTC\_\-MIN}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a7264eac87ffc91cbdea1239d346a0ea4}{RTC\_\-HOUR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a13fe5c7a2fcd0e19ebfa0dec6effae15}{RTC\_\-DOM}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_ae55d2c94800cef20cab58b193e7ddb40}{RTC\_\-DOW}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a3bf57b4b5c9fe44d9dbd145a7bc57def}{RTC\_\-DOY}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_abda0c877ee1a02b8351c0cfe72838088}{RTC\_\-MONTH}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a1df5568e6774b73aa4c6e59fc40e9147}{RTC\_\-YEAR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a7028a923d0410bcb9bca6040700524f1}{RTC\_\-CISS}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_ae58b5bdb1c99567d1685d4676aa35427}{RTC\_\-ALSEC}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x60))
\item 
\#define \hyperlink{lpc24xx_8h_a8323b667e3224ab270526bbace0c1715}{RTC\_\-ALMIN}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x64))
\item 
\#define \hyperlink{lpc24xx_8h_ad7f01dadf6e47ff12ff257657c58208d}{RTC\_\-ALHOUR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x68))
\item 
\#define \hyperlink{lpc24xx_8h_a0ad48d0ace638fa30d44618095757820}{RTC\_\-ALDOM}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x6C))
\item 
\#define \hyperlink{lpc24xx_8h_ac042f6395814397b28e2682f899e0646}{RTC\_\-ALDOW}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x70))
\item 
\#define \hyperlink{lpc24xx_8h_a26830345067fee75f13598f6209991c7}{RTC\_\-ALDOY}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x74))
\item 
\#define \hyperlink{lpc24xx_8h_a881bade284f5e592494b1c61aaec7ce0}{RTC\_\-ALMON}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x78))
\item 
\#define \hyperlink{lpc24xx_8h_a13dce75fb8b965e708f1d82b18fd787f}{RTC\_\-ALYEAR}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x7C))
\item 
\#define \hyperlink{lpc24xx_8h_a49d9de46ffd09c6bb431d4b23eb89fa0}{RTC\_\-PREINT}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a468312de8a59df522a9d74fc9563134f}{RTC\_\-PREFRAC}~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x84))
\item 
\#define \hyperlink{lpc24xx_8h_acea72a246c6a7e09ffdbd4442148e0d0}{AD0\_\-BASE\_\-ADDR}~0xE0034000
\item 
\#define \hyperlink{lpc24xx_8h_a1d72c55d1ed959fe28600b4a521cefbd}{AD0CR}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a614757380a519dbcbf297343f4868663}{AD0GDR}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aa0368cdd37b3e1eab9b03bcb1c4d632c}{AD0INTEN}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ab6342538ad695dc28352682dbb7bdd98}{AD0DR0}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a45a02f068ff994318718348fe595e38a}{AD0DR1}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a81287109d3e46b7948070914506ae1ff}{AD0DR2}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ab3b6b3411fad87830caec8689ae890ba}{AD0DR3}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a2c3d9599d0d11579c7d4b02463757e61}{AD0DR4}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_ac3ba1edf68765fb536e00f303e12a9a5}{AD0DR5}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a3509c30f0942504fe4c79c2bc8a4d3de}{AD0DR6}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_afc45e343d5d496100a943d79d3a42249}{AD0DR7}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a131707c7ef9f31c045d7bb9be431ae10}{AD0STAT}~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_ac105318d5f9ffb075caed0a56711f3a4}{DAC\_\-BASE\_\-ADDR}~0xE006C000
\item 
\#define \hyperlink{lpc24xx_8h_af8a4c578c83b8420c7ec010f84f3f0eb}{DACR}~($\ast$(volatile unsigned long $\ast$)(DAC\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ae8844752ed71e6be59c8527185465038}{WDG\_\-BASE\_\-ADDR}~0xE0000000
\item 
\#define \hyperlink{lpc24xx_8h_a37c4add55fd2c30091f3e4d796feeca8}{WDMOD}~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a3e307aaee495eda03358a2ee3bf88c94}{WDTC}~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a02d688463660c741e72dc905582805e9}{WDFEED}~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ab558486d90264fa951c0cb12f09e328a}{WDTV}~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a3e8a3bb108e9d8c0389e4e715f097be0}{WDCLKSEL}~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a551b07be3174f148c975a19fafe8d1cb}{CAN\_\-ACCEPT\_\-BASE\_\-ADDR}~0xE003C000
\item 
\#define \hyperlink{lpc24xx_8h_a9bd4eb329cd2d0b75e21615122a0701a}{CAN\_\-AFMR}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a57ee3c32325903c2cfc48981d7c42149}{CAN\_\-SFF\_\-SA}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ada43fe02cbbbdec6cd50171a5bc4d3a1}{CAN\_\-SFF\_\-GRP\_\-SA}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a05ce77afb49b9b8f1e8596de6607466c}{CAN\_\-EFF\_\-SA}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_aa9d157f2ed54b277860001ab5375aad7}{CAN\_\-EFF\_\-GRP\_\-SA}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a25a760484deef63d7d5ae093304ee210}{CAN\_\-EOT}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a8fa7a368ce77533d6d1371aa2d381efc}{CAN\_\-LUT\_\-ERR\_\-ADR}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a095d08b305b7b51a9bf625c9cb78dc11}{CAN\_\-LUT\_\-ERR}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a90d78085df864aa837ec05157b688191}{CAN\_\-CENTRAL\_\-BASE\_\-ADDR}~0xE0040000
\item 
\#define \hyperlink{lpc24xx_8h_aabdb40de57b21a5feca2ce0efbdecb13}{CAN\_\-TX\_\-SR}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-CENTRAL\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ad04297df7b39b8b19b5498a46fd156ed}{CAN\_\-RX\_\-SR}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-CENTRAL\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a716170f2e3d40418e1fe844a808db138}{CAN\_\-MSR}~($\ast$(volatile unsigned long $\ast$)(CAN\_\-CENTRAL\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a3bcddabab65750a963da37f3d6b86c05}{CAN1\_\-BASE\_\-ADDR}~0xE0044000
\item 
\#define \hyperlink{lpc24xx_8h_a38f8437047c7c1e2caafc0061f965864}{CAN1MOD}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ab95ed7a71e1cb3af07e30dcb2c7034af}{CAN1CMR}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a37612beb9f7fd8e42b43416a2fedcc92}{CAN1GSR}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a9d898bf486894841622eee888988d09a}{CAN1ICR}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_acce25ce507a7c30638d805aeda891246}{CAN1IER}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a72c6e6ba6feb2e823e4e70a2a3686066}{CAN1BTR}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_ab20a457fb4657c2f711ab5181230eeae}{CAN1EWL}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a8ddbbf283c93c7efdfa3a3f18f27ba32}{CAN1SR}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ac300bdbceacd0b9a7213fa01160ede7c}{CAN1RFS}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a135719b2cee06c3a8cd2d940d5e6dd4e}{CAN1RID}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a985037c68b423691a79c99bd98b3c14c}{CAN1RDA}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a5db7175ec9a3ff6197b36b6e8e8fc8e8}{CAN1RDB}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a3bc3b781b112b9c401048513b22f6794}{CAN1TFI1}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a84bce3c4d946adefddf7fd2f53039099}{CAN1TID1}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_a1c8986ef45e105cf11df5dfafda8fa99}{CAN1TDA1}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_aea7e5217be766a28333909cfd9cd4b6d}{CAN1TDB1}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a5f3fe1ce24cb553257b16a820cf4c0f2}{CAN1TFI2}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_aee1aadcf3e9d1b0c31af6105fcac4c17}{CAN1TID2}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_a0e21f039f822d200e48f377bac76cf20}{CAN1TDA2}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_a8e8cc20934af3c8b0698a3b531327d76}{CAN1TDB2}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_af6fc125bff259f47cbf2844720554c99}{CAN1TFI3}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_abb48f486de5976e8782e3d2bb98c2f91}{CAN1TID3}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_a33c86c155815cf9e4e96dcd9f8925a1c}{CAN1TDA3}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_a55ecfc8031b62ed37371b4949a0f7954}{CAN1TDB3}~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x5C))
\item 
\#define \hyperlink{lpc24xx_8h_a6e8917334a8169aca752577ba0c27b8b}{CAN2\_\-BASE\_\-ADDR}~0xE0048000
\item 
\#define \hyperlink{lpc24xx_8h_a2abc61e5c8a37e1ddca5490e1e3fb149}{CAN2MOD}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ade2e60da875c96b0e65087ed452283ca}{CAN2CMR}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aaa1e489054a831e3810988f64a482eed}{CAN2GSR}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a08b64239e6c900c4c312afe510d610c3}{CAN2ICR}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_af450c07b9f55536135ace52ff0073bc2}{CAN2IER}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_aa8a52390ef63be2a18c43783ac34c859}{CAN2BTR}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a2495fd16f537ce3541d6a247d38f860c}{CAN2EWL}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a4bb3d70f1d74200a218d77b6a8bfaf0b}{CAN2SR}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a7084af7dbe11f724f40345b42faf051e}{CAN2RFS}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a273d274ca05365a160a9bcabe1416cbb}{CAN2RID}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_ab81a0a53731ad2b0f7ca24c57fd878db}{CAN2RDA}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_afbd806e79a209e476ffa42e182511d67}{CAN2RDB}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a1be70c105bcb52b5970336b5ecbb4c70}{CAN2TFI1}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a6ae3aac6dffe23b3fe56dfe6df392d4d}{CAN2TID1}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_a0e3a70b5f1816ef57fc327d759bef67c}{CAN2TDA1}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a0e4ae7eb59f318a67df003bb83532d42}{CAN2TDB1}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_afd562ee58b6aded2fe1287a58f2e4547}{CAN2TFI2}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_aa450cd8b94c199f456f13168edea2efb}{CAN2TID2}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_a8acb428174a844a335891f3fdda9055e}{CAN2TDA2}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_a029de0a7619a1c7571827a28ab1a2c57}{CAN2TDB2}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_a625c98b24e14132c724c571a813d0321}{CAN2TFI3}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_a4389a61fed25c290ecb3b0b901bd2567}{CAN2TID3}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_aa635a36c2025ce0fecd1dfca15c0fc26}{CAN2TDA3}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_ad89870813a6b5e10609700abc27077d3}{CAN2TDB3}~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x5C))
\item 
\#define \hyperlink{lpc24xx_8h_a3eaa1133c73ec24549c7109051b7d561}{MCI\_\-BASE\_\-ADDR}~0xE008C000
\item 
\#define \hyperlink{lpc24xx_8h_abb94916a0c9833cff9ba76999745b92e}{MCI\_\-POWER}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a2be4c26ae4c3e91a79ff0d3feec65c27}{MCI\_\-CLOCK}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a3601f39e62013944b96bf2a09fb9cb82}{MCI\_\-ARGUMENT}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a54ac6141113d0d51c1d6e9af3cec1217}{MCI\_\-COMMAND}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_aced0f1b4d5a3065ce9bf5e6579f1ffbd}{MCI\_\-RESP\_\-CMD}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a8596dabfec8cf8c689956d282fd819ff}{MCI\_\-RESP0}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a30dd54ee3b147f1c3b9fa5ddaf83eb4b}{MCI\_\-RESP1}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_aa7958ba21370ed742290f5a961bb2de4}{MCI\_\-RESP2}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a348cc29a8e8665388dbc815f0551af0c}{MCI\_\-RESP3}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_af98729f3594c985e678f2863c1f6479d}{MCI\_\-DATA\_\-TMR}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a99a039689d99c83eb0b21b7194b56136}{MCI\_\-DATA\_\-LEN}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a4f78b8217df9aefd504bedba8343e54e}{MCI\_\-DATA\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_add48d8f5510106dfa4581c52dc9165cc}{MCI\_\-DATA\_\-CNT}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a4a04c8f2f9d2c7746623911ed7b85e01}{MCI\_\-STATUS}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_a3d589ab9ce9b6d04204c6d9fbcb0b2c3}{MCI\_\-CLEAR}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a25165d14d8d681ad4d3dc5dff1dd2f89}{MCI\_\-MASK0}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a43010f455ebf6442b306915c14b356bb}{MCI\_\-MASK1}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_aebd250577f90667fa300df358fc19a5d}{MCI\_\-FIFO\_\-CNT}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_a216bbb50d1e801d721b3f97512ab2b1b}{MCI\_\-FIFO}~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a5813eeeeed993b9c42ffeeae1d919d63}{I2S\_\-BASE\_\-ADDR}~0xE0088000
\item 
\#define \hyperlink{lpc24xx_8h_ae348c2a2fbb511afde54e64b8d6039a7}{I2S\_\-DAO}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_aa5f1f1aa1ee4b91a244322d9489375c1}{I2S\_\-DAI}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a463a445671402bd6d05f49c2fe83cf7d}{I2S\_\-TX\_\-FIFO}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a94236bb9b29a41852be49c7d8ab4ab86}{I2S\_\-RX\_\-FIFO}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a48c1c51f31d33865579535357079de85}{I2S\_\-STATE}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a4675790a80f5baa97a96e32a61252ae2}{I2S\_\-DMA1}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a10ade59017149a53a56d2007b2e0992a}{I2S\_\-DMA2}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ad976ba11a99acd1a594ea0062b058641}{I2S\_\-IRQ}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_af5033b62b35f216b1dcef051c576432c}{I2S\_\-TXRATE}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a182c48a306ab18548f3f3c107c5b3a1e}{I2S\_\-RXRATE}~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a201c775905e9f952b24eab2e2d74cc30}{DMA\_\-BASE\_\-ADDR}~0xFFE04000
\item 
\#define \hyperlink{lpc24xx_8h_a9b2edef4fba6f1e806b16e6f5f3ec427}{GPDMA\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x000))
\item 
\#define \hyperlink{lpc24xx_8h_a4899f3e99ab39a92645e479e2f045458}{GPDMA\_\-INT\_\-TCSTAT}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x004))
\item 
\#define \hyperlink{lpc24xx_8h_a34cb032650bb6c4398cdaf6b236a34be}{GPDMA\_\-INT\_\-TCCLR}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x008))
\item 
\#define \hyperlink{lpc24xx_8h_a44fe71cbcdeebc2ea98c2b07f1f92243}{GPDMA\_\-INT\_\-ERR\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x00C))
\item 
\#define \hyperlink{lpc24xx_8h_acfa49cc225cdb3fbc5aa0811306eec91}{GPDMA\_\-INT\_\-ERR\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x010))
\item 
\#define \hyperlink{lpc24xx_8h_ae788c5c8f64e5df6e7916689489b9afa}{GPDMA\_\-RAW\_\-INT\_\-TCSTAT}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x014))
\item 
\#define \hyperlink{lpc24xx_8h_a878f4640315d4a419cad8c44b3e29523}{GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x018))
\item 
\#define \hyperlink{lpc24xx_8h_a8c0936663c8754bfdb663d99ce851b56}{GPDMA\_\-ENABLED\_\-CHNS}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x01C))
\item 
\#define \hyperlink{lpc24xx_8h_a58522bd0b4dee763737015d6932924ff}{GPDMA\_\-SOFT\_\-BREQ}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x020))
\item 
\#define \hyperlink{lpc24xx_8h_a8a1a5faefcf27ebcb1390c8cbed98643}{GPDMA\_\-SOFT\_\-SREQ}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x024))
\item 
\#define \hyperlink{lpc24xx_8h_a3a59d43853c1c68577b202a3a0fbedbc}{GPDMA\_\-SOFT\_\-LBREQ}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x028))
\item 
\#define \hyperlink{lpc24xx_8h_ac71dbd809178835703144c30849f12eb}{GPDMA\_\-SOFT\_\-LSREQ}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x02C))
\item 
\#define \hyperlink{lpc24xx_8h_a060a120f1510c33fa7de14f8d7cd3580}{GPDMA\_\-CONFIG}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x030))
\item 
\#define \hyperlink{lpc24xx_8h_abd5fb14c1c74036e59d29c5649e97de6}{GPDMA\_\-SYNC}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x034))
\item 
\#define \hyperlink{lpc24xx_8h_a4e020664fe1e52294ced053613c30600}{GPDMA\_\-CH0\_\-SRC}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x100))
\item 
\#define \hyperlink{lpc24xx_8h_a761c9bc05da6355261472176a6c77223}{GPDMA\_\-CH0\_\-DEST}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x104))
\item 
\#define \hyperlink{lpc24xx_8h_a6cd2f82d6d0906827fc593931d6a860c}{GPDMA\_\-CH0\_\-LLI}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x108))
\item 
\#define \hyperlink{lpc24xx_8h_ad3f65318f78197a210d40f1e8098b015}{GPDMA\_\-CH0\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x10C))
\item 
\#define \hyperlink{lpc24xx_8h_a4c195ee7ad377ee478b4dcae144215df}{GPDMA\_\-CH0\_\-CFG}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x110))
\item 
\#define \hyperlink{lpc24xx_8h_a55a241f44798b4d7689cb8eda7cfed2b}{GPDMA\_\-CH1\_\-SRC}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x120))
\item 
\#define \hyperlink{lpc24xx_8h_aa5452d1d30d9ad6dfb0de13610542241}{GPDMA\_\-CH1\_\-DEST}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x124))
\item 
\#define \hyperlink{lpc24xx_8h_a62874f970b9a5ac381d2eff755ecdcca}{GPDMA\_\-CH1\_\-LLI}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x128))
\item 
\#define \hyperlink{lpc24xx_8h_abd2d297640c59a8c16816c34d9efac3b}{GPDMA\_\-CH1\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x12C))
\item 
\#define \hyperlink{lpc24xx_8h_af8c841ee078009780c64007aaa94bfde}{GPDMA\_\-CH1\_\-CFG}~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x130))
\item 
\#define \hyperlink{lpc24xx_8h_a440a41938a33d63a7f589e141e526c1c}{USB\_\-INT\_\-BASE\_\-ADDR}~0xE01FC1C0
\item 
\#define \hyperlink{lpc24xx_8h_ac4a0aaeb144366d66f6a9f937e090f79}{USB\_\-BASE\_\-ADDR}~0xFFE0C200
\item 
\#define \hyperlink{lpc24xx_8h_a3f71dda0c54b4515a69b141211ca7789}{USB\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-INT\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a0b22893868cac9fe1ebec9e277af6dda}{DEV\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_a5cfcbf267f741f81fded5a5db4170878}{DEV\_\-INT\_\-EN}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aab3308f395f5b9027ce79ff8c0b51d33}{DEV\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_ab3c27fe79244d35e511570f0a95c68b6}{DEV\_\-INT\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_ad9594a4fbfa0cec7b6af43f4fc3b51a9}{DEV\_\-INT\_\-PRIO}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_a7ac92c467ebfcf341e70f9dc0240cb16}{EP\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a3f936a37044781bd124826b4d7b1f5ac}{EP\_\-INT\_\-EN}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_a9999d0a30843fc88933c4cd1a347f8f0}{EP\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a8ea955904a86de84a896d3c1fc4a1e57}{EP\_\-INT\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a6da4bab1ee8ba5ddaf10c251dc9903bc}{EP\_\-INT\_\-PRIO}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_aabc58a2521289512b17610c0dc885b03}{REALIZE\_\-EP}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_a1d97408bdaeec043c109be49e070f946}{EP\_\-INDEX}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_a23ce8dbb5cc493bb188afa039ed966d6}{MAXPACKET\_\-SIZE}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_a26004032d7c8d515ace0a9d0b335803a}{CMD\_\-CODE}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a472710fa35c93cfacb7937657acfb7bd}{CMD\_\-DATA}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a90b21c450cfc5c88ba50c5049177f0d2}{RX\_\-DATA}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_ab7aa78c51c5c51bbfd493bf42bef0de3}{TX\_\-DATA}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_ae668ee95fe0745255f5bfa0308c8b3db}{RX\_\-PLENGTH}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_a63a2a022475066b0ae072996c5056e4b}{TX\_\-PLENGTH}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_ab7bdc25df3717d2745df3eebec6fad57}{USB\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a863b30fbbd61bf5fee46a92cfe7c5752}{DMA\_\-REQ\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_a1831db54b9f28fc5a38f131c8194250e}{DMA\_\-REQ\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_ac0c92edce81c96089cdcad7863904d7f}{DMA\_\-REQ\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_a032486c794ec5177f8798c52cd668f06}{UDCA\_\-HEAD}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x80))
\item 
\#define \hyperlink{lpc24xx_8h_a27824852fe89c5316589c925f4e1b5da}{EP\_\-DMA\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x84))
\item 
\#define \hyperlink{lpc24xx_8h_aca707e6ffdc202147005652a1b544193}{EP\_\-DMA\_\-EN}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x88))
\item 
\#define \hyperlink{lpc24xx_8h_a973e11abfa4de0e431d8312c0a383707}{EP\_\-DMA\_\-DIS}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x8C))
\item 
\#define \hyperlink{lpc24xx_8h_aa5cff2a6f8869e960806889e2e50e4fb}{DMA\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x90))
\item 
\#define \hyperlink{lpc24xx_8h_af95b52bf77789e823ab2ff8791272ed0}{DMA\_\-INT\_\-EN}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x94))
\item 
\#define \hyperlink{lpc24xx_8h_a08e3e93c616fe5cf100681df8734c68a}{EOT\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xA0))
\item 
\#define \hyperlink{lpc24xx_8h_a8d15366d00bf92d475edc4d801a48623}{EOT\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xA4))
\item 
\#define \hyperlink{lpc24xx_8h_a42491e34a60716bca0a0dd80b0a391cc}{EOT\_\-INT\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xA8))
\item 
\#define \hyperlink{lpc24xx_8h_a8e09ea95499bfbb4e25f557f46acc366}{NDD\_\-REQ\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xAC))
\item 
\#define \hyperlink{lpc24xx_8h_a35477d374d9432873059fef85a0e035d}{NDD\_\-REQ\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xB0))
\item 
\#define \hyperlink{lpc24xx_8h_a77232f1bf7672444326bee92c14ce640}{NDD\_\-REQ\_\-INT\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xB4))
\item 
\#define \hyperlink{lpc24xx_8h_a26c05baea79134a23e2827ed7c2bebf8}{SYS\_\-ERR\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xB8))
\item 
\#define \hyperlink{lpc24xx_8h_a7bd45d408caa98a8e779be37eda4f20f}{SYS\_\-ERR\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xBC))
\item 
\#define \hyperlink{lpc24xx_8h_adefd8d07b69284b49b763500856577ab}{SYS\_\-ERR\_\-INT\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xC0))
\item 
\#define \hyperlink{lpc24xx_8h_aeb9d87450cc34e835e9f5bdf0b12f5a8}{USBHC\_\-BASE\_\-ADDR}~0xFFE0C000
\item 
\#define \hyperlink{lpc24xx_8h_ab167a401da3b2ee5c76f0431c97cdcc3}{HC\_\-REVISION}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_af04f8301478bc1dbecbfd34497f78b27}{HC\_\-CONTROL}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a5e3462752efcb007a4504d55ab8e8c83}{HC\_\-CMD\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a4c5bfbcc74247f640f7cf2103b59ee29}{HC\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_af90fe716ba1d555cfa464bc87a7d069c}{HC\_\-INT\_\-EN}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a0ecf71d10be64448aa448d0d2f4dc9b5}{HC\_\-INT\_\-DIS}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_a92e57fa05f3ad6bad2d3f84c293d88b5}{HC\_\-HCCA}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x18))
\item 
\#define \hyperlink{lpc24xx_8h_a7054ee7f0cae76b946f2b3ba3dd884a1}{HC\_\-PERIOD\_\-CUR\_\-ED}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x1C))
\item 
\#define \hyperlink{lpc24xx_8h_a5ca6f0a8b17a6165e355858e117e9d55}{HC\_\-CTRL\_\-HEAD\_\-ED}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x20))
\item 
\#define \hyperlink{lpc24xx_8h_ade35cb1383e75a90f3b04ec394e1f459}{HC\_\-CTRL\_\-CUR\_\-ED}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x24))
\item 
\#define \hyperlink{lpc24xx_8h_a2730eb9a656e98c7d8137e4e42ad88b2}{HC\_\-BULK\_\-HEAD\_\-ED}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x28))
\item 
\#define \hyperlink{lpc24xx_8h_a21d84c65d6911bd30459264f0db8a923}{HC\_\-BULK\_\-CUR\_\-ED}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x2C))
\item 
\#define \hyperlink{lpc24xx_8h_ad6a0e8bb77c4fd391973c8e8a539aa64}{HC\_\-DONE\_\-HEAD}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x30))
\item 
\#define \hyperlink{lpc24xx_8h_a3d0451f115b53bf24fea39dd00a96a26}{HC\_\-FM\_\-INTERVAL}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x34))
\item 
\#define \hyperlink{lpc24xx_8h_a92231e127584724b39a14ea50a259916}{HC\_\-FM\_\-REMAINING}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x38))
\item 
\#define \hyperlink{lpc24xx_8h_a26789045ef7c87e11dd52e1574326690}{HC\_\-FM\_\-NUMBER}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x3C))
\item 
\#define \hyperlink{lpc24xx_8h_a5e8ec24805635d17e2cb9aaffa316b0e}{HC\_\-PERIOD\_\-START}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x40))
\item 
\#define \hyperlink{lpc24xx_8h_aa3ddba5bab8ba134ef95313e86d59c9a}{HC\_\-LS\_\-THRHLD}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x44))
\item 
\#define \hyperlink{lpc24xx_8h_a418b8bc5917bf4c475a9e66597ab04e0}{HC\_\-RH\_\-DESCA}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x48))
\item 
\#define \hyperlink{lpc24xx_8h_aa477ef67b4b2488aa9191e0b7f50179b}{HC\_\-RH\_\-DESCB}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x4C))
\item 
\#define \hyperlink{lpc24xx_8h_ab3c04e8b3462cda7c9e52e50914fa681}{HC\_\-RH\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x50))
\item 
\#define \hyperlink{lpc24xx_8h_a409581a3cb3f8fb1e1e01e9945a3fee7}{HC\_\-RH\_\-PORT\_\-STAT1}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x54))
\item 
\#define \hyperlink{lpc24xx_8h_ab48910b294559f991d796902a7c15d03}{HC\_\-RH\_\-PORT\_\-STAT2}~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x58))
\item 
\#define \hyperlink{lpc24xx_8h_a981e20c217de8ee858544795b021731c}{USBOTG\_\-BASE\_\-ADDR}~0xFFE0C100
\item 
\#define \hyperlink{lpc24xx_8h_a3ec9cd4028d4d8d795e44a79edef9105}{OTG\_\-INT\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ab2eed48f8e0acf217541da7ec00c19de}{OTG\_\-INT\_\-EN}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_a5b11a04230dcb96401b2e6c3f7795e77}{OTG\_\-INT\_\-SET}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a72a0017456bd99076be2727c3e5335fe}{OTG\_\-INT\_\-CLR}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a6d71dd8601a823f740bb221f2402abd8}{OTG\_\-STAT\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a0759d44e1190ea7b1c8d1e33ba02dfbc}{OTG\_\-TIMER}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x14))
\item 
\#define \hyperlink{lpc24xx_8h_ac17b9a6ab01cfca6a5870ad951084b10}{USBOTG\_\-I2C\_\-BASE\_\-ADDR}~0xFFE0C300
\item 
\#define \hyperlink{lpc24xx_8h_a95439ab33ec79ec76058d766adce6594}{OTG\_\-I2C\_\-RX}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_ac9c1c39fde39e56e77785ddfaf923d48}{OTG\_\-I2C\_\-TX}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x00))
\item 
\#define \hyperlink{lpc24xx_8h_af9bc045f908e139fff92881dd05fdf72}{OTG\_\-I2C\_\-STS}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_ae93dee948c7e3158fa03ba0fde03f4d2}{OTG\_\-I2C\_\-CTL}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a35a710024cd93ae2c9e7f362ebcbcd9e}{OTG\_\-I2C\_\-CLKHI}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x0C))
\item 
\#define \hyperlink{lpc24xx_8h_a9ae9e9d0aedc4bef5564a61b476c2be9}{OTG\_\-I2C\_\-CLKLO}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x10))
\item 
\#define \hyperlink{lpc24xx_8h_a33a08ea9b04679bbcc1d2b77c07d8989}{USBOTG\_\-CLK\_\-BASE\_\-ADDR}~0xFFE0CFF0
\item 
\#define \hyperlink{lpc24xx_8h_a61ca077f166a9fa01c8b799298f821a6}{OTG\_\-CLK\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-CLK\_\-BASE\_\-ADDR + 0x04))
\item 
\#define \hyperlink{lpc24xx_8h_aa3a9cf9a453efd9a84c048186dd7bcb3}{OTG\_\-CLK\_\-STAT}~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-CLK\_\-BASE\_\-ADDR + 0x08))
\item 
\#define \hyperlink{lpc24xx_8h_a0031d640eb298dd1c9264ad1dd78e37b}{MAC\_\-BASE\_\-ADDR}~0xFFE00000
\item 
\#define \hyperlink{lpc24xx_8h_ac134948eb1f75ed5754dff8f087b7a22}{MAC\_\-MAC1}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x000))
\item 
\#define \hyperlink{lpc24xx_8h_a0ee126b81edcb6a7a9b028c3f53e5cd8}{MAC\_\-MAC2}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x004))
\item 
\#define \hyperlink{lpc24xx_8h_acc26685c317f27cdee5d359a9b2918f6}{MAC\_\-IPGT}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x008))
\item 
\#define \hyperlink{lpc24xx_8h_a0ca403c47c575c7df5026ede206fab62}{MAC\_\-IPGR}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x00C))
\item 
\#define \hyperlink{lpc24xx_8h_a3b9948538ffbc2eedc6cf2fae791d684}{MAC\_\-CLRT}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x010))
\item 
\#define \hyperlink{lpc24xx_8h_ac80b20a2c78b997770997f4682f7a1e0}{MAC\_\-MAXF}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x014))
\item 
\#define \hyperlink{lpc24xx_8h_ae0b795db2052057148f046377f1b954f}{MAC\_\-SUPP}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x018))
\item 
\#define \hyperlink{lpc24xx_8h_ab229d3ef2ae755bb581c567d6e28b6ab}{MAC\_\-TEST}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x01C))
\item 
\#define \hyperlink{lpc24xx_8h_aafab2ae92f88fc1db9797271a55ffeed}{MAC\_\-MCFG}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x020))
\item 
\#define \hyperlink{lpc24xx_8h_a4d7a9517d59e8a14c0541ed6fb2c0149}{MAC\_\-MCMD}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x024))
\item 
\#define \hyperlink{lpc24xx_8h_ace13d839acb863126a084b80082e0f72}{MAC\_\-MADR}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x028))
\item 
\#define \hyperlink{lpc24xx_8h_a9a456119d71c75f1ef7803b25b9d0a3c}{MAC\_\-MWTD}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x02C))
\item 
\#define \hyperlink{lpc24xx_8h_aaad83a8b092ba90b535bf26af4294479}{MAC\_\-MRDD}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x030))
\item 
\#define \hyperlink{lpc24xx_8h_a1f43ed6ed5a8740f2f75340c75313f90}{MAC\_\-MIND}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x034))
\item 
\#define \hyperlink{lpc24xx_8h_a36eb45727a65852e985897b250e7f635}{MAC\_\-SA0}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x040))
\item 
\#define \hyperlink{lpc24xx_8h_abd16768b59166ae3013139b946cfa942}{MAC\_\-SA1}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x044))
\item 
\#define \hyperlink{lpc24xx_8h_ad433c0d7fea91fb6b4df3c391790b5de}{MAC\_\-SA2}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x048))
\item 
\#define \hyperlink{lpc24xx_8h_a1dd1f5f6c5879b380a286ddb33e1a5d8}{MAC\_\-COMMAND}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x100))
\item 
\#define \hyperlink{lpc24xx_8h_ad85b4055a46617cdba06841ba5ee5b4b}{MAC\_\-STATUS}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x104))
\item 
\#define \hyperlink{lpc24xx_8h_a1710e13b487e9832d98a492577d5dc2d}{MAC\_\-RXDESCRIPTOR}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x108))
\item 
\#define \hyperlink{lpc24xx_8h_a88042adce51911fcb3a4654bd19eeff0}{MAC\_\-RXSTATUS}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x10C))
\item 
\#define \hyperlink{lpc24xx_8h_aeac15724ffb42399147e0d6adb81a6b9}{MAC\_\-RXDESCRIPTORNUM}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x110))
\item 
\#define \hyperlink{lpc24xx_8h_a6824a71c7c59f344bc934cec82095d10}{MAC\_\-RXPRODUCEINDEX}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x114))
\item 
\#define \hyperlink{lpc24xx_8h_a9511e6d210d37dd7aa4d967972c07ab6}{MAC\_\-RXCONSUMEINDEX}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x118))
\item 
\#define \hyperlink{lpc24xx_8h_ab2146d57230ee0847c7b0fca82c29d4b}{MAC\_\-TXDESCRIPTOR}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x11C))
\item 
\#define \hyperlink{lpc24xx_8h_a2a2cab341d9bce8427b3c7cf6ea648e0}{MAC\_\-TXSTATUS}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x120))
\item 
\#define \hyperlink{lpc24xx_8h_ad10276bd30e8431e7034ea6ad517e55c}{MAC\_\-TXDESCRIPTORNUM}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x124))
\item 
\#define \hyperlink{lpc24xx_8h_a44cfb603f50fbf1ddb2d0f9254ad2fe5}{MAC\_\-TXPRODUCEINDEX}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x128))
\item 
\#define \hyperlink{lpc24xx_8h_a97618bf0a2545f9f6ac5b43ac1ee5f04}{MAC\_\-TXCONSUMEINDEX}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x12C))
\item 
\#define \hyperlink{lpc24xx_8h_a9ced14d5dc63ca6c1903ed333a327c44}{MAC\_\-TSV0}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x158))
\item 
\#define \hyperlink{lpc24xx_8h_a644ab6784b3347e1713263f0723eb826}{MAC\_\-TSV1}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x15C))
\item 
\#define \hyperlink{lpc24xx_8h_a1aea8be577f7b2bf106010d9438d2680}{MAC\_\-RSV}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x160))
\item 
\#define \hyperlink{lpc24xx_8h_a6ce222ef4e1bb570a21361206cf27db4}{MAC\_\-FLOWCONTROLCNT}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x170))
\item 
\#define \hyperlink{lpc24xx_8h_a5b713da427a1969317fc8ff752427b67}{MAC\_\-FLOWCONTROLSTS}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x174))
\item 
\#define \hyperlink{lpc24xx_8h_af63f725247aa569ecc3e6badb1d87519}{MAC\_\-RXFILTERCTRL}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x200))
\item 
\#define \hyperlink{lpc24xx_8h_a2d4e48c0ab0ddf6f5cafaea016593436}{MAC\_\-RXFILTERWOLSTS}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x204))
\item 
\#define \hyperlink{lpc24xx_8h_a36dad4d0feda09627d41947e778b0c1e}{MAC\_\-RXFILTERWOLCLR}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x208))
\item 
\#define \hyperlink{lpc24xx_8h_abb3544f86cb278f9edeb83cebc2d49a5}{MAC\_\-HASHFILTERL}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x210))
\item 
\#define \hyperlink{lpc24xx_8h_a66929f01392793f19cad01c2b82d6cef}{MAC\_\-HASHFILTERH}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x214))
\item 
\#define \hyperlink{lpc24xx_8h_a60e6a02716dc33cef5e68895e6d7be15}{MAC\_\-INTSTATUS}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFE0))
\item 
\#define \hyperlink{lpc24xx_8h_aff03d247522a967fa8475953e0ffb337}{MAC\_\-INTENABLE}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFE4))
\item 
\#define \hyperlink{lpc24xx_8h_a6ebb89573a521a7ae45503fefc58d876}{MAC\_\-INTCLEAR}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFE8))
\item 
\#define \hyperlink{lpc24xx_8h_a162f95c6e1fea9faee21d3a0c2b51519}{MAC\_\-INTSET}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFEC))
\item 
\#define \hyperlink{lpc24xx_8h_a3a311b6eb0e16467ab95568cb4f7fc8a}{MAC\_\-POWERDOWN}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFF4))
\item 
\#define \hyperlink{lpc24xx_8h_a6d67b520e160d20ea59bdba377ab4048}{MAC\_\-MODULEID}~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFFC))
\item 
\#define \hyperlink{lpc24xx_8h_a405c9ce00a2427280cbcdc6fe46a6f15}{LCD\_\-BASE\_\-ADDR}~0xFFE10000
\item 
\#define \hyperlink{lpc24xx_8h_a801e41a247c4ed572909b57b9f810027}{LCD\_\-CFG}~($\ast$(volatile unsigned long $\ast$)(0xE01FC1B8))
\item 
\#define \hyperlink{lpc24xx_8h_a0d897174a254e0935efa1a383baea9ab}{LCD\_\-TIMH}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x000))
\item 
\#define \hyperlink{lpc24xx_8h_a34c6b09a47b34281c1c04c50f7db2419}{LCD\_\-TIMV}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x004))
\item 
\#define \hyperlink{lpc24xx_8h_a9b0cd7ee8b0513bd7cd0c4d9826e8f02}{LCD\_\-POL}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x008))
\item 
\#define \hyperlink{lpc24xx_8h_a53916f685b3d5cebba79d21cdf2f14e8}{LCD\_\-LE}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x00C))
\item 
\#define \hyperlink{lpc24xx_8h_a7929ba3e81c33af19048f829723add43}{LCD\_\-UPBASE}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x010))
\item 
\#define \hyperlink{lpc24xx_8h_aedc70d82ed826b60767ad00573f27ce4}{LCD\_\-LPBASE}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x014))
\item 
\#define \hyperlink{lpc24xx_8h_a8e945df7ca614325cafa08258e82a63c}{LCD\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x018))
\item 
\#define \hyperlink{lpc24xx_8h_af5f7d966204ae861cb3a36b67c29d6fc}{LCD\_\-INTMSK}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x01C))
\item 
\#define \hyperlink{lpc24xx_8h_ab7ece4f17be49f678d13fa326dfad651}{LCD\_\-INTRAW}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x020))
\item 
\#define \hyperlink{lpc24xx_8h_a6e6f9aa2bca3a1d28096d98c4d22d136}{LCD\_\-INTSTAT}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x024))
\item 
\#define \hyperlink{lpc24xx_8h_a7697b2ff4ab0659d55609a17725e4e48}{LCD\_\-INTCLR}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x028))
\item 
\#define \hyperlink{lpc24xx_8h_aa8a9ffa0424b7f33b6eac4e25c42986f}{LCD\_\-UPCURR}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x02C))
\item 
\#define \hyperlink{lpc24xx_8h_a7f0d3a8dec8e5e55adca0a37ed98e259}{LCD\_\-LPCURR}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x030))
\item 
\#define \hyperlink{lpc24xx_8h_abae9a8c860e331e43ab7abbdf1cc504c}{LCD\_\-PAL}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x200))
\item 
\#define \hyperlink{lpc24xx_8h_ac135d694287a84c4491966320dd80f32}{CRSR\_\-IMG}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x800))
\item 
\#define \hyperlink{lpc24xx_8h_a3fe7bf5defc93e7404b8c3950fc2cda7}{CRSR\_\-CTRL}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC00))
\item 
\#define \hyperlink{lpc24xx_8h_a4246efcb909a4eceff79de41dc7377dc}{CRSR\_\-CFG}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC04))
\item 
\#define \hyperlink{lpc24xx_8h_a5eba708cc5beb203142b228f0e6e2f30}{CRSR\_\-PAL0}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC08))
\item 
\#define \hyperlink{lpc24xx_8h_ad998b251f9ac87379aa74985cdcf1708}{CRSR\_\-PAL1}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC0C))
\item 
\#define \hyperlink{lpc24xx_8h_aaff9ca2ff448a9549999650051ba071f}{CRSR\_\-XY}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC10))
\item 
\#define \hyperlink{lpc24xx_8h_a3423669486477d36ac3f430eb535ca83}{CRSR\_\-CLIP}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC14))
\item 
\#define \hyperlink{lpc24xx_8h_ad2bb29b9b0fb68f95f28be5ec5588c60}{CRSR\_\-INTMSK}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC20))
\item 
\#define \hyperlink{lpc24xx_8h_ae2766baa7af75b6f1ee674702953a6ce}{CRSR\_\-INTCLR}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC24))
\item 
\#define \hyperlink{lpc24xx_8h_a64be6960ad66683ef12265cbcfa91e5c}{CRSR\_\-INTRAW}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC28))
\item 
\#define \hyperlink{lpc24xx_8h_a46d3f1a7eacec2232824d78c471f3e7b}{CRSR\_\-INTSTAT}~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC2C))
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{lpc24xx_8h_acea72a246c6a7e09ffdbd4442148e0d0}{
\index{lpc24xx.h@{lpc24xx.h}!AD0\_\-BASE\_\-ADDR@{AD0\_\-BASE\_\-ADDR}}
\index{AD0\_\-BASE\_\-ADDR@{AD0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0\_\-BASE\_\-ADDR~0xE0034000}}
\label{lpc24xx_8h_acea72a246c6a7e09ffdbd4442148e0d0}


Definition at line 814 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1d72c55d1ed959fe28600b4a521cefbd}{
\index{lpc24xx.h@{lpc24xx.h}!AD0CR@{AD0CR}}
\index{AD0CR@{AD0CR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0CR}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0CR~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a1d72c55d1ed959fe28600b4a521cefbd}


Definition at line 815 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab6342538ad695dc28352682dbb7bdd98}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR0@{AD0DR0}}
\index{AD0DR0@{AD0DR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR0~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ab6342538ad695dc28352682dbb7bdd98}


Definition at line 818 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a45a02f068ff994318718348fe595e38a}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR1@{AD0DR1}}
\index{AD0DR1@{AD0DR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR1~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a45a02f068ff994318718348fe595e38a}


Definition at line 819 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a81287109d3e46b7948070914506ae1ff}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR2@{AD0DR2}}
\index{AD0DR2@{AD0DR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR2~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a81287109d3e46b7948070914506ae1ff}


Definition at line 820 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab3b6b3411fad87830caec8689ae890ba}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR3@{AD0DR3}}
\index{AD0DR3@{AD0DR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR3~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_ab3b6b3411fad87830caec8689ae890ba}


Definition at line 821 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2c3d9599d0d11579c7d4b02463757e61}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR4@{AD0DR4}}
\index{AD0DR4@{AD0DR4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR4}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR4~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a2c3d9599d0d11579c7d4b02463757e61}


Definition at line 822 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac3ba1edf68765fb536e00f303e12a9a5}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR5@{AD0DR5}}
\index{AD0DR5@{AD0DR5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR5}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR5~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_ac3ba1edf68765fb536e00f303e12a9a5}


Definition at line 823 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3509c30f0942504fe4c79c2bc8a4d3de}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR6@{AD0DR6}}
\index{AD0DR6@{AD0DR6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR6}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR6~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a3509c30f0942504fe4c79c2bc8a4d3de}


Definition at line 824 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afc45e343d5d496100a943d79d3a42249}{
\index{lpc24xx.h@{lpc24xx.h}!AD0DR7@{AD0DR7}}
\index{AD0DR7@{AD0DR7}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0DR7}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0DR7~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_afc45e343d5d496100a943d79d3a42249}


Definition at line 825 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a614757380a519dbcbf297343f4868663}{
\index{lpc24xx.h@{lpc24xx.h}!AD0GDR@{AD0GDR}}
\index{AD0GDR@{AD0GDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0GDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0GDR~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a614757380a519dbcbf297343f4868663}


Definition at line 816 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa0368cdd37b3e1eab9b03bcb1c4d632c}{
\index{lpc24xx.h@{lpc24xx.h}!AD0INTEN@{AD0INTEN}}
\index{AD0INTEN@{AD0INTEN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0INTEN}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0INTEN~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_aa0368cdd37b3e1eab9b03bcb1c4d632c}


Definition at line 817 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a131707c7ef9f31c045d7bb9be431ae10}{
\index{lpc24xx.h@{lpc24xx.h}!AD0STAT@{AD0STAT}}
\index{AD0STAT@{AD0STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AD0STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define AD0STAT~($\ast$(volatile unsigned long $\ast$)(AD0\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a131707c7ef9f31c045d7bb9be431ae10}


Definition at line 826 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aaa2b8e5ff78dd0f63577ef5130ab9222}{
\index{lpc24xx.h@{lpc24xx.h}!AHBCFG1@{AHBCFG1}}
\index{AHBCFG1@{AHBCFG1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AHBCFG1}]{\setlength{\rightskip}{0pt plus 5cm}\#define AHBCFG1~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x188))}}
\label{lpc24xx_8h_aaa2b8e5ff78dd0f63577ef5130ab9222}


Definition at line 447 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ace5e0e389a80569dbb9d98926a8d9a32}{
\index{lpc24xx.h@{lpc24xx.h}!AHBCFG2@{AHBCFG2}}
\index{AHBCFG2@{AHBCFG2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{AHBCFG2}]{\setlength{\rightskip}{0pt plus 5cm}\#define AHBCFG2~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x18C))}}
\label{lpc24xx_8h_ace5e0e389a80569dbb9d98926a8d9a32}


Definition at line 448 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3bcddabab65750a963da37f3d6b86c05}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1\_\-BASE\_\-ADDR@{CAN1\_\-BASE\_\-ADDR}}
\index{CAN1\_\-BASE\_\-ADDR@{CAN1\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1\_\-BASE\_\-ADDR~0xE0044000}}
\label{lpc24xx_8h_a3bcddabab65750a963da37f3d6b86c05}


Definition at line 858 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a72c6e6ba6feb2e823e4e70a2a3686066}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1BTR@{CAN1BTR}}
\index{CAN1BTR@{CAN1BTR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1BTR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1BTR~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a72c6e6ba6feb2e823e4e70a2a3686066}


Definition at line 864 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab95ed7a71e1cb3af07e30dcb2c7034af}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1CMR@{CAN1CMR}}
\index{CAN1CMR@{CAN1CMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1CMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1CMR~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ab95ed7a71e1cb3af07e30dcb2c7034af}


Definition at line 860 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab20a457fb4657c2f711ab5181230eeae}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1EWL@{CAN1EWL}}
\index{CAN1EWL@{CAN1EWL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1EWL}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1EWL~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_ab20a457fb4657c2f711ab5181230eeae}


Definition at line 865 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a37612beb9f7fd8e42b43416a2fedcc92}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1GSR@{CAN1GSR}}
\index{CAN1GSR@{CAN1GSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1GSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1GSR~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a37612beb9f7fd8e42b43416a2fedcc92}


Definition at line 861 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9d898bf486894841622eee888988d09a}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1ICR@{CAN1ICR}}
\index{CAN1ICR@{CAN1ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1ICR~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a9d898bf486894841622eee888988d09a}


Definition at line 862 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acce25ce507a7c30638d805aeda891246}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1IER@{CAN1IER}}
\index{CAN1IER@{CAN1IER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1IER}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1IER~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_acce25ce507a7c30638d805aeda891246}


Definition at line 863 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a38f8437047c7c1e2caafc0061f965864}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1MOD@{CAN1MOD}}
\index{CAN1MOD@{CAN1MOD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1MOD}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1MOD~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a38f8437047c7c1e2caafc0061f965864}


Definition at line 859 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a985037c68b423691a79c99bd98b3c14c}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1RDA@{CAN1RDA}}
\index{CAN1RDA@{CAN1RDA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1RDA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1RDA~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a985037c68b423691a79c99bd98b3c14c}


Definition at line 869 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5db7175ec9a3ff6197b36b6e8e8fc8e8}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1RDB@{CAN1RDB}}
\index{CAN1RDB@{CAN1RDB}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1RDB}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1RDB~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a5db7175ec9a3ff6197b36b6e8e8fc8e8}


Definition at line 870 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac300bdbceacd0b9a7213fa01160ede7c}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1RFS@{CAN1RFS}}
\index{CAN1RFS@{CAN1RFS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1RFS}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1RFS~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_ac300bdbceacd0b9a7213fa01160ede7c}


Definition at line 867 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a135719b2cee06c3a8cd2d940d5e6dd4e}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1RID@{CAN1RID}}
\index{CAN1RID@{CAN1RID}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1RID}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1RID~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a135719b2cee06c3a8cd2d940d5e6dd4e}


Definition at line 868 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8ddbbf283c93c7efdfa3a3f18f27ba32}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1SR@{CAN1SR}}
\index{CAN1SR@{CAN1SR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1SR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1SR~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a8ddbbf283c93c7efdfa3a3f18f27ba32}


Definition at line 866 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1c8986ef45e105cf11df5dfafda8fa99}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TDA1@{CAN1TDA1}}
\index{CAN1TDA1@{CAN1TDA1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TDA1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TDA1~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_a1c8986ef45e105cf11df5dfafda8fa99}


Definition at line 874 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0e21f039f822d200e48f377bac76cf20}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TDA2@{CAN1TDA2}}
\index{CAN1TDA2@{CAN1TDA2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TDA2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TDA2~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_a0e21f039f822d200e48f377bac76cf20}


Definition at line 878 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a33c86c155815cf9e4e96dcd9f8925a1c}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TDA3@{CAN1TDA3}}
\index{CAN1TDA3@{CAN1TDA3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TDA3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TDA3~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_a33c86c155815cf9e4e96dcd9f8925a1c}


Definition at line 882 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aea7e5217be766a28333909cfd9cd4b6d}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TDB1@{CAN1TDB1}}
\index{CAN1TDB1@{CAN1TDB1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TDB1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TDB1~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_aea7e5217be766a28333909cfd9cd4b6d}


Definition at line 875 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e8cc20934af3c8b0698a3b531327d76}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TDB2@{CAN1TDB2}}
\index{CAN1TDB2@{CAN1TDB2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TDB2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TDB2~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_a8e8cc20934af3c8b0698a3b531327d76}


Definition at line 879 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a55ecfc8031b62ed37371b4949a0f7954}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TDB3@{CAN1TDB3}}
\index{CAN1TDB3@{CAN1TDB3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TDB3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TDB3~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x5C))}}
\label{lpc24xx_8h_a55ecfc8031b62ed37371b4949a0f7954}


Definition at line 883 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3bc3b781b112b9c401048513b22f6794}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TFI1@{CAN1TFI1}}
\index{CAN1TFI1@{CAN1TFI1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TFI1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TFI1~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a3bc3b781b112b9c401048513b22f6794}


Definition at line 872 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5f3fe1ce24cb553257b16a820cf4c0f2}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TFI2@{CAN1TFI2}}
\index{CAN1TFI2@{CAN1TFI2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TFI2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TFI2~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a5f3fe1ce24cb553257b16a820cf4c0f2}


Definition at line 876 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af6fc125bff259f47cbf2844720554c99}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TFI3@{CAN1TFI3}}
\index{CAN1TFI3@{CAN1TFI3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TFI3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TFI3~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_af6fc125bff259f47cbf2844720554c99}


Definition at line 880 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a84bce3c4d946adefddf7fd2f53039099}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TID1@{CAN1TID1}}
\index{CAN1TID1@{CAN1TID1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TID1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TID1~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a84bce3c4d946adefddf7fd2f53039099}


Definition at line 873 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aee1aadcf3e9d1b0c31af6105fcac4c17}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TID2@{CAN1TID2}}
\index{CAN1TID2@{CAN1TID2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TID2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TID2~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_aee1aadcf3e9d1b0c31af6105fcac4c17}


Definition at line 877 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb48f486de5976e8782e3d2bb98c2f91}{
\index{lpc24xx.h@{lpc24xx.h}!CAN1TID3@{CAN1TID3}}
\index{CAN1TID3@{CAN1TID3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN1TID3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN1TID3~($\ast$(volatile unsigned long $\ast$)(CAN1\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_abb48f486de5976e8782e3d2bb98c2f91}


Definition at line 881 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6e8917334a8169aca752577ba0c27b8b}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2\_\-BASE\_\-ADDR@{CAN2\_\-BASE\_\-ADDR}}
\index{CAN2\_\-BASE\_\-ADDR@{CAN2\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2\_\-BASE\_\-ADDR~0xE0048000}}
\label{lpc24xx_8h_a6e8917334a8169aca752577ba0c27b8b}


Definition at line 885 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa8a52390ef63be2a18c43783ac34c859}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2BTR@{CAN2BTR}}
\index{CAN2BTR@{CAN2BTR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2BTR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2BTR~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_aa8a52390ef63be2a18c43783ac34c859}


Definition at line 891 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ade2e60da875c96b0e65087ed452283ca}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2CMR@{CAN2CMR}}
\index{CAN2CMR@{CAN2CMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2CMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2CMR~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ade2e60da875c96b0e65087ed452283ca}


Definition at line 887 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2495fd16f537ce3541d6a247d38f860c}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2EWL@{CAN2EWL}}
\index{CAN2EWL@{CAN2EWL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2EWL}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2EWL~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a2495fd16f537ce3541d6a247d38f860c}


Definition at line 892 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aaa1e489054a831e3810988f64a482eed}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2GSR@{CAN2GSR}}
\index{CAN2GSR@{CAN2GSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2GSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2GSR~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_aaa1e489054a831e3810988f64a482eed}


Definition at line 888 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a08b64239e6c900c4c312afe510d610c3}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2ICR@{CAN2ICR}}
\index{CAN2ICR@{CAN2ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2ICR~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a08b64239e6c900c4c312afe510d610c3}


Definition at line 889 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af450c07b9f55536135ace52ff0073bc2}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2IER@{CAN2IER}}
\index{CAN2IER@{CAN2IER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2IER}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2IER~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_af450c07b9f55536135ace52ff0073bc2}


Definition at line 890 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2abc61e5c8a37e1ddca5490e1e3fb149}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2MOD@{CAN2MOD}}
\index{CAN2MOD@{CAN2MOD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2MOD}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2MOD~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a2abc61e5c8a37e1ddca5490e1e3fb149}


Definition at line 886 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab81a0a53731ad2b0f7ca24c57fd878db}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2RDA@{CAN2RDA}}
\index{CAN2RDA@{CAN2RDA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2RDA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2RDA~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_ab81a0a53731ad2b0f7ca24c57fd878db}


Definition at line 896 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afbd806e79a209e476ffa42e182511d67}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2RDB@{CAN2RDB}}
\index{CAN2RDB@{CAN2RDB}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2RDB}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2RDB~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_afbd806e79a209e476ffa42e182511d67}


Definition at line 897 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7084af7dbe11f724f40345b42faf051e}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2RFS@{CAN2RFS}}
\index{CAN2RFS@{CAN2RFS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2RFS}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2RFS~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a7084af7dbe11f724f40345b42faf051e}


Definition at line 894 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a273d274ca05365a160a9bcabe1416cbb}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2RID@{CAN2RID}}
\index{CAN2RID@{CAN2RID}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2RID}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2RID~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a273d274ca05365a160a9bcabe1416cbb}


Definition at line 895 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4bb3d70f1d74200a218d77b6a8bfaf0b}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2SR@{CAN2SR}}
\index{CAN2SR@{CAN2SR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2SR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2SR~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a4bb3d70f1d74200a218d77b6a8bfaf0b}


Definition at line 893 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0e3a70b5f1816ef57fc327d759bef67c}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TDA1@{CAN2TDA1}}
\index{CAN2TDA1@{CAN2TDA1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TDA1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TDA1~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_a0e3a70b5f1816ef57fc327d759bef67c}


Definition at line 901 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8acb428174a844a335891f3fdda9055e}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TDA2@{CAN2TDA2}}
\index{CAN2TDA2@{CAN2TDA2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TDA2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TDA2~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_a8acb428174a844a335891f3fdda9055e}


Definition at line 905 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa635a36c2025ce0fecd1dfca15c0fc26}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TDA3@{CAN2TDA3}}
\index{CAN2TDA3@{CAN2TDA3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TDA3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TDA3~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_aa635a36c2025ce0fecd1dfca15c0fc26}


Definition at line 909 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0e4ae7eb59f318a67df003bb83532d42}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TDB1@{CAN2TDB1}}
\index{CAN2TDB1@{CAN2TDB1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TDB1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TDB1~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a0e4ae7eb59f318a67df003bb83532d42}


Definition at line 902 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a029de0a7619a1c7571827a28ab1a2c57}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TDB2@{CAN2TDB2}}
\index{CAN2TDB2@{CAN2TDB2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TDB2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TDB2~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_a029de0a7619a1c7571827a28ab1a2c57}


Definition at line 906 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad89870813a6b5e10609700abc27077d3}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TDB3@{CAN2TDB3}}
\index{CAN2TDB3@{CAN2TDB3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TDB3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TDB3~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x5C))}}
\label{lpc24xx_8h_ad89870813a6b5e10609700abc27077d3}


Definition at line 910 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1be70c105bcb52b5970336b5ecbb4c70}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TFI1@{CAN2TFI1}}
\index{CAN2TFI1@{CAN2TFI1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TFI1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TFI1~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a1be70c105bcb52b5970336b5ecbb4c70}


Definition at line 899 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afd562ee58b6aded2fe1287a58f2e4547}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TFI2@{CAN2TFI2}}
\index{CAN2TFI2@{CAN2TFI2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TFI2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TFI2~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_afd562ee58b6aded2fe1287a58f2e4547}


Definition at line 903 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a625c98b24e14132c724c571a813d0321}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TFI3@{CAN2TFI3}}
\index{CAN2TFI3@{CAN2TFI3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TFI3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TFI3~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_a625c98b24e14132c724c571a813d0321}


Definition at line 907 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6ae3aac6dffe23b3fe56dfe6df392d4d}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TID1@{CAN2TID1}}
\index{CAN2TID1@{CAN2TID1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TID1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TID1~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a6ae3aac6dffe23b3fe56dfe6df392d4d}


Definition at line 900 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa450cd8b94c199f456f13168edea2efb}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TID2@{CAN2TID2}}
\index{CAN2TID2@{CAN2TID2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TID2}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TID2~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_aa450cd8b94c199f456f13168edea2efb}


Definition at line 904 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4389a61fed25c290ecb3b0b901bd2567}{
\index{lpc24xx.h@{lpc24xx.h}!CAN2TID3@{CAN2TID3}}
\index{CAN2TID3@{CAN2TID3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN2TID3}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN2TID3~($\ast$(volatile unsigned long $\ast$)(CAN2\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_a4389a61fed25c290ecb3b0b901bd2567}


Definition at line 908 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a551b07be3174f148c975a19fafe8d1cb}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-ACCEPT\_\-BASE\_\-ADDR@{CAN\_\-ACCEPT\_\-BASE\_\-ADDR}}
\index{CAN\_\-ACCEPT\_\-BASE\_\-ADDR@{CAN\_\-ACCEPT\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-ACCEPT\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-ACCEPT\_\-BASE\_\-ADDR~0xE003C000}}
\label{lpc24xx_8h_a551b07be3174f148c975a19fafe8d1cb}


Definition at line 843 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9bd4eb329cd2d0b75e21615122a0701a}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-AFMR@{CAN\_\-AFMR}}
\index{CAN\_\-AFMR@{CAN\_\-AFMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-AFMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-AFMR~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a9bd4eb329cd2d0b75e21615122a0701a}


Definition at line 844 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a90d78085df864aa837ec05157b688191}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-CENTRAL\_\-BASE\_\-ADDR@{CAN\_\-CENTRAL\_\-BASE\_\-ADDR}}
\index{CAN\_\-CENTRAL\_\-BASE\_\-ADDR@{CAN\_\-CENTRAL\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-CENTRAL\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-CENTRAL\_\-BASE\_\-ADDR~0xE0040000}}
\label{lpc24xx_8h_a90d78085df864aa837ec05157b688191}


Definition at line 853 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa9d157f2ed54b277860001ab5375aad7}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-EFF\_\-GRP\_\-SA@{CAN\_\-EFF\_\-GRP\_\-SA}}
\index{CAN\_\-EFF\_\-GRP\_\-SA@{CAN\_\-EFF\_\-GRP\_\-SA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-EFF\_\-GRP\_\-SA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-EFF\_\-GRP\_\-SA~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_aa9d157f2ed54b277860001ab5375aad7}


Definition at line 848 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a05ce77afb49b9b8f1e8596de6607466c}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-EFF\_\-SA@{CAN\_\-EFF\_\-SA}}
\index{CAN\_\-EFF\_\-SA@{CAN\_\-EFF\_\-SA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-EFF\_\-SA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-EFF\_\-SA~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a05ce77afb49b9b8f1e8596de6607466c}


Definition at line 847 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a25a760484deef63d7d5ae093304ee210}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-EOT@{CAN\_\-EOT}}
\index{CAN\_\-EOT@{CAN\_\-EOT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-EOT}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-EOT~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a25a760484deef63d7d5ae093304ee210}


Definition at line 849 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a095d08b305b7b51a9bf625c9cb78dc11}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-LUT\_\-ERR@{CAN\_\-LUT\_\-ERR}}
\index{CAN\_\-LUT\_\-ERR@{CAN\_\-LUT\_\-ERR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-LUT\_\-ERR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-LUT\_\-ERR~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a095d08b305b7b51a9bf625c9cb78dc11}


Definition at line 851 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8fa7a368ce77533d6d1371aa2d381efc}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-LUT\_\-ERR\_\-ADR@{CAN\_\-LUT\_\-ERR\_\-ADR}}
\index{CAN\_\-LUT\_\-ERR\_\-ADR@{CAN\_\-LUT\_\-ERR\_\-ADR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-LUT\_\-ERR\_\-ADR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-LUT\_\-ERR\_\-ADR~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a8fa7a368ce77533d6d1371aa2d381efc}


Definition at line 850 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a716170f2e3d40418e1fe844a808db138}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-MSR@{CAN\_\-MSR}}
\index{CAN\_\-MSR@{CAN\_\-MSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-MSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-MSR~($\ast$(volatile unsigned long $\ast$)(CAN\_\-CENTRAL\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a716170f2e3d40418e1fe844a808db138}


Definition at line 856 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad04297df7b39b8b19b5498a46fd156ed}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-RX\_\-SR@{CAN\_\-RX\_\-SR}}
\index{CAN\_\-RX\_\-SR@{CAN\_\-RX\_\-SR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-RX\_\-SR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-RX\_\-SR~($\ast$(volatile unsigned long $\ast$)(CAN\_\-CENTRAL\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ad04297df7b39b8b19b5498a46fd156ed}


Definition at line 855 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ada43fe02cbbbdec6cd50171a5bc4d3a1}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-SFF\_\-GRP\_\-SA@{CAN\_\-SFF\_\-GRP\_\-SA}}
\index{CAN\_\-SFF\_\-GRP\_\-SA@{CAN\_\-SFF\_\-GRP\_\-SA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-SFF\_\-GRP\_\-SA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-SFF\_\-GRP\_\-SA~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ada43fe02cbbbdec6cd50171a5bc4d3a1}


Definition at line 846 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a57ee3c32325903c2cfc48981d7c42149}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-SFF\_\-SA@{CAN\_\-SFF\_\-SA}}
\index{CAN\_\-SFF\_\-SA@{CAN\_\-SFF\_\-SA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-SFF\_\-SA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-SFF\_\-SA~($\ast$(volatile unsigned long $\ast$)(CAN\_\-ACCEPT\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a57ee3c32325903c2cfc48981d7c42149}


Definition at line 845 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aabdb40de57b21a5feca2ce0efbdecb13}{
\index{lpc24xx.h@{lpc24xx.h}!CAN\_\-TX\_\-SR@{CAN\_\-TX\_\-SR}}
\index{CAN\_\-TX\_\-SR@{CAN\_\-TX\_\-SR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CAN\_\-TX\_\-SR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CAN\_\-TX\_\-SR~($\ast$(volatile unsigned long $\ast$)(CAN\_\-CENTRAL\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_aabdb40de57b21a5feca2ce0efbdecb13}


Definition at line 854 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aee8a2a7239bf63337907dc502353af1e}{
\index{lpc24xx.h@{lpc24xx.h}!CCLKCFG@{CCLKCFG}}
\index{CCLKCFG@{CCLKCFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CCLKCFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define CCLKCFG~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x104))}}
\label{lpc24xx_8h_aee8a2a7239bf63337907dc502353af1e}


Definition at line 427 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a18eab6dd489f80a89116833d4414dc48}{
\index{lpc24xx.h@{lpc24xx.h}!CLKSRCSEL@{CLKSRCSEL}}
\index{CLKSRCSEL@{CLKSRCSEL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CLKSRCSEL}]{\setlength{\rightskip}{0pt plus 5cm}\#define CLKSRCSEL~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x10C))}}
\label{lpc24xx_8h_a18eab6dd489f80a89116833d4414dc48}


Definition at line 429 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a26004032d7c8d515ace0a9d0b335803a}{
\index{lpc24xx.h@{lpc24xx.h}!CMD\_\-CODE@{CMD\_\-CODE}}
\index{CMD\_\-CODE@{CMD\_\-CODE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CMD\_\-CODE}]{\setlength{\rightskip}{0pt plus 5cm}\#define CMD\_\-CODE~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a26004032d7c8d515ace0a9d0b335803a}


Definition at line 1008 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a472710fa35c93cfacb7937657acfb7bd}{
\index{lpc24xx.h@{lpc24xx.h}!CMD\_\-DATA@{CMD\_\-DATA}}
\index{CMD\_\-DATA@{CMD\_\-DATA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CMD\_\-DATA}]{\setlength{\rightskip}{0pt plus 5cm}\#define CMD\_\-DATA~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a472710fa35c93cfacb7937657acfb7bd}


Definition at line 1009 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4246efcb909a4eceff79de41dc7377dc}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-CFG@{CRSR\_\-CFG}}
\index{CRSR\_\-CFG@{CRSR\_\-CFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-CFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-CFG~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC04))}}
\label{lpc24xx_8h_a4246efcb909a4eceff79de41dc7377dc}


Definition at line 1160 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3423669486477d36ac3f430eb535ca83}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-CLIP@{CRSR\_\-CLIP}}
\index{CRSR\_\-CLIP@{CRSR\_\-CLIP}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-CLIP}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-CLIP~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC14))}}
\label{lpc24xx_8h_a3423669486477d36ac3f430eb535ca83}


Definition at line 1164 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3fe7bf5defc93e7404b8c3950fc2cda7}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-CTRL@{CRSR\_\-CTRL}}
\index{CRSR\_\-CTRL@{CRSR\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC00))}}
\label{lpc24xx_8h_a3fe7bf5defc93e7404b8c3950fc2cda7}


Definition at line 1159 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac135d694287a84c4491966320dd80f32}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-IMG@{CRSR\_\-IMG}}
\index{CRSR\_\-IMG@{CRSR\_\-IMG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-IMG}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-IMG~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x800))}}
\label{lpc24xx_8h_ac135d694287a84c4491966320dd80f32}


Definition at line 1158 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae2766baa7af75b6f1ee674702953a6ce}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-INTCLR@{CRSR\_\-INTCLR}}
\index{CRSR\_\-INTCLR@{CRSR\_\-INTCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-INTCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-INTCLR~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC24))}}
\label{lpc24xx_8h_ae2766baa7af75b6f1ee674702953a6ce}


Definition at line 1166 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad2bb29b9b0fb68f95f28be5ec5588c60}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-INTMSK@{CRSR\_\-INTMSK}}
\index{CRSR\_\-INTMSK@{CRSR\_\-INTMSK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-INTMSK}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-INTMSK~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC20))}}
\label{lpc24xx_8h_ad2bb29b9b0fb68f95f28be5ec5588c60}


Definition at line 1165 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a64be6960ad66683ef12265cbcfa91e5c}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-INTRAW@{CRSR\_\-INTRAW}}
\index{CRSR\_\-INTRAW@{CRSR\_\-INTRAW}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-INTRAW}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-INTRAW~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC28))}}
\label{lpc24xx_8h_a64be6960ad66683ef12265cbcfa91e5c}


Definition at line 1167 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a46d3f1a7eacec2232824d78c471f3e7b}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-INTSTAT@{CRSR\_\-INTSTAT}}
\index{CRSR\_\-INTSTAT@{CRSR\_\-INTSTAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-INTSTAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-INTSTAT~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC2C))}}
\label{lpc24xx_8h_a46d3f1a7eacec2232824d78c471f3e7b}


Definition at line 1168 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5eba708cc5beb203142b228f0e6e2f30}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-PAL0@{CRSR\_\-PAL0}}
\index{CRSR\_\-PAL0@{CRSR\_\-PAL0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-PAL0}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-PAL0~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC08))}}
\label{lpc24xx_8h_a5eba708cc5beb203142b228f0e6e2f30}


Definition at line 1161 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad998b251f9ac87379aa74985cdcf1708}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-PAL1@{CRSR\_\-PAL1}}
\index{CRSR\_\-PAL1@{CRSR\_\-PAL1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-PAL1}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-PAL1~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC0C))}}
\label{lpc24xx_8h_ad998b251f9ac87379aa74985cdcf1708}


Definition at line 1162 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aaff9ca2ff448a9549999650051ba071f}{
\index{lpc24xx.h@{lpc24xx.h}!CRSR\_\-XY@{CRSR\_\-XY}}
\index{CRSR\_\-XY@{CRSR\_\-XY}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CRSR\_\-XY}]{\setlength{\rightskip}{0pt plus 5cm}\#define CRSR\_\-XY~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0xC10))}}
\label{lpc24xx_8h_aaff9ca2ff448a9549999650051ba071f}


Definition at line 1163 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab4785286c511d7976b72eef326a03116}{
\index{lpc24xx.h@{lpc24xx.h}!CSPR@{CSPR}}
\index{CSPR@{CSPR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{CSPR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CSPR~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x184))}}
\label{lpc24xx_8h_ab4785286c511d7976b72eef326a03116}


Definition at line 444 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac105318d5f9ffb075caed0a56711f3a4}{
\index{lpc24xx.h@{lpc24xx.h}!DAC\_\-BASE\_\-ADDR@{DAC\_\-BASE\_\-ADDR}}
\index{DAC\_\-BASE\_\-ADDR@{DAC\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DAC\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define DAC\_\-BASE\_\-ADDR~0xE006C000}}
\label{lpc24xx_8h_ac105318d5f9ffb075caed0a56711f3a4}


Definition at line 830 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af8a4c578c83b8420c7ec010f84f3f0eb}{
\index{lpc24xx.h@{lpc24xx.h}!DACR@{DACR}}
\index{DACR@{DACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define DACR~($\ast$(volatile unsigned long $\ast$)(DAC\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_af8a4c578c83b8420c7ec010f84f3f0eb}


Definition at line 831 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aab3308f395f5b9027ce79ff8c0b51d33}{
\index{lpc24xx.h@{lpc24xx.h}!DEV\_\-INT\_\-CLR@{DEV\_\-INT\_\-CLR}}
\index{DEV\_\-INT\_\-CLR@{DEV\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DEV\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define DEV\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_aab3308f395f5b9027ce79ff8c0b51d33}


Definition at line 991 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5cfcbf267f741f81fded5a5db4170878}{
\index{lpc24xx.h@{lpc24xx.h}!DEV\_\-INT\_\-EN@{DEV\_\-INT\_\-EN}}
\index{DEV\_\-INT\_\-EN@{DEV\_\-INT\_\-EN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DEV\_\-INT\_\-EN}]{\setlength{\rightskip}{0pt plus 5cm}\#define DEV\_\-INT\_\-EN~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a5cfcbf267f741f81fded5a5db4170878}


Definition at line 990 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad9594a4fbfa0cec7b6af43f4fc3b51a9}{
\index{lpc24xx.h@{lpc24xx.h}!DEV\_\-INT\_\-PRIO@{DEV\_\-INT\_\-PRIO}}
\index{DEV\_\-INT\_\-PRIO@{DEV\_\-INT\_\-PRIO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DEV\_\-INT\_\-PRIO}]{\setlength{\rightskip}{0pt plus 5cm}\#define DEV\_\-INT\_\-PRIO~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_ad9594a4fbfa0cec7b6af43f4fc3b51a9}


Definition at line 993 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab3c27fe79244d35e511570f0a95c68b6}{
\index{lpc24xx.h@{lpc24xx.h}!DEV\_\-INT\_\-SET@{DEV\_\-INT\_\-SET}}
\index{DEV\_\-INT\_\-SET@{DEV\_\-INT\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DEV\_\-INT\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define DEV\_\-INT\_\-SET~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_ab3c27fe79244d35e511570f0a95c68b6}


Definition at line 992 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0b22893868cac9fe1ebec9e277af6dda}{
\index{lpc24xx.h@{lpc24xx.h}!DEV\_\-INT\_\-STAT@{DEV\_\-INT\_\-STAT}}
\index{DEV\_\-INT\_\-STAT@{DEV\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DEV\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define DEV\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a0b22893868cac9fe1ebec9e277af6dda}


Definition at line 989 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a201c775905e9f952b24eab2e2d74cc30}{
\index{lpc24xx.h@{lpc24xx.h}!DMA\_\-BASE\_\-ADDR@{DMA\_\-BASE\_\-ADDR}}
\index{DMA\_\-BASE\_\-ADDR@{DMA\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DMA\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define DMA\_\-BASE\_\-ADDR~0xFFE04000}}
\label{lpc24xx_8h_a201c775905e9f952b24eab2e2d74cc30}


Definition at line 951 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af95b52bf77789e823ab2ff8791272ed0}{
\index{lpc24xx.h@{lpc24xx.h}!DMA\_\-INT\_\-EN@{DMA\_\-INT\_\-EN}}
\index{DMA\_\-INT\_\-EN@{DMA\_\-INT\_\-EN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DMA\_\-INT\_\-EN}]{\setlength{\rightskip}{0pt plus 5cm}\#define DMA\_\-INT\_\-EN~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x94))}}
\label{lpc24xx_8h_af95b52bf77789e823ab2ff8791272ed0}


Definition at line 1027 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa5cff2a6f8869e960806889e2e50e4fb}{
\index{lpc24xx.h@{lpc24xx.h}!DMA\_\-INT\_\-STAT@{DMA\_\-INT\_\-STAT}}
\index{DMA\_\-INT\_\-STAT@{DMA\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DMA\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define DMA\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x90))}}
\label{lpc24xx_8h_aa5cff2a6f8869e960806889e2e50e4fb}


Definition at line 1026 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1831db54b9f28fc5a38f131c8194250e}{
\index{lpc24xx.h@{lpc24xx.h}!DMA\_\-REQ\_\-CLR@{DMA\_\-REQ\_\-CLR}}
\index{DMA\_\-REQ\_\-CLR@{DMA\_\-REQ\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DMA\_\-REQ\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define DMA\_\-REQ\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_a1831db54b9f28fc5a38f131c8194250e}


Definition at line 1020 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac0c92edce81c96089cdcad7863904d7f}{
\index{lpc24xx.h@{lpc24xx.h}!DMA\_\-REQ\_\-SET@{DMA\_\-REQ\_\-SET}}
\index{DMA\_\-REQ\_\-SET@{DMA\_\-REQ\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DMA\_\-REQ\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define DMA\_\-REQ\_\-SET~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_ac0c92edce81c96089cdcad7863904d7f}


Definition at line 1021 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a863b30fbbd61bf5fee46a92cfe7c5752}{
\index{lpc24xx.h@{lpc24xx.h}!DMA\_\-REQ\_\-STAT@{DMA\_\-REQ\_\-STAT}}
\index{DMA\_\-REQ\_\-STAT@{DMA\_\-REQ\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DMA\_\-REQ\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define DMA\_\-REQ\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_a863b30fbbd61bf5fee46a92cfe7c5752}


Definition at line 1019 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a524ef6d47b50b66e7bd671019389d7ee}{
\index{lpc24xx.h@{lpc24xx.h}!DYNAMIC\_\-MEM0\_\-BASE@{DYNAMIC\_\-MEM0\_\-BASE}}
\index{DYNAMIC\_\-MEM0\_\-BASE@{DYNAMIC\_\-MEM0\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DYNAMIC\_\-MEM0\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define DYNAMIC\_\-MEM0\_\-BASE~0xA0000000}}
\label{lpc24xx_8h_a524ef6d47b50b66e7bd671019389d7ee}


Definition at line 459 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3b90d769762034ac42193cbaa4559fd3}{
\index{lpc24xx.h@{lpc24xx.h}!DYNAMIC\_\-MEM1\_\-BASE@{DYNAMIC\_\-MEM1\_\-BASE}}
\index{DYNAMIC\_\-MEM1\_\-BASE@{DYNAMIC\_\-MEM1\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DYNAMIC\_\-MEM1\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define DYNAMIC\_\-MEM1\_\-BASE~0xB0000000}}
\label{lpc24xx_8h_a3b90d769762034ac42193cbaa4559fd3}


Definition at line 460 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2048c8e296604f00b078649aaf0317a7}{
\index{lpc24xx.h@{lpc24xx.h}!DYNAMIC\_\-MEM2\_\-BASE@{DYNAMIC\_\-MEM2\_\-BASE}}
\index{DYNAMIC\_\-MEM2\_\-BASE@{DYNAMIC\_\-MEM2\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DYNAMIC\_\-MEM2\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define DYNAMIC\_\-MEM2\_\-BASE~0xC0000000}}
\label{lpc24xx_8h_a2048c8e296604f00b078649aaf0317a7}


Definition at line 461 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab1f89d13d8fd3757f1d49650c98c8d79}{
\index{lpc24xx.h@{lpc24xx.h}!DYNAMIC\_\-MEM3\_\-BASE@{DYNAMIC\_\-MEM3\_\-BASE}}
\index{DYNAMIC\_\-MEM3\_\-BASE@{DYNAMIC\_\-MEM3\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{DYNAMIC\_\-MEM3\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define DYNAMIC\_\-MEM3\_\-BASE~0xD0000000}}
\label{lpc24xx_8h_ab1f89d13d8fd3757f1d49650c98c8d79}


Definition at line 462 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab001a5ecd9b443f598529d69687500d5}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-BASE\_\-ADDR@{EMC\_\-BASE\_\-ADDR}}
\index{EMC\_\-BASE\_\-ADDR@{EMC\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-BASE\_\-ADDR~0xFFE08000}}
\label{lpc24xx_8h_ab001a5ecd9b443f598529d69687500d5}


Definition at line 465 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa7028917f44454d49d10c870e61055ec}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-CONFIG@{EMC\_\-CONFIG}}
\index{EMC\_\-CONFIG@{EMC\_\-CONFIG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-CONFIG}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-CONFIG~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x008))}}
\label{lpc24xx_8h_aa7028917f44454d49d10c870e61055ec}


Definition at line 468 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0ee4542f655dbe2d13a52dfe57f78fc1}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-CTRL@{EMC\_\-CTRL}}
\index{EMC\_\-CTRL@{EMC\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x000))}}
\label{lpc24xx_8h_a0ee4542f655dbe2d13a52dfe57f78fc1}


Definition at line 466 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af03e6f28c7e2d9d341ea956728cc6fe4}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-APR@{EMC\_\-DYN\_\-APR}}
\index{EMC\_\-DYN\_\-APR@{EMC\_\-DYN\_\-APR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-APR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-APR~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x03C))}}
\label{lpc24xx_8h_af03e6f28c7e2d9d341ea956728cc6fe4}


Definition at line 477 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae616731877ae05dafce9414f57a91209}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-CFG0@{EMC\_\-DYN\_\-CFG0}}
\index{EMC\_\-DYN\_\-CFG0@{EMC\_\-DYN\_\-CFG0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-CFG0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-CFG0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x100))}}
\label{lpc24xx_8h_ae616731877ae05dafce9414f57a91209}


Definition at line 486 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac4e129a5d784bd6991920ab516034c07}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-CFG1@{EMC\_\-DYN\_\-CFG1}}
\index{EMC\_\-DYN\_\-CFG1@{EMC\_\-DYN\_\-CFG1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-CFG1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-CFG1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x120))}}
\label{lpc24xx_8h_ac4e129a5d784bd6991920ab516034c07}


Definition at line 488 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af5d7d23e178da56aa9d88a5adaf181d3}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-CFG2@{EMC\_\-DYN\_\-CFG2}}
\index{EMC\_\-DYN\_\-CFG2@{EMC\_\-DYN\_\-CFG2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-CFG2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-CFG2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x140))}}
\label{lpc24xx_8h_af5d7d23e178da56aa9d88a5adaf181d3}


Definition at line 490 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a53a9b70a04c2fa6c692457c61daa80af}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-CFG3@{EMC\_\-DYN\_\-CFG3}}
\index{EMC\_\-DYN\_\-CFG3@{EMC\_\-DYN\_\-CFG3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-CFG3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-CFG3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x160))}}
\label{lpc24xx_8h_a53a9b70a04c2fa6c692457c61daa80af}


Definition at line 492 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3f985ac1f7965950ffef598c1643a21f}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-CTRL@{EMC\_\-DYN\_\-CTRL}}
\index{EMC\_\-DYN\_\-CTRL@{EMC\_\-DYN\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x020))}}
\label{lpc24xx_8h_a3f985ac1f7965950ffef598c1643a21f}


Definition at line 471 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a84e14c1b610f9bf413d37ba339879da9}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-DAL@{EMC\_\-DYN\_\-DAL}}
\index{EMC\_\-DYN\_\-DAL@{EMC\_\-DYN\_\-DAL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-DAL}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-DAL~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x040))}}
\label{lpc24xx_8h_a84e14c1b610f9bf413d37ba339879da9}


Definition at line 478 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6df89e2d2d9b7bf3a9c2795c878eb876}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-MRD@{EMC\_\-DYN\_\-MRD}}
\index{EMC\_\-DYN\_\-MRD@{EMC\_\-DYN\_\-MRD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-MRD}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-MRD~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x058))}}
\label{lpc24xx_8h_a6df89e2d2d9b7bf3a9c2795c878eb876}


Definition at line 484 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a78b5951e6c3beec47fe3c0912521c458}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RAS@{EMC\_\-DYN\_\-RAS}}
\index{EMC\_\-DYN\_\-RAS@{EMC\_\-DYN\_\-RAS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RAS}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RAS~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x034))}}
\label{lpc24xx_8h_a78b5951e6c3beec47fe3c0912521c458}


Definition at line 475 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a054b22d98d309b3f6339bec6707c520a}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RASCAS0@{EMC\_\-DYN\_\-RASCAS0}}
\index{EMC\_\-DYN\_\-RASCAS0@{EMC\_\-DYN\_\-RASCAS0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RASCAS0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RASCAS0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x104))}}
\label{lpc24xx_8h_a054b22d98d309b3f6339bec6707c520a}


Definition at line 487 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae99cb0679de45433b9314134e78aa375}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RASCAS1@{EMC\_\-DYN\_\-RASCAS1}}
\index{EMC\_\-DYN\_\-RASCAS1@{EMC\_\-DYN\_\-RASCAS1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RASCAS1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RASCAS1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x124))}}
\label{lpc24xx_8h_ae99cb0679de45433b9314134e78aa375}


Definition at line 489 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1cb01916f73ec6e7589c7b092942957d}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RASCAS2@{EMC\_\-DYN\_\-RASCAS2}}
\index{EMC\_\-DYN\_\-RASCAS2@{EMC\_\-DYN\_\-RASCAS2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RASCAS2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RASCAS2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x144))}}
\label{lpc24xx_8h_a1cb01916f73ec6e7589c7b092942957d}


Definition at line 491 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aec9ab0fb5541e15b84ae1a1f5f5a91d1}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RASCAS3@{EMC\_\-DYN\_\-RASCAS3}}
\index{EMC\_\-DYN\_\-RASCAS3@{EMC\_\-DYN\_\-RASCAS3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RASCAS3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RASCAS3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x164))}}
\label{lpc24xx_8h_aec9ab0fb5541e15b84ae1a1f5f5a91d1}


Definition at line 493 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a28e2be038bceabb034266c66ac9f57fc}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RC@{EMC\_\-DYN\_\-RC}}
\index{EMC\_\-DYN\_\-RC@{EMC\_\-DYN\_\-RC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RC}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RC~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x048))}}
\label{lpc24xx_8h_a28e2be038bceabb034266c66ac9f57fc}


Definition at line 480 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad31cb7cb5f91f9777b39d9e27799bc14}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RD\_\-CFG@{EMC\_\-DYN\_\-RD\_\-CFG}}
\index{EMC\_\-DYN\_\-RD\_\-CFG@{EMC\_\-DYN\_\-RD\_\-CFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RD\_\-CFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RD\_\-CFG~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x028))}}
\label{lpc24xx_8h_ad31cb7cb5f91f9777b39d9e27799bc14}


Definition at line 473 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1b7204cbc3783f01ed351591bd703cbc}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RFC@{EMC\_\-DYN\_\-RFC}}
\index{EMC\_\-DYN\_\-RFC@{EMC\_\-DYN\_\-RFC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RFC}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RFC~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x04C))}}
\label{lpc24xx_8h_a1b7204cbc3783f01ed351591bd703cbc}


Definition at line 481 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae441eb1fc82a2d0b3f2bbb097d75c640}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RFSH@{EMC\_\-DYN\_\-RFSH}}
\index{EMC\_\-DYN\_\-RFSH@{EMC\_\-DYN\_\-RFSH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RFSH}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RFSH~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x024))}}
\label{lpc24xx_8h_ae441eb1fc82a2d0b3f2bbb097d75c640}


Definition at line 472 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7f83bba422d4a53c21941b890db10b64}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RP@{EMC\_\-DYN\_\-RP}}
\index{EMC\_\-DYN\_\-RP@{EMC\_\-DYN\_\-RP}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RP}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RP~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x030))}}
\label{lpc24xx_8h_a7f83bba422d4a53c21941b890db10b64}


Definition at line 474 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7cd5b1acc11e51b2f8c626a68a31fef7}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-RRD@{EMC\_\-DYN\_\-RRD}}
\index{EMC\_\-DYN\_\-RRD@{EMC\_\-DYN\_\-RRD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-RRD}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-RRD~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x054))}}
\label{lpc24xx_8h_a7cd5b1acc11e51b2f8c626a68a31fef7}


Definition at line 483 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa3f4ef64841a6e98b0e9733c354f7a14}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-SREX@{EMC\_\-DYN\_\-SREX}}
\index{EMC\_\-DYN\_\-SREX@{EMC\_\-DYN\_\-SREX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-SREX}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-SREX~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x038))}}
\label{lpc24xx_8h_aa3f4ef64841a6e98b0e9733c354f7a14}


Definition at line 476 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abef06c16a9efcdf4765e5b2dd40637f6}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-WR@{EMC\_\-DYN\_\-WR}}
\index{EMC\_\-DYN\_\-WR@{EMC\_\-DYN\_\-WR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-WR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-WR~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x044))}}
\label{lpc24xx_8h_abef06c16a9efcdf4765e5b2dd40637f6}


Definition at line 479 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a65d07637723dad6c4bfa32ca80498da5}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-DYN\_\-XSR@{EMC\_\-DYN\_\-XSR}}
\index{EMC\_\-DYN\_\-XSR@{EMC\_\-DYN\_\-XSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-DYN\_\-XSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-DYN\_\-XSR~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x050))}}
\label{lpc24xx_8h_a65d07637723dad6c4bfa32ca80498da5}


Definition at line 482 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a23681fc95a3888c5f3381d9bb4a5aad5}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-CFG0@{EMC\_\-STA\_\-CFG0}}
\index{EMC\_\-STA\_\-CFG0@{EMC\_\-STA\_\-CFG0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-CFG0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-CFG0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x200))}}
\label{lpc24xx_8h_a23681fc95a3888c5f3381d9bb4a5aad5}


Definition at line 496 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3d5743d7619fa807bc4eaac5183ecd2d}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-CFG1@{EMC\_\-STA\_\-CFG1}}
\index{EMC\_\-STA\_\-CFG1@{EMC\_\-STA\_\-CFG1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-CFG1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-CFG1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x220))}}
\label{lpc24xx_8h_a3d5743d7619fa807bc4eaac5183ecd2d}


Definition at line 504 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6bbcd624a457ea27c8a1a6a0b6eafdc0}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-CFG2@{EMC\_\-STA\_\-CFG2}}
\index{EMC\_\-STA\_\-CFG2@{EMC\_\-STA\_\-CFG2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-CFG2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-CFG2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x240))}}
\label{lpc24xx_8h_a6bbcd624a457ea27c8a1a6a0b6eafdc0}


Definition at line 512 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa2016c196af5a059d01a7946014d264e}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-CFG3@{EMC\_\-STA\_\-CFG3}}
\index{EMC\_\-STA\_\-CFG3@{EMC\_\-STA\_\-CFG3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-CFG3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-CFG3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x260))}}
\label{lpc24xx_8h_aa2016c196af5a059d01a7946014d264e}


Definition at line 520 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7f024cfa3979cd3c4c0432e4c981fc59}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-EXT\_\-WAIT@{EMC\_\-STA\_\-EXT\_\-WAIT}}
\index{EMC\_\-STA\_\-EXT\_\-WAIT@{EMC\_\-STA\_\-EXT\_\-WAIT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-EXT\_\-WAIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-EXT\_\-WAIT~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x080))}}
\label{lpc24xx_8h_a7f024cfa3979cd3c4c0432e4c981fc59}


Definition at line 528 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9ed72e9e02298c132847c1bbc43afecf}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITOEN0@{EMC\_\-STA\_\-WAITOEN0}}
\index{EMC\_\-STA\_\-WAITOEN0@{EMC\_\-STA\_\-WAITOEN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITOEN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITOEN0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x208))}}
\label{lpc24xx_8h_a9ed72e9e02298c132847c1bbc43afecf}


Definition at line 498 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa4807be8fc2a57229646a376afb5da6a}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITOEN1@{EMC\_\-STA\_\-WAITOEN1}}
\index{EMC\_\-STA\_\-WAITOEN1@{EMC\_\-STA\_\-WAITOEN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITOEN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITOEN1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x228))}}
\label{lpc24xx_8h_aa4807be8fc2a57229646a376afb5da6a}


Definition at line 506 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a65c69024df60132bb8d7866be8738f23}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITOEN2@{EMC\_\-STA\_\-WAITOEN2}}
\index{EMC\_\-STA\_\-WAITOEN2@{EMC\_\-STA\_\-WAITOEN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITOEN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITOEN2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x248))}}
\label{lpc24xx_8h_a65c69024df60132bb8d7866be8738f23}


Definition at line 514 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a13748f71e2f32b5f4a3e411356a7a2ef}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITOEN3@{EMC\_\-STA\_\-WAITOEN3}}
\index{EMC\_\-STA\_\-WAITOEN3@{EMC\_\-STA\_\-WAITOEN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITOEN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITOEN3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x268))}}
\label{lpc24xx_8h_a13748f71e2f32b5f4a3e411356a7a2ef}


Definition at line 522 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0c8b7999161fe96a7ae9a5e2d212a175}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITPAGE0@{EMC\_\-STA\_\-WAITPAGE0}}
\index{EMC\_\-STA\_\-WAITPAGE0@{EMC\_\-STA\_\-WAITPAGE0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITPAGE0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITPAGE0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x210))}}
\label{lpc24xx_8h_a0c8b7999161fe96a7ae9a5e2d212a175}


Definition at line 500 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6cd605c69b3456bd150a6be61bfaaeda}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITPAGE1@{EMC\_\-STA\_\-WAITPAGE1}}
\index{EMC\_\-STA\_\-WAITPAGE1@{EMC\_\-STA\_\-WAITPAGE1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITPAGE1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITPAGE1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x230))}}
\label{lpc24xx_8h_a6cd605c69b3456bd150a6be61bfaaeda}


Definition at line 508 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa8605aa063649e965eabb6af138c6a3b}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITPAGE2@{EMC\_\-STA\_\-WAITPAGE2}}
\index{EMC\_\-STA\_\-WAITPAGE2@{EMC\_\-STA\_\-WAITPAGE2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITPAGE2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITPAGE2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x250))}}
\label{lpc24xx_8h_aa8605aa063649e965eabb6af138c6a3b}


Definition at line 516 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4af412695b082e2546e05675190bdb24}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITPAGE3@{EMC\_\-STA\_\-WAITPAGE3}}
\index{EMC\_\-STA\_\-WAITPAGE3@{EMC\_\-STA\_\-WAITPAGE3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITPAGE3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITPAGE3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x270))}}
\label{lpc24xx_8h_a4af412695b082e2546e05675190bdb24}


Definition at line 524 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae27cb519a2ab23933ed175ab80ff1e5e}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITRD0@{EMC\_\-STA\_\-WAITRD0}}
\index{EMC\_\-STA\_\-WAITRD0@{EMC\_\-STA\_\-WAITRD0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITRD0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITRD0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x20C))}}
\label{lpc24xx_8h_ae27cb519a2ab23933ed175ab80ff1e5e}


Definition at line 499 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae7aaab1ae42ccd7fc27c3927b863e032}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITRD1@{EMC\_\-STA\_\-WAITRD1}}
\index{EMC\_\-STA\_\-WAITRD1@{EMC\_\-STA\_\-WAITRD1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITRD1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITRD1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x22C))}}
\label{lpc24xx_8h_ae7aaab1ae42ccd7fc27c3927b863e032}


Definition at line 507 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ada13bb6f1c3cd92ff28285c9004164f7}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITRD2@{EMC\_\-STA\_\-WAITRD2}}
\index{EMC\_\-STA\_\-WAITRD2@{EMC\_\-STA\_\-WAITRD2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITRD2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITRD2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x24C))}}
\label{lpc24xx_8h_ada13bb6f1c3cd92ff28285c9004164f7}


Definition at line 515 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acd3d543cc6f0489f531db7331f3ae944}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITRD3@{EMC\_\-STA\_\-WAITRD3}}
\index{EMC\_\-STA\_\-WAITRD3@{EMC\_\-STA\_\-WAITRD3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITRD3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITRD3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x26C))}}
\label{lpc24xx_8h_acd3d543cc6f0489f531db7331f3ae944}


Definition at line 523 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a725242583d6225e1c94aa5f414de41b2}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITTURN0@{EMC\_\-STA\_\-WAITTURN0}}
\index{EMC\_\-STA\_\-WAITTURN0@{EMC\_\-STA\_\-WAITTURN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITTURN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITTURN0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x218))}}
\label{lpc24xx_8h_a725242583d6225e1c94aa5f414de41b2}


Definition at line 502 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3b79de329b9ee7c064240b18b49f4d48}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITTURN1@{EMC\_\-STA\_\-WAITTURN1}}
\index{EMC\_\-STA\_\-WAITTURN1@{EMC\_\-STA\_\-WAITTURN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITTURN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITTURN1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x238))}}
\label{lpc24xx_8h_a3b79de329b9ee7c064240b18b49f4d48}


Definition at line 510 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a01ec470f6b7c9d62ab301f0636bae411}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITTURN2@{EMC\_\-STA\_\-WAITTURN2}}
\index{EMC\_\-STA\_\-WAITTURN2@{EMC\_\-STA\_\-WAITTURN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITTURN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITTURN2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x258))}}
\label{lpc24xx_8h_a01ec470f6b7c9d62ab301f0636bae411}


Definition at line 518 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac6f02e788c97b6da2da4493705d0a81e}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITTURN3@{EMC\_\-STA\_\-WAITTURN3}}
\index{EMC\_\-STA\_\-WAITTURN3@{EMC\_\-STA\_\-WAITTURN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITTURN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITTURN3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x278))}}
\label{lpc24xx_8h_ac6f02e788c97b6da2da4493705d0a81e}


Definition at line 526 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1ddeddff0b6a9c83b821b8baf69b3ca8}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWEN0@{EMC\_\-STA\_\-WAITWEN0}}
\index{EMC\_\-STA\_\-WAITWEN0@{EMC\_\-STA\_\-WAITWEN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWEN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWEN0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x204))}}
\label{lpc24xx_8h_a1ddeddff0b6a9c83b821b8baf69b3ca8}


Definition at line 497 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a63bdab97abf2c635ae9ea83751f85244}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWEN1@{EMC\_\-STA\_\-WAITWEN1}}
\index{EMC\_\-STA\_\-WAITWEN1@{EMC\_\-STA\_\-WAITWEN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWEN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWEN1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x224))}}
\label{lpc24xx_8h_a63bdab97abf2c635ae9ea83751f85244}


Definition at line 505 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acce5de0c5f47da6df90b89f5bf407f75}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWEN2@{EMC\_\-STA\_\-WAITWEN2}}
\index{EMC\_\-STA\_\-WAITWEN2@{EMC\_\-STA\_\-WAITWEN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWEN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWEN2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x244))}}
\label{lpc24xx_8h_acce5de0c5f47da6df90b89f5bf407f75}


Definition at line 513 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a99d571bddf2dc56afd79e74d67edf4e1}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWEN3@{EMC\_\-STA\_\-WAITWEN3}}
\index{EMC\_\-STA\_\-WAITWEN3@{EMC\_\-STA\_\-WAITWEN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWEN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWEN3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x264))}}
\label{lpc24xx_8h_a99d571bddf2dc56afd79e74d67edf4e1}


Definition at line 521 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac82315156c8f7474fb21827cc6269962}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWR0@{EMC\_\-STA\_\-WAITWR0}}
\index{EMC\_\-STA\_\-WAITWR0@{EMC\_\-STA\_\-WAITWR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWR0~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x214))}}
\label{lpc24xx_8h_ac82315156c8f7474fb21827cc6269962}


Definition at line 501 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af6c45caf882f27237aef691be08bfa68}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWR1@{EMC\_\-STA\_\-WAITWR1}}
\index{EMC\_\-STA\_\-WAITWR1@{EMC\_\-STA\_\-WAITWR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWR1~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x234))}}
\label{lpc24xx_8h_af6c45caf882f27237aef691be08bfa68}


Definition at line 509 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac71482aafbb09e23724be7d37688e83d}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWR2@{EMC\_\-STA\_\-WAITWR2}}
\index{EMC\_\-STA\_\-WAITWR2@{EMC\_\-STA\_\-WAITWR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWR2~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x254))}}
\label{lpc24xx_8h_ac71482aafbb09e23724be7d37688e83d}


Definition at line 517 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a909cb7a6e4f2857e24dabc27cc8b7564}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STA\_\-WAITWR3@{EMC\_\-STA\_\-WAITWR3}}
\index{EMC\_\-STA\_\-WAITWR3@{EMC\_\-STA\_\-WAITWR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STA\_\-WAITWR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STA\_\-WAITWR3~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x274))}}
\label{lpc24xx_8h_a909cb7a6e4f2857e24dabc27cc8b7564}


Definition at line 525 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4603ffb9899622ffcf7c5ac9131da819}{
\index{lpc24xx.h@{lpc24xx.h}!EMC\_\-STAT@{EMC\_\-STAT}}
\index{EMC\_\-STAT@{EMC\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EMC\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define EMC\_\-STAT~($\ast$(volatile unsigned long $\ast$)(EMC\_\-BASE\_\-ADDR + 0x004))}}
\label{lpc24xx_8h_a4603ffb9899622ffcf7c5ac9131da819}


Definition at line 467 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8d15366d00bf92d475edc4d801a48623}{
\index{lpc24xx.h@{lpc24xx.h}!EOT\_\-INT\_\-CLR@{EOT\_\-INT\_\-CLR}}
\index{EOT\_\-INT\_\-CLR@{EOT\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EOT\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EOT\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xA4))}}
\label{lpc24xx_8h_a8d15366d00bf92d475edc4d801a48623}


Definition at line 1029 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a42491e34a60716bca0a0dd80b0a391cc}{
\index{lpc24xx.h@{lpc24xx.h}!EOT\_\-INT\_\-SET@{EOT\_\-INT\_\-SET}}
\index{EOT\_\-INT\_\-SET@{EOT\_\-INT\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EOT\_\-INT\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define EOT\_\-INT\_\-SET~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xA8))}}
\label{lpc24xx_8h_a42491e34a60716bca0a0dd80b0a391cc}


Definition at line 1030 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a08e3e93c616fe5cf100681df8734c68a}{
\index{lpc24xx.h@{lpc24xx.h}!EOT\_\-INT\_\-STAT@{EOT\_\-INT\_\-STAT}}
\index{EOT\_\-INT\_\-STAT@{EOT\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EOT\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define EOT\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xA0))}}
\label{lpc24xx_8h_a08e3e93c616fe5cf100681df8734c68a}


Definition at line 1028 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a973e11abfa4de0e431d8312c0a383707}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-DMA\_\-DIS@{EP\_\-DMA\_\-DIS}}
\index{EP\_\-DMA\_\-DIS@{EP\_\-DMA\_\-DIS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-DMA\_\-DIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-DMA\_\-DIS~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x8C))}}
\label{lpc24xx_8h_a973e11abfa4de0e431d8312c0a383707}


Definition at line 1025 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aca707e6ffdc202147005652a1b544193}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-DMA\_\-EN@{EP\_\-DMA\_\-EN}}
\index{EP\_\-DMA\_\-EN@{EP\_\-DMA\_\-EN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-DMA\_\-EN}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-DMA\_\-EN~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x88))}}
\label{lpc24xx_8h_aca707e6ffdc202147005652a1b544193}


Definition at line 1024 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a27824852fe89c5316589c925f4e1b5da}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-DMA\_\-STAT@{EP\_\-DMA\_\-STAT}}
\index{EP\_\-DMA\_\-STAT@{EP\_\-DMA\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-DMA\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-DMA\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x84))}}
\label{lpc24xx_8h_a27824852fe89c5316589c925f4e1b5da}


Definition at line 1023 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1d97408bdaeec043c109be49e070f946}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-INDEX@{EP\_\-INDEX}}
\index{EP\_\-INDEX@{EP\_\-INDEX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-INDEX}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-INDEX~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_a1d97408bdaeec043c109be49e070f946}


Definition at line 1004 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9999d0a30843fc88933c4cd1a347f8f0}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-INT\_\-CLR@{EP\_\-INT\_\-CLR}}
\index{EP\_\-INT\_\-CLR@{EP\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_a9999d0a30843fc88933c4cd1a347f8f0}


Definition at line 998 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3f936a37044781bd124826b4d7b1f5ac}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-INT\_\-EN@{EP\_\-INT\_\-EN}}
\index{EP\_\-INT\_\-EN@{EP\_\-INT\_\-EN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-INT\_\-EN}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-INT\_\-EN~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a3f936a37044781bd124826b4d7b1f5ac}


Definition at line 997 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6da4bab1ee8ba5ddaf10c251dc9903bc}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-INT\_\-PRIO@{EP\_\-INT\_\-PRIO}}
\index{EP\_\-INT\_\-PRIO@{EP\_\-INT\_\-PRIO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-INT\_\-PRIO}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-INT\_\-PRIO~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a6da4bab1ee8ba5ddaf10c251dc9903bc}


Definition at line 1000 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8ea955904a86de84a896d3c1fc4a1e57}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-INT\_\-SET@{EP\_\-INT\_\-SET}}
\index{EP\_\-INT\_\-SET@{EP\_\-INT\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-INT\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-INT\_\-SET~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a8ea955904a86de84a896d3c1fc4a1e57}


Definition at line 999 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7ac92c467ebfcf341e70f9dc0240cb16}{
\index{lpc24xx.h@{lpc24xx.h}!EP\_\-INT\_\-STAT@{EP\_\-INT\_\-STAT}}
\index{EP\_\-INT\_\-STAT@{EP\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EP\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define EP\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a7ac92c467ebfcf341e70f9dc0240cb16}


Definition at line 996 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8cc44522d2f5b706b3af5b839c0ba3ff}{
\index{lpc24xx.h@{lpc24xx.h}!EXTINT@{EXTINT}}
\index{EXTINT@{EXTINT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EXTINT}]{\setlength{\rightskip}{0pt plus 5cm}\#define EXTINT~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x140))}}
\label{lpc24xx_8h_a8cc44522d2f5b706b3af5b839c0ba3ff}


Definition at line 435 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6b7d1399a94b686e878b95b16b46ff4a}{
\index{lpc24xx.h@{lpc24xx.h}!EXTMODE@{EXTMODE}}
\index{EXTMODE@{EXTMODE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EXTMODE}]{\setlength{\rightskip}{0pt plus 5cm}\#define EXTMODE~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x148))}}
\label{lpc24xx_8h_a6b7d1399a94b686e878b95b16b46ff4a}


Definition at line 437 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac9d407f43c17d5499f0d9ccd9acbf256}{
\index{lpc24xx.h@{lpc24xx.h}!EXTPOLAR@{EXTPOLAR}}
\index{EXTPOLAR@{EXTPOLAR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{EXTPOLAR}]{\setlength{\rightskip}{0pt plus 5cm}\#define EXTPOLAR~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x14C))}}
\label{lpc24xx_8h_ac9d407f43c17d5499f0d9ccd9acbf256}


Definition at line 438 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a32e958c8a285f756cd11f3f340f6494c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLR@{FIO0CLR}}
\index{FIO0CLR@{FIO0CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a32e958c8a285f756cd11f3f340f6494c}


Definition at line 197 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e5a3e053cf6f429163e4a686c39ef38}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLR0@{FIO0CLR0}}
\index{FIO0CLR0@{FIO0CLR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a8e5a3e053cf6f429163e4a686c39ef38}


Definition at line 368 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aadcb3254afec1ba262a4c248858b34a6}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLR1@{FIO0CLR1}}
\index{FIO0CLR1@{FIO0CLR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1D))}}
\label{lpc24xx_8h_aadcb3254afec1ba262a4c248858b34a6}


Definition at line 374 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5f7e5efeba8bde2cba999e2c01fa6ced}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLR2@{FIO0CLR2}}
\index{FIO0CLR2@{FIO0CLR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1E))}}
\label{lpc24xx_8h_a5f7e5efeba8bde2cba999e2c01fa6ced}


Definition at line 380 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa93da6ddf56c52b2a669aaa5abd331e3}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLR3@{FIO0CLR3}}
\index{FIO0CLR3@{FIO0CLR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1F))}}
\label{lpc24xx_8h_aa93da6ddf56c52b2a669aaa5abd331e3}


Definition at line 386 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae6eeb467744a7b35125c07bbae950517}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLRL@{FIO0CLRL}}
\index{FIO0CLRL@{FIO0CLRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_ae6eeb467744a7b35125c07bbae950517}


Definition at line 392 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a495687da44a467aa43994a1637b800d3}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0CLRU@{FIO0CLRU}}
\index{FIO0CLRU@{FIO0CLRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0CLRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0CLRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1E))}}
\label{lpc24xx_8h_a495687da44a467aa43994a1637b800d3}


Definition at line 398 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5ecdb9b0bd11b7dfefb4decf8337ccbd}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIR@{FIO0DIR}}
\index{FIO0DIR@{FIO0DIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a5ecdb9b0bd11b7dfefb4decf8337ccbd}


Definition at line 193 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6024dedde806219cdc13ac2448e517f7}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIR0@{FIO0DIR0}}
\index{FIO0DIR0@{FIO0DIR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a6024dedde806219cdc13ac2448e517f7}


Definition at line 224 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0dfe53d7d7743664b3661fb5c888172a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIR1@{FIO0DIR1}}
\index{FIO0DIR1@{FIO0DIR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x01))}}
\label{lpc24xx_8h_a0dfe53d7d7743664b3661fb5c888172a}


Definition at line 230 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5e3ec787332d7951da3cab7d423546c8}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIR2@{FIO0DIR2}}
\index{FIO0DIR2@{FIO0DIR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x02))}}
\label{lpc24xx_8h_a5e3ec787332d7951da3cab7d423546c8}


Definition at line 236 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8c8521bfec602f183efe5b47b2ed3a15}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIR3@{FIO0DIR3}}
\index{FIO0DIR3@{FIO0DIR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x03))}}
\label{lpc24xx_8h_a8c8521bfec602f183efe5b47b2ed3a15}


Definition at line 242 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae46f211e46ed9a330348610e6f701f5d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIRL@{FIO0DIRL}}
\index{FIO0DIRL@{FIO0DIRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ae46f211e46ed9a330348610e6f701f5d}


Definition at line 248 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5ab399175bcc80582dee4c2ade4692b4}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0DIRU@{FIO0DIRU}}
\index{FIO0DIRU@{FIO0DIRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0DIRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0DIRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x02))}}
\label{lpc24xx_8h_a5ab399175bcc80582dee4c2ade4692b4}


Definition at line 254 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0af2c8f6a95a766b32d8709fafac6baa}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASK@{FIO0MASK}}
\index{FIO0MASK@{FIO0MASK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASK~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a0af2c8f6a95a766b32d8709fafac6baa}


Definition at line 194 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad35d1ee2bef886f2842bf4e98a3f4d9c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASK0@{FIO0MASK0}}
\index{FIO0MASK0@{FIO0MASK0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASK0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASK0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ad35d1ee2bef886f2842bf4e98a3f4d9c}


Definition at line 260 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4ea9f0226332072fe73814da39048f77}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASK1@{FIO0MASK1}}
\index{FIO0MASK1@{FIO0MASK1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASK1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASK1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x11))}}
\label{lpc24xx_8h_a4ea9f0226332072fe73814da39048f77}


Definition at line 266 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a69c1024c4f3dcb64fe5f83d50f9b5497}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASK2@{FIO0MASK2}}
\index{FIO0MASK2@{FIO0MASK2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASK2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASK2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x12))}}
\label{lpc24xx_8h_a69c1024c4f3dcb64fe5f83d50f9b5497}


Definition at line 272 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a72e1bcc80ce43e9541ee5086b196881c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASK3@{FIO0MASK3}}
\index{FIO0MASK3@{FIO0MASK3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASK3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASK3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x13))}}
\label{lpc24xx_8h_a72e1bcc80ce43e9541ee5086b196881c}


Definition at line 278 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2db09bd45262c4b0f82b228661fd520f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASKL@{FIO0MASKL}}
\index{FIO0MASKL@{FIO0MASKL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASKL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASKL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a2db09bd45262c4b0f82b228661fd520f}


Definition at line 284 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a099712b2e0a8661f3fd06310ca74313f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0MASKU@{FIO0MASKU}}
\index{FIO0MASKU@{FIO0MASKU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0MASKU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0MASKU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x12))}}
\label{lpc24xx_8h_a099712b2e0a8661f3fd06310ca74313f}


Definition at line 290 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aafe04ef1d09547bd16547b800b4df5a1}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PIN@{FIO0PIN}}
\index{FIO0PIN@{FIO0PIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PIN~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_aafe04ef1d09547bd16547b800b4df5a1}


Definition at line 195 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa3e502e416ce05215b358f63a6350458}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PIN0@{FIO0PIN0}}
\index{FIO0PIN0@{FIO0PIN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PIN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PIN0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_aa3e502e416ce05215b358f63a6350458}


Definition at line 296 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aec3cbb4aadad5e839c46a88e79235def}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PIN1@{FIO0PIN1}}
\index{FIO0PIN1@{FIO0PIN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PIN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PIN1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x15))}}
\label{lpc24xx_8h_aec3cbb4aadad5e839c46a88e79235def}


Definition at line 302 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae4a9055080bd8a0dd9fef4f84655eb1c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PIN2@{FIO0PIN2}}
\index{FIO0PIN2@{FIO0PIN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PIN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PIN2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x16))}}
\label{lpc24xx_8h_ae4a9055080bd8a0dd9fef4f84655eb1c}


Definition at line 308 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aac74bc09bb6be50be5a92f37bfaf368d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PIN3@{FIO0PIN3}}
\index{FIO0PIN3@{FIO0PIN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PIN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PIN3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x17))}}
\label{lpc24xx_8h_aac74bc09bb6be50be5a92f37bfaf368d}


Definition at line 314 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa1161c502a00e178f8c24181a0e103ba}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PINL@{FIO0PINL}}
\index{FIO0PINL@{FIO0PINL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PINL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PINL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_aa1161c502a00e178f8c24181a0e103ba}


Definition at line 320 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1a9929a7e790d5b40f0a5dc6be66ff05}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0PINU@{FIO0PINU}}
\index{FIO0PINU@{FIO0PINU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0PINU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0PINU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x16))}}
\label{lpc24xx_8h_a1a9929a7e790d5b40f0a5dc6be66ff05}


Definition at line 326 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeb77ecb736828882a0b80e33a7adf644}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SET@{FIO0SET}}
\index{FIO0SET@{FIO0SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SET~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_aeb77ecb736828882a0b80e33a7adf644}


Definition at line 196 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abc5a21271607dc1426ccb7235f0ab03a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SET0@{FIO0SET0}}
\index{FIO0SET0@{FIO0SET0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SET0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SET0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_abc5a21271607dc1426ccb7235f0ab03a}


Definition at line 332 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a18db7dcbbab1a6844772427d400c2b51}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SET1@{FIO0SET1}}
\index{FIO0SET1@{FIO0SET1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SET1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SET1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x19))}}
\label{lpc24xx_8h_a18db7dcbbab1a6844772427d400c2b51}


Definition at line 338 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad55cb0e8ba1c48ebd940bc881439ac0d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SET2@{FIO0SET2}}
\index{FIO0SET2@{FIO0SET2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SET2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SET2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1A))}}
\label{lpc24xx_8h_ad55cb0e8ba1c48ebd940bc881439ac0d}


Definition at line 344 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a221919559cdc8c3496dfc395d9d59eb0}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SET3@{FIO0SET3}}
\index{FIO0SET3@{FIO0SET3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SET3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SET3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1B))}}
\label{lpc24xx_8h_a221919559cdc8c3496dfc395d9d59eb0}


Definition at line 350 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0c81f5d08ab384fa3f2e65773352788a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SETL@{FIO0SETL}}
\index{FIO0SETL@{FIO0SETL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SETL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SETL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a0c81f5d08ab384fa3f2e65773352788a}


Definition at line 356 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a92e5572cceb6757704b53729547db273}{
\index{lpc24xx.h@{lpc24xx.h}!FIO0SETU@{FIO0SETU}}
\index{FIO0SETU@{FIO0SETU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO0SETU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO0SETU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x1A))}}
\label{lpc24xx_8h_a92e5572cceb6757704b53729547db273}


Definition at line 362 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abcc77d889363cff115e5a530fa76625f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLR@{FIO1CLR}}
\index{FIO1CLR@{FIO1CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_abcc77d889363cff115e5a530fa76625f}


Definition at line 203 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a55e55a2be93af5b11321cabe30a381b7}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLR0@{FIO1CLR0}}
\index{FIO1CLR0@{FIO1CLR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a55e55a2be93af5b11321cabe30a381b7}


Definition at line 369 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afb74195a3c53c3674d394d510efb689e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLR1@{FIO1CLR1}}
\index{FIO1CLR1@{FIO1CLR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3D))}}
\label{lpc24xx_8h_afb74195a3c53c3674d394d510efb689e}


Definition at line 375 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2930364287237b9c9648772985332a93}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLR2@{FIO1CLR2}}
\index{FIO1CLR2@{FIO1CLR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3E))}}
\label{lpc24xx_8h_a2930364287237b9c9648772985332a93}


Definition at line 381 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a80790e434457c23ef3b83121b2d44cb9}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLR3@{FIO1CLR3}}
\index{FIO1CLR3@{FIO1CLR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3F))}}
\label{lpc24xx_8h_a80790e434457c23ef3b83121b2d44cb9}


Definition at line 387 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae872d43c905b3ba9d7e69cc79b8e5b9f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLRL@{FIO1CLRL}}
\index{FIO1CLRL@{FIO1CLRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_ae872d43c905b3ba9d7e69cc79b8e5b9f}


Definition at line 393 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad823c094a473b08ecab428d19496b143}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1CLRU@{FIO1CLRU}}
\index{FIO1CLRU@{FIO1CLRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1CLRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1CLRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3E))}}
\label{lpc24xx_8h_ad823c094a473b08ecab428d19496b143}


Definition at line 399 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aae81a3484deff18fa81de0ac8de3ab40}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIR@{FIO1DIR}}
\index{FIO1DIR@{FIO1DIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_aae81a3484deff18fa81de0ac8de3ab40}


Definition at line 199 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1a942184d612559007652f84d7fcc00d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIR0@{FIO1DIR0}}
\index{FIO1DIR0@{FIO1DIR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a1a942184d612559007652f84d7fcc00d}


Definition at line 225 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a159bb9da759f2f36aeef50fada446657}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIR1@{FIO1DIR1}}
\index{FIO1DIR1@{FIO1DIR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x21))}}
\label{lpc24xx_8h_a159bb9da759f2f36aeef50fada446657}


Definition at line 231 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad4cbd7ccd3a8071640f1aa70e1b84a7f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIR2@{FIO1DIR2}}
\index{FIO1DIR2@{FIO1DIR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x22))}}
\label{lpc24xx_8h_ad4cbd7ccd3a8071640f1aa70e1b84a7f}


Definition at line 237 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6db1499e58ca946b6eff6ce343e67db4}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIR3@{FIO1DIR3}}
\index{FIO1DIR3@{FIO1DIR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x23))}}
\label{lpc24xx_8h_a6db1499e58ca946b6eff6ce343e67db4}


Definition at line 243 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a11c9b313fe29cafb60b35be032da8258}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIRL@{FIO1DIRL}}
\index{FIO1DIRL@{FIO1DIRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a11c9b313fe29cafb60b35be032da8258}


Definition at line 249 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8fe45ace67d60ccfaa65df5efc476ab4}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1DIRU@{FIO1DIRU}}
\index{FIO1DIRU@{FIO1DIRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1DIRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1DIRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x22))}}
\label{lpc24xx_8h_a8fe45ace67d60ccfaa65df5efc476ab4}


Definition at line 255 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a13f214cea0d3f874820bd4548c46a7f0}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASK@{FIO1MASK}}
\index{FIO1MASK@{FIO1MASK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASK~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a13f214cea0d3f874820bd4548c46a7f0}


Definition at line 200 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a494315aaa4ca12914bf9e48c178165a4}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASK0@{FIO1MASK0}}
\index{FIO1MASK0@{FIO1MASK0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASK0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASK0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a494315aaa4ca12914bf9e48c178165a4}


Definition at line 261 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a23d8ecf9a2e3242c6361700dbde85590}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASK1@{FIO1MASK1}}
\index{FIO1MASK1@{FIO1MASK1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASK1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASK1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x31))}}
\label{lpc24xx_8h_a23d8ecf9a2e3242c6361700dbde85590}


Definition at line 267 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4bceb523c4218fd7f93935a858a4335e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASK2@{FIO1MASK2}}
\index{FIO1MASK2@{FIO1MASK2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASK2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASK2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x32))}}
\label{lpc24xx_8h_a4bceb523c4218fd7f93935a858a4335e}


Definition at line 273 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aac1512ad6a6fe8ebbec3514a3df2283c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASK3@{FIO1MASK3}}
\index{FIO1MASK3@{FIO1MASK3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASK3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASK3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x33))}}
\label{lpc24xx_8h_aac1512ad6a6fe8ebbec3514a3df2283c}


Definition at line 279 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb6985eaf64b5c6f725139de681014fb}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASKL@{FIO1MASKL}}
\index{FIO1MASKL@{FIO1MASKL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASKL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASKL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_abb6985eaf64b5c6f725139de681014fb}


Definition at line 285 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a15ed1c7f79c21c0c9db2dc71da3f8b3b}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1MASKU@{FIO1MASKU}}
\index{FIO1MASKU@{FIO1MASKU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1MASKU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1MASKU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x32))}}
\label{lpc24xx_8h_a15ed1c7f79c21c0c9db2dc71da3f8b3b}


Definition at line 291 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab97ddb2da2dd1db899d7b4750548f798}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PIN@{FIO1PIN}}
\index{FIO1PIN@{FIO1PIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PIN~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_ab97ddb2da2dd1db899d7b4750548f798}


Definition at line 201 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adeaf8820052fbb192564488b179bca1d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PIN0@{FIO1PIN0}}
\index{FIO1PIN0@{FIO1PIN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PIN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PIN0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_adeaf8820052fbb192564488b179bca1d}


Definition at line 297 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4b0692dc48bc4d3a16033328b52e906f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PIN1@{FIO1PIN1}}
\index{FIO1PIN1@{FIO1PIN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PIN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PIN1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x35))}}
\label{lpc24xx_8h_a4b0692dc48bc4d3a16033328b52e906f}


Definition at line 303 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab21e0d511fd82e21c2b735ad6ec4557f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PIN2@{FIO1PIN2}}
\index{FIO1PIN2@{FIO1PIN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PIN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PIN2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x36))}}
\label{lpc24xx_8h_ab21e0d511fd82e21c2b735ad6ec4557f}


Definition at line 309 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2909af469021aec1dedf401fb5e897dc}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PIN3@{FIO1PIN3}}
\index{FIO1PIN3@{FIO1PIN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PIN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PIN3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x37))}}
\label{lpc24xx_8h_a2909af469021aec1dedf401fb5e897dc}


Definition at line 315 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9372ee64b6e789f742e129da9e42612a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PINL@{FIO1PINL}}
\index{FIO1PINL@{FIO1PINL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PINL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PINL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a9372ee64b6e789f742e129da9e42612a}


Definition at line 321 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a22a77fea5e7e96aeba1babd4b03bafc3}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1PINU@{FIO1PINU}}
\index{FIO1PINU@{FIO1PINU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1PINU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1PINU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x36))}}
\label{lpc24xx_8h_a22a77fea5e7e96aeba1babd4b03bafc3}


Definition at line 327 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa94d97e600385d0fde769e11f302cd1c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SET@{FIO1SET}}
\index{FIO1SET@{FIO1SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SET~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_aa94d97e600385d0fde769e11f302cd1c}


Definition at line 202 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2269431a4845fe3cb6706c7a5b8e6b0b}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SET0@{FIO1SET0}}
\index{FIO1SET0@{FIO1SET0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SET0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SET0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_a2269431a4845fe3cb6706c7a5b8e6b0b}


Definition at line 333 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a456179014bc2a33838948af72631e49d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SET1@{FIO1SET1}}
\index{FIO1SET1@{FIO1SET1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SET1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SET1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x39))}}
\label{lpc24xx_8h_a456179014bc2a33838948af72631e49d}


Definition at line 339 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a36c1507b935d9d1f3bbd9eb467d41a5a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SET2@{FIO1SET2}}
\index{FIO1SET2@{FIO1SET2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SET2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SET2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3A))}}
\label{lpc24xx_8h_a36c1507b935d9d1f3bbd9eb467d41a5a}


Definition at line 345 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae1630e2e767466cec068e8e7f3e5049e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SET3@{FIO1SET3}}
\index{FIO1SET3@{FIO1SET3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SET3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SET3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3B))}}
\label{lpc24xx_8h_ae1630e2e767466cec068e8e7f3e5049e}


Definition at line 351 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad9952e2dc15a66ece9e7225406dde19c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SETL@{FIO1SETL}}
\index{FIO1SETL@{FIO1SETL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SETL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SETL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_ad9952e2dc15a66ece9e7225406dde19c}


Definition at line 357 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4fff0fd5c35a6e1874d71088d625e9c5}{
\index{lpc24xx.h@{lpc24xx.h}!FIO1SETU@{FIO1SETU}}
\index{FIO1SETU@{FIO1SETU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO1SETU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO1SETU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x3A))}}
\label{lpc24xx_8h_a4fff0fd5c35a6e1874d71088d625e9c5}


Definition at line 363 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1195f7a120c7cb4f8fbb23b72e8ec037}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLR@{FIO2CLR}}
\index{FIO2CLR@{FIO2CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5C))}}
\label{lpc24xx_8h_a1195f7a120c7cb4f8fbb23b72e8ec037}


Definition at line 209 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a83bf7bd4995713a22faccfc68a0ca6ec}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLR0@{FIO2CLR0}}
\index{FIO2CLR0@{FIO2CLR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5C))}}
\label{lpc24xx_8h_a83bf7bd4995713a22faccfc68a0ca6ec}


Definition at line 370 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2bc6a545f5e1616207c7ea610e938998}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLR1@{FIO2CLR1}}
\index{FIO2CLR1@{FIO2CLR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5D))}}
\label{lpc24xx_8h_a2bc6a545f5e1616207c7ea610e938998}


Definition at line 376 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae474c25bb08ce82cd92410b6019a75f2}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLR2@{FIO2CLR2}}
\index{FIO2CLR2@{FIO2CLR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5E))}}
\label{lpc24xx_8h_ae474c25bb08ce82cd92410b6019a75f2}


Definition at line 382 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6c862f58302d1e265297b023bf1b1c61}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLR3@{FIO2CLR3}}
\index{FIO2CLR3@{FIO2CLR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5F))}}
\label{lpc24xx_8h_a6c862f58302d1e265297b023bf1b1c61}


Definition at line 388 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a792108b016dcfc87694dc668c004d408}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLRL@{FIO2CLRL}}
\index{FIO2CLRL@{FIO2CLRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5C))}}
\label{lpc24xx_8h_a792108b016dcfc87694dc668c004d408}


Definition at line 394 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a42aa185aba0147616e65fea1d4a4143a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2CLRU@{FIO2CLRU}}
\index{FIO2CLRU@{FIO2CLRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2CLRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2CLRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5E))}}
\label{lpc24xx_8h_a42aa185aba0147616e65fea1d4a4143a}


Definition at line 400 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a75b59afafb28de1fa7107c3db1cbfc0a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIR@{FIO2DIR}}
\index{FIO2DIR@{FIO2DIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a75b59afafb28de1fa7107c3db1cbfc0a}


Definition at line 205 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8371e85b27106e24eed2eec806e7572e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIR0@{FIO2DIR0}}
\index{FIO2DIR0@{FIO2DIR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a8371e85b27106e24eed2eec806e7572e}


Definition at line 226 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae43619d20b6cccbf77b38cb51974afe1}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIR1@{FIO2DIR1}}
\index{FIO2DIR1@{FIO2DIR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x41))}}
\label{lpc24xx_8h_ae43619d20b6cccbf77b38cb51974afe1}


Definition at line 232 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8ea51f180c8cb3805e3c90044ed347d9}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIR2@{FIO2DIR2}}
\index{FIO2DIR2@{FIO2DIR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x42))}}
\label{lpc24xx_8h_a8ea51f180c8cb3805e3c90044ed347d9}


Definition at line 238 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad7b5dc8c40c055c156ce404bc0107618}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIR3@{FIO2DIR3}}
\index{FIO2DIR3@{FIO2DIR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x43))}}
\label{lpc24xx_8h_ad7b5dc8c40c055c156ce404bc0107618}


Definition at line 244 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a30dfe33bb4f437db23a506fa25c8b6a2}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIRL@{FIO2DIRL}}
\index{FIO2DIRL@{FIO2DIRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a30dfe33bb4f437db23a506fa25c8b6a2}


Definition at line 250 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4ee4e0d9bb8165572c77a3378bffd977}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2DIRU@{FIO2DIRU}}
\index{FIO2DIRU@{FIO2DIRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2DIRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2DIRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x42))}}
\label{lpc24xx_8h_a4ee4e0d9bb8165572c77a3378bffd977}


Definition at line 256 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad27e95ce6805c27eef26ea73ceb023bd}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASK@{FIO2MASK}}
\index{FIO2MASK@{FIO2MASK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASK~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_ad27e95ce6805c27eef26ea73ceb023bd}


Definition at line 206 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae462d5441867fc184e7d1ef60fab6fe1}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASK0@{FIO2MASK0}}
\index{FIO2MASK0@{FIO2MASK0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASK0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASK0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_ae462d5441867fc184e7d1ef60fab6fe1}


Definition at line 262 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a01d4487de6b22ebb191d67ee5b0b7e58}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASK1@{FIO2MASK1}}
\index{FIO2MASK1@{FIO2MASK1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASK1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASK1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x51))}}
\label{lpc24xx_8h_a01d4487de6b22ebb191d67ee5b0b7e58}


Definition at line 268 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a631fa02329d50bf9185b874558bad783}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASK2@{FIO2MASK2}}
\index{FIO2MASK2@{FIO2MASK2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASK2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASK2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x52))}}
\label{lpc24xx_8h_a631fa02329d50bf9185b874558bad783}


Definition at line 274 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0369667e6edce91f0fa7358386107d1a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASK3@{FIO2MASK3}}
\index{FIO2MASK3@{FIO2MASK3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASK3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASK3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x53))}}
\label{lpc24xx_8h_a0369667e6edce91f0fa7358386107d1a}


Definition at line 280 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9f3d1f6a875fa031efc1f4bab47330c2}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASKL@{FIO2MASKL}}
\index{FIO2MASKL@{FIO2MASKL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASKL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASKL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_a9f3d1f6a875fa031efc1f4bab47330c2}


Definition at line 286 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5078582ad6743fcbded1bf4537f937b8}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2MASKU@{FIO2MASKU}}
\index{FIO2MASKU@{FIO2MASKU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2MASKU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2MASKU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x52))}}
\label{lpc24xx_8h_a5078582ad6743fcbded1bf4537f937b8}


Definition at line 292 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3231320a27b790a99f2d28fc5d32b33c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PIN@{FIO2PIN}}
\index{FIO2PIN@{FIO2PIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PIN~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_a3231320a27b790a99f2d28fc5d32b33c}


Definition at line 207 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa9dc80dbdb8986b4658c50fc2f5eb44e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PIN0@{FIO2PIN0}}
\index{FIO2PIN0@{FIO2PIN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PIN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PIN0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_aa9dc80dbdb8986b4658c50fc2f5eb44e}


Definition at line 298 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0819125e85bf212e84588420e5667771}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PIN1@{FIO2PIN1}}
\index{FIO2PIN1@{FIO2PIN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PIN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PIN1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x55))}}
\label{lpc24xx_8h_a0819125e85bf212e84588420e5667771}


Definition at line 304 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a86df478762c1956caf2a13ca6834a4f3}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PIN2@{FIO2PIN2}}
\index{FIO2PIN2@{FIO2PIN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PIN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PIN2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x56))}}
\label{lpc24xx_8h_a86df478762c1956caf2a13ca6834a4f3}


Definition at line 310 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab355443de507ee270e170e1638be91a5}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PIN3@{FIO2PIN3}}
\index{FIO2PIN3@{FIO2PIN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PIN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PIN3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x57))}}
\label{lpc24xx_8h_ab355443de507ee270e170e1638be91a5}


Definition at line 316 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a18cc1c96af692fd97fa400f184e9f88e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PINL@{FIO2PINL}}
\index{FIO2PINL@{FIO2PINL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PINL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PINL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_a18cc1c96af692fd97fa400f184e9f88e}


Definition at line 322 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a17b04e8eb448c0cbe2640ce4be2178e2}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2PINU@{FIO2PINU}}
\index{FIO2PINU@{FIO2PINU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2PINU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2PINU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x56))}}
\label{lpc24xx_8h_a17b04e8eb448c0cbe2640ce4be2178e2}


Definition at line 328 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeb2827cc8f7918902c58cdc9960e840d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SET@{FIO2SET}}
\index{FIO2SET@{FIO2SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SET~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_aeb2827cc8f7918902c58cdc9960e840d}


Definition at line 208 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a482b39dd84e6efeb9feda4b2cbee04ef}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SET0@{FIO2SET0}}
\index{FIO2SET0@{FIO2SET0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SET0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SET0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_a482b39dd84e6efeb9feda4b2cbee04ef}


Definition at line 334 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a10067222b27fd3a51cc2a25ec26766ef}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SET1@{FIO2SET1}}
\index{FIO2SET1@{FIO2SET1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SET1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SET1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x59))}}
\label{lpc24xx_8h_a10067222b27fd3a51cc2a25ec26766ef}


Definition at line 340 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a87a87b4e77d7624c626f601ff0089df6}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SET2@{FIO2SET2}}
\index{FIO2SET2@{FIO2SET2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SET2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SET2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5A))}}
\label{lpc24xx_8h_a87a87b4e77d7624c626f601ff0089df6}


Definition at line 346 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a14e0ffc79949128f0d199d058a426835}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SET3@{FIO2SET3}}
\index{FIO2SET3@{FIO2SET3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SET3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SET3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5B))}}
\label{lpc24xx_8h_a14e0ffc79949128f0d199d058a426835}


Definition at line 352 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a840aa85de19531e7c47bc0ee5e4644de}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SETL@{FIO2SETL}}
\index{FIO2SETL@{FIO2SETL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SETL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SETL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_a840aa85de19531e7c47bc0ee5e4644de}


Definition at line 358 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aece476bc2b739e0a58231cc29d320da6}{
\index{lpc24xx.h@{lpc24xx.h}!FIO2SETU@{FIO2SETU}}
\index{FIO2SETU@{FIO2SETU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO2SETU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO2SETU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x5A))}}
\label{lpc24xx_8h_aece476bc2b739e0a58231cc29d320da6}


Definition at line 364 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab64a776a181a354a850222009357a294}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLR@{FIO3CLR}}
\index{FIO3CLR@{FIO3CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7C))}}
\label{lpc24xx_8h_ab64a776a181a354a850222009357a294}


Definition at line 215 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a354af6b5289fe44eebe7504af0299bda}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLR0@{FIO3CLR0}}
\index{FIO3CLR0@{FIO3CLR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7C))}}
\label{lpc24xx_8h_a354af6b5289fe44eebe7504af0299bda}


Definition at line 371 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9ccc3b12b3c0ba26a63c6ebc75757021}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLR1@{FIO3CLR1}}
\index{FIO3CLR1@{FIO3CLR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7D))}}
\label{lpc24xx_8h_a9ccc3b12b3c0ba26a63c6ebc75757021}


Definition at line 377 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1a7a4d8573cebcfb227ddc3fe1a63858}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLR2@{FIO3CLR2}}
\index{FIO3CLR2@{FIO3CLR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7E))}}
\label{lpc24xx_8h_a1a7a4d8573cebcfb227ddc3fe1a63858}


Definition at line 383 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a28f99a4bca9ba138e3b99d81ea37bab9}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLR3@{FIO3CLR3}}
\index{FIO3CLR3@{FIO3CLR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7F))}}
\label{lpc24xx_8h_a28f99a4bca9ba138e3b99d81ea37bab9}


Definition at line 389 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5eede7ce337f9b6d752b843fac97e103}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLRL@{FIO3CLRL}}
\index{FIO3CLRL@{FIO3CLRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7C))}}
\label{lpc24xx_8h_a5eede7ce337f9b6d752b843fac97e103}


Definition at line 395 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac5cbd019dd9f2b972ef4ba7cd2d72a76}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3CLRU@{FIO3CLRU}}
\index{FIO3CLRU@{FIO3CLRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3CLRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3CLRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7E))}}
\label{lpc24xx_8h_ac5cbd019dd9f2b972ef4ba7cd2d72a76}


Definition at line 401 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1083e6b4f9db146360ddd0dcd0a9dd39}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIR@{FIO3DIR}}
\index{FIO3DIR@{FIO3DIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x60))}}
\label{lpc24xx_8h_a1083e6b4f9db146360ddd0dcd0a9dd39}


Definition at line 211 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5f205c99308d4ac53c7e8f9f704c22d9}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIR0@{FIO3DIR0}}
\index{FIO3DIR0@{FIO3DIR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x60))}}
\label{lpc24xx_8h_a5f205c99308d4ac53c7e8f9f704c22d9}


Definition at line 227 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afa11b3434e555dbce7d5aa9df45566fc}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIR1@{FIO3DIR1}}
\index{FIO3DIR1@{FIO3DIR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x61))}}
\label{lpc24xx_8h_afa11b3434e555dbce7d5aa9df45566fc}


Definition at line 233 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1a2e932c711dcc7ecb0184960fe6f347}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIR2@{FIO3DIR2}}
\index{FIO3DIR2@{FIO3DIR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x62))}}
\label{lpc24xx_8h_a1a2e932c711dcc7ecb0184960fe6f347}


Definition at line 239 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6874a477197f78f8c2cc972504c0e048}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIR3@{FIO3DIR3}}
\index{FIO3DIR3@{FIO3DIR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x63))}}
\label{lpc24xx_8h_a6874a477197f78f8c2cc972504c0e048}


Definition at line 245 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2c0860fd431e8f93de0789cb5d8c0031}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIRL@{FIO3DIRL}}
\index{FIO3DIRL@{FIO3DIRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x60))}}
\label{lpc24xx_8h_a2c0860fd431e8f93de0789cb5d8c0031}


Definition at line 251 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad10fae6c925cf5be068b8673e6abbaaa}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3DIRU@{FIO3DIRU}}
\index{FIO3DIRU@{FIO3DIRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3DIRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3DIRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x62))}}
\label{lpc24xx_8h_ad10fae6c925cf5be068b8673e6abbaaa}


Definition at line 257 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9f4d031bd0cbecf049e020fbd3b85944}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASK@{FIO3MASK}}
\index{FIO3MASK@{FIO3MASK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASK~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_a9f4d031bd0cbecf049e020fbd3b85944}


Definition at line 212 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3ee71b2112fef0e268adb0ab2ea267f2}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASK0@{FIO3MASK0}}
\index{FIO3MASK0@{FIO3MASK0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASK0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASK0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_a3ee71b2112fef0e268adb0ab2ea267f2}


Definition at line 263 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab139db94fa56f733dae4803b012d1e9c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASK1@{FIO3MASK1}}
\index{FIO3MASK1@{FIO3MASK1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASK1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASK1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x71))}}
\label{lpc24xx_8h_ab139db94fa56f733dae4803b012d1e9c}


Definition at line 269 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a11920cb2a2e2e4234f171dcd702339a5}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASK2@{FIO3MASK2}}
\index{FIO3MASK2@{FIO3MASK2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASK2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASK2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x72))}}
\label{lpc24xx_8h_a11920cb2a2e2e4234f171dcd702339a5}


Definition at line 275 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a443186f6820d1df3087bb54379eb64de}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASK3@{FIO3MASK3}}
\index{FIO3MASK3@{FIO3MASK3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASK3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASK3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x73))}}
\label{lpc24xx_8h_a443186f6820d1df3087bb54379eb64de}


Definition at line 281 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adca51b0d62b6b4fb0f91f7172babb516}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASKL@{FIO3MASKL}}
\index{FIO3MASKL@{FIO3MASKL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASKL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASKL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_adca51b0d62b6b4fb0f91f7172babb516}


Definition at line 287 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a29b027901c8512e37e771d871834bbb6}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3MASKU@{FIO3MASKU}}
\index{FIO3MASKU@{FIO3MASKU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3MASKU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3MASKU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x72))}}
\label{lpc24xx_8h_a29b027901c8512e37e771d871834bbb6}


Definition at line 293 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3656d6446be846bded1ddf3bbb1f069c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PIN@{FIO3PIN}}
\index{FIO3PIN@{FIO3PIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PIN~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x74))}}
\label{lpc24xx_8h_a3656d6446be846bded1ddf3bbb1f069c}


Definition at line 213 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af8a80d168e3d5cedcb57c0069b7a88f4}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PIN0@{FIO3PIN0}}
\index{FIO3PIN0@{FIO3PIN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PIN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PIN0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x74))}}
\label{lpc24xx_8h_af8a80d168e3d5cedcb57c0069b7a88f4}


Definition at line 299 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a08654d096e88cbe138ec2183a85bddce}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PIN1@{FIO3PIN1}}
\index{FIO3PIN1@{FIO3PIN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PIN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PIN1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x75))}}
\label{lpc24xx_8h_a08654d096e88cbe138ec2183a85bddce}


Definition at line 305 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1d07d582c228fd1a9a59db4ff7a802e9}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PIN2@{FIO3PIN2}}
\index{FIO3PIN2@{FIO3PIN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PIN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PIN2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x76))}}
\label{lpc24xx_8h_a1d07d582c228fd1a9a59db4ff7a802e9}


Definition at line 311 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a47e49a99283060d2e2d3edd8dc7e6632}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PIN3@{FIO3PIN3}}
\index{FIO3PIN3@{FIO3PIN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PIN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PIN3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x77))}}
\label{lpc24xx_8h_a47e49a99283060d2e2d3edd8dc7e6632}


Definition at line 317 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a352387e998a9c63b15a0872ca6605015}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PINL@{FIO3PINL}}
\index{FIO3PINL@{FIO3PINL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PINL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PINL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x74))}}
\label{lpc24xx_8h_a352387e998a9c63b15a0872ca6605015}


Definition at line 323 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3285eb90bb2c9c421ef5ced4ec9d0b8c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3PINU@{FIO3PINU}}
\index{FIO3PINU@{FIO3PINU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3PINU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3PINU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x76))}}
\label{lpc24xx_8h_a3285eb90bb2c9c421ef5ced4ec9d0b8c}


Definition at line 329 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7b26871215344e5a9df44d7093240432}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SET@{FIO3SET}}
\index{FIO3SET@{FIO3SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SET~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x78))}}
\label{lpc24xx_8h_a7b26871215344e5a9df44d7093240432}


Definition at line 214 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae82aff10fb020c5d4038a538837bb254}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SET0@{FIO3SET0}}
\index{FIO3SET0@{FIO3SET0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SET0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SET0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x78))}}
\label{lpc24xx_8h_ae82aff10fb020c5d4038a538837bb254}


Definition at line 335 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af3de86493c7ff6d89f773b9f2ab212cb}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SET1@{FIO3SET1}}
\index{FIO3SET1@{FIO3SET1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SET1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SET1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x79))}}
\label{lpc24xx_8h_af3de86493c7ff6d89f773b9f2ab212cb}


Definition at line 341 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a10cb1e7dd2d40d8a6befeaf26e611abe}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SET2@{FIO3SET2}}
\index{FIO3SET2@{FIO3SET2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SET2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SET2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7A))}}
\label{lpc24xx_8h_a10cb1e7dd2d40d8a6befeaf26e611abe}


Definition at line 347 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2dfc3b8d33a84bb50b012a4533b97351}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SET3@{FIO3SET3}}
\index{FIO3SET3@{FIO3SET3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SET3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SET3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7B))}}
\label{lpc24xx_8h_a2dfc3b8d33a84bb50b012a4533b97351}


Definition at line 353 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a364fdcf0bcb079b2f435990518a7ae5c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SETL@{FIO3SETL}}
\index{FIO3SETL@{FIO3SETL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SETL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SETL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x78))}}
\label{lpc24xx_8h_a364fdcf0bcb079b2f435990518a7ae5c}


Definition at line 359 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adaa0b534b773dc8f552cffd4be06e800}{
\index{lpc24xx.h@{lpc24xx.h}!FIO3SETU@{FIO3SETU}}
\index{FIO3SETU@{FIO3SETU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO3SETU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO3SETU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x7A))}}
\label{lpc24xx_8h_adaa0b534b773dc8f552cffd4be06e800}


Definition at line 365 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6a284339302a53d41530effeafb6663d}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLR@{FIO4CLR}}
\index{FIO4CLR@{FIO4CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9C))}}
\label{lpc24xx_8h_a6a284339302a53d41530effeafb6663d}


Definition at line 221 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeff7f43c2485b9d6e0e3a8fd32757683}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLR0@{FIO4CLR0}}
\index{FIO4CLR0@{FIO4CLR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9C))}}
\label{lpc24xx_8h_aeff7f43c2485b9d6e0e3a8fd32757683}


Definition at line 372 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a09951ad749690934178cc9d9753bed84}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLR1@{FIO4CLR1}}
\index{FIO4CLR1@{FIO4CLR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9D))}}
\label{lpc24xx_8h_a09951ad749690934178cc9d9753bed84}


Definition at line 378 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7bb00c4a2515fd900ea50f0bf9cf3143}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLR2@{FIO4CLR2}}
\index{FIO4CLR2@{FIO4CLR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9E))}}
\label{lpc24xx_8h_a7bb00c4a2515fd900ea50f0bf9cf3143}


Definition at line 384 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a54ed30afd4c65f4f707157ed7319f2ed}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLR3@{FIO4CLR3}}
\index{FIO4CLR3@{FIO4CLR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9F))}}
\label{lpc24xx_8h_a54ed30afd4c65f4f707157ed7319f2ed}


Definition at line 390 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7fa8669bacf724783b23650cc2b05fea}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLRL@{FIO4CLRL}}
\index{FIO4CLRL@{FIO4CLRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9C))}}
\label{lpc24xx_8h_a7fa8669bacf724783b23650cc2b05fea}


Definition at line 396 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4b4c7048ecc54896e2633e1682f44074}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4CLRU@{FIO4CLRU}}
\index{FIO4CLRU@{FIO4CLRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4CLRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4CLRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9E))}}
\label{lpc24xx_8h_a4b4c7048ecc54896e2633e1682f44074}


Definition at line 402 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af2517ae60d5d5039a5218bcd6a4ca3d1}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIR@{FIO4DIR}}
\index{FIO4DIR@{FIO4DIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIR~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_af2517ae60d5d5039a5218bcd6a4ca3d1}


Definition at line 217 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a473fa5dff65f2dce6df3dec0df12e50b}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIR0@{FIO4DIR0}}
\index{FIO4DIR0@{FIO4DIR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIR0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_a473fa5dff65f2dce6df3dec0df12e50b}


Definition at line 228 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa521f372891546d25444f54a4043d7aa}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIR1@{FIO4DIR1}}
\index{FIO4DIR1@{FIO4DIR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIR1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x81))}}
\label{lpc24xx_8h_aa521f372891546d25444f54a4043d7aa}


Definition at line 234 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0822392d43703e9465dca05f0ec1e15e}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIR2@{FIO4DIR2}}
\index{FIO4DIR2@{FIO4DIR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIR2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x82))}}
\label{lpc24xx_8h_a0822392d43703e9465dca05f0ec1e15e}


Definition at line 240 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7cacd6b16884af9f0d85a723d8770f40}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIR3@{FIO4DIR3}}
\index{FIO4DIR3@{FIO4DIR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIR3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x83))}}
\label{lpc24xx_8h_a7cacd6b16884af9f0d85a723d8770f40}


Definition at line 246 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab8f76a61eae7f51bec492981fd9cd538}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIRL@{FIO4DIRL}}
\index{FIO4DIRL@{FIO4DIRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIRL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_ab8f76a61eae7f51bec492981fd9cd538}


Definition at line 252 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a49b2d3face4748f3d72da9ba73d787d7}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4DIRU@{FIO4DIRU}}
\index{FIO4DIRU@{FIO4DIRU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4DIRU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4DIRU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x82))}}
\label{lpc24xx_8h_a49b2d3face4748f3d72da9ba73d787d7}


Definition at line 258 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a58bbc88f8e37e7c69525a3ed50b13647}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASK@{FIO4MASK}}
\index{FIO4MASK@{FIO4MASK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASK~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x90))}}
\label{lpc24xx_8h_a58bbc88f8e37e7c69525a3ed50b13647}


Definition at line 218 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a142ac54bc7ffd35f5f211bfe69248342}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASK0@{FIO4MASK0}}
\index{FIO4MASK0@{FIO4MASK0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASK0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASK0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x90))}}
\label{lpc24xx_8h_a142ac54bc7ffd35f5f211bfe69248342}


Definition at line 264 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeaea4bf025e563b208ba6e22c2188d9a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASK1@{FIO4MASK1}}
\index{FIO4MASK1@{FIO4MASK1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASK1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASK1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x91))}}
\label{lpc24xx_8h_aeaea4bf025e563b208ba6e22c2188d9a}


Definition at line 270 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9f1f533a290a880070795d7da78e2c2b}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASK2@{FIO4MASK2}}
\index{FIO4MASK2@{FIO4MASK2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASK2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASK2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x92))}}
\label{lpc24xx_8h_a9f1f533a290a880070795d7da78e2c2b}


Definition at line 276 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a52cb51a91afbd14d9a3c493073b8e7a2}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASK3@{FIO4MASK3}}
\index{FIO4MASK3@{FIO4MASK3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASK3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASK3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x93))}}
\label{lpc24xx_8h_a52cb51a91afbd14d9a3c493073b8e7a2}


Definition at line 282 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acf67278600b239c3841be08d1ce56286}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASKL@{FIO4MASKL}}
\index{FIO4MASKL@{FIO4MASKL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASKL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASKL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x90))}}
\label{lpc24xx_8h_acf67278600b239c3841be08d1ce56286}


Definition at line 288 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abd33338c48984ab9b9292dc3ff7ecc3f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4MASKU@{FIO4MASKU}}
\index{FIO4MASKU@{FIO4MASKU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4MASKU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4MASKU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x92))}}
\label{lpc24xx_8h_abd33338c48984ab9b9292dc3ff7ecc3f}


Definition at line 294 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeaa168fd9ed723f7755daeb0ada32477}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PIN@{FIO4PIN}}
\index{FIO4PIN@{FIO4PIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PIN~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x94))}}
\label{lpc24xx_8h_aeaa168fd9ed723f7755daeb0ada32477}


Definition at line 219 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2fd9321de6912e95044c750b46d3b0f1}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PIN0@{FIO4PIN0}}
\index{FIO4PIN0@{FIO4PIN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PIN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PIN0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x94))}}
\label{lpc24xx_8h_a2fd9321de6912e95044c750b46d3b0f1}


Definition at line 300 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac6f041092aecda637317194e20a58012}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PIN1@{FIO4PIN1}}
\index{FIO4PIN1@{FIO4PIN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PIN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PIN1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x95))}}
\label{lpc24xx_8h_ac6f041092aecda637317194e20a58012}


Definition at line 306 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af28f4e832a2e032c5c33beede185f7d3}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PIN2@{FIO4PIN2}}
\index{FIO4PIN2@{FIO4PIN2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PIN2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PIN2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x96))}}
\label{lpc24xx_8h_af28f4e832a2e032c5c33beede185f7d3}


Definition at line 312 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3c14758ee7e3f31e93bc2a22a5bce3a0}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PIN3@{FIO4PIN3}}
\index{FIO4PIN3@{FIO4PIN3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PIN3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PIN3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x97))}}
\label{lpc24xx_8h_a3c14758ee7e3f31e93bc2a22a5bce3a0}


Definition at line 318 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3b6aaa6cdfb258ee7687dbf060a068e5}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PINL@{FIO4PINL}}
\index{FIO4PINL@{FIO4PINL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PINL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PINL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x94))}}
\label{lpc24xx_8h_a3b6aaa6cdfb258ee7687dbf060a068e5}


Definition at line 324 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a74bd3f9fe632ef9509e61872910eef8c}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4PINU@{FIO4PINU}}
\index{FIO4PINU@{FIO4PINU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4PINU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4PINU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x96))}}
\label{lpc24xx_8h_a74bd3f9fe632ef9509e61872910eef8c}


Definition at line 330 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3ea2ecaf667403aca71e0fee158e7e4a}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SET@{FIO4SET}}
\index{FIO4SET@{FIO4SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SET~($\ast$(volatile unsigned long $\ast$)(FIO\_\-BASE\_\-ADDR + 0x98))}}
\label{lpc24xx_8h_a3ea2ecaf667403aca71e0fee158e7e4a}


Definition at line 220 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a95ff75140197f58af3d150612c5cff4f}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SET0@{FIO4SET0}}
\index{FIO4SET0@{FIO4SET0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SET0}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SET0~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x98))}}
\label{lpc24xx_8h_a95ff75140197f58af3d150612c5cff4f}


Definition at line 336 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad2972c8bcbd8365c08bd608622486003}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SET1@{FIO4SET1}}
\index{FIO4SET1@{FIO4SET1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SET1}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SET1~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x99))}}
\label{lpc24xx_8h_ad2972c8bcbd8365c08bd608622486003}


Definition at line 342 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6acfbf77608921bc4741f1090e50d7d3}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SET2@{FIO4SET2}}
\index{FIO4SET2@{FIO4SET2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SET2}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SET2~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9A))}}
\label{lpc24xx_8h_a6acfbf77608921bc4741f1090e50d7d3}


Definition at line 348 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab1fe21c07c16ed88b3ede7efe76e861b}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SET3@{FIO4SET3}}
\index{FIO4SET3@{FIO4SET3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SET3}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SET3~($\ast$(volatile unsigned char $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9B))}}
\label{lpc24xx_8h_ab1fe21c07c16ed88b3ede7efe76e861b}


Definition at line 354 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a233be106289eb89c3fcf6a1518fea702}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SETL@{FIO4SETL}}
\index{FIO4SETL@{FIO4SETL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SETL}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SETL~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x98))}}
\label{lpc24xx_8h_a233be106289eb89c3fcf6a1518fea702}


Definition at line 360 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6314e5dcf627a67811002f769bcbd5ea}{
\index{lpc24xx.h@{lpc24xx.h}!FIO4SETU@{FIO4SETU}}
\index{FIO4SETU@{FIO4SETU}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO4SETU}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO4SETU~($\ast$(volatile unsigned short $\ast$)(FIO\_\-BASE\_\-ADDR + 0x9A))}}
\label{lpc24xx_8h_a6314e5dcf627a67811002f769bcbd5ea}


Definition at line 366 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3fbba921d157c2d51789d17deb312173}{
\index{lpc24xx.h@{lpc24xx.h}!FIO\_\-BASE\_\-ADDR@{FIO\_\-BASE\_\-ADDR}}
\index{FIO\_\-BASE\_\-ADDR@{FIO\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{FIO\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define FIO\_\-BASE\_\-ADDR~0x3FFFC000}}
\label{lpc24xx_8h_a3fbba921d157c2d51789d17deb312173}


Definition at line 192 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4c195ee7ad377ee478b4dcae144215df}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH0\_\-CFG@{GPDMA\_\-CH0\_\-CFG}}
\index{GPDMA\_\-CH0\_\-CFG@{GPDMA\_\-CH0\_\-CFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH0\_\-CFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH0\_\-CFG~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x110))}}
\label{lpc24xx_8h_a4c195ee7ad377ee478b4dcae144215df}


Definition at line 972 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad3f65318f78197a210d40f1e8098b015}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH0\_\-CTRL@{GPDMA\_\-CH0\_\-CTRL}}
\index{GPDMA\_\-CH0\_\-CTRL@{GPDMA\_\-CH0\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH0\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH0\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x10C))}}
\label{lpc24xx_8h_ad3f65318f78197a210d40f1e8098b015}


Definition at line 971 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a761c9bc05da6355261472176a6c77223}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH0\_\-DEST@{GPDMA\_\-CH0\_\-DEST}}
\index{GPDMA\_\-CH0\_\-DEST@{GPDMA\_\-CH0\_\-DEST}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH0\_\-DEST}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH0\_\-DEST~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x104))}}
\label{lpc24xx_8h_a761c9bc05da6355261472176a6c77223}


Definition at line 969 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6cd2f82d6d0906827fc593931d6a860c}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH0\_\-LLI@{GPDMA\_\-CH0\_\-LLI}}
\index{GPDMA\_\-CH0\_\-LLI@{GPDMA\_\-CH0\_\-LLI}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH0\_\-LLI}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH0\_\-LLI~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x108))}}
\label{lpc24xx_8h_a6cd2f82d6d0906827fc593931d6a860c}


Definition at line 970 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4e020664fe1e52294ced053613c30600}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH0\_\-SRC@{GPDMA\_\-CH0\_\-SRC}}
\index{GPDMA\_\-CH0\_\-SRC@{GPDMA\_\-CH0\_\-SRC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH0\_\-SRC}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH0\_\-SRC~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x100))}}
\label{lpc24xx_8h_a4e020664fe1e52294ced053613c30600}


Definition at line 968 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af8c841ee078009780c64007aaa94bfde}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH1\_\-CFG@{GPDMA\_\-CH1\_\-CFG}}
\index{GPDMA\_\-CH1\_\-CFG@{GPDMA\_\-CH1\_\-CFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH1\_\-CFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH1\_\-CFG~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x130))}}
\label{lpc24xx_8h_af8c841ee078009780c64007aaa94bfde}


Definition at line 979 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abd2d297640c59a8c16816c34d9efac3b}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH1\_\-CTRL@{GPDMA\_\-CH1\_\-CTRL}}
\index{GPDMA\_\-CH1\_\-CTRL@{GPDMA\_\-CH1\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH1\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH1\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x12C))}}
\label{lpc24xx_8h_abd2d297640c59a8c16816c34d9efac3b}


Definition at line 978 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa5452d1d30d9ad6dfb0de13610542241}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH1\_\-DEST@{GPDMA\_\-CH1\_\-DEST}}
\index{GPDMA\_\-CH1\_\-DEST@{GPDMA\_\-CH1\_\-DEST}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH1\_\-DEST}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH1\_\-DEST~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x124))}}
\label{lpc24xx_8h_aa5452d1d30d9ad6dfb0de13610542241}


Definition at line 976 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a62874f970b9a5ac381d2eff755ecdcca}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH1\_\-LLI@{GPDMA\_\-CH1\_\-LLI}}
\index{GPDMA\_\-CH1\_\-LLI@{GPDMA\_\-CH1\_\-LLI}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH1\_\-LLI}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH1\_\-LLI~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x128))}}
\label{lpc24xx_8h_a62874f970b9a5ac381d2eff755ecdcca}


Definition at line 977 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a55a241f44798b4d7689cb8eda7cfed2b}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CH1\_\-SRC@{GPDMA\_\-CH1\_\-SRC}}
\index{GPDMA\_\-CH1\_\-SRC@{GPDMA\_\-CH1\_\-SRC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CH1\_\-SRC}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CH1\_\-SRC~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x120))}}
\label{lpc24xx_8h_a55a241f44798b4d7689cb8eda7cfed2b}


Definition at line 975 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a060a120f1510c33fa7de14f8d7cd3580}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-CONFIG@{GPDMA\_\-CONFIG}}
\index{GPDMA\_\-CONFIG@{GPDMA\_\-CONFIG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-CONFIG}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-CONFIG~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x030))}}
\label{lpc24xx_8h_a060a120f1510c33fa7de14f8d7cd3580}


Definition at line 964 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8c0936663c8754bfdb663d99ce851b56}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-ENABLED\_\-CHNS@{GPDMA\_\-ENABLED\_\-CHNS}}
\index{GPDMA\_\-ENABLED\_\-CHNS@{GPDMA\_\-ENABLED\_\-CHNS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-ENABLED\_\-CHNS}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-ENABLED\_\-CHNS~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x01C))}}
\label{lpc24xx_8h_a8c0936663c8754bfdb663d99ce851b56}


Definition at line 959 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acfa49cc225cdb3fbc5aa0811306eec91}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-INT\_\-ERR\_\-CLR@{GPDMA\_\-INT\_\-ERR\_\-CLR}}
\index{GPDMA\_\-INT\_\-ERR\_\-CLR@{GPDMA\_\-INT\_\-ERR\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-INT\_\-ERR\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-INT\_\-ERR\_\-CLR~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x010))}}
\label{lpc24xx_8h_acfa49cc225cdb3fbc5aa0811306eec91}


Definition at line 956 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a44fe71cbcdeebc2ea98c2b07f1f92243}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-INT\_\-ERR\_\-STAT@{GPDMA\_\-INT\_\-ERR\_\-STAT}}
\index{GPDMA\_\-INT\_\-ERR\_\-STAT@{GPDMA\_\-INT\_\-ERR\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-INT\_\-ERR\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-INT\_\-ERR\_\-STAT~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x00C))}}
\label{lpc24xx_8h_a44fe71cbcdeebc2ea98c2b07f1f92243}


Definition at line 955 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9b2edef4fba6f1e806b16e6f5f3ec427}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-INT\_\-STAT@{GPDMA\_\-INT\_\-STAT}}
\index{GPDMA\_\-INT\_\-STAT@{GPDMA\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x000))}}
\label{lpc24xx_8h_a9b2edef4fba6f1e806b16e6f5f3ec427}


Definition at line 952 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a34cb032650bb6c4398cdaf6b236a34be}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-INT\_\-TCCLR@{GPDMA\_\-INT\_\-TCCLR}}
\index{GPDMA\_\-INT\_\-TCCLR@{GPDMA\_\-INT\_\-TCCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-INT\_\-TCCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-INT\_\-TCCLR~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x008))}}
\label{lpc24xx_8h_a34cb032650bb6c4398cdaf6b236a34be}


Definition at line 954 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4899f3e99ab39a92645e479e2f045458}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-INT\_\-TCSTAT@{GPDMA\_\-INT\_\-TCSTAT}}
\index{GPDMA\_\-INT\_\-TCSTAT@{GPDMA\_\-INT\_\-TCSTAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-INT\_\-TCSTAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-INT\_\-TCSTAT~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x004))}}
\label{lpc24xx_8h_a4899f3e99ab39a92645e479e2f045458}


Definition at line 953 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a878f4640315d4a419cad8c44b3e29523}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT@{GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT}}
\index{GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT@{GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-RAW\_\-INT\_\-ERR\_\-STAT~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x018))}}
\label{lpc24xx_8h_a878f4640315d4a419cad8c44b3e29523}


Definition at line 958 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae788c5c8f64e5df6e7916689489b9afa}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-RAW\_\-INT\_\-TCSTAT@{GPDMA\_\-RAW\_\-INT\_\-TCSTAT}}
\index{GPDMA\_\-RAW\_\-INT\_\-TCSTAT@{GPDMA\_\-RAW\_\-INT\_\-TCSTAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-RAW\_\-INT\_\-TCSTAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-RAW\_\-INT\_\-TCSTAT~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x014))}}
\label{lpc24xx_8h_ae788c5c8f64e5df6e7916689489b9afa}


Definition at line 957 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a58522bd0b4dee763737015d6932924ff}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-SOFT\_\-BREQ@{GPDMA\_\-SOFT\_\-BREQ}}
\index{GPDMA\_\-SOFT\_\-BREQ@{GPDMA\_\-SOFT\_\-BREQ}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-SOFT\_\-BREQ}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-SOFT\_\-BREQ~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x020))}}
\label{lpc24xx_8h_a58522bd0b4dee763737015d6932924ff}


Definition at line 960 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3a59d43853c1c68577b202a3a0fbedbc}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-SOFT\_\-LBREQ@{GPDMA\_\-SOFT\_\-LBREQ}}
\index{GPDMA\_\-SOFT\_\-LBREQ@{GPDMA\_\-SOFT\_\-LBREQ}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-SOFT\_\-LBREQ}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-SOFT\_\-LBREQ~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x028))}}
\label{lpc24xx_8h_a3a59d43853c1c68577b202a3a0fbedbc}


Definition at line 962 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac71dbd809178835703144c30849f12eb}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-SOFT\_\-LSREQ@{GPDMA\_\-SOFT\_\-LSREQ}}
\index{GPDMA\_\-SOFT\_\-LSREQ@{GPDMA\_\-SOFT\_\-LSREQ}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-SOFT\_\-LSREQ}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-SOFT\_\-LSREQ~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x02C))}}
\label{lpc24xx_8h_ac71dbd809178835703144c30849f12eb}


Definition at line 963 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8a1a5faefcf27ebcb1390c8cbed98643}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-SOFT\_\-SREQ@{GPDMA\_\-SOFT\_\-SREQ}}
\index{GPDMA\_\-SOFT\_\-SREQ@{GPDMA\_\-SOFT\_\-SREQ}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-SOFT\_\-SREQ}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-SOFT\_\-SREQ~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x024))}}
\label{lpc24xx_8h_a8a1a5faefcf27ebcb1390c8cbed98643}


Definition at line 961 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abd5fb14c1c74036e59d29c5649e97de6}{
\index{lpc24xx.h@{lpc24xx.h}!GPDMA\_\-SYNC@{GPDMA\_\-SYNC}}
\index{GPDMA\_\-SYNC@{GPDMA\_\-SYNC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPDMA\_\-SYNC}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPDMA\_\-SYNC~($\ast$(volatile unsigned long $\ast$)(DMA\_\-BASE\_\-ADDR + 0x034))}}
\label{lpc24xx_8h_abd5fb14c1c74036e59d29c5649e97de6}


Definition at line 965 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a45d36b41a075f38c101d52a2224aede5}{
\index{lpc24xx.h@{lpc24xx.h}!GPIO\_\-BASE\_\-ADDR@{GPIO\_\-BASE\_\-ADDR}}
\index{GPIO\_\-BASE\_\-ADDR@{GPIO\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{GPIO\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define GPIO\_\-BASE\_\-ADDR~0xE0028000}}
\label{lpc24xx_8h_a45d36b41a075f38c101d52a2224aede5}


Definition at line 163 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a21d84c65d6911bd30459264f0db8a923}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-BULK\_\-CUR\_\-ED@{HC\_\-BULK\_\-CUR\_\-ED}}
\index{HC\_\-BULK\_\-CUR\_\-ED@{HC\_\-BULK\_\-CUR\_\-ED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-BULK\_\-CUR\_\-ED}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-BULK\_\-CUR\_\-ED~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a21d84c65d6911bd30459264f0db8a923}


Definition at line 1051 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2730eb9a656e98c7d8137e4e42ad88b2}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-BULK\_\-HEAD\_\-ED@{HC\_\-BULK\_\-HEAD\_\-ED}}
\index{HC\_\-BULK\_\-HEAD\_\-ED@{HC\_\-BULK\_\-HEAD\_\-ED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-BULK\_\-HEAD\_\-ED}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-BULK\_\-HEAD\_\-ED~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a2730eb9a656e98c7d8137e4e42ad88b2}


Definition at line 1050 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5e3462752efcb007a4504d55ab8e8c83}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-CMD\_\-STAT@{HC\_\-CMD\_\-STAT}}
\index{HC\_\-CMD\_\-STAT@{HC\_\-CMD\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-CMD\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-CMD\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a5e3462752efcb007a4504d55ab8e8c83}


Definition at line 1042 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af04f8301478bc1dbecbfd34497f78b27}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-CONTROL@{HC\_\-CONTROL}}
\index{HC\_\-CONTROL@{HC\_\-CONTROL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-CONTROL}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-CONTROL~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_af04f8301478bc1dbecbfd34497f78b27}


Definition at line 1041 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ade35cb1383e75a90f3b04ec394e1f459}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-CTRL\_\-CUR\_\-ED@{HC\_\-CTRL\_\-CUR\_\-ED}}
\index{HC\_\-CTRL\_\-CUR\_\-ED@{HC\_\-CTRL\_\-CUR\_\-ED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-CTRL\_\-CUR\_\-ED}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-CTRL\_\-CUR\_\-ED~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_ade35cb1383e75a90f3b04ec394e1f459}


Definition at line 1049 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5ca6f0a8b17a6165e355858e117e9d55}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-CTRL\_\-HEAD\_\-ED@{HC\_\-CTRL\_\-HEAD\_\-ED}}
\index{HC\_\-CTRL\_\-HEAD\_\-ED@{HC\_\-CTRL\_\-HEAD\_\-ED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-CTRL\_\-HEAD\_\-ED}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-CTRL\_\-HEAD\_\-ED~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a5ca6f0a8b17a6165e355858e117e9d55}


Definition at line 1048 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad6a0e8bb77c4fd391973c8e8a539aa64}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-DONE\_\-HEAD@{HC\_\-DONE\_\-HEAD}}
\index{HC\_\-DONE\_\-HEAD@{HC\_\-DONE\_\-HEAD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-DONE\_\-HEAD}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-DONE\_\-HEAD~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_ad6a0e8bb77c4fd391973c8e8a539aa64}


Definition at line 1052 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3d0451f115b53bf24fea39dd00a96a26}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-FM\_\-INTERVAL@{HC\_\-FM\_\-INTERVAL}}
\index{HC\_\-FM\_\-INTERVAL@{HC\_\-FM\_\-INTERVAL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-FM\_\-INTERVAL}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-FM\_\-INTERVAL~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a3d0451f115b53bf24fea39dd00a96a26}


Definition at line 1053 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a26789045ef7c87e11dd52e1574326690}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-FM\_\-NUMBER@{HC\_\-FM\_\-NUMBER}}
\index{HC\_\-FM\_\-NUMBER@{HC\_\-FM\_\-NUMBER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-FM\_\-NUMBER}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-FM\_\-NUMBER~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a26789045ef7c87e11dd52e1574326690}


Definition at line 1055 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a92231e127584724b39a14ea50a259916}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-FM\_\-REMAINING@{HC\_\-FM\_\-REMAINING}}
\index{HC\_\-FM\_\-REMAINING@{HC\_\-FM\_\-REMAINING}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-FM\_\-REMAINING}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-FM\_\-REMAINING~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_a92231e127584724b39a14ea50a259916}


Definition at line 1054 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a92e57fa05f3ad6bad2d3f84c293d88b5}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-HCCA@{HC\_\-HCCA}}
\index{HC\_\-HCCA@{HC\_\-HCCA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-HCCA}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-HCCA~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a92e57fa05f3ad6bad2d3f84c293d88b5}


Definition at line 1046 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0ecf71d10be64448aa448d0d2f4dc9b5}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-INT\_\-DIS@{HC\_\-INT\_\-DIS}}
\index{HC\_\-INT\_\-DIS@{HC\_\-INT\_\-DIS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-INT\_\-DIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-INT\_\-DIS~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a0ecf71d10be64448aa448d0d2f4dc9b5}


Definition at line 1045 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af90fe716ba1d555cfa464bc87a7d069c}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-INT\_\-EN@{HC\_\-INT\_\-EN}}
\index{HC\_\-INT\_\-EN@{HC\_\-INT\_\-EN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-INT\_\-EN}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-INT\_\-EN~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_af90fe716ba1d555cfa464bc87a7d069c}


Definition at line 1044 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4c5bfbcc74247f640f7cf2103b59ee29}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-INT\_\-STAT@{HC\_\-INT\_\-STAT}}
\index{HC\_\-INT\_\-STAT@{HC\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a4c5bfbcc74247f640f7cf2103b59ee29}


Definition at line 1043 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa3ddba5bab8ba134ef95313e86d59c9a}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-LS\_\-THRHLD@{HC\_\-LS\_\-THRHLD}}
\index{HC\_\-LS\_\-THRHLD@{HC\_\-LS\_\-THRHLD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-LS\_\-THRHLD}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-LS\_\-THRHLD~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_aa3ddba5bab8ba134ef95313e86d59c9a}


Definition at line 1057 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7054ee7f0cae76b946f2b3ba3dd884a1}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-PERIOD\_\-CUR\_\-ED@{HC\_\-PERIOD\_\-CUR\_\-ED}}
\index{HC\_\-PERIOD\_\-CUR\_\-ED@{HC\_\-PERIOD\_\-CUR\_\-ED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-PERIOD\_\-CUR\_\-ED}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-PERIOD\_\-CUR\_\-ED~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a7054ee7f0cae76b946f2b3ba3dd884a1}


Definition at line 1047 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5e8ec24805635d17e2cb9aaffa316b0e}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-PERIOD\_\-START@{HC\_\-PERIOD\_\-START}}
\index{HC\_\-PERIOD\_\-START@{HC\_\-PERIOD\_\-START}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-PERIOD\_\-START}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-PERIOD\_\-START~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a5e8ec24805635d17e2cb9aaffa316b0e}


Definition at line 1056 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab167a401da3b2ee5c76f0431c97cdcc3}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-REVISION@{HC\_\-REVISION}}
\index{HC\_\-REVISION@{HC\_\-REVISION}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-REVISION}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-REVISION~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ab167a401da3b2ee5c76f0431c97cdcc3}


Definition at line 1040 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a418b8bc5917bf4c475a9e66597ab04e0}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-RH\_\-DESCA@{HC\_\-RH\_\-DESCA}}
\index{HC\_\-RH\_\-DESCA@{HC\_\-RH\_\-DESCA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-RH\_\-DESCA}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-RH\_\-DESCA~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_a418b8bc5917bf4c475a9e66597ab04e0}


Definition at line 1058 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa477ef67b4b2488aa9191e0b7f50179b}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-RH\_\-DESCB@{HC\_\-RH\_\-DESCB}}
\index{HC\_\-RH\_\-DESCB@{HC\_\-RH\_\-DESCB}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-RH\_\-DESCB}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-RH\_\-DESCB~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_aa477ef67b4b2488aa9191e0b7f50179b}


Definition at line 1059 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a409581a3cb3f8fb1e1e01e9945a3fee7}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-RH\_\-PORT\_\-STAT1@{HC\_\-RH\_\-PORT\_\-STAT1}}
\index{HC\_\-RH\_\-PORT\_\-STAT1@{HC\_\-RH\_\-PORT\_\-STAT1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-RH\_\-PORT\_\-STAT1}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-RH\_\-PORT\_\-STAT1~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_a409581a3cb3f8fb1e1e01e9945a3fee7}


Definition at line 1061 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab48910b294559f991d796902a7c15d03}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-RH\_\-PORT\_\-STAT2@{HC\_\-RH\_\-PORT\_\-STAT2}}
\index{HC\_\-RH\_\-PORT\_\-STAT2@{HC\_\-RH\_\-PORT\_\-STAT2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-RH\_\-PORT\_\-STAT2}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-RH\_\-PORT\_\-STAT2~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_ab48910b294559f991d796902a7c15d03}


Definition at line 1062 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab3c04e8b3462cda7c9e52e50914fa681}{
\index{lpc24xx.h@{lpc24xx.h}!HC\_\-RH\_\-STAT@{HC\_\-RH\_\-STAT}}
\index{HC\_\-RH\_\-STAT@{HC\_\-RH\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{HC\_\-RH\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define HC\_\-RH\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USBHC\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_ab3c04e8b3462cda7c9e52e50914fa681}


Definition at line 1060 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad5232ba68adf5387493064170c646871}{
\index{lpc24xx.h@{lpc24xx.h}!I20ADR@{I20ADR}}
\index{I20ADR@{I20ADR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20ADR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20ADR~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_ad5232ba68adf5387493064170c646871}


Definition at line 722 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6e0b0e63d0f7699f0ff3be29483604dd}{
\index{lpc24xx.h@{lpc24xx.h}!I20CONCLR@{I20CONCLR}}
\index{I20CONCLR@{I20CONCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20CONCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20CONCLR~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a6e0b0e63d0f7699f0ff3be29483604dd}


Definition at line 725 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad263e73ddc458addf152dda00ddb3185}{
\index{lpc24xx.h@{lpc24xx.h}!I20CONSET@{I20CONSET}}
\index{I20CONSET@{I20CONSET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20CONSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20CONSET~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ad263e73ddc458addf152dda00ddb3185}


Definition at line 719 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1f4c7c137f5f855a4a9f539c59f839a1}{
\index{lpc24xx.h@{lpc24xx.h}!I20DAT@{I20DAT}}
\index{I20DAT@{I20DAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20DAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20DAT~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a1f4c7c137f5f855a4a9f539c59f839a1}


Definition at line 721 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae20dac34511f86fb2255f6f2cdefb608}{
\index{lpc24xx.h@{lpc24xx.h}!I20SCLH@{I20SCLH}}
\index{I20SCLH@{I20SCLH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20SCLH}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20SCLH~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ae20dac34511f86fb2255f6f2cdefb608}


Definition at line 723 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abc17e67260e18929e24416a46b0b1d04}{
\index{lpc24xx.h@{lpc24xx.h}!I20SCLL@{I20SCLL}}
\index{I20SCLL@{I20SCLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20SCLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20SCLL~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_abc17e67260e18929e24416a46b0b1d04}


Definition at line 724 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a00a995ae21d5d65b8bb630570a3be7c7}{
\index{lpc24xx.h@{lpc24xx.h}!I20STAT@{I20STAT}}
\index{I20STAT@{I20STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I20STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I20STAT~($\ast$(volatile unsigned long $\ast$)(I2C0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a00a995ae21d5d65b8bb630570a3be7c7}


Definition at line 720 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a487f130a95aa32fc361b570f1698a94b}{
\index{lpc24xx.h@{lpc24xx.h}!I21ADR@{I21ADR}}
\index{I21ADR@{I21ADR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21ADR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21ADR~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a487f130a95aa32fc361b570f1698a94b}


Definition at line 732 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad9861a20f818155f560adf4df72ed80a}{
\index{lpc24xx.h@{lpc24xx.h}!I21CONCLR@{I21CONCLR}}
\index{I21CONCLR@{I21CONCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21CONCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21CONCLR~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_ad9861a20f818155f560adf4df72ed80a}


Definition at line 735 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa77d71a046661afcd36d0fed44897b4a}{
\index{lpc24xx.h@{lpc24xx.h}!I21CONSET@{I21CONSET}}
\index{I21CONSET@{I21CONSET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21CONSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21CONSET~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_aa77d71a046661afcd36d0fed44897b4a}


Definition at line 729 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a25ee5eeb2e9a66c4cd60ed0db2677e12}{
\index{lpc24xx.h@{lpc24xx.h}!I21DAT@{I21DAT}}
\index{I21DAT@{I21DAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21DAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21DAT~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a25ee5eeb2e9a66c4cd60ed0db2677e12}


Definition at line 731 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a64bd322e12afaad507d8b26f63b44339}{
\index{lpc24xx.h@{lpc24xx.h}!I21SCLH@{I21SCLH}}
\index{I21SCLH@{I21SCLH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21SCLH}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21SCLH~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a64bd322e12afaad507d8b26f63b44339}


Definition at line 733 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3c58f4c42bdbed43705d432f38d034c1}{
\index{lpc24xx.h@{lpc24xx.h}!I21SCLL@{I21SCLL}}
\index{I21SCLL@{I21SCLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21SCLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21SCLL~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a3c58f4c42bdbed43705d432f38d034c1}


Definition at line 734 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af8ad3be4776b7c72e40152629c8dfb84}{
\index{lpc24xx.h@{lpc24xx.h}!I21STAT@{I21STAT}}
\index{I21STAT@{I21STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I21STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I21STAT~($\ast$(volatile unsigned long $\ast$)(I2C1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_af8ad3be4776b7c72e40152629c8dfb84}


Definition at line 730 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a370e6d6030c804494d075bcf13e3e87b}{
\index{lpc24xx.h@{lpc24xx.h}!I22ADR@{I22ADR}}
\index{I22ADR@{I22ADR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22ADR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22ADR~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a370e6d6030c804494d075bcf13e3e87b}


Definition at line 742 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aadeac5f547736533d0459f74b18db020}{
\index{lpc24xx.h@{lpc24xx.h}!I22CONCLR@{I22CONCLR}}
\index{I22CONCLR@{I22CONCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22CONCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22CONCLR~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_aadeac5f547736533d0459f74b18db020}


Definition at line 745 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3a20ab5b3b453a593c10833ddd46d5c3}{
\index{lpc24xx.h@{lpc24xx.h}!I22CONSET@{I22CONSET}}
\index{I22CONSET@{I22CONSET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22CONSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22CONSET~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a3a20ab5b3b453a593c10833ddd46d5c3}


Definition at line 739 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9c0f71a1a956975b0225622a127ca875}{
\index{lpc24xx.h@{lpc24xx.h}!I22DAT@{I22DAT}}
\index{I22DAT@{I22DAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22DAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22DAT~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a9c0f71a1a956975b0225622a127ca875}


Definition at line 741 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab6e02d65ea2eb5ec39c21dce641b90bc}{
\index{lpc24xx.h@{lpc24xx.h}!I22SCLH@{I22SCLH}}
\index{I22SCLH@{I22SCLH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22SCLH}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22SCLH~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ab6e02d65ea2eb5ec39c21dce641b90bc}


Definition at line 743 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb9398e218ad4b3782200053f545c055}{
\index{lpc24xx.h@{lpc24xx.h}!I22SCLL@{I22SCLL}}
\index{I22SCLL@{I22SCLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22SCLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22SCLL~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_abb9398e218ad4b3782200053f545c055}


Definition at line 744 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2639ce31daaaaf9a8cacdad8d81fe475}{
\index{lpc24xx.h@{lpc24xx.h}!I22STAT@{I22STAT}}
\index{I22STAT@{I22STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I22STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I22STAT~($\ast$(volatile unsigned long $\ast$)(I2C2\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a2639ce31daaaaf9a8cacdad8d81fe475}


Definition at line 740 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af92536fd2e82cc12a5193ade75b4f23c}{
\index{lpc24xx.h@{lpc24xx.h}!I2C0\_\-BASE\_\-ADDR@{I2C0\_\-BASE\_\-ADDR}}
\index{I2C0\_\-BASE\_\-ADDR@{I2C0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2C0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C0\_\-BASE\_\-ADDR~0xE001C000}}
\label{lpc24xx_8h_af92536fd2e82cc12a5193ade75b4f23c}


Definition at line 718 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1ee2ead8ad06cf308542ac7d8d4be581}{
\index{lpc24xx.h@{lpc24xx.h}!I2C1\_\-BASE\_\-ADDR@{I2C1\_\-BASE\_\-ADDR}}
\index{I2C1\_\-BASE\_\-ADDR@{I2C1\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2C1\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C1\_\-BASE\_\-ADDR~0xE005C000}}
\label{lpc24xx_8h_a1ee2ead8ad06cf308542ac7d8d4be581}


Definition at line 728 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac2fed30a475b0e622158afa3f93c4cba}{
\index{lpc24xx.h@{lpc24xx.h}!I2C2\_\-BASE\_\-ADDR@{I2C2\_\-BASE\_\-ADDR}}
\index{I2C2\_\-BASE\_\-ADDR@{I2C2\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2C2\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C2\_\-BASE\_\-ADDR~0xE0080000}}
\label{lpc24xx_8h_ac2fed30a475b0e622158afa3f93c4cba}


Definition at line 738 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5813eeeeed993b9c42ffeeae1d919d63}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-BASE\_\-ADDR@{I2S\_\-BASE\_\-ADDR}}
\index{I2S\_\-BASE\_\-ADDR@{I2S\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-BASE\_\-ADDR~0xE0088000}}
\label{lpc24xx_8h_a5813eeeeed993b9c42ffeeae1d919d63}


Definition at line 937 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa5f1f1aa1ee4b91a244322d9489375c1}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-DAI@{I2S\_\-DAI}}
\index{I2S\_\-DAI@{I2S\_\-DAI}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-DAI}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-DAI~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_aa5f1f1aa1ee4b91a244322d9489375c1}


Definition at line 939 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae348c2a2fbb511afde54e64b8d6039a7}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-DAO@{I2S\_\-DAO}}
\index{I2S\_\-DAO@{I2S\_\-DAO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-DAO}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-DAO~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ae348c2a2fbb511afde54e64b8d6039a7}


Definition at line 938 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4675790a80f5baa97a96e32a61252ae2}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-DMA1@{I2S\_\-DMA1}}
\index{I2S\_\-DMA1@{I2S\_\-DMA1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-DMA1}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-DMA1~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a4675790a80f5baa97a96e32a61252ae2}


Definition at line 943 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a10ade59017149a53a56d2007b2e0992a}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-DMA2@{I2S\_\-DMA2}}
\index{I2S\_\-DMA2@{I2S\_\-DMA2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-DMA2}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-DMA2~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a10ade59017149a53a56d2007b2e0992a}


Definition at line 944 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad976ba11a99acd1a594ea0062b058641}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-IRQ@{I2S\_\-IRQ}}
\index{I2S\_\-IRQ@{I2S\_\-IRQ}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-IRQ}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-IRQ~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_ad976ba11a99acd1a594ea0062b058641}


Definition at line 945 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a94236bb9b29a41852be49c7d8ab4ab86}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-RX\_\-FIFO@{I2S\_\-RX\_\-FIFO}}
\index{I2S\_\-RX\_\-FIFO@{I2S\_\-RX\_\-FIFO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-RX\_\-FIFO}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-RX\_\-FIFO~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a94236bb9b29a41852be49c7d8ab4ab86}


Definition at line 941 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a182c48a306ab18548f3f3c107c5b3a1e}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-RXRATE@{I2S\_\-RXRATE}}
\index{I2S\_\-RXRATE@{I2S\_\-RXRATE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-RXRATE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-RXRATE~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a182c48a306ab18548f3f3c107c5b3a1e}


Definition at line 947 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a48c1c51f31d33865579535357079de85}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-STATE@{I2S\_\-STATE}}
\index{I2S\_\-STATE@{I2S\_\-STATE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-STATE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-STATE~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a48c1c51f31d33865579535357079de85}


Definition at line 942 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a463a445671402bd6d05f49c2fe83cf7d}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-TX\_\-FIFO@{I2S\_\-TX\_\-FIFO}}
\index{I2S\_\-TX\_\-FIFO@{I2S\_\-TX\_\-FIFO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-TX\_\-FIFO}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-TX\_\-FIFO~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a463a445671402bd6d05f49c2fe83cf7d}


Definition at line 940 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af5033b62b35f216b1dcef051c576432c}{
\index{lpc24xx.h@{lpc24xx.h}!I2S\_\-TXRATE@{I2S\_\-TXRATE}}
\index{I2S\_\-TXRATE@{I2S\_\-TXRATE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{I2S\_\-TXRATE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2S\_\-TXRATE~($\ast$(volatile unsigned long $\ast$)(I2S\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_af5033b62b35f216b1dcef051c576432c}


Definition at line 946 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a426c0653be664fad1f2f048880a434a2}{
\index{lpc24xx.h@{lpc24xx.h}!INTWAKE@{INTWAKE}}
\index{INTWAKE@{INTWAKE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{INTWAKE}]{\setlength{\rightskip}{0pt plus 5cm}\#define INTWAKE~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x144))}}
\label{lpc24xx_8h_a426c0653be664fad1f2f048880a434a2}


Definition at line 436 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1fddaca6d2c33db9df5cf5843e24ff6b}{
\index{lpc24xx.h@{lpc24xx.h}!IO0\_\-INT\_\-CLR@{IO0\_\-INT\_\-CLR}}
\index{IO0\_\-INT\_\-CLR@{IO0\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO0\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO0\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x8C))}}
\label{lpc24xx_8h_a1fddaca6d2c33db9df5cf5843e24ff6b}


Definition at line 178 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2208381949194e24420c9d584eea88e4}{
\index{lpc24xx.h@{lpc24xx.h}!IO0\_\-INT\_\-EN\_\-F@{IO0\_\-INT\_\-EN\_\-F}}
\index{IO0\_\-INT\_\-EN\_\-F@{IO0\_\-INT\_\-EN\_\-F}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO0\_\-INT\_\-EN\_\-F}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO0\_\-INT\_\-EN\_\-F~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x94))}}
\label{lpc24xx_8h_a2208381949194e24420c9d584eea88e4}


Definition at line 175 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac2b14f92eab4bbacd775af479d7cfdd3}{
\index{lpc24xx.h@{lpc24xx.h}!IO0\_\-INT\_\-EN\_\-R@{IO0\_\-INT\_\-EN\_\-R}}
\index{IO0\_\-INT\_\-EN\_\-R@{IO0\_\-INT\_\-EN\_\-R}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO0\_\-INT\_\-EN\_\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO0\_\-INT\_\-EN\_\-R~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x90))}}
\label{lpc24xx_8h_ac2b14f92eab4bbacd775af479d7cfdd3}


Definition at line 174 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a08c3000f2dc23099e6ab9c6bb57376a7}{
\index{lpc24xx.h@{lpc24xx.h}!IO0\_\-INT\_\-STAT\_\-F@{IO0\_\-INT\_\-STAT\_\-F}}
\index{IO0\_\-INT\_\-STAT\_\-F@{IO0\_\-INT\_\-STAT\_\-F}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO0\_\-INT\_\-STAT\_\-F}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO0\_\-INT\_\-STAT\_\-F~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x88))}}
\label{lpc24xx_8h_a08c3000f2dc23099e6ab9c6bb57376a7}


Definition at line 177 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a313880e4c3cede17ff2015ab2220ad5e}{
\index{lpc24xx.h@{lpc24xx.h}!IO0\_\-INT\_\-STAT\_\-R@{IO0\_\-INT\_\-STAT\_\-R}}
\index{IO0\_\-INT\_\-STAT\_\-R@{IO0\_\-INT\_\-STAT\_\-R}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO0\_\-INT\_\-STAT\_\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO0\_\-INT\_\-STAT\_\-R~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x84))}}
\label{lpc24xx_8h_a313880e4c3cede17ff2015ab2220ad5e}


Definition at line 176 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abfd5d9af00cd97db6b054d78f4fe866b}{
\index{lpc24xx.h@{lpc24xx.h}!IO2\_\-INT\_\-CLR@{IO2\_\-INT\_\-CLR}}
\index{IO2\_\-INT\_\-CLR@{IO2\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO2\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO2\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xAC))}}
\label{lpc24xx_8h_abfd5d9af00cd97db6b054d78f4fe866b}


Definition at line 184 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6797ac769fb9313a0ca4b0e83424800a}{
\index{lpc24xx.h@{lpc24xx.h}!IO2\_\-INT\_\-EN\_\-F@{IO2\_\-INT\_\-EN\_\-F}}
\index{IO2\_\-INT\_\-EN\_\-F@{IO2\_\-INT\_\-EN\_\-F}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO2\_\-INT\_\-EN\_\-F}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO2\_\-INT\_\-EN\_\-F~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xB4))}}
\label{lpc24xx_8h_a6797ac769fb9313a0ca4b0e83424800a}


Definition at line 181 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a366c6c71bcd778d269d488f611d90ac1}{
\index{lpc24xx.h@{lpc24xx.h}!IO2\_\-INT\_\-EN\_\-R@{IO2\_\-INT\_\-EN\_\-R}}
\index{IO2\_\-INT\_\-EN\_\-R@{IO2\_\-INT\_\-EN\_\-R}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO2\_\-INT\_\-EN\_\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO2\_\-INT\_\-EN\_\-R~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xB0))}}
\label{lpc24xx_8h_a366c6c71bcd778d269d488f611d90ac1}


Definition at line 180 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4ae5188d05b923d9d11b52b08300fd60}{
\index{lpc24xx.h@{lpc24xx.h}!IO2\_\-INT\_\-STAT\_\-F@{IO2\_\-INT\_\-STAT\_\-F}}
\index{IO2\_\-INT\_\-STAT\_\-F@{IO2\_\-INT\_\-STAT\_\-F}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO2\_\-INT\_\-STAT\_\-F}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO2\_\-INT\_\-STAT\_\-F~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xA8))}}
\label{lpc24xx_8h_a4ae5188d05b923d9d11b52b08300fd60}


Definition at line 183 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aab00d66e6b869ddbc2d337b9f59d5fb8}{
\index{lpc24xx.h@{lpc24xx.h}!IO2\_\-INT\_\-STAT\_\-R@{IO2\_\-INT\_\-STAT\_\-R}}
\index{IO2\_\-INT\_\-STAT\_\-R@{IO2\_\-INT\_\-STAT\_\-R}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO2\_\-INT\_\-STAT\_\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO2\_\-INT\_\-STAT\_\-R~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0xA4))}}
\label{lpc24xx_8h_aab00d66e6b869ddbc2d337b9f59d5fb8}


Definition at line 182 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a200fc46de858bb2357b2fd9879bede0b}{
\index{lpc24xx.h@{lpc24xx.h}!IO\_\-INT\_\-STAT@{IO\_\-INT\_\-STAT}}
\index{IO\_\-INT\_\-STAT@{IO\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IO\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define IO\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_a200fc46de858bb2357b2fd9879bede0b}


Definition at line 186 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e6cb3bf6e92bcdbc07735e17e072cf2}{
\index{lpc24xx.h@{lpc24xx.h}!IOCLR0@{IOCLR0}}
\index{IOCLR0@{IOCLR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IOCLR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define IOCLR0~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a8e6cb3bf6e92bcdbc07735e17e072cf2}


Definition at line 167 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a23d17def1b57a0912085f27bbce2b330}{
\index{lpc24xx.h@{lpc24xx.h}!IOCLR1@{IOCLR1}}
\index{IOCLR1@{IOCLR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IOCLR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define IOCLR1~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a23d17def1b57a0912085f27bbce2b330}


Definition at line 171 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a70f12b6d0574a6a3d095821f4d73de9d}{
\index{lpc24xx.h@{lpc24xx.h}!IODIR0@{IODIR0}}
\index{IODIR0@{IODIR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IODIR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define IODIR0~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a70f12b6d0574a6a3d095821f4d73de9d}


Definition at line 166 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a44e84c559a5497e4711e141d5a8e937c}{
\index{lpc24xx.h@{lpc24xx.h}!IODIR1@{IODIR1}}
\index{IODIR1@{IODIR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IODIR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define IODIR1~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a44e84c559a5497e4711e141d5a8e937c}


Definition at line 170 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a38dd0b36089ddc91a9a8d160a14deef0}{
\index{lpc24xx.h@{lpc24xx.h}!IOPIN0@{IOPIN0}}
\index{IOPIN0@{IOPIN0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IOPIN0}]{\setlength{\rightskip}{0pt plus 5cm}\#define IOPIN0~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a38dd0b36089ddc91a9a8d160a14deef0}


Definition at line 164 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aee913e602697110f987df4de4d0df5f8}{
\index{lpc24xx.h@{lpc24xx.h}!IOPIN1@{IOPIN1}}
\index{IOPIN1@{IOPIN1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IOPIN1}]{\setlength{\rightskip}{0pt plus 5cm}\#define IOPIN1~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_aee913e602697110f987df4de4d0df5f8}


Definition at line 168 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a79680f9f3b6f1f765ceb5849fe3e520d}{
\index{lpc24xx.h@{lpc24xx.h}!IOSET0@{IOSET0}}
\index{IOSET0@{IOSET0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IOSET0}]{\setlength{\rightskip}{0pt plus 5cm}\#define IOSET0~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a79680f9f3b6f1f765ceb5849fe3e520d}


Definition at line 165 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a099509e8cdef2dd5640479b951473b0a}{
\index{lpc24xx.h@{lpc24xx.h}!IOSET1@{IOSET1}}
\index{IOSET1@{IOSET1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IOSET1}]{\setlength{\rightskip}{0pt plus 5cm}\#define IOSET1~($\ast$(volatile unsigned long $\ast$)(GPIO\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a099509e8cdef2dd5640479b951473b0a}


Definition at line 169 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a167b50553acb4e046369d7f561310256}{
\index{lpc24xx.h@{lpc24xx.h}!IRCTRIM@{IRCTRIM}}
\index{IRCTRIM@{IRCTRIM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{IRCTRIM}]{\setlength{\rightskip}{0pt plus 5cm}\#define IRCTRIM~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1A4))}}
\label{lpc24xx_8h_a167b50553acb4e046369d7f561310256}


Definition at line 430 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a405c9ce00a2427280cbcdc6fe46a6f15}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-BASE\_\-ADDR@{LCD\_\-BASE\_\-ADDR}}
\index{LCD\_\-BASE\_\-ADDR@{LCD\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-BASE\_\-ADDR~0xFFE10000}}
\label{lpc24xx_8h_a405c9ce00a2427280cbcdc6fe46a6f15}


Definition at line 1142 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a801e41a247c4ed572909b57b9f810027}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-CFG@{LCD\_\-CFG}}
\index{LCD\_\-CFG@{LCD\_\-CFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-CFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-CFG~($\ast$(volatile unsigned long $\ast$)(0xE01FC1B8))}}
\label{lpc24xx_8h_a801e41a247c4ed572909b57b9f810027}


Definition at line 1143 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e945df7ca614325cafa08258e82a63c}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-CTRL@{LCD\_\-CTRL}}
\index{LCD\_\-CTRL@{LCD\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x018))}}
\label{lpc24xx_8h_a8e945df7ca614325cafa08258e82a63c}


Definition at line 1150 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7697b2ff4ab0659d55609a17725e4e48}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-INTCLR@{LCD\_\-INTCLR}}
\index{LCD\_\-INTCLR@{LCD\_\-INTCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-INTCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-INTCLR~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x028))}}
\label{lpc24xx_8h_a7697b2ff4ab0659d55609a17725e4e48}


Definition at line 1154 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af5f7d966204ae861cb3a36b67c29d6fc}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-INTMSK@{LCD\_\-INTMSK}}
\index{LCD\_\-INTMSK@{LCD\_\-INTMSK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-INTMSK}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-INTMSK~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x01C))}}
\label{lpc24xx_8h_af5f7d966204ae861cb3a36b67c29d6fc}


Definition at line 1151 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab7ece4f17be49f678d13fa326dfad651}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-INTRAW@{LCD\_\-INTRAW}}
\index{LCD\_\-INTRAW@{LCD\_\-INTRAW}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-INTRAW}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-INTRAW~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x020))}}
\label{lpc24xx_8h_ab7ece4f17be49f678d13fa326dfad651}


Definition at line 1152 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6e6f9aa2bca3a1d28096d98c4d22d136}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-INTSTAT@{LCD\_\-INTSTAT}}
\index{LCD\_\-INTSTAT@{LCD\_\-INTSTAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-INTSTAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-INTSTAT~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x024))}}
\label{lpc24xx_8h_a6e6f9aa2bca3a1d28096d98c4d22d136}


Definition at line 1153 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a53916f685b3d5cebba79d21cdf2f14e8}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-LE@{LCD\_\-LE}}
\index{LCD\_\-LE@{LCD\_\-LE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-LE}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-LE~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x00C))}}
\label{lpc24xx_8h_a53916f685b3d5cebba79d21cdf2f14e8}


Definition at line 1147 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aedc70d82ed826b60767ad00573f27ce4}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-LPBASE@{LCD\_\-LPBASE}}
\index{LCD\_\-LPBASE@{LCD\_\-LPBASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-LPBASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-LPBASE~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x014))}}
\label{lpc24xx_8h_aedc70d82ed826b60767ad00573f27ce4}


Definition at line 1149 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7f0d3a8dec8e5e55adca0a37ed98e259}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-LPCURR@{LCD\_\-LPCURR}}
\index{LCD\_\-LPCURR@{LCD\_\-LPCURR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-LPCURR}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-LPCURR~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x030))}}
\label{lpc24xx_8h_a7f0d3a8dec8e5e55adca0a37ed98e259}


Definition at line 1156 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abae9a8c860e331e43ab7abbdf1cc504c}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-PAL@{LCD\_\-PAL}}
\index{LCD\_\-PAL@{LCD\_\-PAL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-PAL}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-PAL~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x200))}}
\label{lpc24xx_8h_abae9a8c860e331e43ab7abbdf1cc504c}


Definition at line 1157 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9b0cd7ee8b0513bd7cd0c4d9826e8f02}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-POL@{LCD\_\-POL}}
\index{LCD\_\-POL@{LCD\_\-POL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-POL}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-POL~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x008))}}
\label{lpc24xx_8h_a9b0cd7ee8b0513bd7cd0c4d9826e8f02}


Definition at line 1146 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0d897174a254e0935efa1a383baea9ab}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-TIMH@{LCD\_\-TIMH}}
\index{LCD\_\-TIMH@{LCD\_\-TIMH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-TIMH}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-TIMH~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x000))}}
\label{lpc24xx_8h_a0d897174a254e0935efa1a383baea9ab}


Definition at line 1144 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a34c6b09a47b34281c1c04c50f7db2419}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-TIMV@{LCD\_\-TIMV}}
\index{LCD\_\-TIMV@{LCD\_\-TIMV}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-TIMV}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-TIMV~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x004))}}
\label{lpc24xx_8h_a34c6b09a47b34281c1c04c50f7db2419}


Definition at line 1145 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7929ba3e81c33af19048f829723add43}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-UPBASE@{LCD\_\-UPBASE}}
\index{LCD\_\-UPBASE@{LCD\_\-UPBASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-UPBASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-UPBASE~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x010))}}
\label{lpc24xx_8h_a7929ba3e81c33af19048f829723add43}


Definition at line 1148 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa8a9ffa0424b7f33b6eac4e25c42986f}{
\index{lpc24xx.h@{lpc24xx.h}!LCD\_\-UPCURR@{LCD\_\-UPCURR}}
\index{LCD\_\-UPCURR@{LCD\_\-UPCURR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{LCD\_\-UPCURR}]{\setlength{\rightskip}{0pt plus 5cm}\#define LCD\_\-UPCURR~($\ast$(volatile unsigned long $\ast$)(LCD\_\-BASE\_\-ADDR + 0x02C))}}
\label{lpc24xx_8h_aa8a9ffa0424b7f33b6eac4e25c42986f}


Definition at line 1155 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0031d640eb298dd1c9264ad1dd78e37b}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-BASE\_\-ADDR@{MAC\_\-BASE\_\-ADDR}}
\index{MAC\_\-BASE\_\-ADDR@{MAC\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-BASE\_\-ADDR~0xFFE00000}}
\label{lpc24xx_8h_a0031d640eb298dd1c9264ad1dd78e37b}


Definition at line 1086 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3b9948538ffbc2eedc6cf2fae791d684}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-CLRT@{MAC\_\-CLRT}}
\index{MAC\_\-CLRT@{MAC\_\-CLRT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-CLRT}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-CLRT~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x010))}}
\label{lpc24xx_8h_a3b9948538ffbc2eedc6cf2fae791d684}


Definition at line 1091 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1dd1f5f6c5879b380a286ddb33e1a5d8}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-COMMAND@{MAC\_\-COMMAND}}
\index{MAC\_\-COMMAND@{MAC\_\-COMMAND}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-COMMAND}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-COMMAND~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x100))}}
\label{lpc24xx_8h_a1dd1f5f6c5879b380a286ddb33e1a5d8}


Definition at line 1106 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6ce222ef4e1bb570a21361206cf27db4}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-FLOWCONTROLCNT@{MAC\_\-FLOWCONTROLCNT}}
\index{MAC\_\-FLOWCONTROLCNT@{MAC\_\-FLOWCONTROLCNT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-FLOWCONTROLCNT}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-FLOWCONTROLCNT~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x170))}}
\label{lpc24xx_8h_a6ce222ef4e1bb570a21361206cf27db4}


Definition at line 1123 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5b713da427a1969317fc8ff752427b67}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-FLOWCONTROLSTS@{MAC\_\-FLOWCONTROLSTS}}
\index{MAC\_\-FLOWCONTROLSTS@{MAC\_\-FLOWCONTROLSTS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-FLOWCONTROLSTS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-FLOWCONTROLSTS~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x174))}}
\label{lpc24xx_8h_a5b713da427a1969317fc8ff752427b67}


Definition at line 1124 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a66929f01392793f19cad01c2b82d6cef}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-HASHFILTERH@{MAC\_\-HASHFILTERH}}
\index{MAC\_\-HASHFILTERH@{MAC\_\-HASHFILTERH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-HASHFILTERH}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-HASHFILTERH~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x214))}}
\label{lpc24xx_8h_a66929f01392793f19cad01c2b82d6cef}


Definition at line 1131 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb3544f86cb278f9edeb83cebc2d49a5}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-HASHFILTERL@{MAC\_\-HASHFILTERL}}
\index{MAC\_\-HASHFILTERL@{MAC\_\-HASHFILTERL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-HASHFILTERL}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-HASHFILTERL~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x210))}}
\label{lpc24xx_8h_abb3544f86cb278f9edeb83cebc2d49a5}


Definition at line 1130 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6ebb89573a521a7ae45503fefc58d876}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-INTCLEAR@{MAC\_\-INTCLEAR}}
\index{MAC\_\-INTCLEAR@{MAC\_\-INTCLEAR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-INTCLEAR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-INTCLEAR~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFE8))}}
\label{lpc24xx_8h_a6ebb89573a521a7ae45503fefc58d876}


Definition at line 1135 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aff03d247522a967fa8475953e0ffb337}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-INTENABLE@{MAC\_\-INTENABLE}}
\index{MAC\_\-INTENABLE@{MAC\_\-INTENABLE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-INTENABLE}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-INTENABLE~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFE4))}}
\label{lpc24xx_8h_aff03d247522a967fa8475953e0ffb337}


Definition at line 1134 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a162f95c6e1fea9faee21d3a0c2b51519}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-INTSET@{MAC\_\-INTSET}}
\index{MAC\_\-INTSET@{MAC\_\-INTSET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-INTSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-INTSET~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFEC))}}
\label{lpc24xx_8h_a162f95c6e1fea9faee21d3a0c2b51519}


Definition at line 1136 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a60e6a02716dc33cef5e68895e6d7be15}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-INTSTATUS@{MAC\_\-INTSTATUS}}
\index{MAC\_\-INTSTATUS@{MAC\_\-INTSTATUS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-INTSTATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-INTSTATUS~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFE0))}}
\label{lpc24xx_8h_a60e6a02716dc33cef5e68895e6d7be15}


Definition at line 1133 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0ca403c47c575c7df5026ede206fab62}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-IPGR@{MAC\_\-IPGR}}
\index{MAC\_\-IPGR@{MAC\_\-IPGR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-IPGR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-IPGR~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x00C))}}
\label{lpc24xx_8h_a0ca403c47c575c7df5026ede206fab62}


Definition at line 1090 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acc26685c317f27cdee5d359a9b2918f6}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-IPGT@{MAC\_\-IPGT}}
\index{MAC\_\-IPGT@{MAC\_\-IPGT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-IPGT}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-IPGT~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x008))}}
\label{lpc24xx_8h_acc26685c317f27cdee5d359a9b2918f6}


Definition at line 1089 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac134948eb1f75ed5754dff8f087b7a22}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MAC1@{MAC\_\-MAC1}}
\index{MAC\_\-MAC1@{MAC\_\-MAC1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MAC1}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MAC1~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x000))}}
\label{lpc24xx_8h_ac134948eb1f75ed5754dff8f087b7a22}


Definition at line 1087 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0ee126b81edcb6a7a9b028c3f53e5cd8}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MAC2@{MAC\_\-MAC2}}
\index{MAC\_\-MAC2@{MAC\_\-MAC2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MAC2}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MAC2~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x004))}}
\label{lpc24xx_8h_a0ee126b81edcb6a7a9b028c3f53e5cd8}


Definition at line 1088 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ace13d839acb863126a084b80082e0f72}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MADR@{MAC\_\-MADR}}
\index{MAC\_\-MADR@{MAC\_\-MADR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MADR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MADR~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x028))}}
\label{lpc24xx_8h_ace13d839acb863126a084b80082e0f72}


Definition at line 1097 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac80b20a2c78b997770997f4682f7a1e0}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MAXF@{MAC\_\-MAXF}}
\index{MAC\_\-MAXF@{MAC\_\-MAXF}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MAXF}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MAXF~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x014))}}
\label{lpc24xx_8h_ac80b20a2c78b997770997f4682f7a1e0}


Definition at line 1092 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aafab2ae92f88fc1db9797271a55ffeed}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MCFG@{MAC\_\-MCFG}}
\index{MAC\_\-MCFG@{MAC\_\-MCFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MCFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MCFG~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x020))}}
\label{lpc24xx_8h_aafab2ae92f88fc1db9797271a55ffeed}


Definition at line 1095 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4d7a9517d59e8a14c0541ed6fb2c0149}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MCMD@{MAC\_\-MCMD}}
\index{MAC\_\-MCMD@{MAC\_\-MCMD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MCMD}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MCMD~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x024))}}
\label{lpc24xx_8h_a4d7a9517d59e8a14c0541ed6fb2c0149}


Definition at line 1096 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1f43ed6ed5a8740f2f75340c75313f90}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MIND@{MAC\_\-MIND}}
\index{MAC\_\-MIND@{MAC\_\-MIND}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MIND}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MIND~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x034))}}
\label{lpc24xx_8h_a1f43ed6ed5a8740f2f75340c75313f90}


Definition at line 1100 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6d67b520e160d20ea59bdba377ab4048}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MODULEID@{MAC\_\-MODULEID}}
\index{MAC\_\-MODULEID@{MAC\_\-MODULEID}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MODULEID}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MODULEID~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFFC))}}
\label{lpc24xx_8h_a6d67b520e160d20ea59bdba377ab4048}


Definition at line 1139 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aaad83a8b092ba90b535bf26af4294479}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MRDD@{MAC\_\-MRDD}}
\index{MAC\_\-MRDD@{MAC\_\-MRDD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MRDD}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MRDD~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x030))}}
\label{lpc24xx_8h_aaad83a8b092ba90b535bf26af4294479}


Definition at line 1099 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9a456119d71c75f1ef7803b25b9d0a3c}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-MWTD@{MAC\_\-MWTD}}
\index{MAC\_\-MWTD@{MAC\_\-MWTD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-MWTD}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-MWTD~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x02C))}}
\label{lpc24xx_8h_a9a456119d71c75f1ef7803b25b9d0a3c}


Definition at line 1098 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3a311b6eb0e16467ab95568cb4f7fc8a}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-POWERDOWN@{MAC\_\-POWERDOWN}}
\index{MAC\_\-POWERDOWN@{MAC\_\-POWERDOWN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-POWERDOWN}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-POWERDOWN~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0xFF4))}}
\label{lpc24xx_8h_a3a311b6eb0e16467ab95568cb4f7fc8a}


Definition at line 1138 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1aea8be577f7b2bf106010d9438d2680}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RSV@{MAC\_\-RSV}}
\index{MAC\_\-RSV@{MAC\_\-RSV}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RSV}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RSV~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x160))}}
\label{lpc24xx_8h_a1aea8be577f7b2bf106010d9438d2680}


Definition at line 1121 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9511e6d210d37dd7aa4d967972c07ab6}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXCONSUMEINDEX@{MAC\_\-RXCONSUMEINDEX}}
\index{MAC\_\-RXCONSUMEINDEX@{MAC\_\-RXCONSUMEINDEX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXCONSUMEINDEX}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXCONSUMEINDEX~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x118))}}
\label{lpc24xx_8h_a9511e6d210d37dd7aa4d967972c07ab6}


Definition at line 1112 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1710e13b487e9832d98a492577d5dc2d}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXDESCRIPTOR@{MAC\_\-RXDESCRIPTOR}}
\index{MAC\_\-RXDESCRIPTOR@{MAC\_\-RXDESCRIPTOR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXDESCRIPTOR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXDESCRIPTOR~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x108))}}
\label{lpc24xx_8h_a1710e13b487e9832d98a492577d5dc2d}


Definition at line 1108 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeac15724ffb42399147e0d6adb81a6b9}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXDESCRIPTORNUM@{MAC\_\-RXDESCRIPTORNUM}}
\index{MAC\_\-RXDESCRIPTORNUM@{MAC\_\-RXDESCRIPTORNUM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXDESCRIPTORNUM}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXDESCRIPTORNUM~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x110))}}
\label{lpc24xx_8h_aeac15724ffb42399147e0d6adb81a6b9}


Definition at line 1110 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af63f725247aa569ecc3e6badb1d87519}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXFILTERCTRL@{MAC\_\-RXFILTERCTRL}}
\index{MAC\_\-RXFILTERCTRL@{MAC\_\-RXFILTERCTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXFILTERCTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXFILTERCTRL~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x200))}}
\label{lpc24xx_8h_af63f725247aa569ecc3e6badb1d87519}


Definition at line 1126 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a36dad4d0feda09627d41947e778b0c1e}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXFILTERWOLCLR@{MAC\_\-RXFILTERWOLCLR}}
\index{MAC\_\-RXFILTERWOLCLR@{MAC\_\-RXFILTERWOLCLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXFILTERWOLCLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXFILTERWOLCLR~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x208))}}
\label{lpc24xx_8h_a36dad4d0feda09627d41947e778b0c1e}


Definition at line 1128 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2d4e48c0ab0ddf6f5cafaea016593436}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXFILTERWOLSTS@{MAC\_\-RXFILTERWOLSTS}}
\index{MAC\_\-RXFILTERWOLSTS@{MAC\_\-RXFILTERWOLSTS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXFILTERWOLSTS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXFILTERWOLSTS~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x204))}}
\label{lpc24xx_8h_a2d4e48c0ab0ddf6f5cafaea016593436}


Definition at line 1127 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6824a71c7c59f344bc934cec82095d10}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXPRODUCEINDEX@{MAC\_\-RXPRODUCEINDEX}}
\index{MAC\_\-RXPRODUCEINDEX@{MAC\_\-RXPRODUCEINDEX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXPRODUCEINDEX}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXPRODUCEINDEX~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x114))}}
\label{lpc24xx_8h_a6824a71c7c59f344bc934cec82095d10}


Definition at line 1111 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a88042adce51911fcb3a4654bd19eeff0}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-RXSTATUS@{MAC\_\-RXSTATUS}}
\index{MAC\_\-RXSTATUS@{MAC\_\-RXSTATUS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-RXSTATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-RXSTATUS~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x10C))}}
\label{lpc24xx_8h_a88042adce51911fcb3a4654bd19eeff0}


Definition at line 1109 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a36eb45727a65852e985897b250e7f635}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-SA0@{MAC\_\-SA0}}
\index{MAC\_\-SA0@{MAC\_\-SA0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-SA0}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-SA0~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x040))}}
\label{lpc24xx_8h_a36eb45727a65852e985897b250e7f635}


Definition at line 1102 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abd16768b59166ae3013139b946cfa942}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-SA1@{MAC\_\-SA1}}
\index{MAC\_\-SA1@{MAC\_\-SA1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-SA1}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-SA1~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x044))}}
\label{lpc24xx_8h_abd16768b59166ae3013139b946cfa942}


Definition at line 1103 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad433c0d7fea91fb6b4df3c391790b5de}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-SA2@{MAC\_\-SA2}}
\index{MAC\_\-SA2@{MAC\_\-SA2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-SA2}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-SA2~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x048))}}
\label{lpc24xx_8h_ad433c0d7fea91fb6b4df3c391790b5de}


Definition at line 1104 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad85b4055a46617cdba06841ba5ee5b4b}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-STATUS@{MAC\_\-STATUS}}
\index{MAC\_\-STATUS@{MAC\_\-STATUS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-STATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-STATUS~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x104))}}
\label{lpc24xx_8h_ad85b4055a46617cdba06841ba5ee5b4b}


Definition at line 1107 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae0b795db2052057148f046377f1b954f}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-SUPP@{MAC\_\-SUPP}}
\index{MAC\_\-SUPP@{MAC\_\-SUPP}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-SUPP}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-SUPP~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x018))}}
\label{lpc24xx_8h_ae0b795db2052057148f046377f1b954f}


Definition at line 1093 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab229d3ef2ae755bb581c567d6e28b6ab}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TEST@{MAC\_\-TEST}}
\index{MAC\_\-TEST@{MAC\_\-TEST}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TEST}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TEST~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x01C))}}
\label{lpc24xx_8h_ab229d3ef2ae755bb581c567d6e28b6ab}


Definition at line 1094 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9ced14d5dc63ca6c1903ed333a327c44}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TSV0@{MAC\_\-TSV0}}
\index{MAC\_\-TSV0@{MAC\_\-TSV0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TSV0}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TSV0~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x158))}}
\label{lpc24xx_8h_a9ced14d5dc63ca6c1903ed333a327c44}


Definition at line 1119 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a644ab6784b3347e1713263f0723eb826}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TSV1@{MAC\_\-TSV1}}
\index{MAC\_\-TSV1@{MAC\_\-TSV1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TSV1}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TSV1~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x15C))}}
\label{lpc24xx_8h_a644ab6784b3347e1713263f0723eb826}


Definition at line 1120 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a97618bf0a2545f9f6ac5b43ac1ee5f04}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TXCONSUMEINDEX@{MAC\_\-TXCONSUMEINDEX}}
\index{MAC\_\-TXCONSUMEINDEX@{MAC\_\-TXCONSUMEINDEX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TXCONSUMEINDEX}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TXCONSUMEINDEX~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x12C))}}
\label{lpc24xx_8h_a97618bf0a2545f9f6ac5b43ac1ee5f04}


Definition at line 1117 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab2146d57230ee0847c7b0fca82c29d4b}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TXDESCRIPTOR@{MAC\_\-TXDESCRIPTOR}}
\index{MAC\_\-TXDESCRIPTOR@{MAC\_\-TXDESCRIPTOR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TXDESCRIPTOR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TXDESCRIPTOR~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x11C))}}
\label{lpc24xx_8h_ab2146d57230ee0847c7b0fca82c29d4b}


Definition at line 1113 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad10276bd30e8431e7034ea6ad517e55c}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TXDESCRIPTORNUM@{MAC\_\-TXDESCRIPTORNUM}}
\index{MAC\_\-TXDESCRIPTORNUM@{MAC\_\-TXDESCRIPTORNUM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TXDESCRIPTORNUM}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TXDESCRIPTORNUM~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x124))}}
\label{lpc24xx_8h_ad10276bd30e8431e7034ea6ad517e55c}


Definition at line 1115 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a44cfb603f50fbf1ddb2d0f9254ad2fe5}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TXPRODUCEINDEX@{MAC\_\-TXPRODUCEINDEX}}
\index{MAC\_\-TXPRODUCEINDEX@{MAC\_\-TXPRODUCEINDEX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TXPRODUCEINDEX}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TXPRODUCEINDEX~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x128))}}
\label{lpc24xx_8h_a44cfb603f50fbf1ddb2d0f9254ad2fe5}


Definition at line 1116 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2a2cab341d9bce8427b3c7cf6ea648e0}{
\index{lpc24xx.h@{lpc24xx.h}!MAC\_\-TXSTATUS@{MAC\_\-TXSTATUS}}
\index{MAC\_\-TXSTATUS@{MAC\_\-TXSTATUS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAC\_\-TXSTATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAC\_\-TXSTATUS~($\ast$(volatile unsigned long $\ast$)(MAC\_\-BASE\_\-ADDR + 0x120))}}
\label{lpc24xx_8h_a2a2cab341d9bce8427b3c7cf6ea648e0}


Definition at line 1114 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5f8241693e932c71cda127e11d38184f}{
\index{lpc24xx.h@{lpc24xx.h}!MAMCR@{MAMCR}}
\index{MAMCR@{MAMCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAMCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAMCR~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x000))}}
\label{lpc24xx_8h_a5f8241693e932c71cda127e11d38184f}


Definition at line 411 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac1227157e9ba57d2fe6d024b859bdae2}{
\index{lpc24xx.h@{lpc24xx.h}!MAMTIM@{MAMTIM}}
\index{MAMTIM@{MAMTIM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAMTIM}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAMTIM~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x004))}}
\label{lpc24xx_8h_ac1227157e9ba57d2fe6d024b859bdae2}


Definition at line 412 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a23ce8dbb5cc493bb188afa039ed966d6}{
\index{lpc24xx.h@{lpc24xx.h}!MAXPACKET\_\-SIZE@{MAXPACKET\_\-SIZE}}
\index{MAXPACKET\_\-SIZE@{MAXPACKET\_\-SIZE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MAXPACKET\_\-SIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define MAXPACKET\_\-SIZE~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_a23ce8dbb5cc493bb188afa039ed966d6}


Definition at line 1005 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3601f39e62013944b96bf2a09fb9cb82}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-ARGUMENT@{MCI\_\-ARGUMENT}}
\index{MCI\_\-ARGUMENT@{MCI\_\-ARGUMENT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-ARGUMENT}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-ARGUMENT~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a3601f39e62013944b96bf2a09fb9cb82}


Definition at line 917 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3eaa1133c73ec24549c7109051b7d561}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-BASE\_\-ADDR@{MCI\_\-BASE\_\-ADDR}}
\index{MCI\_\-BASE\_\-ADDR@{MCI\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-BASE\_\-ADDR~0xE008C000}}
\label{lpc24xx_8h_a3eaa1133c73ec24549c7109051b7d561}


Definition at line 914 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3d589ab9ce9b6d04204c6d9fbcb0b2c3}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-CLEAR@{MCI\_\-CLEAR}}
\index{MCI\_\-CLEAR@{MCI\_\-CLEAR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-CLEAR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-CLEAR~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_a3d589ab9ce9b6d04204c6d9fbcb0b2c3}


Definition at line 929 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2be4c26ae4c3e91a79ff0d3feec65c27}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-CLOCK@{MCI\_\-CLOCK}}
\index{MCI\_\-CLOCK@{MCI\_\-CLOCK}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-CLOCK}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-CLOCK~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a2be4c26ae4c3e91a79ff0d3feec65c27}


Definition at line 916 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a54ac6141113d0d51c1d6e9af3cec1217}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-COMMAND@{MCI\_\-COMMAND}}
\index{MCI\_\-COMMAND@{MCI\_\-COMMAND}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-COMMAND}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-COMMAND~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a54ac6141113d0d51c1d6e9af3cec1217}


Definition at line 918 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_add48d8f5510106dfa4581c52dc9165cc}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-DATA\_\-CNT@{MCI\_\-DATA\_\-CNT}}
\index{MCI\_\-DATA\_\-CNT@{MCI\_\-DATA\_\-CNT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-DATA\_\-CNT}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-DATA\_\-CNT~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_add48d8f5510106dfa4581c52dc9165cc}


Definition at line 927 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4f78b8217df9aefd504bedba8343e54e}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-DATA\_\-CTRL@{MCI\_\-DATA\_\-CTRL}}
\index{MCI\_\-DATA\_\-CTRL@{MCI\_\-DATA\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-DATA\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-DATA\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a4f78b8217df9aefd504bedba8343e54e}


Definition at line 926 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a99a039689d99c83eb0b21b7194b56136}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-DATA\_\-LEN@{MCI\_\-DATA\_\-LEN}}
\index{MCI\_\-DATA\_\-LEN@{MCI\_\-DATA\_\-LEN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-DATA\_\-LEN}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-DATA\_\-LEN~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a99a039689d99c83eb0b21b7194b56136}


Definition at line 925 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af98729f3594c985e678f2863c1f6479d}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-DATA\_\-TMR@{MCI\_\-DATA\_\-TMR}}
\index{MCI\_\-DATA\_\-TMR@{MCI\_\-DATA\_\-TMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-DATA\_\-TMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-DATA\_\-TMR~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_af98729f3594c985e678f2863c1f6479d}


Definition at line 924 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a216bbb50d1e801d721b3f97512ab2b1b}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-FIFO@{MCI\_\-FIFO}}
\index{MCI\_\-FIFO@{MCI\_\-FIFO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-FIFO}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-FIFO~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_a216bbb50d1e801d721b3f97512ab2b1b}


Definition at line 933 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aebd250577f90667fa300df358fc19a5d}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-FIFO\_\-CNT@{MCI\_\-FIFO\_\-CNT}}
\index{MCI\_\-FIFO\_\-CNT@{MCI\_\-FIFO\_\-CNT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-FIFO\_\-CNT}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-FIFO\_\-CNT~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_aebd250577f90667fa300df358fc19a5d}


Definition at line 932 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a25165d14d8d681ad4d3dc5dff1dd2f89}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-MASK0@{MCI\_\-MASK0}}
\index{MCI\_\-MASK0@{MCI\_\-MASK0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-MASK0}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-MASK0~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a25165d14d8d681ad4d3dc5dff1dd2f89}


Definition at line 930 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a43010f455ebf6442b306915c14b356bb}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-MASK1@{MCI\_\-MASK1}}
\index{MCI\_\-MASK1@{MCI\_\-MASK1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-MASK1}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-MASK1~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a43010f455ebf6442b306915c14b356bb}


Definition at line 931 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb94916a0c9833cff9ba76999745b92e}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-POWER@{MCI\_\-POWER}}
\index{MCI\_\-POWER@{MCI\_\-POWER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-POWER}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-POWER~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_abb94916a0c9833cff9ba76999745b92e}


Definition at line 915 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8596dabfec8cf8c689956d282fd819ff}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-RESP0@{MCI\_\-RESP0}}
\index{MCI\_\-RESP0@{MCI\_\-RESP0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-RESP0}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-RESP0~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a8596dabfec8cf8c689956d282fd819ff}


Definition at line 920 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a30dd54ee3b147f1c3b9fa5ddaf83eb4b}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-RESP1@{MCI\_\-RESP1}}
\index{MCI\_\-RESP1@{MCI\_\-RESP1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-RESP1}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-RESP1~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a30dd54ee3b147f1c3b9fa5ddaf83eb4b}


Definition at line 921 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa7958ba21370ed742290f5a961bb2de4}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-RESP2@{MCI\_\-RESP2}}
\index{MCI\_\-RESP2@{MCI\_\-RESP2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-RESP2}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-RESP2~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_aa7958ba21370ed742290f5a961bb2de4}


Definition at line 922 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a348cc29a8e8665388dbc815f0551af0c}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-RESP3@{MCI\_\-RESP3}}
\index{MCI\_\-RESP3@{MCI\_\-RESP3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-RESP3}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-RESP3~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a348cc29a8e8665388dbc815f0551af0c}


Definition at line 923 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aced0f1b4d5a3065ce9bf5e6579f1ffbd}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-RESP\_\-CMD@{MCI\_\-RESP\_\-CMD}}
\index{MCI\_\-RESP\_\-CMD@{MCI\_\-RESP\_\-CMD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-RESP\_\-CMD}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-RESP\_\-CMD~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_aced0f1b4d5a3065ce9bf5e6579f1ffbd}


Definition at line 919 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4a04c8f2f9d2c7746623911ed7b85e01}{
\index{lpc24xx.h@{lpc24xx.h}!MCI\_\-STATUS@{MCI\_\-STATUS}}
\index{MCI\_\-STATUS@{MCI\_\-STATUS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MCI\_\-STATUS}]{\setlength{\rightskip}{0pt plus 5cm}\#define MCI\_\-STATUS~($\ast$(volatile unsigned long $\ast$)(MCI\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a4a04c8f2f9d2c7746623911ed7b85e01}


Definition at line 928 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1faec0e736c4b1230adfb1722e82706f}{
\index{lpc24xx.h@{lpc24xx.h}!MEMMAP@{MEMMAP}}
\index{MEMMAP@{MEMMAP}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{MEMMAP}]{\setlength{\rightskip}{0pt plus 5cm}\#define MEMMAP~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x040))}}
\label{lpc24xx_8h_a1faec0e736c4b1230adfb1722e82706f}


Definition at line 413 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a35477d374d9432873059fef85a0e035d}{
\index{lpc24xx.h@{lpc24xx.h}!NDD\_\-REQ\_\-INT\_\-CLR@{NDD\_\-REQ\_\-INT\_\-CLR}}
\index{NDD\_\-REQ\_\-INT\_\-CLR@{NDD\_\-REQ\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{NDD\_\-REQ\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define NDD\_\-REQ\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xB0))}}
\label{lpc24xx_8h_a35477d374d9432873059fef85a0e035d}


Definition at line 1032 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a77232f1bf7672444326bee92c14ce640}{
\index{lpc24xx.h@{lpc24xx.h}!NDD\_\-REQ\_\-INT\_\-SET@{NDD\_\-REQ\_\-INT\_\-SET}}
\index{NDD\_\-REQ\_\-INT\_\-SET@{NDD\_\-REQ\_\-INT\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{NDD\_\-REQ\_\-INT\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define NDD\_\-REQ\_\-INT\_\-SET~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xB4))}}
\label{lpc24xx_8h_a77232f1bf7672444326bee92c14ce640}


Definition at line 1033 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e09ea95499bfbb4e25f557f46acc366}{
\index{lpc24xx.h@{lpc24xx.h}!NDD\_\-REQ\_\-INT\_\-STAT@{NDD\_\-REQ\_\-INT\_\-STAT}}
\index{NDD\_\-REQ\_\-INT\_\-STAT@{NDD\_\-REQ\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{NDD\_\-REQ\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define NDD\_\-REQ\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xAC))}}
\label{lpc24xx_8h_a8e09ea95499bfbb4e25f557f46acc366}


Definition at line 1031 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a61ca077f166a9fa01c8b799298f821a6}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-CLK\_\-CTRL@{OTG\_\-CLK\_\-CTRL}}
\index{OTG\_\-CLK\_\-CTRL@{OTG\_\-CLK\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-CLK\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-CLK\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-CLK\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a61ca077f166a9fa01c8b799298f821a6}


Definition at line 1082 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa3a9cf9a453efd9a84c048186dd7bcb3}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-CLK\_\-STAT@{OTG\_\-CLK\_\-STAT}}
\index{OTG\_\-CLK\_\-STAT@{OTG\_\-CLK\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-CLK\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-CLK\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-CLK\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_aa3a9cf9a453efd9a84c048186dd7bcb3}


Definition at line 1083 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a35a710024cd93ae2c9e7f362ebcbcd9e}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-I2C\_\-CLKHI@{OTG\_\-I2C\_\-CLKHI}}
\index{OTG\_\-I2C\_\-CLKHI@{OTG\_\-I2C\_\-CLKHI}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-I2C\_\-CLKHI}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-I2C\_\-CLKHI~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a35a710024cd93ae2c9e7f362ebcbcd9e}


Definition at line 1078 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9ae9e9d0aedc4bef5564a61b476c2be9}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-I2C\_\-CLKLO@{OTG\_\-I2C\_\-CLKLO}}
\index{OTG\_\-I2C\_\-CLKLO@{OTG\_\-I2C\_\-CLKLO}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-I2C\_\-CLKLO}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-I2C\_\-CLKLO~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a9ae9e9d0aedc4bef5564a61b476c2be9}


Definition at line 1079 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae93dee948c7e3158fa03ba0fde03f4d2}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-I2C\_\-CTL@{OTG\_\-I2C\_\-CTL}}
\index{OTG\_\-I2C\_\-CTL@{OTG\_\-I2C\_\-CTL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-I2C\_\-CTL}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-I2C\_\-CTL~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ae93dee948c7e3158fa03ba0fde03f4d2}


Definition at line 1077 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a95439ab33ec79ec76058d766adce6594}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-I2C\_\-RX@{OTG\_\-I2C\_\-RX}}
\index{OTG\_\-I2C\_\-RX@{OTG\_\-I2C\_\-RX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-I2C\_\-RX}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-I2C\_\-RX~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a95439ab33ec79ec76058d766adce6594}


Definition at line 1074 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af9bc045f908e139fff92881dd05fdf72}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-I2C\_\-STS@{OTG\_\-I2C\_\-STS}}
\index{OTG\_\-I2C\_\-STS@{OTG\_\-I2C\_\-STS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-I2C\_\-STS}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-I2C\_\-STS~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_af9bc045f908e139fff92881dd05fdf72}


Definition at line 1076 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac9c1c39fde39e56e77785ddfaf923d48}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-I2C\_\-TX@{OTG\_\-I2C\_\-TX}}
\index{OTG\_\-I2C\_\-TX@{OTG\_\-I2C\_\-TX}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-I2C\_\-TX}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-I2C\_\-TX~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-I2C\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ac9c1c39fde39e56e77785ddfaf923d48}


Definition at line 1075 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a72a0017456bd99076be2727c3e5335fe}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-INT\_\-CLR@{OTG\_\-INT\_\-CLR}}
\index{OTG\_\-INT\_\-CLR@{OTG\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a72a0017456bd99076be2727c3e5335fe}


Definition at line 1069 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab2eed48f8e0acf217541da7ec00c19de}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-INT\_\-EN@{OTG\_\-INT\_\-EN}}
\index{OTG\_\-INT\_\-EN@{OTG\_\-INT\_\-EN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-INT\_\-EN}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-INT\_\-EN~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ab2eed48f8e0acf217541da7ec00c19de}


Definition at line 1067 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5b11a04230dcb96401b2e6c3f7795e77}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-INT\_\-SET@{OTG\_\-INT\_\-SET}}
\index{OTG\_\-INT\_\-SET@{OTG\_\-INT\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-INT\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-INT\_\-SET~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a5b11a04230dcb96401b2e6c3f7795e77}


Definition at line 1068 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3ec9cd4028d4d8d795e44a79edef9105}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-INT\_\-STAT@{OTG\_\-INT\_\-STAT}}
\index{OTG\_\-INT\_\-STAT@{OTG\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a3ec9cd4028d4d8d795e44a79edef9105}


Definition at line 1066 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6d71dd8601a823f740bb221f2402abd8}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-STAT\_\-CTRL@{OTG\_\-STAT\_\-CTRL}}
\index{OTG\_\-STAT\_\-CTRL@{OTG\_\-STAT\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-STAT\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-STAT\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a6d71dd8601a823f740bb221f2402abd8}


Definition at line 1070 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0759d44e1190ea7b1c8d1e33ba02dfbc}{
\index{lpc24xx.h@{lpc24xx.h}!OTG\_\-TIMER@{OTG\_\-TIMER}}
\index{OTG\_\-TIMER@{OTG\_\-TIMER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{OTG\_\-TIMER}]{\setlength{\rightskip}{0pt plus 5cm}\#define OTG\_\-TIMER~($\ast$(volatile unsigned long $\ast$)(USBOTG\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a0759d44e1190ea7b1c8d1e33ba02dfbc}


Definition at line 1071 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2b789c9fbacae63df8f5366cbb11bc01}{
\index{lpc24xx.h@{lpc24xx.h}!PARTCFG@{PARTCFG}}
\index{PARTCFG@{PARTCFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PARTCFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define PARTCFG~($\ast$(volatile unsigned long $\ast$)(PARTCFG\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a2b789c9fbacae63df8f5366cbb11bc01}


Definition at line 189 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a60a0e564a0f3d5f16c39e84a262650e1}{
\index{lpc24xx.h@{lpc24xx.h}!PARTCFG\_\-BASE\_\-ADDR@{PARTCFG\_\-BASE\_\-ADDR}}
\index{PARTCFG\_\-BASE\_\-ADDR@{PARTCFG\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PARTCFG\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PARTCFG\_\-BASE\_\-ADDR~0x3FFF8000}}
\label{lpc24xx_8h_a60a0e564a0f3d5f16c39e84a262650e1}


Definition at line 188 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a49def446e302ba44f9fa2af86e7e00f5}{
\index{lpc24xx.h@{lpc24xx.h}!PCLKSEL0@{PCLKSEL0}}
\index{PCLKSEL0@{PCLKSEL0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PCLKSEL0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCLKSEL0~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1A8))}}
\label{lpc24xx_8h_a49def446e302ba44f9fa2af86e7e00f5}


Definition at line 431 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae99d1dda9b3051054ac019a697495268}{
\index{lpc24xx.h@{lpc24xx.h}!PCLKSEL1@{PCLKSEL1}}
\index{PCLKSEL1@{PCLKSEL1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PCLKSEL1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCLKSEL1~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1AC))}}
\label{lpc24xx_8h_ae99d1dda9b3051054ac019a697495268}


Definition at line 432 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb1322d5f790b9bea8376c697a5c9ef0}{
\index{lpc24xx.h@{lpc24xx.h}!PCON@{PCON}}
\index{PCON@{PCON}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PCON}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCON~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x0C0))}}
\label{lpc24xx_8h_abb1322d5f790b9bea8376c697a5c9ef0}


Definition at line 422 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aca7c245b2477a5abdec386b73bda1d15}{
\index{lpc24xx.h@{lpc24xx.h}!PCONP@{PCONP}}
\index{PCONP@{PCONP}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PCONP}]{\setlength{\rightskip}{0pt plus 5cm}\#define PCONP~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x0C4))}}
\label{lpc24xx_8h_aca7c245b2477a5abdec386b73bda1d15}


Definition at line 423 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a38059134b0adaf25bb64ab021edfd5f4}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE0@{PINMODE0}}
\index{PINMODE0@{PINMODE0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE0~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a38059134b0adaf25bb64ab021edfd5f4}


Definition at line 151 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a289acb166f43c92d5a506cd01ecdfbc7}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE1@{PINMODE1}}
\index{PINMODE1@{PINMODE1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE1~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_a289acb166f43c92d5a506cd01ecdfbc7}


Definition at line 152 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1e102735ca34f2a7ad80d4057ca63e8f}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE2@{PINMODE2}}
\index{PINMODE2@{PINMODE2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE2~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_a1e102735ca34f2a7ad80d4057ca63e8f}


Definition at line 153 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a69d534398605c600c32cda2def1a8f3a}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE3@{PINMODE3}}
\index{PINMODE3@{PINMODE3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE3}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE3~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_a69d534398605c600c32cda2def1a8f3a}


Definition at line 154 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8c91299d8c6d1fb5a20d2177ecfd710b}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE4@{PINMODE4}}
\index{PINMODE4@{PINMODE4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE4}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE4~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_a8c91299d8c6d1fb5a20d2177ecfd710b}


Definition at line 155 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5b545bfce7db8fd8bff1c273fd7d600e}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE5@{PINMODE5}}
\index{PINMODE5@{PINMODE5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE5}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE5~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x54))}}
\label{lpc24xx_8h_a5b545bfce7db8fd8bff1c273fd7d600e}


Definition at line 156 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a15392f94e9172cb6001a9b54daada614}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE6@{PINMODE6}}
\index{PINMODE6@{PINMODE6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE6}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE6~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x58))}}
\label{lpc24xx_8h_a15392f94e9172cb6001a9b54daada614}


Definition at line 157 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad37cfb0eec829077f70eb760b3c6ccfd}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE7@{PINMODE7}}
\index{PINMODE7@{PINMODE7}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE7}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE7~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x5C))}}
\label{lpc24xx_8h_ad37cfb0eec829077f70eb760b3c6ccfd}


Definition at line 158 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab7df7007a47ee536c0d1d14efff86333}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE8@{PINMODE8}}
\index{PINMODE8@{PINMODE8}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE8}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE8~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x60))}}
\label{lpc24xx_8h_ab7df7007a47ee536c0d1d14efff86333}


Definition at line 159 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0a3b528e1f404977b12768942447edd0}{
\index{lpc24xx.h@{lpc24xx.h}!PINMODE9@{PINMODE9}}
\index{PINMODE9@{PINMODE9}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINMODE9}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINMODE9~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x64))}}
\label{lpc24xx_8h_a0a3b528e1f404977b12768942447edd0}


Definition at line 160 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aff215b5e0d11d5a47354ecfad12a8902}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL0@{PINSEL0}}
\index{PINSEL0@{PINSEL0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL0~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_aff215b5e0d11d5a47354ecfad12a8902}


Definition at line 138 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a030997bacf62a695152879b6be44c84c}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL1@{PINSEL1}}
\index{PINSEL1@{PINSEL1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL1~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a030997bacf62a695152879b6be44c84c}


Definition at line 139 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5cd1476b3d8d84a10c46adc7a8feacb0}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL10@{PINSEL10}}
\index{PINSEL10@{PINSEL10}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL10}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL10~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a5cd1476b3d8d84a10c46adc7a8feacb0}


Definition at line 148 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a50e67bbd388be090382d3c9f1b69c490}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL11@{PINSEL11}}
\index{PINSEL11@{PINSEL11}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL11}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL11~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a50e67bbd388be090382d3c9f1b69c490}


Definition at line 149 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac43539e28c63bbab43998e0fde66a96f}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL2@{PINSEL2}}
\index{PINSEL2@{PINSEL2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL2~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ac43539e28c63bbab43998e0fde66a96f}


Definition at line 140 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4f3826d0ca626fa50121b165841ece9e}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL3@{PINSEL3}}
\index{PINSEL3@{PINSEL3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL3}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL3~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a4f3826d0ca626fa50121b165841ece9e}


Definition at line 141 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4f66e285e1b0ae7dbed4910861054c9e}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL4@{PINSEL4}}
\index{PINSEL4@{PINSEL4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL4}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL4~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a4f66e285e1b0ae7dbed4910861054c9e}


Definition at line 142 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a18b6991e5ddafcacf3d1e1bcbae85376}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL5@{PINSEL5}}
\index{PINSEL5@{PINSEL5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL5}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL5~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a18b6991e5ddafcacf3d1e1bcbae85376}


Definition at line 143 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa39cd7997821dceab9766644b7cea17d}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL6@{PINSEL6}}
\index{PINSEL6@{PINSEL6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL6}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL6~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_aa39cd7997821dceab9766644b7cea17d}


Definition at line 144 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3802e1e7e5b5f02dbdbe1a45024c9c4b}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL7@{PINSEL7}}
\index{PINSEL7@{PINSEL7}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL7}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL7~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a3802e1e7e5b5f02dbdbe1a45024c9c4b}


Definition at line 145 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ace0afbbeb6f1b02f248d18495c29f8e3}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL8@{PINSEL8}}
\index{PINSEL8@{PINSEL8}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL8}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL8~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_ace0afbbeb6f1b02f248d18495c29f8e3}


Definition at line 146 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1b77a28a614a6cde822e2b44421d1e1d}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL9@{PINSEL9}}
\index{PINSEL9@{PINSEL9}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL9}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL9~($\ast$(volatile unsigned long $\ast$)(PINSEL\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a1b77a28a614a6cde822e2b44421d1e1d}


Definition at line 147 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a268889045f30d5285d20a97336e72ee6}{
\index{lpc24xx.h@{lpc24xx.h}!PINSEL\_\-BASE\_\-ADDR@{PINSEL\_\-BASE\_\-ADDR}}
\index{PINSEL\_\-BASE\_\-ADDR@{PINSEL\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PINSEL\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PINSEL\_\-BASE\_\-ADDR~0xE002C000}}
\label{lpc24xx_8h_a268889045f30d5285d20a97336e72ee6}


Definition at line 137 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a86a96d4f7bbd5859efb50d95e843a453}{
\index{lpc24xx.h@{lpc24xx.h}!PLLCFG@{PLLCFG}}
\index{PLLCFG@{PLLCFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PLLCFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define PLLCFG~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x084))}}
\label{lpc24xx_8h_a86a96d4f7bbd5859efb50d95e843a453}


Definition at line 417 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a82f48e2691d53458741663e593cf7e43}{
\index{lpc24xx.h@{lpc24xx.h}!PLLCON@{PLLCON}}
\index{PLLCON@{PLLCON}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PLLCON}]{\setlength{\rightskip}{0pt plus 5cm}\#define PLLCON~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x080))}}
\label{lpc24xx_8h_a82f48e2691d53458741663e593cf7e43}


Definition at line 416 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8df6957082139d54e86014261f88a76f}{
\index{lpc24xx.h@{lpc24xx.h}!PLLFEED@{PLLFEED}}
\index{PLLFEED@{PLLFEED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PLLFEED}]{\setlength{\rightskip}{0pt plus 5cm}\#define PLLFEED~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x08C))}}
\label{lpc24xx_8h_a8df6957082139d54e86014261f88a76f}


Definition at line 419 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae729ecec265b8f3cc14218bf2811c725}{
\index{lpc24xx.h@{lpc24xx.h}!PLLSTAT@{PLLSTAT}}
\index{PLLSTAT@{PLLSTAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PLLSTAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define PLLSTAT~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x088))}}
\label{lpc24xx_8h_ae729ecec265b8f3cc14218bf2811c725}


Definition at line 418 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7f045a579f769a95960885379c6d2403}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0\_\-BASE\_\-ADDR@{PWM0\_\-BASE\_\-ADDR}}
\index{PWM0\_\-BASE\_\-ADDR@{PWM0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0\_\-BASE\_\-ADDR~0xE0014000}}
\label{lpc24xx_8h_a7f045a579f769a95960885379c6d2403}


Definition at line 605 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9b0bbb492f048b4e862c4cf9dab6326c}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0CCR@{PWM0CCR}}
\index{PWM0CCR@{PWM0CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0CCR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a9b0bbb492f048b4e862c4cf9dab6326c}


Definition at line 616 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a15f8541c5bbede9ff26a132ade4d4c72}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0CR0@{PWM0CR0}}
\index{PWM0CR0@{PWM0CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0CR0~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a15f8541c5bbede9ff26a132ade4d4c72}


Definition at line 617 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5cf008cbe5d4ca620968c0bdfb7ab9fd}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0CR1@{PWM0CR1}}
\index{PWM0CR1@{PWM0CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0CR1~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a5cf008cbe5d4ca620968c0bdfb7ab9fd}


Definition at line 618 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa6ea274745d37a9bfd50f99d82203c82}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0CTCR@{PWM0CTCR}}
\index{PWM0CTCR@{PWM0CTCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0CTCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0CTCR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_aa6ea274745d37a9bfd50f99d82203c82}


Definition at line 624 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afb4d07cba08019d8391b62d01475d4d2}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0IR@{PWM0IR}}
\index{PWM0IR@{PWM0IR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0IR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0IR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_afb4d07cba08019d8391b62d01475d4d2}


Definition at line 606 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9ec80d88d0ca9f70f15a0d2ce07892ed}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0LER@{PWM0LER}}
\index{PWM0LER@{PWM0LER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0LER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0LER~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_a9ec80d88d0ca9f70f15a0d2ce07892ed}


Definition at line 623 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afad545f2443694b49657b4c6d12cd0fa}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MCR@{PWM0MCR}}
\index{PWM0MCR@{PWM0MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MCR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_afad545f2443694b49657b4c6d12cd0fa}


Definition at line 611 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a49fa4cd7e435f042b977339102a6d6e9}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR0@{PWM0MR0}}
\index{PWM0MR0@{PWM0MR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR0~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a49fa4cd7e435f042b977339102a6d6e9}


Definition at line 612 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a384f0d5fabd92e21c742f1a71891729a}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR1@{PWM0MR1}}
\index{PWM0MR1@{PWM0MR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR1~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a384f0d5fabd92e21c742f1a71891729a}


Definition at line 613 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4b22d6f480ffba217402af5a236e3d78}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR2@{PWM0MR2}}
\index{PWM0MR2@{PWM0MR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR2~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a4b22d6f480ffba217402af5a236e3d78}


Definition at line 614 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a12a1e0d552900aa9e7d250c4c212bde3}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR3@{PWM0MR3}}
\index{PWM0MR3@{PWM0MR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR3~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a12a1e0d552900aa9e7d250c4c212bde3}


Definition at line 615 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abbcf506211ab6ab1b2c5c1f38780ea1c}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR4@{PWM0MR4}}
\index{PWM0MR4@{PWM0MR4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR4}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR4~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_abbcf506211ab6ab1b2c5c1f38780ea1c}


Definition at line 619 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac2f16ed00cfd73ecea8bd57266fa12bf}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR5@{PWM0MR5}}
\index{PWM0MR5@{PWM0MR5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR5}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR5~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_ac2f16ed00cfd73ecea8bd57266fa12bf}


Definition at line 620 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abbdda6279c621cc44c2fe204b37b17ce}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0MR6@{PWM0MR6}}
\index{PWM0MR6@{PWM0MR6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0MR6}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0MR6~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_abbdda6279c621cc44c2fe204b37b17ce}


Definition at line 621 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac706e173dca8a1b4a611ee043a2a8fa2}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0PC@{PWM0PC}}
\index{PWM0PC@{PWM0PC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0PC~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ac706e173dca8a1b4a611ee043a2a8fa2}


Definition at line 610 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac7e239089765b3003891d7d32a3bc912}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0PCR@{PWM0PCR}}
\index{PWM0PCR@{PWM0PCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0PCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0PCR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_ac7e239089765b3003891d7d32a3bc912}


Definition at line 622 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa17b3467999643b9d8def3ecb375cb78}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0PR@{PWM0PR}}
\index{PWM0PR@{PWM0PR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0PR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0PR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_aa17b3467999643b9d8def3ecb375cb78}


Definition at line 609 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a25bd2915982ec7b01799d05d0ef54572}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0TC@{PWM0TC}}
\index{PWM0TC@{PWM0TC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0TC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0TC~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a25bd2915982ec7b01799d05d0ef54572}


Definition at line 608 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aebfa692ee2fbdc6fb80546e098d32700}{
\index{lpc24xx.h@{lpc24xx.h}!PWM0TCR@{PWM0TCR}}
\index{PWM0TCR@{PWM0TCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM0TCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM0TCR~($\ast$(volatile unsigned long $\ast$)(PWM0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_aebfa692ee2fbdc6fb80546e098d32700}


Definition at line 607 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa7b965a863210c6c32c0d349d35809b7}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1\_\-BASE\_\-ADDR@{PWM1\_\-BASE\_\-ADDR}}
\index{PWM1\_\-BASE\_\-ADDR@{PWM1\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1\_\-BASE\_\-ADDR~0xE0018000}}
\label{lpc24xx_8h_aa7b965a863210c6c32c0d349d35809b7}


Definition at line 626 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0592322a5e3106eae339150942ad0849}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1CCR@{PWM1CCR}}
\index{PWM1CCR@{PWM1CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1CCR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a0592322a5e3106eae339150942ad0849}


Definition at line 637 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0adfdfeca7f74c317066718115cd9993}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1CR0@{PWM1CR0}}
\index{PWM1CR0@{PWM1CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1CR0~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a0adfdfeca7f74c317066718115cd9993}


Definition at line 638 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aaa495456c7c8bcddbdadf1755d7252a7}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1CR1@{PWM1CR1}}
\index{PWM1CR1@{PWM1CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1CR1~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_aaa495456c7c8bcddbdadf1755d7252a7}


Definition at line 639 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abfb6e114090010f05da8a986ae474b44}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1CTCR@{PWM1CTCR}}
\index{PWM1CTCR@{PWM1CTCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1CTCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1CTCR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_abfb6e114090010f05da8a986ae474b44}


Definition at line 645 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad4ec4390d18476c11ed41dd1c83f807e}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1IR@{PWM1IR}}
\index{PWM1IR@{PWM1IR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1IR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1IR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ad4ec4390d18476c11ed41dd1c83f807e}


Definition at line 627 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aab6c010139cf54626f69a5ad4bfd9fe7}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1LER@{PWM1LER}}
\index{PWM1LER@{PWM1LER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1LER}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1LER~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x50))}}
\label{lpc24xx_8h_aab6c010139cf54626f69a5ad4bfd9fe7}


Definition at line 644 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adf9cc55190adab8b9514ddf98ddb92e0}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MCR@{PWM1MCR}}
\index{PWM1MCR@{PWM1MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MCR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_adf9cc55190adab8b9514ddf98ddb92e0}


Definition at line 632 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5e3c7ed6a93a33a2ff421ab506dbbafb}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR0@{PWM1MR0}}
\index{PWM1MR0@{PWM1MR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR0~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a5e3c7ed6a93a33a2ff421ab506dbbafb}


Definition at line 633 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3dc224468163b553a2162b33750c715f}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR1@{PWM1MR1}}
\index{PWM1MR1@{PWM1MR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR1~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a3dc224468163b553a2162b33750c715f}


Definition at line 634 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a98743d9f558a3fae8390507608c4cc9c}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR2@{PWM1MR2}}
\index{PWM1MR2@{PWM1MR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR2~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a98743d9f558a3fae8390507608c4cc9c}


Definition at line 635 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af8b53ed3ef205b54401b4449b143ad97}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR3@{PWM1MR3}}
\index{PWM1MR3@{PWM1MR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR3~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_af8b53ed3ef205b54401b4449b143ad97}


Definition at line 636 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acdb17b6472b0b4b2cdc21ada7430ae24}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR4@{PWM1MR4}}
\index{PWM1MR4@{PWM1MR4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR4}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR4~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_acdb17b6472b0b4b2cdc21ada7430ae24}


Definition at line 640 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a791a666f7373a4e3f43c3c0439c36f5c}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR5@{PWM1MR5}}
\index{PWM1MR5@{PWM1MR5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR5}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR5~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_a791a666f7373a4e3f43c3c0439c36f5c}


Definition at line 641 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0d2feca139bbc158a17f67d19d7b3a36}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1MR6@{PWM1MR6}}
\index{PWM1MR6@{PWM1MR6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1MR6}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1MR6~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x48))}}
\label{lpc24xx_8h_a0d2feca139bbc158a17f67d19d7b3a36}


Definition at line 642 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab18496b632150bed47a02eff3130f13a}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1PC@{PWM1PC}}
\index{PWM1PC@{PWM1PC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1PC~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ab18496b632150bed47a02eff3130f13a}


Definition at line 631 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae0a51932c27868a0c09e465063ab7112}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1PCR@{PWM1PCR}}
\index{PWM1PCR@{PWM1PCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1PCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1PCR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x4C))}}
\label{lpc24xx_8h_ae0a51932c27868a0c09e465063ab7112}


Definition at line 643 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa7f831dfbad7be2667ef1129d679a404}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1PR@{PWM1PR}}
\index{PWM1PR@{PWM1PR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1PR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1PR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_aa7f831dfbad7be2667ef1129d679a404}


Definition at line 630 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad58fea8768250165672ee7da3d15f8f5}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1TC@{PWM1TC}}
\index{PWM1TC@{PWM1TC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1TC}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1TC~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ad58fea8768250165672ee7da3d15f8f5}


Definition at line 629 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a28c6d847018403ec9ba8df40e3c58943}{
\index{lpc24xx.h@{lpc24xx.h}!PWM1TCR@{PWM1TCR}}
\index{PWM1TCR@{PWM1TCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{PWM1TCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define PWM1TCR~($\ast$(volatile unsigned long $\ast$)(PWM1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a28c6d847018403ec9ba8df40e3c58943}


Definition at line 628 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aabc58a2521289512b17610c0dc885b03}{
\index{lpc24xx.h@{lpc24xx.h}!REALIZE\_\-EP@{REALIZE\_\-EP}}
\index{REALIZE\_\-EP@{REALIZE\_\-EP}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{REALIZE\_\-EP}]{\setlength{\rightskip}{0pt plus 5cm}\#define REALIZE\_\-EP~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x44))}}
\label{lpc24xx_8h_aabc58a2521289512b17610c0dc885b03}


Definition at line 1003 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9a1f1399ce8c6359561c1b6e75ee8282}{
\index{lpc24xx.h@{lpc24xx.h}!RSIR@{RSIR}}
\index{RSIR@{RSIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RSIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RSIR~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x180))}}
\label{lpc24xx_8h_a9a1f1399ce8c6359561c1b6e75ee8282}


Definition at line 441 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0ad48d0ace638fa30d44618095757820}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALDOM@{RTC\_\-ALDOM}}
\index{RTC\_\-ALDOM@{RTC\_\-ALDOM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALDOM}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALDOM~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x6C))}}
\label{lpc24xx_8h_a0ad48d0ace638fa30d44618095757820}


Definition at line 804 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac042f6395814397b28e2682f899e0646}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALDOW@{RTC\_\-ALDOW}}
\index{RTC\_\-ALDOW@{RTC\_\-ALDOW}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALDOW}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALDOW~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_ac042f6395814397b28e2682f899e0646}


Definition at line 805 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a26830345067fee75f13598f6209991c7}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALDOY@{RTC\_\-ALDOY}}
\index{RTC\_\-ALDOY@{RTC\_\-ALDOY}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALDOY}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALDOY~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x74))}}
\label{lpc24xx_8h_a26830345067fee75f13598f6209991c7}


Definition at line 806 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad7f01dadf6e47ff12ff257657c58208d}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALHOUR@{RTC\_\-ALHOUR}}
\index{RTC\_\-ALHOUR@{RTC\_\-ALHOUR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALHOUR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALHOUR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x68))}}
\label{lpc24xx_8h_ad7f01dadf6e47ff12ff257657c58208d}


Definition at line 803 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8323b667e3224ab270526bbace0c1715}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALMIN@{RTC\_\-ALMIN}}
\index{RTC\_\-ALMIN@{RTC\_\-ALMIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALMIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALMIN~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x64))}}
\label{lpc24xx_8h_a8323b667e3224ab270526bbace0c1715}


Definition at line 802 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a881bade284f5e592494b1c61aaec7ce0}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALMON@{RTC\_\-ALMON}}
\index{RTC\_\-ALMON@{RTC\_\-ALMON}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALMON}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALMON~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x78))}}
\label{lpc24xx_8h_a881bade284f5e592494b1c61aaec7ce0}


Definition at line 807 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae58b5bdb1c99567d1685d4676aa35427}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALSEC@{RTC\_\-ALSEC}}
\index{RTC\_\-ALSEC@{RTC\_\-ALSEC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALSEC}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALSEC~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x60))}}
\label{lpc24xx_8h_ae58b5bdb1c99567d1685d4676aa35427}


Definition at line 801 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a13dce75fb8b965e708f1d82b18fd787f}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ALYEAR@{RTC\_\-ALYEAR}}
\index{RTC\_\-ALYEAR@{RTC\_\-ALYEAR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ALYEAR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ALYEAR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x7C))}}
\label{lpc24xx_8h_a13dce75fb8b965e708f1d82b18fd787f}


Definition at line 808 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7c84d5e4cc9be1e3a2c40c4d1407d6d7}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-AMR@{RTC\_\-AMR}}
\index{RTC\_\-AMR@{RTC\_\-AMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-AMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-AMR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a7c84d5e4cc9be1e3a2c40c4d1407d6d7}


Definition at line 788 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a33283243f681a8ae4a78650b57ae2ca5}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-BASE\_\-ADDR@{RTC\_\-BASE\_\-ADDR}}
\index{RTC\_\-BASE\_\-ADDR@{RTC\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-BASE\_\-ADDR~0xE0024000}}
\label{lpc24xx_8h_a33283243f681a8ae4a78650b57ae2ca5}


Definition at line 783 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5aa0f9eb9a40d760e4123632e169b4b2}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CCR@{RTC\_\-CCR}}
\index{RTC\_\-CCR@{RTC\_\-CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CCR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a5aa0f9eb9a40d760e4123632e169b4b2}


Definition at line 786 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aae56933f264cafed754709883e239806}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CIIR@{RTC\_\-CIIR}}
\index{RTC\_\-CIIR@{RTC\_\-CIIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CIIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CIIR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_aae56933f264cafed754709883e239806}


Definition at line 787 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7028a923d0410bcb9bca6040700524f1}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CISS@{RTC\_\-CISS}}
\index{RTC\_\-CISS@{RTC\_\-CISS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CISS}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CISS~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x40))}}
\label{lpc24xx_8h_a7028a923d0410bcb9bca6040700524f1}


Definition at line 800 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae9a199544f3888c9789277caddc1be92}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CTC@{RTC\_\-CTC}}
\index{RTC\_\-CTC@{RTC\_\-CTC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CTC}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CTC~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ae9a199544f3888c9789277caddc1be92}


Definition at line 785 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a89830979584d5211afebed1fffa4f26b}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CTIME0@{RTC\_\-CTIME0}}
\index{RTC\_\-CTIME0@{RTC\_\-CTIME0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CTIME0}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CTIME0~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a89830979584d5211afebed1fffa4f26b}


Definition at line 789 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5b5b420362d3d8573f13b5a99c378be7}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CTIME1@{RTC\_\-CTIME1}}
\index{RTC\_\-CTIME1@{RTC\_\-CTIME1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CTIME1}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CTIME1~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a5b5b420362d3d8573f13b5a99c378be7}


Definition at line 790 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa5dd5f757aff1f88bc8ebd4fa1188afc}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-CTIME2@{RTC\_\-CTIME2}}
\index{RTC\_\-CTIME2@{RTC\_\-CTIME2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-CTIME2}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-CTIME2~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_aa5dd5f757aff1f88bc8ebd4fa1188afc}


Definition at line 791 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a13fe5c7a2fcd0e19ebfa0dec6effae15}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-DOM@{RTC\_\-DOM}}
\index{RTC\_\-DOM@{RTC\_\-DOM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-DOM}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-DOM~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a13fe5c7a2fcd0e19ebfa0dec6effae15}


Definition at line 795 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae55d2c94800cef20cab58b193e7ddb40}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-DOW@{RTC\_\-DOW}}
\index{RTC\_\-DOW@{RTC\_\-DOW}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-DOW}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-DOW~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_ae55d2c94800cef20cab58b193e7ddb40}


Definition at line 796 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3bf57b4b5c9fe44d9dbd145a7bc57def}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-DOY@{RTC\_\-DOY}}
\index{RTC\_\-DOY@{RTC\_\-DOY}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-DOY}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-DOY~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x34))}}
\label{lpc24xx_8h_a3bf57b4b5c9fe44d9dbd145a7bc57def}


Definition at line 797 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7264eac87ffc91cbdea1239d346a0ea4}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-HOUR@{RTC\_\-HOUR}}
\index{RTC\_\-HOUR@{RTC\_\-HOUR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-HOUR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-HOUR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a7264eac87ffc91cbdea1239d346a0ea4}


Definition at line 794 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a198969e920bdbe81eeb0b9994365bed2}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-ILR@{RTC\_\-ILR}}
\index{RTC\_\-ILR@{RTC\_\-ILR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-ILR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-ILR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a198969e920bdbe81eeb0b9994365bed2}


Definition at line 784 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a34fc4e7c0e5db231217aa3174e394c72}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-MIN@{RTC\_\-MIN}}
\index{RTC\_\-MIN@{RTC\_\-MIN}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-MIN}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-MIN~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a34fc4e7c0e5db231217aa3174e394c72}


Definition at line 793 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abda0c877ee1a02b8351c0cfe72838088}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-MONTH@{RTC\_\-MONTH}}
\index{RTC\_\-MONTH@{RTC\_\-MONTH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-MONTH}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-MONTH~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x38))}}
\label{lpc24xx_8h_abda0c877ee1a02b8351c0cfe72838088}


Definition at line 798 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a468312de8a59df522a9d74fc9563134f}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-PREFRAC@{RTC\_\-PREFRAC}}
\index{RTC\_\-PREFRAC@{RTC\_\-PREFRAC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-PREFRAC}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-PREFRAC~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x84))}}
\label{lpc24xx_8h_a468312de8a59df522a9d74fc9563134f}


Definition at line 810 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a49d9de46ffd09c6bb431d4b23eb89fa0}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-PREINT@{RTC\_\-PREINT}}
\index{RTC\_\-PREINT@{RTC\_\-PREINT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-PREINT}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-PREINT~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_a49d9de46ffd09c6bb431d4b23eb89fa0}


Definition at line 809 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2507e650d4ccc8a2bdf3001800a3e743}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-SEC@{RTC\_\-SEC}}
\index{RTC\_\-SEC@{RTC\_\-SEC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-SEC}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-SEC~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a2507e650d4ccc8a2bdf3001800a3e743}


Definition at line 792 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1df5568e6774b73aa4c6e59fc40e9147}{
\index{lpc24xx.h@{lpc24xx.h}!RTC\_\-YEAR@{RTC\_\-YEAR}}
\index{RTC\_\-YEAR@{RTC\_\-YEAR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RTC\_\-YEAR}]{\setlength{\rightskip}{0pt plus 5cm}\#define RTC\_\-YEAR~($\ast$(volatile unsigned long $\ast$)(RTC\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a1df5568e6774b73aa4c6e59fc40e9147}


Definition at line 799 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a90b21c450cfc5c88ba50c5049177f0d2}{
\index{lpc24xx.h@{lpc24xx.h}!RX\_\-DATA@{RX\_\-DATA}}
\index{RX\_\-DATA@{RX\_\-DATA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RX\_\-DATA}]{\setlength{\rightskip}{0pt plus 5cm}\#define RX\_\-DATA~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a90b21c450cfc5c88ba50c5049177f0d2}


Definition at line 1012 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae668ee95fe0745255f5bfa0308c8b3db}{
\index{lpc24xx.h@{lpc24xx.h}!RX\_\-PLENGTH@{RX\_\-PLENGTH}}
\index{RX\_\-PLENGTH@{RX\_\-PLENGTH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{RX\_\-PLENGTH}]{\setlength{\rightskip}{0pt plus 5cm}\#define RX\_\-PLENGTH~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_ae668ee95fe0745255f5bfa0308c8b3db}


Definition at line 1014 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a042490d4a2ce295d0bc8c31bd56ce4c6}{
\index{lpc24xx.h@{lpc24xx.h}!S0SPCCR@{S0SPCCR}}
\index{S0SPCCR@{S0SPCCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{S0SPCCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define S0SPCCR~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a042490d4a2ce295d0bc8c31bd56ce4c6}


Definition at line 752 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3ddecf939b21cd44d3ac4da904babd74}{
\index{lpc24xx.h@{lpc24xx.h}!S0SPCR@{S0SPCR}}
\index{S0SPCR@{S0SPCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{S0SPCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define S0SPCR~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a3ddecf939b21cd44d3ac4da904babd74}


Definition at line 749 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac1dcfdef505b8a51bfe8897d5f7cfea2}{
\index{lpc24xx.h@{lpc24xx.h}!S0SPDR@{S0SPDR}}
\index{S0SPDR@{S0SPDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{S0SPDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define S0SPDR~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ac1dcfdef505b8a51bfe8897d5f7cfea2}


Definition at line 751 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab9db240a5132df781fd0aa8d2b7972ee}{
\index{lpc24xx.h@{lpc24xx.h}!S0SPINT@{S0SPINT}}
\index{S0SPINT@{S0SPINT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{S0SPINT}]{\setlength{\rightskip}{0pt plus 5cm}\#define S0SPINT~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_ab9db240a5132df781fd0aa8d2b7972ee}


Definition at line 753 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0b0d1de79372d1c997a49481b33eb142}{
\index{lpc24xx.h@{lpc24xx.h}!S0SPSR@{S0SPSR}}
\index{S0SPSR@{S0SPSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{S0SPSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define S0SPSR~($\ast$(volatile unsigned long $\ast$)(SPI0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a0b0d1de79372d1c997a49481b33eb142}


Definition at line 750 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0dc0277ed0f4115611ee82a60b5114a8}{
\index{lpc24xx.h@{lpc24xx.h}!SCB\_\-BASE\_\-ADDR@{SCB\_\-BASE\_\-ADDR}}
\index{SCB\_\-BASE\_\-ADDR@{SCB\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SCB\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SCB\_\-BASE\_\-ADDR~0xE01FC000}}
\label{lpc24xx_8h_a0dc0277ed0f4115611ee82a60b5114a8}


Definition at line 408 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a57d06a9e6a8f5abc296f987d4552894c}{
\index{lpc24xx.h@{lpc24xx.h}!SCS@{SCS}}
\index{SCS@{SCS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SCS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SCS~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x1A0))}}
\label{lpc24xx_8h_a57d06a9e6a8f5abc296f987d4552894c}


Definition at line 451 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab01c0bf45f92131c444196eb762c49c0}{
\index{lpc24xx.h@{lpc24xx.h}!SPI0\_\-BASE\_\-ADDR@{SPI0\_\-BASE\_\-ADDR}}
\index{SPI0\_\-BASE\_\-ADDR@{SPI0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SPI0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SPI0\_\-BASE\_\-ADDR~0xE0020000}}
\label{lpc24xx_8h_ab01c0bf45f92131c444196eb762c49c0}


Definition at line 748 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae32072ca2d22139ef114673961671064}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0\_\-BASE\_\-ADDR@{SSP0\_\-BASE\_\-ADDR}}
\index{SSP0\_\-BASE\_\-ADDR@{SSP0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0\_\-BASE\_\-ADDR~0xE0068000}}
\label{lpc24xx_8h_ae32072ca2d22139ef114673961671064}


Definition at line 756 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acb95c5b194a35e74e664f3fa15d9a6d0}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0CPSR@{SSP0CPSR}}
\index{SSP0CPSR@{SSP0CPSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0CPSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0CPSR~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_acb95c5b194a35e74e664f3fa15d9a6d0}


Definition at line 761 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acac3fbd962af29e483293f49f5a4d489}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0CR0@{SSP0CR0}}
\index{SSP0CR0@{SSP0CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0CR0~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_acac3fbd962af29e483293f49f5a4d489}


Definition at line 757 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3808bb825f6b60e52c2a85d5d1144b17}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0CR1@{SSP0CR1}}
\index{SSP0CR1@{SSP0CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0CR1~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a3808bb825f6b60e52c2a85d5d1144b17}


Definition at line 758 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0fb4b46d2318de8fe99b0b08372c0ee4}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0DMACR@{SSP0DMACR}}
\index{SSP0DMACR@{SSP0DMACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0DMACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0DMACR~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a0fb4b46d2318de8fe99b0b08372c0ee4}


Definition at line 766 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa2d0cfacb7d31fc5d8900fb8fd56a5d8}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0DR@{SSP0DR}}
\index{SSP0DR@{SSP0DR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0DR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0DR~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_aa2d0cfacb7d31fc5d8900fb8fd56a5d8}


Definition at line 759 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8054b085e34d7ee292b0444acbef589b}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0ICR@{SSP0ICR}}
\index{SSP0ICR@{SSP0ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0ICR~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a8054b085e34d7ee292b0444acbef589b}


Definition at line 765 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a48bd57aefd7177bf7841061e7a3107d9}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0IMSC@{SSP0IMSC}}
\index{SSP0IMSC@{SSP0IMSC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0IMSC}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0IMSC~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a48bd57aefd7177bf7841061e7a3107d9}


Definition at line 762 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a90a7f06d9b3ff9752fa3c3f5e57be06e}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0MIS@{SSP0MIS}}
\index{SSP0MIS@{SSP0MIS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0MIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0MIS~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a90a7f06d9b3ff9752fa3c3f5e57be06e}


Definition at line 764 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a61a7f913486366713699472524c234b8}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0RIS@{SSP0RIS}}
\index{SSP0RIS@{SSP0RIS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0RIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0RIS~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a61a7f913486366713699472524c234b8}


Definition at line 763 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a99763ac6d05808a6a24e8ad528014b85}{
\index{lpc24xx.h@{lpc24xx.h}!SSP0SR@{SSP0SR}}
\index{SSP0SR@{SSP0SR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP0SR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP0SR~($\ast$(volatile unsigned long $\ast$)(SSP0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a99763ac6d05808a6a24e8ad528014b85}


Definition at line 760 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a412646742b338f8d774f21b8c016adeb}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1\_\-BASE\_\-ADDR@{SSP1\_\-BASE\_\-ADDR}}
\index{SSP1\_\-BASE\_\-ADDR@{SSP1\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1\_\-BASE\_\-ADDR~0xE0030000}}
\label{lpc24xx_8h_a412646742b338f8d774f21b8c016adeb}


Definition at line 769 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aff7a3b4b2db9031d48fc1748be4d50de}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1CPSR@{SSP1CPSR}}
\index{SSP1CPSR@{SSP1CPSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1CPSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1CPSR~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_aff7a3b4b2db9031d48fc1748be4d50de}


Definition at line 774 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0dd2f12ced738e84672fe19b1c0f13d2}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1CR0@{SSP1CR0}}
\index{SSP1CR0@{SSP1CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1CR0~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a0dd2f12ced738e84672fe19b1c0f13d2}


Definition at line 770 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a07ec57baa0581a21b7dce1c24e4222b8}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1CR1@{SSP1CR1}}
\index{SSP1CR1@{SSP1CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1CR1~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a07ec57baa0581a21b7dce1c24e4222b8}


Definition at line 771 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adc43e1084fa48f3175dffcd8344bdfea}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1DMACR@{SSP1DMACR}}
\index{SSP1DMACR@{SSP1DMACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1DMACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1DMACR~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_adc43e1084fa48f3175dffcd8344bdfea}


Definition at line 779 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aceb33b7fc340bfd45932acf8d2da06ce}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1DR@{SSP1DR}}
\index{SSP1DR@{SSP1DR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1DR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1DR~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_aceb33b7fc340bfd45932acf8d2da06ce}


Definition at line 772 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af86860e9818da75a93859cc1b2bb8ced}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1ICR@{SSP1ICR}}
\index{SSP1ICR@{SSP1ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1ICR~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_af86860e9818da75a93859cc1b2bb8ced}


Definition at line 778 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a58edb9011bd8a76113ffd5fcf55413db}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1IMSC@{SSP1IMSC}}
\index{SSP1IMSC@{SSP1IMSC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1IMSC}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1IMSC~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a58edb9011bd8a76113ffd5fcf55413db}


Definition at line 775 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac0b175a58e07fe4a0e092642c783f778}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1MIS@{SSP1MIS}}
\index{SSP1MIS@{SSP1MIS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1MIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1MIS~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_ac0b175a58e07fe4a0e092642c783f778}


Definition at line 777 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8a1cd6e5114cb6e81b1661ce02127124}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1RIS@{SSP1RIS}}
\index{SSP1RIS@{SSP1RIS}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1RIS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1RIS~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a8a1cd6e5114cb6e81b1661ce02127124}


Definition at line 776 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a84f1918ddb556e2d68952ff6e6047a49}{
\index{lpc24xx.h@{lpc24xx.h}!SSP1SR@{SSP1SR}}
\index{SSP1SR@{SSP1SR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SSP1SR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SSP1SR~($\ast$(volatile unsigned long $\ast$)(SSP1\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a84f1918ddb556e2d68952ff6e6047a49}


Definition at line 773 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a63f5372fa134595db5d01b1389bac55b}{
\index{lpc24xx.h@{lpc24xx.h}!STATIC\_\-MEM0\_\-BASE@{STATIC\_\-MEM0\_\-BASE}}
\index{STATIC\_\-MEM0\_\-BASE@{STATIC\_\-MEM0\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{STATIC\_\-MEM0\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define STATIC\_\-MEM0\_\-BASE~0x80000000}}
\label{lpc24xx_8h_a63f5372fa134595db5d01b1389bac55b}


Definition at line 454 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a71c2c4785e7729b4d8fa83b12ad5a7b1}{
\index{lpc24xx.h@{lpc24xx.h}!STATIC\_\-MEM1\_\-BASE@{STATIC\_\-MEM1\_\-BASE}}
\index{STATIC\_\-MEM1\_\-BASE@{STATIC\_\-MEM1\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{STATIC\_\-MEM1\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define STATIC\_\-MEM1\_\-BASE~0x81000000}}
\label{lpc24xx_8h_a71c2c4785e7729b4d8fa83b12ad5a7b1}


Definition at line 455 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a82119586a3835e8f3dc5ceb493a15cc4}{
\index{lpc24xx.h@{lpc24xx.h}!STATIC\_\-MEM2\_\-BASE@{STATIC\_\-MEM2\_\-BASE}}
\index{STATIC\_\-MEM2\_\-BASE@{STATIC\_\-MEM2\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{STATIC\_\-MEM2\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define STATIC\_\-MEM2\_\-BASE~0x82000000}}
\label{lpc24xx_8h_a82119586a3835e8f3dc5ceb493a15cc4}


Definition at line 456 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad03e7126dcf4a6cdab4917da3caa80ca}{
\index{lpc24xx.h@{lpc24xx.h}!STATIC\_\-MEM3\_\-BASE@{STATIC\_\-MEM3\_\-BASE}}
\index{STATIC\_\-MEM3\_\-BASE@{STATIC\_\-MEM3\_\-BASE}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{STATIC\_\-MEM3\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define STATIC\_\-MEM3\_\-BASE~0x83000000}}
\label{lpc24xx_8h_ad03e7126dcf4a6cdab4917da3caa80ca}


Definition at line 457 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7bd45d408caa98a8e779be37eda4f20f}{
\index{lpc24xx.h@{lpc24xx.h}!SYS\_\-ERR\_\-INT\_\-CLR@{SYS\_\-ERR\_\-INT\_\-CLR}}
\index{SYS\_\-ERR\_\-INT\_\-CLR@{SYS\_\-ERR\_\-INT\_\-CLR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SYS\_\-ERR\_\-INT\_\-CLR}]{\setlength{\rightskip}{0pt plus 5cm}\#define SYS\_\-ERR\_\-INT\_\-CLR~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xBC))}}
\label{lpc24xx_8h_a7bd45d408caa98a8e779be37eda4f20f}


Definition at line 1035 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adefd8d07b69284b49b763500856577ab}{
\index{lpc24xx.h@{lpc24xx.h}!SYS\_\-ERR\_\-INT\_\-SET@{SYS\_\-ERR\_\-INT\_\-SET}}
\index{SYS\_\-ERR\_\-INT\_\-SET@{SYS\_\-ERR\_\-INT\_\-SET}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SYS\_\-ERR\_\-INT\_\-SET}]{\setlength{\rightskip}{0pt plus 5cm}\#define SYS\_\-ERR\_\-INT\_\-SET~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xC0))}}
\label{lpc24xx_8h_adefd8d07b69284b49b763500856577ab}


Definition at line 1036 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a26c05baea79134a23e2827ed7c2bebf8}{
\index{lpc24xx.h@{lpc24xx.h}!SYS\_\-ERR\_\-INT\_\-STAT@{SYS\_\-ERR\_\-INT\_\-STAT}}
\index{SYS\_\-ERR\_\-INT\_\-STAT@{SYS\_\-ERR\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{SYS\_\-ERR\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define SYS\_\-ERR\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0xB8))}}
\label{lpc24xx_8h_a26c05baea79134a23e2827ed7c2bebf8}


Definition at line 1034 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5a2498c5217384197c415a4f860d7b7d}{
\index{lpc24xx.h@{lpc24xx.h}!T0CCR@{T0CCR}}
\index{T0CCR@{T0CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0CCR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a5a2498c5217384197c415a4f860d7b7d}


Definition at line 543 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a30e040cd93a01687d0444ebe8528cc96}{
\index{lpc24xx.h@{lpc24xx.h}!T0CR0@{T0CR0}}
\index{T0CR0@{T0CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0CR0~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a30e040cd93a01687d0444ebe8528cc96}


Definition at line 544 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2b8c430359234e8f74d0ff7270a73d31}{
\index{lpc24xx.h@{lpc24xx.h}!T0CR1@{T0CR1}}
\index{T0CR1@{T0CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0CR1~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a2b8c430359234e8f74d0ff7270a73d31}


Definition at line 545 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1dfe6470ef76d008806fc8b9f7428af9}{
\index{lpc24xx.h@{lpc24xx.h}!T0CTCR@{T0CTCR}}
\index{T0CTCR@{T0CTCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0CTCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0CTCR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_a1dfe6470ef76d008806fc8b9f7428af9}


Definition at line 547 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3f7bfa7a4ec72334b5628f6f0b2276fa}{
\index{lpc24xx.h@{lpc24xx.h}!T0EMR@{T0EMR}}
\index{T0EMR@{T0EMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0EMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0EMR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a3f7bfa7a4ec72334b5628f6f0b2276fa}


Definition at line 546 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae669c80390f9475369f2c4f48f7630b3}{
\index{lpc24xx.h@{lpc24xx.h}!T0IR@{T0IR}}
\index{T0IR@{T0IR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0IR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0IR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ae669c80390f9475369f2c4f48f7630b3}


Definition at line 533 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a301ebbd28f97690cab064ef6ca985e01}{
\index{lpc24xx.h@{lpc24xx.h}!T0MCR@{T0MCR}}
\index{T0MCR@{T0MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0MCR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a301ebbd28f97690cab064ef6ca985e01}


Definition at line 538 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8bee2a36f8e241b9db3c9c7f87143a99}{
\index{lpc24xx.h@{lpc24xx.h}!T0MR0@{T0MR0}}
\index{T0MR0@{T0MR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0MR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0MR0~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a8bee2a36f8e241b9db3c9c7f87143a99}


Definition at line 539 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afcda6dd57c1f5114f0574f9a8c668636}{
\index{lpc24xx.h@{lpc24xx.h}!T0MR1@{T0MR1}}
\index{T0MR1@{T0MR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0MR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0MR1~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_afcda6dd57c1f5114f0574f9a8c668636}


Definition at line 540 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af37e7fe881f158029616b5fe699dcd0b}{
\index{lpc24xx.h@{lpc24xx.h}!T0MR2@{T0MR2}}
\index{T0MR2@{T0MR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0MR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0MR2~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_af37e7fe881f158029616b5fe699dcd0b}


Definition at line 541 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a91b36df698ef061e7a6a21226a4903f4}{
\index{lpc24xx.h@{lpc24xx.h}!T0MR3@{T0MR3}}
\index{T0MR3@{T0MR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0MR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0MR3~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a91b36df698ef061e7a6a21226a4903f4}


Definition at line 542 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5f5b19ff825c0d2d71a088a5189a0db1}{
\index{lpc24xx.h@{lpc24xx.h}!T0PC@{T0PC}}
\index{T0PC@{T0PC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0PC~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a5f5b19ff825c0d2d71a088a5189a0db1}


Definition at line 537 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af0820bf2601acb2528db5ca569a67baf}{
\index{lpc24xx.h@{lpc24xx.h}!T0PR@{T0PR}}
\index{T0PR@{T0PR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0PR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0PR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_af0820bf2601acb2528db5ca569a67baf}


Definition at line 536 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acc99e4d315de652060365cb4a634d071}{
\index{lpc24xx.h@{lpc24xx.h}!T0TC@{T0TC}}
\index{T0TC@{T0TC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0TC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0TC~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_acc99e4d315de652060365cb4a634d071}


Definition at line 535 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0f7a4e745f989cba7121a2a089400243}{
\index{lpc24xx.h@{lpc24xx.h}!T0TCR@{T0TCR}}
\index{T0TCR@{T0TCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T0TCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T0TCR~($\ast$(volatile unsigned long $\ast$)(TMR0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a0f7a4e745f989cba7121a2a089400243}


Definition at line 534 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a737ee7b9cfbee8d3bbb0abf66a34b9b5}{
\index{lpc24xx.h@{lpc24xx.h}!T1CCR@{T1CCR}}
\index{T1CCR@{T1CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1CCR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a737ee7b9cfbee8d3bbb0abf66a34b9b5}


Definition at line 561 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aada37f1a99a649cc0b1b7cba92119cec}{
\index{lpc24xx.h@{lpc24xx.h}!T1CR0@{T1CR0}}
\index{T1CR0@{T1CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1CR0~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_aada37f1a99a649cc0b1b7cba92119cec}


Definition at line 562 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad8140e19bb354413b32f222d2d6ac6dd}{
\index{lpc24xx.h@{lpc24xx.h}!T1CR1@{T1CR1}}
\index{T1CR1@{T1CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1CR1~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_ad8140e19bb354413b32f222d2d6ac6dd}


Definition at line 563 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af5f4dd02c0c0835d84ed174f7c83d80b}{
\index{lpc24xx.h@{lpc24xx.h}!T1CTCR@{T1CTCR}}
\index{T1CTCR@{T1CTCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1CTCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1CTCR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_af5f4dd02c0c0835d84ed174f7c83d80b}


Definition at line 565 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae67acb233642e3c0cf37c6599af4969f}{
\index{lpc24xx.h@{lpc24xx.h}!T1EMR@{T1EMR}}
\index{T1EMR@{T1EMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1EMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1EMR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_ae67acb233642e3c0cf37c6599af4969f}


Definition at line 564 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_adb98681e25a22c370f83fe86a093de94}{
\index{lpc24xx.h@{lpc24xx.h}!T1IR@{T1IR}}
\index{T1IR@{T1IR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1IR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1IR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_adb98681e25a22c370f83fe86a093de94}


Definition at line 551 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a205889a7afd857ad3eb141308850f3f5}{
\index{lpc24xx.h@{lpc24xx.h}!T1MCR@{T1MCR}}
\index{T1MCR@{T1MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1MCR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a205889a7afd857ad3eb141308850f3f5}


Definition at line 556 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af5ba753d0f5e3768bf5ffef897b9c409}{
\index{lpc24xx.h@{lpc24xx.h}!T1MR0@{T1MR0}}
\index{T1MR0@{T1MR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1MR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1MR0~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_af5ba753d0f5e3768bf5ffef897b9c409}


Definition at line 557 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7edccdd1ca49c9cf4bdd1b2992ce1583}{
\index{lpc24xx.h@{lpc24xx.h}!T1MR1@{T1MR1}}
\index{T1MR1@{T1MR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1MR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1MR1~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a7edccdd1ca49c9cf4bdd1b2992ce1583}


Definition at line 558 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8ea913f8ea4a5c82d24c9746ccb667bf}{
\index{lpc24xx.h@{lpc24xx.h}!T1MR2@{T1MR2}}
\index{T1MR2@{T1MR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1MR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1MR2~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a8ea913f8ea4a5c82d24c9746ccb667bf}


Definition at line 559 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7fea7562f22aa7455803cf9b33ecce5a}{
\index{lpc24xx.h@{lpc24xx.h}!T1MR3@{T1MR3}}
\index{T1MR3@{T1MR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1MR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1MR3~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a7fea7562f22aa7455803cf9b33ecce5a}


Definition at line 560 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9f3a3649d53d672c4345687f87167760}{
\index{lpc24xx.h@{lpc24xx.h}!T1PC@{T1PC}}
\index{T1PC@{T1PC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1PC~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a9f3a3649d53d672c4345687f87167760}


Definition at line 555 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8f87cbff71173b0b6fc0494bc7e4a019}{
\index{lpc24xx.h@{lpc24xx.h}!T1PR@{T1PR}}
\index{T1PR@{T1PR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1PR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1PR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a8f87cbff71173b0b6fc0494bc7e4a019}


Definition at line 554 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a17688b0757c26205ffffdd5549d9970f}{
\index{lpc24xx.h@{lpc24xx.h}!T1TC@{T1TC}}
\index{T1TC@{T1TC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1TC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1TC~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a17688b0757c26205ffffdd5549d9970f}


Definition at line 553 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a10ed50586274919ac0318a280d09ab30}{
\index{lpc24xx.h@{lpc24xx.h}!T1TCR@{T1TCR}}
\index{T1TCR@{T1TCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T1TCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T1TCR~($\ast$(volatile unsigned long $\ast$)(TMR1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a10ed50586274919ac0318a280d09ab30}


Definition at line 552 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a286928a67dcaa1d1e63bd9e75e49c7a8}{
\index{lpc24xx.h@{lpc24xx.h}!T2CCR@{T2CCR}}
\index{T2CCR@{T2CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2CCR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a286928a67dcaa1d1e63bd9e75e49c7a8}


Definition at line 579 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8d54720a92350e4009551922372ccd4a}{
\index{lpc24xx.h@{lpc24xx.h}!T2CR0@{T2CR0}}
\index{T2CR0@{T2CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2CR0~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_a8d54720a92350e4009551922372ccd4a}


Definition at line 580 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abf86f1bc7710b60615b29e1fb8ea09e1}{
\index{lpc24xx.h@{lpc24xx.h}!T2CR1@{T2CR1}}
\index{T2CR1@{T2CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2CR1~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_abf86f1bc7710b60615b29e1fb8ea09e1}


Definition at line 581 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7d75e4234732204b090372849006e957}{
\index{lpc24xx.h@{lpc24xx.h}!T2CTCR@{T2CTCR}}
\index{T2CTCR@{T2CTCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2CTCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2CTCR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_a7d75e4234732204b090372849006e957}


Definition at line 583 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9f155806d28261afb245e1ce07fcd580}{
\index{lpc24xx.h@{lpc24xx.h}!T2EMR@{T2EMR}}
\index{T2EMR@{T2EMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2EMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2EMR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a9f155806d28261afb245e1ce07fcd580}


Definition at line 582 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa11666ae9e802f9b9dd84518f52f7cfb}{
\index{lpc24xx.h@{lpc24xx.h}!T2IR@{T2IR}}
\index{T2IR@{T2IR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2IR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2IR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_aa11666ae9e802f9b9dd84518f52f7cfb}


Definition at line 569 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e86cc7926b1a34ccf96183f272ec8fc}{
\index{lpc24xx.h@{lpc24xx.h}!T2MCR@{T2MCR}}
\index{T2MCR@{T2MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2MCR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a8e86cc7926b1a34ccf96183f272ec8fc}


Definition at line 574 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae9af312f9edd6c3e609484f9f6019456}{
\index{lpc24xx.h@{lpc24xx.h}!T2MR0@{T2MR0}}
\index{T2MR0@{T2MR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2MR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2MR0~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_ae9af312f9edd6c3e609484f9f6019456}


Definition at line 575 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a94663f1f26d3d364e58e6d4908d4aa2c}{
\index{lpc24xx.h@{lpc24xx.h}!T2MR1@{T2MR1}}
\index{T2MR1@{T2MR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2MR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2MR1~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a94663f1f26d3d364e58e6d4908d4aa2c}


Definition at line 576 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a197b1f31bb466d13777cb3ec482420b8}{
\index{lpc24xx.h@{lpc24xx.h}!T2MR2@{T2MR2}}
\index{T2MR2@{T2MR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2MR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2MR2~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a197b1f31bb466d13777cb3ec482420b8}


Definition at line 577 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acce9129f30e5cef222f427e5b95caeb7}{
\index{lpc24xx.h@{lpc24xx.h}!T2MR3@{T2MR3}}
\index{T2MR3@{T2MR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2MR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2MR3~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_acce9129f30e5cef222f427e5b95caeb7}


Definition at line 578 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab0478579f7ce128c43a93b68a4974852}{
\index{lpc24xx.h@{lpc24xx.h}!T2PC@{T2PC}}
\index{T2PC@{T2PC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2PC~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ab0478579f7ce128c43a93b68a4974852}


Definition at line 573 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2ce4e3cc8aa3ef6da5e0d5066153c81f}{
\index{lpc24xx.h@{lpc24xx.h}!T2PR@{T2PR}}
\index{T2PR@{T2PR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2PR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2PR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a2ce4e3cc8aa3ef6da5e0d5066153c81f}


Definition at line 572 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad2968c558b55fa74142b31d9264fc7b6}{
\index{lpc24xx.h@{lpc24xx.h}!T2TC@{T2TC}}
\index{T2TC@{T2TC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2TC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2TC~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ad2968c558b55fa74142b31d9264fc7b6}


Definition at line 571 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9eb3294a66cb96acaa94e5849576b20d}{
\index{lpc24xx.h@{lpc24xx.h}!T2TCR@{T2TCR}}
\index{T2TCR@{T2TCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T2TCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T2TCR~($\ast$(volatile unsigned long $\ast$)(TMR2\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a9eb3294a66cb96acaa94e5849576b20d}


Definition at line 570 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab8a63499aacfc0b50be4d44f88d14176}{
\index{lpc24xx.h@{lpc24xx.h}!T3CCR@{T3CCR}}
\index{T3CCR@{T3CCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3CCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3CCR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_ab8a63499aacfc0b50be4d44f88d14176}


Definition at line 597 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa4ecae7602d7383a802c419d824f1c44}{
\index{lpc24xx.h@{lpc24xx.h}!T3CR0@{T3CR0}}
\index{T3CR0@{T3CR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3CR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3CR0~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x2C))}}
\label{lpc24xx_8h_aa4ecae7602d7383a802c419d824f1c44}


Definition at line 598 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1f051c4cda65617798e6d9031f101aa5}{
\index{lpc24xx.h@{lpc24xx.h}!T3CR1@{T3CR1}}
\index{T3CR1@{T3CR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3CR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3CR1~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a1f051c4cda65617798e6d9031f101aa5}


Definition at line 599 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab6e5c6db01307c185d12f0624f1831f4}{
\index{lpc24xx.h@{lpc24xx.h}!T3CTCR@{T3CTCR}}
\index{T3CTCR@{T3CTCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3CTCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3CTCR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x70))}}
\label{lpc24xx_8h_ab6e5c6db01307c185d12f0624f1831f4}


Definition at line 601 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a294ebf9b5083cac0bf4cbcb40fd4108e}{
\index{lpc24xx.h@{lpc24xx.h}!T3EMR@{T3EMR}}
\index{T3EMR@{T3EMR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3EMR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3EMR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x3C))}}
\label{lpc24xx_8h_a294ebf9b5083cac0bf4cbcb40fd4108e}


Definition at line 600 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a51402235821cfc688c6288de994d041e}{
\index{lpc24xx.h@{lpc24xx.h}!T3IR@{T3IR}}
\index{T3IR@{T3IR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3IR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3IR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a51402235821cfc688c6288de994d041e}


Definition at line 587 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5ec450412c081623167f56ac65b5ae22}{
\index{lpc24xx.h@{lpc24xx.h}!T3MCR@{T3MCR}}
\index{T3MCR@{T3MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3MCR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a5ec450412c081623167f56ac65b5ae22}


Definition at line 592 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7c97ed581cb06e06f90da62ecc31c041}{
\index{lpc24xx.h@{lpc24xx.h}!T3MR0@{T3MR0}}
\index{T3MR0@{T3MR0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3MR0}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3MR0~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a7c97ed581cb06e06f90da62ecc31c041}


Definition at line 593 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a183ed578c64a75184d299d65f69946d5}{
\index{lpc24xx.h@{lpc24xx.h}!T3MR1@{T3MR1}}
\index{T3MR1@{T3MR1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3MR1}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3MR1~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a183ed578c64a75184d299d65f69946d5}


Definition at line 594 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a50e861e40701e3f61246b8d153d8032e}{
\index{lpc24xx.h@{lpc24xx.h}!T3MR2@{T3MR2}}
\index{T3MR2@{T3MR2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3MR2}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3MR2~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a50e861e40701e3f61246b8d153d8032e}


Definition at line 595 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad9af1b25701a333f7be063bbaea897fe}{
\index{lpc24xx.h@{lpc24xx.h}!T3MR3@{T3MR3}}
\index{T3MR3@{T3MR3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3MR3}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3MR3~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_ad9af1b25701a333f7be063bbaea897fe}


Definition at line 596 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae8ea56af6d9b5e20d9aea98dd89b36c0}{
\index{lpc24xx.h@{lpc24xx.h}!T3PC@{T3PC}}
\index{T3PC@{T3PC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3PC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3PC~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_ae8ea56af6d9b5e20d9aea98dd89b36c0}


Definition at line 591 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1a5224e7e44e661c88f54c0f0748a343}{
\index{lpc24xx.h@{lpc24xx.h}!T3PR@{T3PR}}
\index{T3PR@{T3PR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3PR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3PR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_a1a5224e7e44e661c88f54c0f0748a343}


Definition at line 590 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2503b3cb841e48de7d1b5aa3250d9734}{
\index{lpc24xx.h@{lpc24xx.h}!T3TC@{T3TC}}
\index{T3TC@{T3TC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3TC}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3TC~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a2503b3cb841e48de7d1b5aa3250d9734}


Definition at line 589 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a5b0db852baba1f4c6b0f0b7b0d8f1472}{
\index{lpc24xx.h@{lpc24xx.h}!T3TCR@{T3TCR}}
\index{T3TCR@{T3TCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{T3TCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define T3TCR~($\ast$(volatile unsigned long $\ast$)(TMR3\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a5b0db852baba1f4c6b0f0b7b0d8f1472}


Definition at line 588 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af7bc92a27446332c063a696f34146ba6}{
\index{lpc24xx.h@{lpc24xx.h}!TMR0\_\-BASE\_\-ADDR@{TMR0\_\-BASE\_\-ADDR}}
\index{TMR0\_\-BASE\_\-ADDR@{TMR0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{TMR0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define TMR0\_\-BASE\_\-ADDR~0xE0004000}}
\label{lpc24xx_8h_af7bc92a27446332c063a696f34146ba6}


Definition at line 532 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aad3dc650b516f248d2a5cd3073d4e461}{
\index{lpc24xx.h@{lpc24xx.h}!TMR1\_\-BASE\_\-ADDR@{TMR1\_\-BASE\_\-ADDR}}
\index{TMR1\_\-BASE\_\-ADDR@{TMR1\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{TMR1\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define TMR1\_\-BASE\_\-ADDR~0xE0008000}}
\label{lpc24xx_8h_aad3dc650b516f248d2a5cd3073d4e461}


Definition at line 550 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa2cce130a875918cc633a38c65720654}{
\index{lpc24xx.h@{lpc24xx.h}!TMR2\_\-BASE\_\-ADDR@{TMR2\_\-BASE\_\-ADDR}}
\index{TMR2\_\-BASE\_\-ADDR@{TMR2\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{TMR2\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define TMR2\_\-BASE\_\-ADDR~0xE0070000}}
\label{lpc24xx_8h_aa2cce130a875918cc633a38c65720654}


Definition at line 568 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0e9ee4d08133b83515d22c65b068476e}{
\index{lpc24xx.h@{lpc24xx.h}!TMR3\_\-BASE\_\-ADDR@{TMR3\_\-BASE\_\-ADDR}}
\index{TMR3\_\-BASE\_\-ADDR@{TMR3\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{TMR3\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define TMR3\_\-BASE\_\-ADDR~0xE0074000}}
\label{lpc24xx_8h_a0e9ee4d08133b83515d22c65b068476e}


Definition at line 586 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab7aa78c51c5c51bbfd493bf42bef0de3}{
\index{lpc24xx.h@{lpc24xx.h}!TX\_\-DATA@{TX\_\-DATA}}
\index{TX\_\-DATA@{TX\_\-DATA}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{TX\_\-DATA}]{\setlength{\rightskip}{0pt plus 5cm}\#define TX\_\-DATA~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_ab7aa78c51c5c51bbfd493bf42bef0de3}


Definition at line 1013 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a63a2a022475066b0ae072996c5056e4b}{
\index{lpc24xx.h@{lpc24xx.h}!TX\_\-PLENGTH@{TX\_\-PLENGTH}}
\index{TX\_\-PLENGTH@{TX\_\-PLENGTH}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{TX\_\-PLENGTH}]{\setlength{\rightskip}{0pt plus 5cm}\#define TX\_\-PLENGTH~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a63a2a022475066b0ae072996c5056e4b}


Definition at line 1015 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0cca0e8af5562309318d79b9363d9296}{
\index{lpc24xx.h@{lpc24xx.h}!U0ACR@{U0ACR}}
\index{U0ACR@{U0ACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0ACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0ACR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a0cca0e8af5562309318d79b9363d9296}


Definition at line 660 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2cbc2d5592327ef6365580a4e3add7f4}{
\index{lpc24xx.h@{lpc24xx.h}!U0DLL@{U0DLL}}
\index{U0DLL@{U0DLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0DLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0DLL~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a2cbc2d5592327ef6365580a4e3add7f4}


Definition at line 652 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0c1e0ad22e8f1f03914b31d64a3fed7d}{
\index{lpc24xx.h@{lpc24xx.h}!U0DLM@{U0DLM}}
\index{U0DLM@{U0DLM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0DLM}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0DLM~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a0c1e0ad22e8f1f03914b31d64a3fed7d}


Definition at line 653 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a865a057f689e5260dd49f983f2e6554d}{
\index{lpc24xx.h@{lpc24xx.h}!U0FCR@{U0FCR}}
\index{U0FCR@{U0FCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0FCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0FCR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a865a057f689e5260dd49f983f2e6554d}


Definition at line 656 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8e39253af4ebfaf05755c939464c6f5c}{
\index{lpc24xx.h@{lpc24xx.h}!U0FDR@{U0FDR}}
\index{U0FDR@{U0FDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0FDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0FDR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_a8e39253af4ebfaf05755c939464c6f5c}


Definition at line 662 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a465b8a4df1d3de05461b6914359c2884}{
\index{lpc24xx.h@{lpc24xx.h}!U0ICR@{U0ICR}}
\index{U0ICR@{U0ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0ICR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a465b8a4df1d3de05461b6914359c2884}


Definition at line 661 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad85c49db4d38e9a7a6ed2dc27ef57754}{
\index{lpc24xx.h@{lpc24xx.h}!U0IER@{U0IER}}
\index{U0IER@{U0IER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0IER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0IER~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ad85c49db4d38e9a7a6ed2dc27ef57754}


Definition at line 654 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a31ceeca933d9ad729ee9d2bbd511a15f}{
\index{lpc24xx.h@{lpc24xx.h}!U0IIR@{U0IIR}}
\index{U0IIR@{U0IIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0IIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0IIR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a31ceeca933d9ad729ee9d2bbd511a15f}


Definition at line 655 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac04af46e5aa3dc369e089dac159536d6}{
\index{lpc24xx.h@{lpc24xx.h}!U0LCR@{U0LCR}}
\index{U0LCR@{U0LCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0LCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0LCR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_ac04af46e5aa3dc369e089dac159536d6}


Definition at line 657 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0c5b9c7227b17edfd6ed7a178bf2156d}{
\index{lpc24xx.h@{lpc24xx.h}!U0LSR@{U0LSR}}
\index{U0LSR@{U0LSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0LSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0LSR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a0c5b9c7227b17edfd6ed7a178bf2156d}


Definition at line 658 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2551368ffe3c25f7f7e902296e9c92c9}{
\index{lpc24xx.h@{lpc24xx.h}!U0RBR@{U0RBR}}
\index{U0RBR@{U0RBR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0RBR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0RBR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a2551368ffe3c25f7f7e902296e9c92c9}


Definition at line 650 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a7e11c4fdfcb713228362394ecdb4e79a}{
\index{lpc24xx.h@{lpc24xx.h}!U0SCR@{U0SCR}}
\index{U0SCR@{U0SCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0SCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0SCR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a7e11c4fdfcb713228362394ecdb4e79a}


Definition at line 659 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aacbe1c1acc2a2dbfdee9d6979c245cdb}{
\index{lpc24xx.h@{lpc24xx.h}!U0TER@{U0TER}}
\index{U0TER@{U0TER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0TER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0TER~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_aacbe1c1acc2a2dbfdee9d6979c245cdb}


Definition at line 663 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa521905280aa0a96627769b804b8c51a}{
\index{lpc24xx.h@{lpc24xx.h}!U0THR@{U0THR}}
\index{U0THR@{U0THR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U0THR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U0THR~($\ast$(volatile unsigned long $\ast$)(UART0\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_aa521905280aa0a96627769b804b8c51a}


Definition at line 651 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a35dc834b87112f37f445e9b9c1a75e10}{
\index{lpc24xx.h@{lpc24xx.h}!U1ACR@{U1ACR}}
\index{U1ACR@{U1ACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1ACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1ACR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a35dc834b87112f37f445e9b9c1a75e10}


Definition at line 679 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa17272c4fef5bc599e67cbff87278bb2}{
\index{lpc24xx.h@{lpc24xx.h}!U1DLL@{U1DLL}}
\index{U1DLL@{U1DLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1DLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1DLL~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_aa17272c4fef5bc599e67cbff87278bb2}


Definition at line 669 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abe4a266871f6a8000cf8596527411bc4}{
\index{lpc24xx.h@{lpc24xx.h}!U1DLM@{U1DLM}}
\index{U1DLM@{U1DLM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1DLM}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1DLM~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_abe4a266871f6a8000cf8596527411bc4}


Definition at line 670 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae00eb09874ca2de7c69d6e68a1c39b78}{
\index{lpc24xx.h@{lpc24xx.h}!U1FCR@{U1FCR}}
\index{U1FCR@{U1FCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1FCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1FCR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_ae00eb09874ca2de7c69d6e68a1c39b78}


Definition at line 673 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aab141ab2a704bd49956d424b5ca25e33}{
\index{lpc24xx.h@{lpc24xx.h}!U1FDR@{U1FDR}}
\index{U1FDR@{U1FDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1FDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1FDR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_aab141ab2a704bd49956d424b5ca25e33}


Definition at line 680 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa7aca02025c2f7989b49f00235a6f975}{
\index{lpc24xx.h@{lpc24xx.h}!U1IER@{U1IER}}
\index{U1IER@{U1IER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1IER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1IER~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_aa7aca02025c2f7989b49f00235a6f975}


Definition at line 671 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0a289e01382049b15e762fec3acd92a9}{
\index{lpc24xx.h@{lpc24xx.h}!U1IIR@{U1IIR}}
\index{U1IIR@{U1IIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1IIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1IIR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a0a289e01382049b15e762fec3acd92a9}


Definition at line 672 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ade2179d0137cbfe52c8195000c501b64}{
\index{lpc24xx.h@{lpc24xx.h}!U1LCR@{U1LCR}}
\index{U1LCR@{U1LCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1LCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1LCR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_ade2179d0137cbfe52c8195000c501b64}


Definition at line 674 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2e8279488652c2ee02996bce1707a317}{
\index{lpc24xx.h@{lpc24xx.h}!U1LSR@{U1LSR}}
\index{U1LSR@{U1LSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1LSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1LSR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_a2e8279488652c2ee02996bce1707a317}


Definition at line 676 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acd62207fa924ac33cff783dc4795472f}{
\index{lpc24xx.h@{lpc24xx.h}!U1MCR@{U1MCR}}
\index{U1MCR@{U1MCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1MCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1MCR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_acd62207fa924ac33cff783dc4795472f}


Definition at line 675 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a06b03163db31d7c0b561376d1ff2e0c1}{
\index{lpc24xx.h@{lpc24xx.h}!U1MSR@{U1MSR}}
\index{U1MSR@{U1MSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1MSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1MSR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x18))}}
\label{lpc24xx_8h_a06b03163db31d7c0b561376d1ff2e0c1}


Definition at line 677 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a29687c0a6ff8551214281273c15171ca}{
\index{lpc24xx.h@{lpc24xx.h}!U1RBR@{U1RBR}}
\index{U1RBR@{U1RBR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1RBR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1RBR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a29687c0a6ff8551214281273c15171ca}


Definition at line 667 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aab43408d276c938324f4bf6ebefc83d2}{
\index{lpc24xx.h@{lpc24xx.h}!U1SCR@{U1SCR}}
\index{U1SCR@{U1SCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1SCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1SCR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_aab43408d276c938324f4bf6ebefc83d2}


Definition at line 678 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a71598b464e2c60582b2511097528b417}{
\index{lpc24xx.h@{lpc24xx.h}!U1TER@{U1TER}}
\index{U1TER@{U1TER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1TER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1TER~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a71598b464e2c60582b2511097528b417}


Definition at line 681 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4a778151f5bc729297e22a04beaa2871}{
\index{lpc24xx.h@{lpc24xx.h}!U1THR@{U1THR}}
\index{U1THR@{U1THR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U1THR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U1THR~($\ast$(volatile unsigned long $\ast$)(UART1\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a4a778151f5bc729297e22a04beaa2871}


Definition at line 668 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a51622692387ac00b8c7d31eeffbd0066}{
\index{lpc24xx.h@{lpc24xx.h}!U2ACR@{U2ACR}}
\index{U2ACR@{U2ACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2ACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2ACR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_a51622692387ac00b8c7d31eeffbd0066}


Definition at line 695 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4c12c688405bf62127516b45384c4793}{
\index{lpc24xx.h@{lpc24xx.h}!U2DLL@{U2DLL}}
\index{U2DLL@{U2DLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2DLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2DLL~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a4c12c688405bf62127516b45384c4793}


Definition at line 687 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa90f827d34f6aa819098aaa5039bde0e}{
\index{lpc24xx.h@{lpc24xx.h}!U2DLM@{U2DLM}}
\index{U2DLM@{U2DLM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2DLM}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2DLM~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_aa90f827d34f6aa819098aaa5039bde0e}


Definition at line 688 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af1bcda29d2ae3000ba65e186ea156236}{
\index{lpc24xx.h@{lpc24xx.h}!U2FCR@{U2FCR}}
\index{U2FCR@{U2FCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2FCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2FCR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_af1bcda29d2ae3000ba65e186ea156236}


Definition at line 691 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae8f848930120e1049c445643c54355e3}{
\index{lpc24xx.h@{lpc24xx.h}!U2FDR@{U2FDR}}
\index{U2FDR@{U2FDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2FDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2FDR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_ae8f848930120e1049c445643c54355e3}


Definition at line 697 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6b5b3441ccc5212def461d49052d615b}{
\index{lpc24xx.h@{lpc24xx.h}!U2ICR@{U2ICR}}
\index{U2ICR@{U2ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2ICR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_a6b5b3441ccc5212def461d49052d615b}


Definition at line 696 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac258c7989c6983815701f5dd47399956}{
\index{lpc24xx.h@{lpc24xx.h}!U2IER@{U2IER}}
\index{U2IER@{U2IER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2IER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2IER~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_ac258c7989c6983815701f5dd47399956}


Definition at line 689 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a039e475d893e2e7181236cb4ad8c5e40}{
\index{lpc24xx.h@{lpc24xx.h}!U2IIR@{U2IIR}}
\index{U2IIR@{U2IIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2IIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2IIR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a039e475d893e2e7181236cb4ad8c5e40}


Definition at line 690 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aac0f1ec20a9f12ae03e59b091e50e794}{
\index{lpc24xx.h@{lpc24xx.h}!U2LCR@{U2LCR}}
\index{U2LCR@{U2LCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2LCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2LCR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_aac0f1ec20a9f12ae03e59b091e50e794}


Definition at line 692 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af3a0674d97031835dabc003c2980c6f2}{
\index{lpc24xx.h@{lpc24xx.h}!U2LSR@{U2LSR}}
\index{U2LSR@{U2LSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2LSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2LSR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_af3a0674d97031835dabc003c2980c6f2}


Definition at line 693 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3217ab15a4742277c2c5d02041b18f9e}{
\index{lpc24xx.h@{lpc24xx.h}!U2RBR@{U2RBR}}
\index{U2RBR@{U2RBR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2RBR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2RBR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a3217ab15a4742277c2c5d02041b18f9e}


Definition at line 685 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa97a7ff9576352323249b78eda727c91}{
\index{lpc24xx.h@{lpc24xx.h}!U2SCR@{U2SCR}}
\index{U2SCR@{U2SCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2SCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2SCR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_aa97a7ff9576352323249b78eda727c91}


Definition at line 694 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a954edc55c936d73884c34228e13b5ceb}{
\index{lpc24xx.h@{lpc24xx.h}!U2TER@{U2TER}}
\index{U2TER@{U2TER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2TER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2TER~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a954edc55c936d73884c34228e13b5ceb}


Definition at line 698 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a70fdd49f450383eab8c9470d5c573ba7}{
\index{lpc24xx.h@{lpc24xx.h}!U2THR@{U2THR}}
\index{U2THR@{U2THR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U2THR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U2THR~($\ast$(volatile unsigned long $\ast$)(UART2\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a70fdd49f450383eab8c9470d5c573ba7}


Definition at line 686 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac46bae7d649e92e19f364e1f15722dcf}{
\index{lpc24xx.h@{lpc24xx.h}!U3ACR@{U3ACR}}
\index{U3ACR@{U3ACR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3ACR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3ACR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x20))}}
\label{lpc24xx_8h_ac46bae7d649e92e19f364e1f15722dcf}


Definition at line 712 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6d74748d1c7950f26f6f4de67f6b4e4e}{
\index{lpc24xx.h@{lpc24xx.h}!U3DLL@{U3DLL}}
\index{U3DLL@{U3DLL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3DLL}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3DLL~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a6d74748d1c7950f26f6f4de67f6b4e4e}


Definition at line 704 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a077c9c54c152e861978afbaf2f6cee49}{
\index{lpc24xx.h@{lpc24xx.h}!U3DLM@{U3DLM}}
\index{U3DLM@{U3DLM}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3DLM}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3DLM~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a077c9c54c152e861978afbaf2f6cee49}


Definition at line 705 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a45baee27af392ba026b80b0dea3b8000}{
\index{lpc24xx.h@{lpc24xx.h}!U3FCR@{U3FCR}}
\index{U3FCR@{U3FCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3FCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3FCR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a45baee27af392ba026b80b0dea3b8000}


Definition at line 708 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af6ba17d223a4a63bbfd90f484ae07ca1}{
\index{lpc24xx.h@{lpc24xx.h}!U3FDR@{U3FDR}}
\index{U3FDR@{U3FDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3FDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3FDR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_af6ba17d223a4a63bbfd90f484ae07ca1}


Definition at line 714 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa3f6aa46c34e9a05e79ab9f31554369f}{
\index{lpc24xx.h@{lpc24xx.h}!U3ICR@{U3ICR}}
\index{U3ICR@{U3ICR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3ICR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3ICR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x24))}}
\label{lpc24xx_8h_aa3f6aa46c34e9a05e79ab9f31554369f}


Definition at line 713 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa47e28445b2880d9af074a1b760a1bda}{
\index{lpc24xx.h@{lpc24xx.h}!U3IER@{U3IER}}
\index{U3IER@{U3IER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3IER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3IER~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_aa47e28445b2880d9af074a1b760a1bda}


Definition at line 706 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a711fa9ccc09097da604981ca39da9713}{
\index{lpc24xx.h@{lpc24xx.h}!U3IIR@{U3IIR}}
\index{U3IIR@{U3IIR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3IIR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3IIR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a711fa9ccc09097da604981ca39da9713}


Definition at line 707 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac72d3bbaccc4015017322aa7c8679a9d}{
\index{lpc24xx.h@{lpc24xx.h}!U3LCR@{U3LCR}}
\index{U3LCR@{U3LCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3LCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3LCR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_ac72d3bbaccc4015017322aa7c8679a9d}


Definition at line 709 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae390f9197ac4478cdadcf348061b1025}{
\index{lpc24xx.h@{lpc24xx.h}!U3LSR@{U3LSR}}
\index{U3LSR@{U3LSR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3LSR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3LSR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x14))}}
\label{lpc24xx_8h_ae390f9197ac4478cdadcf348061b1025}


Definition at line 710 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af27de47d3595f2d410da893a867aff4b}{
\index{lpc24xx.h@{lpc24xx.h}!U3RBR@{U3RBR}}
\index{U3RBR@{U3RBR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3RBR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3RBR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_af27de47d3595f2d410da893a867aff4b}


Definition at line 702 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0a656ba5f9f0597f4e0f3e4ed4826d89}{
\index{lpc24xx.h@{lpc24xx.h}!U3SCR@{U3SCR}}
\index{U3SCR@{U3SCR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3SCR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3SCR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x1C))}}
\label{lpc24xx_8h_a0a656ba5f9f0597f4e0f3e4ed4826d89}


Definition at line 711 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a47d631a5b4579f94d442f6d59620bd0b}{
\index{lpc24xx.h@{lpc24xx.h}!U3TER@{U3TER}}
\index{U3TER@{U3TER}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3TER}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3TER~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x30))}}
\label{lpc24xx_8h_a47d631a5b4579f94d442f6d59620bd0b}


Definition at line 715 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae158c57af4994ff05ba8d11e32e00ba2}{
\index{lpc24xx.h@{lpc24xx.h}!U3THR@{U3THR}}
\index{U3THR@{U3THR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{U3THR}]{\setlength{\rightskip}{0pt plus 5cm}\#define U3THR~($\ast$(volatile unsigned long $\ast$)(UART3\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_ae158c57af4994ff05ba8d11e32e00ba2}


Definition at line 703 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac1b34f5487c2e7f4905a1aeba9ba885b}{
\index{lpc24xx.h@{lpc24xx.h}!UART0\_\-BASE\_\-ADDR@{UART0\_\-BASE\_\-ADDR}}
\index{UART0\_\-BASE\_\-ADDR@{UART0\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{UART0\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define UART0\_\-BASE\_\-ADDR~0xE000C000}}
\label{lpc24xx_8h_ac1b34f5487c2e7f4905a1aeba9ba885b}


Definition at line 649 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a529a3a887b9327d5f47c86cd2d3d5f20}{
\index{lpc24xx.h@{lpc24xx.h}!UART1\_\-BASE\_\-ADDR@{UART1\_\-BASE\_\-ADDR}}
\index{UART1\_\-BASE\_\-ADDR@{UART1\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{UART1\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define UART1\_\-BASE\_\-ADDR~0xE0010000}}
\label{lpc24xx_8h_a529a3a887b9327d5f47c86cd2d3d5f20}


Definition at line 666 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab98cfeb5bce374d602f85bc3535b81f1}{
\index{lpc24xx.h@{lpc24xx.h}!UART2\_\-BASE\_\-ADDR@{UART2\_\-BASE\_\-ADDR}}
\index{UART2\_\-BASE\_\-ADDR@{UART2\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{UART2\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define UART2\_\-BASE\_\-ADDR~0xE0078000}}
\label{lpc24xx_8h_ab98cfeb5bce374d602f85bc3535b81f1}


Definition at line 684 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_acf5180b61294d939aead776031994b32}{
\index{lpc24xx.h@{lpc24xx.h}!UART3\_\-BASE\_\-ADDR@{UART3\_\-BASE\_\-ADDR}}
\index{UART3\_\-BASE\_\-ADDR@{UART3\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{UART3\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define UART3\_\-BASE\_\-ADDR~0xE007C000}}
\label{lpc24xx_8h_acf5180b61294d939aead776031994b32}


Definition at line 701 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a032486c794ec5177f8798c52cd668f06}{
\index{lpc24xx.h@{lpc24xx.h}!UDCA\_\-HEAD@{UDCA\_\-HEAD}}
\index{UDCA\_\-HEAD@{UDCA\_\-HEAD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{UDCA\_\-HEAD}]{\setlength{\rightskip}{0pt plus 5cm}\#define UDCA\_\-HEAD~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x80))}}
\label{lpc24xx_8h_a032486c794ec5177f8798c52cd668f06}


Definition at line 1022 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac4a0aaeb144366d66f6a9f937e090f79}{
\index{lpc24xx.h@{lpc24xx.h}!USB\_\-BASE\_\-ADDR@{USB\_\-BASE\_\-ADDR}}
\index{USB\_\-BASE\_\-ADDR@{USB\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USB\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define USB\_\-BASE\_\-ADDR~0xFFE0C200}}
\label{lpc24xx_8h_ac4a0aaeb144366d66f6a9f937e090f79}


Definition at line 984 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab7bdc25df3717d2745df3eebec6fad57}{
\index{lpc24xx.h@{lpc24xx.h}!USB\_\-CTRL@{USB\_\-CTRL}}
\index{USB\_\-CTRL@{USB\_\-CTRL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USB\_\-CTRL}]{\setlength{\rightskip}{0pt plus 5cm}\#define USB\_\-CTRL~($\ast$(volatile unsigned long $\ast$)(USB\_\-BASE\_\-ADDR + 0x28))}}
\label{lpc24xx_8h_ab7bdc25df3717d2745df3eebec6fad57}


Definition at line 1016 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a440a41938a33d63a7f589e141e526c1c}{
\index{lpc24xx.h@{lpc24xx.h}!USB\_\-INT\_\-BASE\_\-ADDR@{USB\_\-INT\_\-BASE\_\-ADDR}}
\index{USB\_\-INT\_\-BASE\_\-ADDR@{USB\_\-INT\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USB\_\-INT\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define USB\_\-INT\_\-BASE\_\-ADDR~0xE01FC1C0}}
\label{lpc24xx_8h_a440a41938a33d63a7f589e141e526c1c}


Definition at line 983 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3f71dda0c54b4515a69b141211ca7789}{
\index{lpc24xx.h@{lpc24xx.h}!USB\_\-INT\_\-STAT@{USB\_\-INT\_\-STAT}}
\index{USB\_\-INT\_\-STAT@{USB\_\-INT\_\-STAT}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USB\_\-INT\_\-STAT}]{\setlength{\rightskip}{0pt plus 5cm}\#define USB\_\-INT\_\-STAT~($\ast$(volatile unsigned long $\ast$)(USB\_\-INT\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a3f71dda0c54b4515a69b141211ca7789}


Definition at line 986 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8c4499c94daa261f5eed0a6e056961c2}{
\index{lpc24xx.h@{lpc24xx.h}!USBCLKCFG@{USBCLKCFG}}
\index{USBCLKCFG@{USBCLKCFG}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USBCLKCFG}]{\setlength{\rightskip}{0pt plus 5cm}\#define USBCLKCFG~($\ast$(volatile unsigned long $\ast$)(SCB\_\-BASE\_\-ADDR + 0x108))}}
\label{lpc24xx_8h_a8c4499c94daa261f5eed0a6e056961c2}


Definition at line 428 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aeb9d87450cc34e835e9f5bdf0b12f5a8}{
\index{lpc24xx.h@{lpc24xx.h}!USBHC\_\-BASE\_\-ADDR@{USBHC\_\-BASE\_\-ADDR}}
\index{USBHC\_\-BASE\_\-ADDR@{USBHC\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USBHC\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define USBHC\_\-BASE\_\-ADDR~0xFFE0C000}}
\label{lpc24xx_8h_aeb9d87450cc34e835e9f5bdf0b12f5a8}


Definition at line 1039 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a981e20c217de8ee858544795b021731c}{
\index{lpc24xx.h@{lpc24xx.h}!USBOTG\_\-BASE\_\-ADDR@{USBOTG\_\-BASE\_\-ADDR}}
\index{USBOTG\_\-BASE\_\-ADDR@{USBOTG\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USBOTG\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define USBOTG\_\-BASE\_\-ADDR~0xFFE0C100}}
\label{lpc24xx_8h_a981e20c217de8ee858544795b021731c}


Definition at line 1065 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a33a08ea9b04679bbcc1d2b77c07d8989}{
\index{lpc24xx.h@{lpc24xx.h}!USBOTG\_\-CLK\_\-BASE\_\-ADDR@{USBOTG\_\-CLK\_\-BASE\_\-ADDR}}
\index{USBOTG\_\-CLK\_\-BASE\_\-ADDR@{USBOTG\_\-CLK\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USBOTG\_\-CLK\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define USBOTG\_\-CLK\_\-BASE\_\-ADDR~0xFFE0CFF0}}
\label{lpc24xx_8h_a33a08ea9b04679bbcc1d2b77c07d8989}


Definition at line 1081 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac17b9a6ab01cfca6a5870ad951084b10}{
\index{lpc24xx.h@{lpc24xx.h}!USBOTG\_\-I2C\_\-BASE\_\-ADDR@{USBOTG\_\-I2C\_\-BASE\_\-ADDR}}
\index{USBOTG\_\-I2C\_\-BASE\_\-ADDR@{USBOTG\_\-I2C\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{USBOTG\_\-I2C\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define USBOTG\_\-I2C\_\-BASE\_\-ADDR~0xFFE0C300}}
\label{lpc24xx_8h_ac17b9a6ab01cfca6a5870ad951084b10}


Definition at line 1073 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aedb90f2fcd42eef8780d28659fbdf3ce}{
\index{lpc24xx.h@{lpc24xx.h}!VIC\_\-BASE\_\-ADDR@{VIC\_\-BASE\_\-ADDR}}
\index{VIC\_\-BASE\_\-ADDR@{VIC\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VIC\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define VIC\_\-BASE\_\-ADDR~0xFFFFF000}}
\label{lpc24xx_8h_aedb90f2fcd42eef8780d28659fbdf3ce}


Definition at line 19 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aed6e6e2e1a790d696d8aed8960214271}{
\index{lpc24xx.h@{lpc24xx.h}!VICFIQStatus@{VICFIQStatus}}
\index{VICFIQStatus@{VICFIQStatus}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICFIQStatus}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICFIQStatus~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x004))}}
\label{lpc24xx_8h_aed6e6e2e1a790d696d8aed8960214271}


Definition at line 21 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a280555cbadcb52f8ba9cb51a19410fbc}{
\index{lpc24xx.h@{lpc24xx.h}!VICIntEnable@{VICIntEnable}}
\index{VICIntEnable@{VICIntEnable}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICIntEnable}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICIntEnable~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x010))}}
\label{lpc24xx_8h_a280555cbadcb52f8ba9cb51a19410fbc}


Definition at line 24 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1b9a57c489e3049aa04f77fbdc85b824}{
\index{lpc24xx.h@{lpc24xx.h}!VICIntEnClr@{VICIntEnClr}}
\index{VICIntEnClr@{VICIntEnClr}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICIntEnClr}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICIntEnClr~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x014))}}
\label{lpc24xx_8h_a1b9a57c489e3049aa04f77fbdc85b824}


Definition at line 25 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a87f793a1b9254ca2dec755c61184a715}{
\index{lpc24xx.h@{lpc24xx.h}!VICIntSelect@{VICIntSelect}}
\index{VICIntSelect@{VICIntSelect}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICIntSelect}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICIntSelect~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x00C))}}
\label{lpc24xx_8h_a87f793a1b9254ca2dec755c61184a715}


Definition at line 23 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0b5f296231f7e211bddb891e7ee2d9d0}{
\index{lpc24xx.h@{lpc24xx.h}!VICIRQStatus@{VICIRQStatus}}
\index{VICIRQStatus@{VICIRQStatus}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICIRQStatus}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICIRQStatus~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x000))}}
\label{lpc24xx_8h_a0b5f296231f7e211bddb891e7ee2d9d0}


Definition at line 20 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a90c4ee6fd15e5853fcea07b093301531}{
\index{lpc24xx.h@{lpc24xx.h}!VICProtection@{VICProtection}}
\index{VICProtection@{VICProtection}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICProtection}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICProtection~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x020))}}
\label{lpc24xx_8h_a90c4ee6fd15e5853fcea07b093301531}


Definition at line 28 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a203c9a566caee3fb243e45e1dee0aee5}{
\index{lpc24xx.h@{lpc24xx.h}!VICRawIntr@{VICRawIntr}}
\index{VICRawIntr@{VICRawIntr}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICRawIntr}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICRawIntr~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x008))}}
\label{lpc24xx_8h_a203c9a566caee3fb243e45e1dee0aee5}


Definition at line 22 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af9c817ab549e08440ad18a4bf117a321}{
\index{lpc24xx.h@{lpc24xx.h}!VICSoftInt@{VICSoftInt}}
\index{VICSoftInt@{VICSoftInt}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICSoftInt}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICSoftInt~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x018))}}
\label{lpc24xx_8h_af9c817ab549e08440ad18a4bf117a321}


Definition at line 26 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a72d8c7fd4ffe5a7330f1708e7670b22e}{
\index{lpc24xx.h@{lpc24xx.h}!VICSoftIntClr@{VICSoftIntClr}}
\index{VICSoftIntClr@{VICSoftIntClr}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICSoftIntClr}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICSoftIntClr~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x01C))}}
\label{lpc24xx_8h_a72d8c7fd4ffe5a7330f1708e7670b22e}


Definition at line 27 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a685c962e0d90e61a510a2de1f2c85748}{
\index{lpc24xx.h@{lpc24xx.h}!VICSWPrioMask@{VICSWPrioMask}}
\index{VICSWPrioMask@{VICSWPrioMask}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICSWPrioMask}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICSWPrioMask~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x024))}}
\label{lpc24xx_8h_a685c962e0d90e61a510a2de1f2c85748}


Definition at line 29 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa11babfb092f15d15765591e9d4c8df2}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr@{VICVectAddr}}
\index{VICVectAddr@{VICVectAddr}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0xF00))}}
\label{lpc24xx_8h_aa11babfb092f15d15765591e9d4c8df2}


Definition at line 133 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a85e25e831bb24ac9ce421e68abb6a6ed}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr0@{VICVectAddr0}}
\index{VICVectAddr0@{VICVectAddr0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr0}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr0~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x100))}}
\label{lpc24xx_8h_a85e25e831bb24ac9ce421e68abb6a6ed}


Definition at line 31 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a91b399987809e91fa1a0d93dc8e2e680}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr1@{VICVectAddr1}}
\index{VICVectAddr1@{VICVectAddr1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr1}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr1~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x104))}}
\label{lpc24xx_8h_a91b399987809e91fa1a0d93dc8e2e680}


Definition at line 32 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abdb80dc27da98460a7ecd37f86bae79b}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr10@{VICVectAddr10}}
\index{VICVectAddr10@{VICVectAddr10}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr10}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr10~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x128))}}
\label{lpc24xx_8h_abdb80dc27da98460a7ecd37f86bae79b}


Definition at line 41 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a248f13b37d0ff6933c5df70a7f4d97a5}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr11@{VICVectAddr11}}
\index{VICVectAddr11@{VICVectAddr11}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr11}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr11~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x12C))}}
\label{lpc24xx_8h_a248f13b37d0ff6933c5df70a7f4d97a5}


Definition at line 42 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8320e9fafd212820fa231355ef3560d7}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr12@{VICVectAddr12}}
\index{VICVectAddr12@{VICVectAddr12}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr12}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr12~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x130))}}
\label{lpc24xx_8h_a8320e9fafd212820fa231355ef3560d7}


Definition at line 43 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a31c626ea441d4118c78ed6493a586d2a}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr13@{VICVectAddr13}}
\index{VICVectAddr13@{VICVectAddr13}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr13}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr13~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x134))}}
\label{lpc24xx_8h_a31c626ea441d4118c78ed6493a586d2a}


Definition at line 44 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a37bc90e0836e00ed1a3e0b4c543cfc0e}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr14@{VICVectAddr14}}
\index{VICVectAddr14@{VICVectAddr14}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr14}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr14~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x138))}}
\label{lpc24xx_8h_a37bc90e0836e00ed1a3e0b4c543cfc0e}


Definition at line 45 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af638016eb18c545b198b4cfa387b16d8}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr15@{VICVectAddr15}}
\index{VICVectAddr15@{VICVectAddr15}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr15}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr15~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x13C))}}
\label{lpc24xx_8h_af638016eb18c545b198b4cfa387b16d8}


Definition at line 46 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6e97ec095f58cc4d5df581755d7c3e31}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr16@{VICVectAddr16}}
\index{VICVectAddr16@{VICVectAddr16}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr16}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr16~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x140))}}
\label{lpc24xx_8h_a6e97ec095f58cc4d5df581755d7c3e31}


Definition at line 47 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8c5eaff0305eb6e4cfd27b827c87e99e}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr17@{VICVectAddr17}}
\index{VICVectAddr17@{VICVectAddr17}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr17}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr17~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x144))}}
\label{lpc24xx_8h_a8c5eaff0305eb6e4cfd27b827c87e99e}


Definition at line 48 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af39b3bd1a84e35f274b0d5664b080459}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr18@{VICVectAddr18}}
\index{VICVectAddr18@{VICVectAddr18}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr18}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr18~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x148))}}
\label{lpc24xx_8h_af39b3bd1a84e35f274b0d5664b080459}


Definition at line 49 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9ac18dabe66a0657ed4de95d09c57d35}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr19@{VICVectAddr19}}
\index{VICVectAddr19@{VICVectAddr19}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr19}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr19~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x14C))}}
\label{lpc24xx_8h_a9ac18dabe66a0657ed4de95d09c57d35}


Definition at line 50 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aef69ec5e987e5037ba5085f79f2c2b06}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr2@{VICVectAddr2}}
\index{VICVectAddr2@{VICVectAddr2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr2}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr2~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x108))}}
\label{lpc24xx_8h_aef69ec5e987e5037ba5085f79f2c2b06}


Definition at line 33 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a557042fbfea44babfb02f1fa92551f66}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr20@{VICVectAddr20}}
\index{VICVectAddr20@{VICVectAddr20}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr20}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr20~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x150))}}
\label{lpc24xx_8h_a557042fbfea44babfb02f1fa92551f66}


Definition at line 51 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2d3c87a6813b8eb0f73f506b8b95e96f}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr21@{VICVectAddr21}}
\index{VICVectAddr21@{VICVectAddr21}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr21}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr21~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x154))}}
\label{lpc24xx_8h_a2d3c87a6813b8eb0f73f506b8b95e96f}


Definition at line 52 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa29860ba98ed39eddebd69fbfa97fa02}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr22@{VICVectAddr22}}
\index{VICVectAddr22@{VICVectAddr22}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr22}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr22~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x158))}}
\label{lpc24xx_8h_aa29860ba98ed39eddebd69fbfa97fa02}


Definition at line 53 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9e01fa22d6cbf6cb0b7f9980d9c041b0}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr23@{VICVectAddr23}}
\index{VICVectAddr23@{VICVectAddr23}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr23}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr23~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x15C))}}
\label{lpc24xx_8h_a9e01fa22d6cbf6cb0b7f9980d9c041b0}


Definition at line 54 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a801a680006e01bb97dc4aa4e413396f6}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr24@{VICVectAddr24}}
\index{VICVectAddr24@{VICVectAddr24}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr24}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr24~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x160))}}
\label{lpc24xx_8h_a801a680006e01bb97dc4aa4e413396f6}


Definition at line 55 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1ab788269b348588e55e04015397c4dd}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr25@{VICVectAddr25}}
\index{VICVectAddr25@{VICVectAddr25}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr25}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr25~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x164))}}
\label{lpc24xx_8h_a1ab788269b348588e55e04015397c4dd}


Definition at line 56 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a93a9f7f63ff85a943af27d36c601e517}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr26@{VICVectAddr26}}
\index{VICVectAddr26@{VICVectAddr26}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr26}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr26~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x168))}}
\label{lpc24xx_8h_a93a9f7f63ff85a943af27d36c601e517}


Definition at line 57 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afc8880f1c35f1da42fbc52b3cb3d16a9}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr27@{VICVectAddr27}}
\index{VICVectAddr27@{VICVectAddr27}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr27}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr27~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x16C))}}
\label{lpc24xx_8h_afc8880f1c35f1da42fbc52b3cb3d16a9}


Definition at line 58 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a688d705b146ef3c8f0f962e4c6675fd0}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr28@{VICVectAddr28}}
\index{VICVectAddr28@{VICVectAddr28}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr28}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr28~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x170))}}
\label{lpc24xx_8h_a688d705b146ef3c8f0f962e4c6675fd0}


Definition at line 59 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af153a9c71a96b501a092a51e512f35f6}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr29@{VICVectAddr29}}
\index{VICVectAddr29@{VICVectAddr29}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr29}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr29~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x174))}}
\label{lpc24xx_8h_af153a9c71a96b501a092a51e512f35f6}


Definition at line 60 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a84e7299ab92f39cd939911e6c0bdd237}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr3@{VICVectAddr3}}
\index{VICVectAddr3@{VICVectAddr3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr3}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr3~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x10C))}}
\label{lpc24xx_8h_a84e7299ab92f39cd939911e6c0bdd237}


Definition at line 34 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a89fd6004b8053d203d7876e9f6189ca8}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr30@{VICVectAddr30}}
\index{VICVectAddr30@{VICVectAddr30}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr30}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr30~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x178))}}
\label{lpc24xx_8h_a89fd6004b8053d203d7876e9f6189ca8}


Definition at line 61 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a00d717151504cf263dcb2ebb52d869e5}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr31@{VICVectAddr31}}
\index{VICVectAddr31@{VICVectAddr31}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr31}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr31~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x17C))}}
\label{lpc24xx_8h_a00d717151504cf263dcb2ebb52d869e5}


Definition at line 62 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aaed00aa5190e457cecf1dba76db581e5}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr4@{VICVectAddr4}}
\index{VICVectAddr4@{VICVectAddr4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr4}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr4~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x110))}}
\label{lpc24xx_8h_aaed00aa5190e457cecf1dba76db581e5}


Definition at line 35 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac91b56fa64c1df1ee10d3f16f9759b03}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr5@{VICVectAddr5}}
\index{VICVectAddr5@{VICVectAddr5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr5}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr5~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x114))}}
\label{lpc24xx_8h_ac91b56fa64c1df1ee10d3f16f9759b03}


Definition at line 36 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4eb76fd8bd712b5a509de4b6346906e0}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr6@{VICVectAddr6}}
\index{VICVectAddr6@{VICVectAddr6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr6}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr6~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x118))}}
\label{lpc24xx_8h_a4eb76fd8bd712b5a509de4b6346906e0}


Definition at line 37 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a54c71fa6073afd8e01c8284049ee1b30}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr7@{VICVectAddr7}}
\index{VICVectAddr7@{VICVectAddr7}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr7}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr7~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x11C))}}
\label{lpc24xx_8h_a54c71fa6073afd8e01c8284049ee1b30}


Definition at line 38 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a35dd7bc378e38d32531c13b659f2635c}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr8@{VICVectAddr8}}
\index{VICVectAddr8@{VICVectAddr8}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr8}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr8~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x120))}}
\label{lpc24xx_8h_a35dd7bc378e38d32531c13b659f2635c}


Definition at line 39 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a87a152c7325c92e2dfda4345a47df90f}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectAddr9@{VICVectAddr9}}
\index{VICVectAddr9@{VICVectAddr9}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectAddr9}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectAddr9~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x124))}}
\label{lpc24xx_8h_a87a152c7325c92e2dfda4345a47df90f}


Definition at line 40 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae961eb169504c288c6dde700cb22ad9d}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl0@{VICVectCntl0}}
\index{VICVectCntl0@{VICVectCntl0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl0}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl0~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x200))}}
\label{lpc24xx_8h_ae961eb169504c288c6dde700cb22ad9d}


Definition at line 66 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af980f3940ea754ed55a5fc4c03ef0cfc}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl1@{VICVectCntl1}}
\index{VICVectCntl1@{VICVectCntl1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl1}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl1~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x204))}}
\label{lpc24xx_8h_af980f3940ea754ed55a5fc4c03ef0cfc}


Definition at line 67 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a44df4b336fdff59ae4f295bc868ad772}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl10@{VICVectCntl10}}
\index{VICVectCntl10@{VICVectCntl10}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl10}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl10~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x228))}}
\label{lpc24xx_8h_a44df4b336fdff59ae4f295bc868ad772}


Definition at line 76 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a67335d6c6e9f14623c5a64affaae1f23}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl11@{VICVectCntl11}}
\index{VICVectCntl11@{VICVectCntl11}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl11}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl11~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x22C))}}
\label{lpc24xx_8h_a67335d6c6e9f14623c5a64affaae1f23}


Definition at line 77 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afb76fc13097f1af464cf7331d65f47d1}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl12@{VICVectCntl12}}
\index{VICVectCntl12@{VICVectCntl12}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl12}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl12~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x230))}}
\label{lpc24xx_8h_afb76fc13097f1af464cf7331d65f47d1}


Definition at line 78 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a580f2266da12ca1dde894210d889aa9c}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl13@{VICVectCntl13}}
\index{VICVectCntl13@{VICVectCntl13}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl13}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl13~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x234))}}
\label{lpc24xx_8h_a580f2266da12ca1dde894210d889aa9c}


Definition at line 79 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a60b77dd5c21c12eac25a4499c0e24a12}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl14@{VICVectCntl14}}
\index{VICVectCntl14@{VICVectCntl14}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl14}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl14~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x238))}}
\label{lpc24xx_8h_a60b77dd5c21c12eac25a4499c0e24a12}


Definition at line 80 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a2a928833f763b758dd09edabc7982bc5}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl15@{VICVectCntl15}}
\index{VICVectCntl15@{VICVectCntl15}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl15}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl15~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x23C))}}
\label{lpc24xx_8h_a2a928833f763b758dd09edabc7982bc5}


Definition at line 81 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aa069d0a454ae6cdb6e953c06b8e91ba6}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl16@{VICVectCntl16}}
\index{VICVectCntl16@{VICVectCntl16}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl16}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl16~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x240))}}
\label{lpc24xx_8h_aa069d0a454ae6cdb6e953c06b8e91ba6}


Definition at line 82 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a840b97a4eb92ee88c488aecdcd4869a8}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl17@{VICVectCntl17}}
\index{VICVectCntl17@{VICVectCntl17}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl17}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl17~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x244))}}
\label{lpc24xx_8h_a840b97a4eb92ee88c488aecdcd4869a8}


Definition at line 83 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3734ba9ce1ede5ba56b4801730ad0e91}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl18@{VICVectCntl18}}
\index{VICVectCntl18@{VICVectCntl18}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl18}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl18~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x248))}}
\label{lpc24xx_8h_a3734ba9ce1ede5ba56b4801730ad0e91}


Definition at line 84 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af5a364627437ba4cd47b6c6abaf3f50e}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl19@{VICVectCntl19}}
\index{VICVectCntl19@{VICVectCntl19}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl19}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl19~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x24C))}}
\label{lpc24xx_8h_af5a364627437ba4cd47b6c6abaf3f50e}


Definition at line 85 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a68559aeb6c616c21cf0a7ca2b45e6d86}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl2@{VICVectCntl2}}
\index{VICVectCntl2@{VICVectCntl2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl2}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl2~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x208))}}
\label{lpc24xx_8h_a68559aeb6c616c21cf0a7ca2b45e6d86}


Definition at line 68 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4117958218819728fca13af23cf643c7}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl20@{VICVectCntl20}}
\index{VICVectCntl20@{VICVectCntl20}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl20}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl20~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x250))}}
\label{lpc24xx_8h_a4117958218819728fca13af23cf643c7}


Definition at line 86 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aabac54920ca9f129e3c436971ff8e1fb}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl21@{VICVectCntl21}}
\index{VICVectCntl21@{VICVectCntl21}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl21}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl21~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x254))}}
\label{lpc24xx_8h_aabac54920ca9f129e3c436971ff8e1fb}


Definition at line 87 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1dd81b39a355d22324145b375661503c}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl22@{VICVectCntl22}}
\index{VICVectCntl22@{VICVectCntl22}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl22}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl22~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x258))}}
\label{lpc24xx_8h_a1dd81b39a355d22324145b375661503c}


Definition at line 88 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afdb8c66f7b6a812ba777d55d92bd2a66}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl23@{VICVectCntl23}}
\index{VICVectCntl23@{VICVectCntl23}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl23}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl23~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x25C))}}
\label{lpc24xx_8h_afdb8c66f7b6a812ba777d55d92bd2a66}


Definition at line 89 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1f033a2b9494597a9dd94234090f62ba}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl24@{VICVectCntl24}}
\index{VICVectCntl24@{VICVectCntl24}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl24}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl24~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x260))}}
\label{lpc24xx_8h_a1f033a2b9494597a9dd94234090f62ba}


Definition at line 90 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a96c3194124e377fd2410e993ac057608}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl25@{VICVectCntl25}}
\index{VICVectCntl25@{VICVectCntl25}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl25}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl25~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x264))}}
\label{lpc24xx_8h_a96c3194124e377fd2410e993ac057608}


Definition at line 91 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a97c123856c44a9f9d2ce123334961e39}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl26@{VICVectCntl26}}
\index{VICVectCntl26@{VICVectCntl26}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl26}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl26~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x268))}}
\label{lpc24xx_8h_a97c123856c44a9f9d2ce123334961e39}


Definition at line 92 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a730f5b186a94f8f5075e79bdeabce93a}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl27@{VICVectCntl27}}
\index{VICVectCntl27@{VICVectCntl27}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl27}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl27~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x26C))}}
\label{lpc24xx_8h_a730f5b186a94f8f5075e79bdeabce93a}


Definition at line 93 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a40ae9eeb6c1afae5806d8ac93a74855b}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl28@{VICVectCntl28}}
\index{VICVectCntl28@{VICVectCntl28}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl28}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl28~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x270))}}
\label{lpc24xx_8h_a40ae9eeb6c1afae5806d8ac93a74855b}


Definition at line 94 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a0518ef9cd784ebb911accae5e594c3e7}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl29@{VICVectCntl29}}
\index{VICVectCntl29@{VICVectCntl29}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl29}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl29~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x274))}}
\label{lpc24xx_8h_a0518ef9cd784ebb911accae5e594c3e7}


Definition at line 95 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a4648491c1ec088cce9ceea645e3d37e4}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl3@{VICVectCntl3}}
\index{VICVectCntl3@{VICVectCntl3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl3}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl3~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x20C))}}
\label{lpc24xx_8h_a4648491c1ec088cce9ceea645e3d37e4}


Definition at line 69 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad14fd2d492c383a04c95ea1b22933afa}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl30@{VICVectCntl30}}
\index{VICVectCntl30@{VICVectCntl30}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl30}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl30~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x278))}}
\label{lpc24xx_8h_ad14fd2d492c383a04c95ea1b22933afa}


Definition at line 96 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a595875835ba7047a99e0d1d8dff6f66d}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl31@{VICVectCntl31}}
\index{VICVectCntl31@{VICVectCntl31}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl31}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl31~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x27C))}}
\label{lpc24xx_8h_a595875835ba7047a99e0d1d8dff6f66d}


Definition at line 97 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad0adf6ad032d15c0037847ae75566ec0}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl4@{VICVectCntl4}}
\index{VICVectCntl4@{VICVectCntl4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl4}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl4~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x210))}}
\label{lpc24xx_8h_ad0adf6ad032d15c0037847ae75566ec0}


Definition at line 70 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a9f116183d40b4a9585cca57bd9d09840}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl5@{VICVectCntl5}}
\index{VICVectCntl5@{VICVectCntl5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl5}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl5~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x214))}}
\label{lpc24xx_8h_a9f116183d40b4a9585cca57bd9d09840}


Definition at line 71 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aece37c162ea5f92ff264ef2196a52cec}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl6@{VICVectCntl6}}
\index{VICVectCntl6@{VICVectCntl6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl6}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl6~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x218))}}
\label{lpc24xx_8h_aece37c162ea5f92ff264ef2196a52cec}


Definition at line 72 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a40a8f847b0850756329c300ce44bbaa8}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl7@{VICVectCntl7}}
\index{VICVectCntl7@{VICVectCntl7}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl7}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl7~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x21C))}}
\label{lpc24xx_8h_a40a8f847b0850756329c300ce44bbaa8}


Definition at line 73 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a55088be1796d8867bccefa3bbc96cc19}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl8@{VICVectCntl8}}
\index{VICVectCntl8@{VICVectCntl8}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl8}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl8~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x220))}}
\label{lpc24xx_8h_a55088be1796d8867bccefa3bbc96cc19}


Definition at line 74 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a98376ab4397e2e74e3bfbba47c31fd09}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectCntl9@{VICVectCntl9}}
\index{VICVectCntl9@{VICVectCntl9}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectCntl9}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectCntl9~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x224))}}
\label{lpc24xx_8h_a98376ab4397e2e74e3bfbba47c31fd09}


Definition at line 75 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a54104c6b21fb073501ef551c5cd87039}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority0@{VICVectPriority0}}
\index{VICVectPriority0@{VICVectPriority0}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority0}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority0~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x200))}}
\label{lpc24xx_8h_a54104c6b21fb073501ef551c5cd87039}


Definition at line 100 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ac742121477a1b32ecdddf8843ae6d770}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority1@{VICVectPriority1}}
\index{VICVectPriority1@{VICVectPriority1}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority1}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority1~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x204))}}
\label{lpc24xx_8h_ac742121477a1b32ecdddf8843ae6d770}


Definition at line 101 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aba920ff109e2a3a18fa180dc5da50a82}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority10@{VICVectPriority10}}
\index{VICVectPriority10@{VICVectPriority10}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority10}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority10~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x228))}}
\label{lpc24xx_8h_aba920ff109e2a3a18fa180dc5da50a82}


Definition at line 110 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad4fc617f9fd332b742acf56da61a0962}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority11@{VICVectPriority11}}
\index{VICVectPriority11@{VICVectPriority11}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority11}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority11~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x22C))}}
\label{lpc24xx_8h_ad4fc617f9fd332b742acf56da61a0962}


Definition at line 111 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a82662e507bde4cbc1611603e9121467a}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority12@{VICVectPriority12}}
\index{VICVectPriority12@{VICVectPriority12}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority12}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority12~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x230))}}
\label{lpc24xx_8h_a82662e507bde4cbc1611603e9121467a}


Definition at line 112 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a82cb2c48ab06464464a6d141a1ab8a10}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority13@{VICVectPriority13}}
\index{VICVectPriority13@{VICVectPriority13}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority13}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority13~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x234))}}
\label{lpc24xx_8h_a82cb2c48ab06464464a6d141a1ab8a10}


Definition at line 113 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8359b2b3eb6c2b4f1f378a3455d22d84}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority14@{VICVectPriority14}}
\index{VICVectPriority14@{VICVectPriority14}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority14}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority14~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x238))}}
\label{lpc24xx_8h_a8359b2b3eb6c2b4f1f378a3455d22d84}


Definition at line 114 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a8c193c62762f56b7378f0ebf2148b3b2}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority15@{VICVectPriority15}}
\index{VICVectPriority15@{VICVectPriority15}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority15}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority15~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x23C))}}
\label{lpc24xx_8h_a8c193c62762f56b7378f0ebf2148b3b2}


Definition at line 115 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a56f16d659b74674e284ae053622b9df8}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority16@{VICVectPriority16}}
\index{VICVectPriority16@{VICVectPriority16}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority16}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority16~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x240))}}
\label{lpc24xx_8h_a56f16d659b74674e284ae053622b9df8}


Definition at line 116 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a23e41cefe1cc1aa91d7de9d35bdd4848}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority17@{VICVectPriority17}}
\index{VICVectPriority17@{VICVectPriority17}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority17}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority17~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x244))}}
\label{lpc24xx_8h_a23e41cefe1cc1aa91d7de9d35bdd4848}


Definition at line 117 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3ced2adc46534fa8b6036776fba77b69}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority18@{VICVectPriority18}}
\index{VICVectPriority18@{VICVectPriority18}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority18}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority18~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x248))}}
\label{lpc24xx_8h_a3ced2adc46534fa8b6036776fba77b69}


Definition at line 118 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_abb298922637fefae3db431fa86a91f2b}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority19@{VICVectPriority19}}
\index{VICVectPriority19@{VICVectPriority19}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority19}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority19~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x24C))}}
\label{lpc24xx_8h_abb298922637fefae3db431fa86a91f2b}


Definition at line 119 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a803bf86a5eb441f622982ac0908497bc}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority2@{VICVectPriority2}}
\index{VICVectPriority2@{VICVectPriority2}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority2}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority2~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x208))}}
\label{lpc24xx_8h_a803bf86a5eb441f622982ac0908497bc}


Definition at line 102 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6bd2f4b952afc15adc69bcbb2934dac5}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority20@{VICVectPriority20}}
\index{VICVectPriority20@{VICVectPriority20}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority20}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority20~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x250))}}
\label{lpc24xx_8h_a6bd2f4b952afc15adc69bcbb2934dac5}


Definition at line 120 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a823fb5039934d5e20ce5c09b235da6da}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority21@{VICVectPriority21}}
\index{VICVectPriority21@{VICVectPriority21}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority21}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority21~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x254))}}
\label{lpc24xx_8h_a823fb5039934d5e20ce5c09b235da6da}


Definition at line 121 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afb0e2ef9108c4d29c1d44797115b9310}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority22@{VICVectPriority22}}
\index{VICVectPriority22@{VICVectPriority22}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority22}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority22~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x258))}}
\label{lpc24xx_8h_afb0e2ef9108c4d29c1d44797115b9310}


Definition at line 122 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a6a58a88005d0c102ca58ff5f00f8e03b}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority23@{VICVectPriority23}}
\index{VICVectPriority23@{VICVectPriority23}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority23}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority23~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x25C))}}
\label{lpc24xx_8h_a6a58a88005d0c102ca58ff5f00f8e03b}


Definition at line 123 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a640d760e41274e5ad8b4f4dd5cb19259}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority24@{VICVectPriority24}}
\index{VICVectPriority24@{VICVectPriority24}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority24}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority24~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x260))}}
\label{lpc24xx_8h_a640d760e41274e5ad8b4f4dd5cb19259}


Definition at line 124 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a1831d26fd5edd45ca86705d1fcb8fa75}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority25@{VICVectPriority25}}
\index{VICVectPriority25@{VICVectPriority25}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority25}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority25~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x264))}}
\label{lpc24xx_8h_a1831d26fd5edd45ca86705d1fcb8fa75}


Definition at line 125 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_afab72836f7853eaedf0ed00a660e72b2}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority26@{VICVectPriority26}}
\index{VICVectPriority26@{VICVectPriority26}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority26}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority26~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x268))}}
\label{lpc24xx_8h_afab72836f7853eaedf0ed00a660e72b2}


Definition at line 126 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a918edfc042ce4506ccfe89243dbb9dda}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority27@{VICVectPriority27}}
\index{VICVectPriority27@{VICVectPriority27}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority27}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority27~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x26C))}}
\label{lpc24xx_8h_a918edfc042ce4506ccfe89243dbb9dda}


Definition at line 127 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3e727f8302546d175b3f28c11e54ecc1}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority28@{VICVectPriority28}}
\index{VICVectPriority28@{VICVectPriority28}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority28}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority28~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x270))}}
\label{lpc24xx_8h_a3e727f8302546d175b3f28c11e54ecc1}


Definition at line 128 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a95bc9efc023fc0524d1e9c15c0bc0d85}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority29@{VICVectPriority29}}
\index{VICVectPriority29@{VICVectPriority29}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority29}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority29~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x274))}}
\label{lpc24xx_8h_a95bc9efc023fc0524d1e9c15c0bc0d85}


Definition at line 129 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_aba59e61e6bc43cc408a04e181b76cf3f}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority3@{VICVectPriority3}}
\index{VICVectPriority3@{VICVectPriority3}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority3}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority3~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x20C))}}
\label{lpc24xx_8h_aba59e61e6bc43cc408a04e181b76cf3f}


Definition at line 103 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_af9b9541f80eef9ee708126279a681bd8}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority30@{VICVectPriority30}}
\index{VICVectPriority30@{VICVectPriority30}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority30}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority30~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x278))}}
\label{lpc24xx_8h_af9b9541f80eef9ee708126279a681bd8}


Definition at line 130 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a99912f49ed8389a029e3fa0bbe1d71a2}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority31@{VICVectPriority31}}
\index{VICVectPriority31@{VICVectPriority31}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority31}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority31~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x27C))}}
\label{lpc24xx_8h_a99912f49ed8389a029e3fa0bbe1d71a2}


Definition at line 131 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a52a7f5d9d2a2bafa224b5237addbb940}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority4@{VICVectPriority4}}
\index{VICVectPriority4@{VICVectPriority4}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority4}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority4~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x210))}}
\label{lpc24xx_8h_a52a7f5d9d2a2bafa224b5237addbb940}


Definition at line 104 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a69653dc62eb65ec51d3bc702e81f23ad}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority5@{VICVectPriority5}}
\index{VICVectPriority5@{VICVectPriority5}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority5}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority5~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x214))}}
\label{lpc24xx_8h_a69653dc62eb65ec51d3bc702e81f23ad}


Definition at line 105 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab1ddc6ee5a4838342b570fe60f575b84}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority6@{VICVectPriority6}}
\index{VICVectPriority6@{VICVectPriority6}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority6}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority6~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x218))}}
\label{lpc24xx_8h_ab1ddc6ee5a4838342b570fe60f575b84}


Definition at line 106 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae976fa42d85566316ae7db161481f553}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority7@{VICVectPriority7}}
\index{VICVectPriority7@{VICVectPriority7}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority7}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority7~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x21C))}}
\label{lpc24xx_8h_ae976fa42d85566316ae7db161481f553}


Definition at line 107 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a47b69918c7c6b39c5001f3ce5679ff98}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority8@{VICVectPriority8}}
\index{VICVectPriority8@{VICVectPriority8}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority8}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority8~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x220))}}
\label{lpc24xx_8h_a47b69918c7c6b39c5001f3ce5679ff98}


Definition at line 108 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ad8538a3a570436d2bf41ba8fe16c1ab2}{
\index{lpc24xx.h@{lpc24xx.h}!VICVectPriority9@{VICVectPriority9}}
\index{VICVectPriority9@{VICVectPriority9}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{VICVectPriority9}]{\setlength{\rightskip}{0pt plus 5cm}\#define VICVectPriority9~($\ast$(volatile unsigned long $\ast$)(VIC\_\-BASE\_\-ADDR + 0x224))}}
\label{lpc24xx_8h_ad8538a3a570436d2bf41ba8fe16c1ab2}


Definition at line 109 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3e8a3bb108e9d8c0389e4e715f097be0}{
\index{lpc24xx.h@{lpc24xx.h}!WDCLKSEL@{WDCLKSEL}}
\index{WDCLKSEL@{WDCLKSEL}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{WDCLKSEL}]{\setlength{\rightskip}{0pt plus 5cm}\#define WDCLKSEL~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x10))}}
\label{lpc24xx_8h_a3e8a3bb108e9d8c0389e4e715f097be0}


Definition at line 840 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a02d688463660c741e72dc905582805e9}{
\index{lpc24xx.h@{lpc24xx.h}!WDFEED@{WDFEED}}
\index{WDFEED@{WDFEED}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{WDFEED}]{\setlength{\rightskip}{0pt plus 5cm}\#define WDFEED~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x08))}}
\label{lpc24xx_8h_a02d688463660c741e72dc905582805e9}


Definition at line 838 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ae8844752ed71e6be59c8527185465038}{
\index{lpc24xx.h@{lpc24xx.h}!WDG\_\-BASE\_\-ADDR@{WDG\_\-BASE\_\-ADDR}}
\index{WDG\_\-BASE\_\-ADDR@{WDG\_\-BASE\_\-ADDR}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{WDG\_\-BASE\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define WDG\_\-BASE\_\-ADDR~0xE0000000}}
\label{lpc24xx_8h_ae8844752ed71e6be59c8527185465038}


Definition at line 835 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a37c4add55fd2c30091f3e4d796feeca8}{
\index{lpc24xx.h@{lpc24xx.h}!WDMOD@{WDMOD}}
\index{WDMOD@{WDMOD}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{WDMOD}]{\setlength{\rightskip}{0pt plus 5cm}\#define WDMOD~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x00))}}
\label{lpc24xx_8h_a37c4add55fd2c30091f3e4d796feeca8}


Definition at line 836 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_a3e307aaee495eda03358a2ee3bf88c94}{
\index{lpc24xx.h@{lpc24xx.h}!WDTC@{WDTC}}
\index{WDTC@{WDTC}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{WDTC}]{\setlength{\rightskip}{0pt plus 5cm}\#define WDTC~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x04))}}
\label{lpc24xx_8h_a3e307aaee495eda03358a2ee3bf88c94}


Definition at line 837 of file lpc24xx.h.

\hypertarget{lpc24xx_8h_ab558486d90264fa951c0cb12f09e328a}{
\index{lpc24xx.h@{lpc24xx.h}!WDTV@{WDTV}}
\index{WDTV@{WDTV}!lpc24xx.h@{lpc24xx.h}}
\subsubsection[{WDTV}]{\setlength{\rightskip}{0pt plus 5cm}\#define WDTV~($\ast$(volatile unsigned long $\ast$)(WDG\_\-BASE\_\-ADDR + 0x0C))}}
\label{lpc24xx_8h_ab558486d90264fa951c0cb12f09e328a}


Definition at line 839 of file lpc24xx.h.

