// Seed: 1797261436
module module_0 #(
    parameter id_13 = 32'd26,
    parameter id_14 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_7;
  tri   id_8 = {1{!1 == 1}};
  wire  id_9;
  wire  id_10;
  wire  id_11;
  assign id_7 = 1'b0;
  uwire id_12;
  assign id_12 = 1;
  generate
    defparam id_13.id_14 = 1;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5
);
  always id_0 <= id_1 == id_4;
  uwire id_7 = 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  always @(posedge 1'h0 or 1);
  assign id_2 = 1'b0;
endmodule
