microsoft powerpoint 2006 06 07 ee380 gelsinger ppt page 1 page 2 micrna rchitecture and architecture page 3 page 4 isscc power density will get even worse fewer density mg wfem2 fe nti u 11 preeessu rs need te keep the junctions ceel performance higher ffe1 uer1e _ r lower leakage e1 per entief better relie k i it e penentie page 5 page 6 historica in main mein page 7 page 8 the cla tee speed end aeeeieretien irwereeeeel range and eeememy page 9 a new era l _ perforrnance e equals ipc the old multi core  power efficiencyg _ __ pe rfo rm an ce m croa rch tectu e advancementsx equals frequenv u ncqns t ia f red page 10 page 11 i nte co re m icrotatqtectu re instruction fetch and predec0de i instruction queue 2m 4m e shared l2 decode ce lc i rename alloc up to 10.6 gb s fsb retirement unit reorder buffer 1 l1 d cache and d tlb page 12 i nte co re m tt it_ itectu re instruction fetch and predec0de _1 i instruction queue 2m 4m c shared l2 decode __ ce lc i rename alloc a 1 cobxs fsb microop _ _ retirement unit micro_op i _ reorder buffer 1 l1 d cache and d tlb page 13 i nte co re m tt 2t_ itectu re instruction fetch and pre decode 1 instruction queue 2m 4m e shared l2 ein rename allof ud to micf p 10.6 gb s micr00p fsb retirement unit reorder buffer 1 page 14 i nte co re m tt it_ itectu re instruction fetch and pre decode 1 instruction queue 2m 4m e shared l2 decode ce lc i ein renamle alloc 1 cobxs retirement unit fsb reorder buffer page 15 i nte co re m tt rt_ tectu re instruction fetch and predec0de 1 instruction queue 2m 4m e shared l2 decode ce lc i rename alloc up to 10.6 gb s fsb l1 d cache and d tlb page 16 in1_ e ie advanced s_ _i__ v e k five page 17 page 18 intel wide dyng m icro page 19 intel advanced ita media boost in each com a e previous core pa rch page 20 intei advanced cache ava i i el b le
