--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp03_IP2SOC.twx OExp03_IP2SOC.ncd -o OExp03_IP2SOC.twr
OExp03_IP2SOC.pcf -ucf ok.ucf

Design file:              OExp03_IP2SOC.ncd
Physical constraint file: OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10171 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.324ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X65Y45.A5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.552 - 0.623)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y44.B6      net (fanout=1)        0.367   XLXN_174<15>
    SLICE_X62Y44.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X62Y44.C6      net (fanout=32)       0.113   Data_in<15>
    SLICE_X62Y44.CMUX    Tilo                  0.239   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X62Y44.A4      net (fanout=14)       0.615   Disp_num<15>
    SLICE_X62Y44.A       Tilo                  0.043   Data_in<15>
                                                       U6/SM1/M3/MSEG/XLXI_6
    SLICE_X63Y45.A5      net (fanout=2)        0.600   U6/SM1/M3/MSEG/XLXN_26
    SLICE_X63Y45.A       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X65Y45.C4      net (fanout=1)        0.395   U6/XLXN_9<39>
    SLICE_X65Y45.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X65Y45.A5      net (fanout=1)        0.148   U6/SEGMENT<39>
    SLICE_X65Y45.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (2.318ns logic, 2.238ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.552 - 0.623)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y43.B6      net (fanout=1)        0.451   XLXN_174<14>
    SLICE_X63Y43.B       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X63Y43.C6      net (fanout=32)       0.105   Data_in<14>
    SLICE_X63Y43.CMUX    Tilo                  0.244   Data_in<14>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X62Y44.A6      net (fanout=14)       0.445   Disp_num<14>
    SLICE_X62Y44.A       Tilo                  0.043   Data_in<15>
                                                       U6/SM1/M3/MSEG/XLXI_6
    SLICE_X63Y45.A5      net (fanout=2)        0.600   U6/SM1/M3/MSEG/XLXN_26
    SLICE_X63Y45.A       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X65Y45.C4      net (fanout=1)        0.395   U6/XLXN_9<39>
    SLICE_X65Y45.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X65Y45.A5      net (fanout=1)        0.148   U6/SEGMENT<39>
    SLICE_X65Y45.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (2.323ns logic, 2.144ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.552 - 0.623)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y43.B6      net (fanout=1)        0.537   XLXN_174<12>
    SLICE_X65Y43.B       Tilo                  0.043   Data_in<12>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X65Y43.C6      net (fanout=32)       0.105   Data_in<12>
    SLICE_X65Y43.CMUX    Tilo                  0.244   Data_in<12>
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X62Y44.A5      net (fanout=14)       0.267   Disp_num<12>
    SLICE_X62Y44.A       Tilo                  0.043   Data_in<15>
                                                       U6/SM1/M3/MSEG/XLXI_6
    SLICE_X63Y45.A5      net (fanout=2)        0.600   U6/SM1/M3/MSEG/XLXN_26
    SLICE_X63Y45.A       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X65Y45.C4      net (fanout=1)        0.395   U6/XLXN_9<39>
    SLICE_X65Y45.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X65Y45.A5      net (fanout=1)        0.148   U6/SEGMENT<39>
    SLICE_X65Y45.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (2.323ns logic, 2.052ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X64Y46.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.552 - 0.623)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y48.B5      net (fanout=1)        0.556   XLXN_174<24>
    SLICE_X63Y48.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X63Y48.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X63Y48.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X64Y48.B4      net (fanout=13)       0.782   Disp_num<24>
    SLICE_X64Y48.B       Tilo                  0.043   U6/XLXN_9<13>
                                                       U6/SM1/M6/MSEG/XLXI_6
    SLICE_X64Y47.C3      net (fanout=2)        0.367   U6/SM1/M6/MSEG/XLXN_26
    SLICE_X64Y47.C       Tilo                  0.043   U6/XLXN_9<15>
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X64Y46.C5      net (fanout=1)        0.247   U6/XLXN_9<15>
    SLICE_X64Y46.CMUX    Tilo                  0.134   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X64Y46.B5      net (fanout=1)        0.161   U6/SEGMENT<15>
    SLICE_X64Y46.CLK     Tas                  -0.022   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (2.285ns logic, 2.218ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.552 - 0.623)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y48.B5      net (fanout=1)        0.556   XLXN_174<24>
    SLICE_X63Y48.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X63Y48.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X63Y48.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X64Y48.A4      net (fanout=13)       0.656   Disp_num<24>
    SLICE_X64Y48.A       Tilo                  0.043   U6/XLXN_9<13>
                                                       U6/SM1/M6/MSEG/XLXI_8
    SLICE_X64Y47.C6      net (fanout=1)        0.391   U6/SM1/M6/MSEG/XLXN_28
    SLICE_X64Y47.C       Tilo                  0.043   U6/XLXN_9<15>
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X64Y46.C5      net (fanout=1)        0.247   U6/XLXN_9<15>
    SLICE_X64Y46.CMUX    Tilo                  0.134   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X64Y46.B5      net (fanout=1)        0.161   U6/SEGMENT<15>
    SLICE_X64Y46.CLK     Tas                  -0.022   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (2.285ns logic, 2.116ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.552 - 0.623)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y48.B6      net (fanout=1)        0.515   XLXN_174<26>
    SLICE_X62Y48.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X62Y48.C6      net (fanout=32)       0.113   Data_in<26>
    SLICE_X62Y48.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X62Y47.A3      net (fanout=13)       0.765   Disp_num<26>
    SLICE_X62Y47.A       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M6/MSEG/XLXI_5
    SLICE_X64Y47.C5      net (fanout=2)        0.259   U6/SM1/M6/MSEG/XLXN_119
    SLICE_X64Y47.C       Tilo                  0.043   U6/XLXN_9<15>
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X64Y46.C5      net (fanout=1)        0.247   U6/XLXN_9<15>
    SLICE_X64Y46.CMUX    Tilo                  0.134   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X64Y46.B5      net (fanout=1)        0.161   U6/SEGMENT<15>
    SLICE_X64Y46.CLK     Tas                  -0.022   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (2.280ns logic, 2.060ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X60Y40.B6), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.105 - 0.161)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y38.B6      net (fanout=1)        0.401   XLXN_174<2>
    SLICE_X61Y38.B       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X61Y38.C6      net (fanout=32)       0.104   Data_in<2>
    SLICE_X61Y38.CMUX    Tilo                  0.244   Data_in<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X61Y39.A3      net (fanout=14)       0.762   Disp_num<2>
    SLICE_X61Y39.A       Tilo                  0.043   XLXN_175<3>
                                                       U6/SM1/M0/MSEG/XLXI_5
    SLICE_X61Y41.C6      net (fanout=2)        0.367   U6/SM1/M0/MSEG/XLXN_119
    SLICE_X61Y41.C       Tilo                  0.043   XLXN_175<8>
                                                       U6/SM1/M0/MSEG/XLXI_47
    SLICE_X60Y40.D4      net (fanout=1)        0.316   U6/XLXN_9<63>
    SLICE_X60Y40.D       Tilo                  0.043   U6/M2/buffer<31>
                                                       U6/XLXI_6/Mmux_o601
    SLICE_X60Y40.B6      net (fanout=1)        0.297   U6/SEGMENT<63>
    SLICE_X60Y40.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (2.226ns logic, 2.247ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.105 - 0.161)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y38.B6      net (fanout=1)        0.401   XLXN_174<2>
    SLICE_X61Y38.B       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X61Y38.C6      net (fanout=32)       0.104   Data_in<2>
    SLICE_X61Y38.CMUX    Tilo                  0.244   Data_in<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X60Y39.D3      net (fanout=14)       0.726   Disp_num<2>
    SLICE_X60Y39.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/SM1/M0/MSEG/XLXI_8
    SLICE_X61Y41.C5      net (fanout=1)        0.243   U6/SM1/M0/MSEG/XLXN_28
    SLICE_X61Y41.C       Tilo                  0.043   XLXN_175<8>
                                                       U6/SM1/M0/MSEG/XLXI_47
    SLICE_X60Y40.D4      net (fanout=1)        0.316   U6/XLXN_9<63>
    SLICE_X60Y40.D       Tilo                  0.043   U6/M2/buffer<31>
                                                       U6/XLXI_6/Mmux_o601
    SLICE_X60Y40.B6      net (fanout=1)        0.297   U6/SEGMENT<63>
    SLICE_X60Y40.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (2.226ns logic, 2.087ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.105 - 0.161)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y38.B6      net (fanout=1)        0.401   XLXN_174<2>
    SLICE_X61Y38.B       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X61Y38.C6      net (fanout=32)       0.104   Data_in<2>
    SLICE_X61Y38.CMUX    Tilo                  0.244   Data_in<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X61Y41.A5      net (fanout=14)       0.545   Disp_num<2>
    SLICE_X61Y41.A       Tilo                  0.043   XLXN_175<8>
                                                       U6/SM1/M0/MSEG/XLXI_7
    SLICE_X61Y41.C1      net (fanout=2)        0.363   U6/SM1/M0/MSEG/XLXN_27
    SLICE_X61Y41.C       Tilo                  0.043   XLXN_175<8>
                                                       U6/SM1/M0/MSEG/XLXI_47
    SLICE_X60Y40.D4      net (fanout=1)        0.316   U6/XLXN_9<63>
    SLICE_X60Y40.D       Tilo                  0.043   U6/M2/buffer<31>
                                                       U6/XLXI_6/Mmux_o601
    SLICE_X60Y40.B6      net (fanout=1)        0.297   U6/SEGMENT<63>
    SLICE_X60Y40.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (2.226ns logic, 2.026ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_56 (SLICE_X52Y44.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_57 (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.674 - 0.481)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_57 to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.AQ      Tcko                  0.100   U6/M2/buffer<25>
                                                       U6/M2/buffer_57
    SLICE_X52Y44.A5      net (fanout=2)        0.190   U6/M2/buffer<57>
    SLICE_X52Y44.CLK     Tah         (-Th)     0.032   U6/M2/buffer<24>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.068ns logic, 0.190ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_24 (SLICE_X52Y44.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_25 (FF)
  Destination:          U6/M2/buffer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.674 - 0.481)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_25 to U6/M2/buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.BQ      Tcko                  0.100   U6/M2/buffer<25>
                                                       U6/M2/buffer_25
    SLICE_X52Y44.B6      net (fanout=2)        0.200   U6/M2/buffer<25>
    SLICE_X52Y44.CLK     Tah         (-Th)     0.032   U6/M2/buffer<24>
                                                       U6/M2/buffer_24_rstpot
                                                       U6/M2/buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.068ns logic, 0.200ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X64Y46.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_16 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.676 - 0.483)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_16 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.CQ      Tcko                  0.100   U6/M2/buffer<16>
                                                       U6/M2/buffer_16
    SLICE_X64Y46.B6      net (fanout=2)        0.268   U6/M2/buffer<16>
    SLICE_X64Y46.CLK     Tah         (-Th)     0.059   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.041ns logic, 0.268ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.239|    4.662|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10171 paths, 0 nets, and 2030 connections

Design statistics:
   Minimum period:   9.324ns{1}   (Maximum frequency: 107.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 12 21:54:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



