{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553894180980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553894180983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:16:20 2019 " "Processing started: Fri Mar 29 17:16:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553894180983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894180983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappy_dot -c flappy_dot " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappy_dot -c flappy_dot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894180983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1553894181475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE dot_obj.v(98) " "Verilog HDL Declaration information at dot_obj.v(98): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553894189614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_obj.v 3 3 " "Found 3 design units, including 3 entities, in source file dot_obj.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_obj " "Found entity 1: dot_obj" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189616 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_dot " "Found entity 2: datapath_dot" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189616 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_dot " "Found entity 3: control_dot" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rate_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 rate_divider " "Found entity 1: rate_divider" {  } { { "rate_divider.v" "" { Text "/cmshome/nguy1924/cscb58/project/rate_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_cord.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_cord.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_cord " "Found entity 1: dot_cord" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "columns.v 4 4 " "Found 4 design units, including 4 entities, in source file columns.v" { { "Info" "ISGN_ENTITY_NAME" "1 columns " "Found entity 1: columns" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189656 ""} { "Info" "ISGN_ENTITY_NAME" "2 col_control " "Found entity 2: col_control" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189656 ""} { "Info" "ISGN_ENTITY_NAME" "3 col_datapath " "Found entity 3: col_datapath" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189656 ""} { "Info" "ISGN_ENTITY_NAME" "4 eight_bit_counter " "Found entity 4: eight_bit_counter" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_num_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file random_num_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189662 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip " "Found entity 2: flip" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189662 ""} { "Info" "ISGN_ENTITY_NAME" "3 flip1 " "Found entity 3: flip1" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_dot.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_dot.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_dot " "Found entity 1: flappy_dot" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detect " "Found entity 1: collision_detect" {  } { { "collision_detector.v" "" { Text "/cmshome/nguy1924/cscb58/project/collision_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "/cmshome/nguy1924/cscb58/project/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_input_choice.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_input_choice.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input_choice " "Found entity 1: vga_input_choice" {  } { { "vga_input_choice.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_input_choice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flying_timer.v(10) " "Verilog HDL information at flying_timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "flying_timer.v" "" { Text "/cmshome/nguy1924/cscb58/project/flying_timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553894189685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flying_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file flying_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 flying_timer " "Found entity 1: flying_timer" {  } { { "flying_timer.v" "" { Text "/cmshome/nguy1924/cscb58/project/flying_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_score_keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file high_score_keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_score_keeper " "Found entity 1: high_score_keeper" {  } { { "high_score_keeper.v" "" { Text "/cmshome/nguy1924/cscb58/project/high_score_keeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t0 random_num_generator.v(4) " "Verilog HDL Implicit Net warning at random_num_generator.v(4): created implicit net for \"t0\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 random_num_generator.v(5) " "Verilog HDL Implicit Net warning at random_num_generator.v(5): created implicit net for \"t1\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 random_num_generator.v(6) " "Verilog HDL Implicit Net warning at random_num_generator.v(6): created implicit net for \"t2\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 random_num_generator.v(7) " "Verilog HDL Implicit Net warning at random_num_generator.v(7): created implicit net for \"t3\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_col flappy_dot.v(69) " "Verilog HDL Implicit Net warning at flappy_dot.v(69): created implicit net for \"done_col\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw flappy_dot.v(70) " "Verilog HDL Implicit Net warning at flappy_dot.v(70): created implicit net for \"draw\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(38) " "Verilog HDL Instantiation warning at dot_obj.v(38): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(45) " "Verilog HDL Instantiation warning at dot_obj.v(45): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(52) " "Verilog HDL Instantiation warning at dot_obj.v(52): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(110) " "Verilog HDL Instantiation warning at dot_obj.v(110): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "columns.v(73) " "Verilog HDL Instantiation warning at columns.v(73): instance has no name" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189696 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "columns.v(79) " "Verilog HDL Instantiation warning at columns.v(79): instance has no name" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189696 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(80) " "Verilog HDL Instantiation warning at flappy_dot.v(80): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189697 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(94) " "Verilog HDL Instantiation warning at flappy_dot.v(94): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189697 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(105) " "Verilog HDL Instantiation warning at flappy_dot.v(105): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189697 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(119) " "Verilog HDL Instantiation warning at flappy_dot.v(119): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553894189698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_dot " "Elaborating entity \"flappy_dot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553894189775 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR flappy_dot.v(34) " "Output port \"LEDR\" at flappy_dot.v(34) has no driver" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553894189777 "|flappy_dot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 flappy_dot.v(35) " "Output port \"HEX4\" at flappy_dot.v(35) has no driver" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553894189777 "|flappy_dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "flappy_dot.v" "VGA" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894189840 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553894189840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553894189983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894189983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894189987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553894190015 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553894190015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "columns columns:comb_3 " "Elaborating entity \"columns\" for hierarchy \"columns:comb_3\"" {  } { { "flappy_dot.v" "comb_3" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_datapath columns:comb_3\|col_datapath:D0 " "Elaborating entity \"col_datapath\" for hierarchy \"columns:comb_3\|col_datapath:D0\"" {  } { { "columns.v" "D0" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_control columns:comb_3\|col_control:C0 " "Elaborating entity \"col_control\" for hierarchy \"columns:comb_3\|col_control:C0\"" {  } { { "columns.v" "C0" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random columns.v(55) " "Verilog HDL or VHDL warning at columns.v(55): object \"random\" assigned a value but never read" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_start columns.v(128) " "Verilog HDL Always Construct warning at columns.v(128): inferring latch(es) for variable \"col_start\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opening_pos columns.v(128) " "Verilog HDL Always Construct warning at columns.v(128): inferring latch(es) for variable \"opening_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col1_op columns.v(128) " "Verilog HDL Always Construct warning at columns.v(128): inferring latch(es) for variable \"col1_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col2_op columns.v(128) " "Verilog HDL Always Construct warning at columns.v(128): inferring latch(es) for variable \"col2_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col3_op columns.v(128) " "Verilog HDL Always Construct warning at columns.v(128): inferring latch(es) for variable \"col3_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col4_op columns.v(128) " "Verilog HDL Always Construct warning at columns.v(128): inferring latch(es) for variable \"col4_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[0\] columns.v(128) " "Inferred latch for \"col4_op\[0\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[1\] columns.v(128) " "Inferred latch for \"col4_op\[1\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[2\] columns.v(128) " "Inferred latch for \"col4_op\[2\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[3\] columns.v(128) " "Inferred latch for \"col4_op\[3\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[4\] columns.v(128) " "Inferred latch for \"col4_op\[4\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190025 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[5\] columns.v(128) " "Inferred latch for \"col4_op\[5\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[6\] columns.v(128) " "Inferred latch for \"col4_op\[6\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[0\] columns.v(128) " "Inferred latch for \"col3_op\[0\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[1\] columns.v(128) " "Inferred latch for \"col3_op\[1\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[2\] columns.v(128) " "Inferred latch for \"col3_op\[2\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[3\] columns.v(128) " "Inferred latch for \"col3_op\[3\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[4\] columns.v(128) " "Inferred latch for \"col3_op\[4\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[5\] columns.v(128) " "Inferred latch for \"col3_op\[5\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[6\] columns.v(128) " "Inferred latch for \"col3_op\[6\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[0\] columns.v(128) " "Inferred latch for \"col2_op\[0\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[1\] columns.v(128) " "Inferred latch for \"col2_op\[1\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[2\] columns.v(128) " "Inferred latch for \"col2_op\[2\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[3\] columns.v(128) " "Inferred latch for \"col2_op\[3\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[4\] columns.v(128) " "Inferred latch for \"col2_op\[4\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[5\] columns.v(128) " "Inferred latch for \"col2_op\[5\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[6\] columns.v(128) " "Inferred latch for \"col2_op\[6\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[0\] columns.v(128) " "Inferred latch for \"col1_op\[0\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[1\] columns.v(128) " "Inferred latch for \"col1_op\[1\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[2\] columns.v(128) " "Inferred latch for \"col1_op\[2\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[3\] columns.v(128) " "Inferred latch for \"col1_op\[3\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[4\] columns.v(128) " "Inferred latch for \"col1_op\[4\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[5\] columns.v(128) " "Inferred latch for \"col1_op\[5\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[6\] columns.v(128) " "Inferred latch for \"col1_op\[6\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[0\] columns.v(128) " "Inferred latch for \"opening_pos\[0\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[1\] columns.v(128) " "Inferred latch for \"opening_pos\[1\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[2\] columns.v(128) " "Inferred latch for \"opening_pos\[2\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[3\] columns.v(128) " "Inferred latch for \"opening_pos\[3\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[4\] columns.v(128) " "Inferred latch for \"opening_pos\[4\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[5\] columns.v(128) " "Inferred latch for \"opening_pos\[5\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[6\] columns.v(128) " "Inferred latch for \"opening_pos\[6\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[0\] columns.v(128) " "Inferred latch for \"col_start\[0\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[1\] columns.v(128) " "Inferred latch for \"col_start\[1\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[2\] columns.v(128) " "Inferred latch for \"col_start\[2\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[3\] columns.v(128) " "Inferred latch for \"col_start\[3\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[4\] columns.v(128) " "Inferred latch for \"col_start\[4\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[5\] columns.v(128) " "Inferred latch for \"col_start\[5\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[6\] columns.v(128) " "Inferred latch for \"col_start\[6\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[7\] columns.v(128) " "Inferred latch for \"col_start\[7\]\" at columns.v(128)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_counter columns:comb_3\|col_control:C0\|eight_bit_counter:comb_13 " "Elaborating entity \"eight_bit_counter\" for hierarchy \"columns:comb_3\|col_control:C0\|eight_bit_counter:comb_13\"" {  } { { "columns.v" "comb_13" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random columns:comb_3\|col_control:C0\|random:comb_14 " "Elaborating entity \"random\" for hierarchy \"columns:comb_3\|col_control:C0\|random:comb_14\"" {  } { { "columns.v" "comb_14" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip columns:comb_3\|col_control:C0\|random:comb_14\|flip:u1 " "Elaborating entity \"flip\" for hierarchy \"columns:comb_3\|col_control:C0\|random:comb_14\|flip:u1\"" {  } { { "random_num_generator.v" "u1" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip1 columns:comb_3\|col_control:C0\|random:comb_14\|flip1:u2 " "Elaborating entity \"flip1\" for hierarchy \"columns:comb_3\|col_control:C0\|random:comb_14\|flip1:u2\"" {  } { { "random_num_generator.v" "u2" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_obj dot_obj:comb_4 " "Elaborating entity \"dot_obj\" for hierarchy \"dot_obj:comb_4\"" {  } { { "flappy_dot.v" "comb_4" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_cord dot_obj:comb_4\|dot_cord:dc " "Elaborating entity \"dot_cord\" for hierarchy \"dot_obj:comb_4\|dot_cord:dc\"" {  } { { "dot_obj.v" "dc" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dot_cord.v(31) " "Verilog HDL assignment warning at dot_cord.v(31): truncated value with size 32 to match size of target (7)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553894190040 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dot_cord.v(32) " "Verilog HDL assignment warning at dot_cord.v(32): truncated value with size 32 to match size of target (8)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553894190040 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dot_cord.v(37) " "Verilog HDL assignment warning at dot_cord.v(37): truncated value with size 32 to match size of target (7)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553894190040 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dot_cord.v(38) " "Verilog HDL assignment warning at dot_cord.v(38): truncated value with size 32 to match size of target (8)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553894190040 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score dot_obj:comb_4\|score:comb_18 " "Elaborating entity \"score\" for hierarchy \"dot_obj:comb_4\|score:comb_18\"" {  } { { "dot_obj.v" "comb_18" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score_keeper dot_obj:comb_4\|high_score_keeper:comb_19 " "Elaborating entity \"high_score_keeper\" for hierarchy \"dot_obj:comb_4\|high_score_keeper:comb_19\"" {  } { { "dot_obj.v" "comb_19" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flying_timer dot_obj:comb_4\|flying_timer:comb_20 " "Elaborating entity \"flying_timer\" for hierarchy \"dot_obj:comb_4\|flying_timer:comb_20\"" {  } { { "dot_obj.v" "comb_20" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_dot dot_obj:comb_4\|datapath_dot:d0 " "Elaborating entity \"datapath_dot\" for hierarchy \"dot_obj:comb_4\|datapath_dot:d0\"" {  } { { "dot_obj.v" "d0" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_dot dot_obj:comb_4\|control_dot:c0 " "Elaborating entity \"control_dot\" for hierarchy \"dot_obj:comb_4\|control_dot:c0\"" {  } { { "dot_obj.v" "c0" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider dot_obj:comb_4\|control_dot:c0\|rate_divider:comb_3 " "Elaborating entity \"rate_divider\" for hierarchy \"dot_obj:comb_4\|control_dot:c0\|rate_divider:comb_3\"" {  } { { "dot_obj.v" "comb_3" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detect collision_detect:comb_5 " "Elaborating entity \"collision_detect\" for hierarchy \"collision_detect:comb_5\"" {  } { { "flappy_dot.v" "comb_5" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_input_choice vga_input_choice:comb_6 " "Elaborating entity \"vga_input_choice\" for hierarchy \"vga_input_choice:comb_6\"" {  } { { "flappy_dot.v" "comb_6" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:first_score_dig " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:first_score_dig\"" {  } { { "flappy_dot.v" "first_score_dig" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553894190069 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[6\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[6\]\"" {  } { { "hex_decoder.v" "segments\[6\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[6\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[6\]\"" {  } { { "hex_decoder.v" "segments\[6\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[6\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[5\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[5\]\"" {  } { { "hex_decoder.v" "segments\[5\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[5\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[5\]\"" {  } { { "hex_decoder.v" "segments\[5\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[5\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[4\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[4\]\"" {  } { { "hex_decoder.v" "segments\[4\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[4\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[4\]\"" {  } { { "hex_decoder.v" "segments\[4\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[4\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[3\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[3\]\"" {  } { { "hex_decoder.v" "segments\[3\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[3\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[3\]\"" {  } { { "hex_decoder.v" "segments\[3\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[3\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[2\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[2\]\"" {  } { { "hex_decoder.v" "segments\[2\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[2\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[2\]\"" {  } { { "hex_decoder.v" "segments\[2\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[2\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[1\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[1\]\"" {  } { { "hex_decoder.v" "segments\[1\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[1\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[1\]\"" {  } { { "hex_decoder.v" "segments\[1\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[1\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_score_dig\|segments\[0\] " "Net is fed by \"hex_decoder:first_score_dig\|segments\[0\]\"" {  } { { "hex_decoder.v" "segments\[0\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_decoder:first_highscore_dig\|segments\[0\] " "Net is fed by \"hex_decoder:first_highscore_dig\|segments\[0\]\"" {  } { { "hex_decoder.v" "segments\[0\]" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553894190292 ""}  } { { "flappy_dot.v" "HEX0\[0\]" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553894190292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553894190293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/nguy1924/cscb58/project/output_files/flappy_dot.map.smsg " "Generated suppressed messages file /cmshome/nguy1924/cscb58/project/output_files/flappy_dot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553894190476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 29 17:16:30 2019 " "Processing ended: Fri Mar 29 17:16:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553894190476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553894190476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553894190476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190476 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553894190620 ""}
