
pred_plat_defs.h,2811
#define __PRED_PLAT_DEFS_H__79,2744
#define ALARM_FREQUENCY 84,2801
#define FALSE 86,2852
#define TRUE 87,2868
#define PARITY_NO 90,2886
#define PARITY_YES 91,2908
#define COUNT2NANOSEC(COUNT2NANOSEC97,2964
#define NANOSEC2COUNT(NANOSEC2COUNT98,3013
#define TIMER_EXPIRED(TIMER_EXPIRED99,3062
#define MON_TIMER_VAL_MAX 101,3124
#define BOOT_DEFAULT	106,3240
#define DEFAULT_CONFIG	110,3331
#define BUSERR_NOP_X4(BUSERR_NOP_X4117,3455
#define FLUSH_BUFFERS	125,3678
#define LD_ACCESS(LD_ACCESS130,3765
#define LDR_ACCESS(LDR_ACCESS131,3813
#define LDL_ACCESS(LDL_ACCESS132,3863
#define LWR_ACCESS(LWR_ACCESS133,3913
#define LWL_ACCESS(LWL_ACCESS134,3955
#define LW_ACCESS(LW_ACCESS135,3997
#define LH_ACCESS(LH_ACCESS136,4038
#define LB_ACCESS(LB_ACCESS137,4079
#define SD_ACCESS(SD_ACCESS139,4121
#define SDR_ACCESS(SDR_ACCESS140,4169
#define SDL_ACCESS(SDL_ACCESS141,4219
#define SWR_ACCESS(SWR_ACCESS142,4269
#define SWL_ACCESS(SWL_ACCESS143,4311
#define SCOPE_TRIGGER_ADDR 147,4375
#define CPU_INTERFACE_CONF_INIT 159,4644
#define RAS10_LOW_INIT 165,4822
#define RAS10_HIGH_INIT 166,4876
#define RAS32_LOW_INIT 168,4931
#define RAS32_HIGH_INIT 169,4985
#define CS20_LOW_INIT 171,5040
#define CS20_HIGH_INIT 172,5094
#define PCI_IO_LOW_INIT 174,5149
#define PCI_IO_HIGH_INIT 175,5203
#define PCI_MEM_LOW_INIT 177,5259
#define PCI_MEM_HIGH_INIT 178,5313
#define CS3_BOOT_LOW_INIT 180,5369
#define CS3_BOOT_HIGH_INIT 181,5423
#define RAS0_LOW_INIT 183,5478
#define RAS0_HIGH_INIT 184,5532
#define RAS1_LOW_INIT 186,5587
#define RAS1_HIGH_INIT 187,5641
#define RAS2_LOW_INIT 189,5696
#define RAS2_HIGH_INIT 190,5750
#define RAS3_LOW_INIT 192,5805
#define RAS3_HIGH_INIT 193,5859
#define DRAM_CONFIG_INIT 195,5914
#define DRAM_BANK0_PARAM_INIT 196,5984
#define DRAM_BANK1_PARAM_INIT 197,6038
#define DRAM_BANK2_PARAM_INIT 198,6092
#define DRAM_BANK3_PARAM_INIT 199,6146
#define CS0_LOW_INIT 201,6201
#define CS0_HIGH_INIT 202,6255
#define CS1_LOW_INIT 203,6309
#define CS1_HIGH_INIT 204,6363
#define CS2_LOW_INIT 205,6417
#define CS2_HIGH_INIT 206,6471
#define CS3_LOW_INIT 207,6525
#define CS3_HIGH_INIT 208,6579
#define BOOT_CS_LOW_INIT 209,6633
#define BOOT_CS_HIGH_INIT 210,6687
#define DEVICE_BANK0_PARAM_INIT 212,6742
#define DEVICE_BANK1_PARAM_INIT 213,6797
#define DEVICE_BANK2_PARAM_INIT_REV1 214,6851
#define DEVICE_BANK2_PARAM_INIT	215,6925
#define GT64010_CLASS_REV_ID_ADDR 219,7015
#define GT64010_PCI_MEMMAPBASE_INIT 221,7065
#define EXC_SW_NMI 223,7115
#define EXC_UNKNOWN_RESET 224,7157
#define PCI_PCMCIA_DEV_NUM	226,7212
#define PCI_COMMAND_REG_OFFSET	228,7276
#define PCI_IO_BASE_OFFSET	229,7337
#define CLPD6279_COMMAND_SETTINGS	231,7395
#define CACHE_SIZE	233,7462
struct simParm simParm235,7490
