-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_dct_2d is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_block_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_0_ce0 : OUT STD_LOGIC;
    in_block_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_1_ce0 : OUT STD_LOGIC;
    in_block_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_2_ce0 : OUT STD_LOGIC;
    in_block_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_3_ce0 : OUT STD_LOGIC;
    in_block_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_4_ce0 : OUT STD_LOGIC;
    in_block_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_5_ce0 : OUT STD_LOGIC;
    in_block_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_6_ce0 : OUT STD_LOGIC;
    in_block_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_7_ce0 : OUT STD_LOGIC;
    in_block_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_block_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    out_block_ce0 : OUT STD_LOGIC;
    out_block_we0 : OUT STD_LOGIC;
    out_block_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct_dct_2d is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln39_fu_396_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln39_reg_465 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln39_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_block_0_load_reg_520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal in_block_1_load_reg_525 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_block_2_load_reg_530 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_block_3_load_reg_535 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_block_4_load_reg_540 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_block_5_load_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_block_6_load_reg_550 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_block_7_load_reg_555 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_fu_437_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln54_reg_560 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln54_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_inbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_load_reg_608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal col_inbuf_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_1_load_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_2_load_reg_618 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_3_load_reg_623 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_4_load_reg_628 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_5_load_reg_633 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_6_load_reg_638 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_7_load_reg_643 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce0 : STD_LOGIC;
    signal row_outbuf_we0 : STD_LOGIC;
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_ce0 : STD_LOGIC;
    signal col_outbuf_we0 : STD_LOGIC;
    signal col_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_ce0 : STD_LOGIC;
    signal col_inbuf_we0 : STD_LOGIC;
    signal col_inbuf_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_1_ce0 : STD_LOGIC;
    signal col_inbuf_1_we0 : STD_LOGIC;
    signal col_inbuf_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_2_ce0 : STD_LOGIC;
    signal col_inbuf_2_we0 : STD_LOGIC;
    signal col_inbuf_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_3_ce0 : STD_LOGIC;
    signal col_inbuf_3_we0 : STD_LOGIC;
    signal col_inbuf_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_4_ce0 : STD_LOGIC;
    signal col_inbuf_4_we0 : STD_LOGIC;
    signal col_inbuf_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_5_ce0 : STD_LOGIC;
    signal col_inbuf_5_we0 : STD_LOGIC;
    signal col_inbuf_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_6_ce0 : STD_LOGIC;
    signal col_inbuf_6_we0 : STD_LOGIC;
    signal col_inbuf_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_7_ce0 : STD_LOGIC;
    signal col_inbuf_7_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_done : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_idle : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_ready : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_ap_start : STD_LOGIC;
    signal grp_dct_1d_fu_323_ap_done : STD_LOGIC;
    signal grp_dct_1d_fu_323_ap_idle : STD_LOGIC;
    signal grp_dct_1d_fu_323_ap_ready : STD_LOGIC;
    signal grp_dct_1d_fu_323_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_1d_fu_323_dst_ce0 : STD_LOGIC;
    signal grp_dct_1d_fu_323_dst_we0 : STD_LOGIC;
    signal grp_dct_1d_fu_323_dst_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_323_dst_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_idle : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_ready : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_we0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_dct_1d_fu_323_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal zext_ln39_fu_384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_62 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln39_fu_406_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_1_fu_106 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln54_fu_447_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_we0 : OUT STD_LOGIC;
        col_inbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        row_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce0 : OUT STD_LOGIC;
        row_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_1_ce0 : OUT STD_LOGIC;
        col_inbuf_1_we0 : OUT STD_LOGIC;
        col_inbuf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_2_ce0 : OUT STD_LOGIC;
        col_inbuf_2_we0 : OUT STD_LOGIC;
        col_inbuf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_3_ce0 : OUT STD_LOGIC;
        col_inbuf_3_we0 : OUT STD_LOGIC;
        col_inbuf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_4_ce0 : OUT STD_LOGIC;
        col_inbuf_4_we0 : OUT STD_LOGIC;
        col_inbuf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_5_ce0 : OUT STD_LOGIC;
        col_inbuf_5_we0 : OUT STD_LOGIC;
        col_inbuf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_6_ce0 : OUT STD_LOGIC;
        col_inbuf_6_we0 : OUT STD_LOGIC;
        col_inbuf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        col_inbuf_7_ce0 : OUT STD_LOGIC;
        col_inbuf_7_we0 : OUT STD_LOGIC;
        col_inbuf_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_1d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dst_ce0 : OUT STD_LOGIC;
        dst_we0 : OUT STD_LOGIC;
        dst_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dst_offset : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_block_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_block_ce0 : OUT STD_LOGIC;
        out_block_we0 : OUT STD_LOGIC;
        out_block_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce0 : OUT STD_LOGIC;
        col_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_2d_row_outbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    row_outbuf_U : component dct_dct_2d_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_outbuf_address0,
        ce0 => row_outbuf_ce0,
        we0 => row_outbuf_we0,
        d0 => grp_dct_1d_fu_323_dst_d0,
        q0 => row_outbuf_q0);

    col_outbuf_U : component dct_dct_2d_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_outbuf_address0,
        ce0 => col_outbuf_ce0,
        we0 => col_outbuf_we0,
        d0 => grp_dct_1d_fu_323_dst_d0,
        q0 => col_outbuf_q0);

    col_inbuf_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_address0,
        ce0 => col_inbuf_ce0,
        we0 => col_inbuf_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_d0,
        q0 => col_inbuf_q0);

    col_inbuf_1_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_1_address0,
        ce0 => col_inbuf_1_ce0,
        we0 => col_inbuf_1_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_d0,
        q0 => col_inbuf_1_q0);

    col_inbuf_2_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_2_address0,
        ce0 => col_inbuf_2_ce0,
        we0 => col_inbuf_2_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_d0,
        q0 => col_inbuf_2_q0);

    col_inbuf_3_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_3_address0,
        ce0 => col_inbuf_3_ce0,
        we0 => col_inbuf_3_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_d0,
        q0 => col_inbuf_3_q0);

    col_inbuf_4_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_4_address0,
        ce0 => col_inbuf_4_ce0,
        we0 => col_inbuf_4_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_d0,
        q0 => col_inbuf_4_q0);

    col_inbuf_5_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_5_address0,
        ce0 => col_inbuf_5_ce0,
        we0 => col_inbuf_5_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_d0,
        q0 => col_inbuf_5_q0);

    col_inbuf_6_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_6_address0,
        ce0 => col_inbuf_6_ce0,
        we0 => col_inbuf_6_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_d0,
        q0 => col_inbuf_6_q0);

    col_inbuf_7_U : component dct_dct_2d_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_7_address0,
        ce0 => col_inbuf_7_ce0,
        we0 => col_inbuf_7_we0,
        d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_d0,
        q0 => col_inbuf_7_q0);

    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310 : component dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start,
        ap_done => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_done,
        ap_idle => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_idle,
        ap_ready => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_ready,
        col_inbuf_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_ce0,
        col_inbuf_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_we0,
        col_inbuf_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_d0,
        row_outbuf_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_address0,
        row_outbuf_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_ce0,
        row_outbuf_q0 => row_outbuf_q0,
        col_inbuf_1_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_address0,
        col_inbuf_1_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_ce0,
        col_inbuf_1_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_we0,
        col_inbuf_1_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_d0,
        col_inbuf_2_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_address0,
        col_inbuf_2_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_ce0,
        col_inbuf_2_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_we0,
        col_inbuf_2_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_d0,
        col_inbuf_3_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_address0,
        col_inbuf_3_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_ce0,
        col_inbuf_3_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_we0,
        col_inbuf_3_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_d0,
        col_inbuf_4_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_address0,
        col_inbuf_4_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_ce0,
        col_inbuf_4_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_we0,
        col_inbuf_4_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_d0,
        col_inbuf_5_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_address0,
        col_inbuf_5_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_ce0,
        col_inbuf_5_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_we0,
        col_inbuf_5_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_d0,
        col_inbuf_6_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_address0,
        col_inbuf_6_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_ce0,
        col_inbuf_6_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_we0,
        col_inbuf_6_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_d0,
        col_inbuf_7_address0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_address0,
        col_inbuf_7_ce0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_ce0,
        col_inbuf_7_we0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_we0,
        col_inbuf_7_d0 => grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_d0);

    grp_dct_1d_fu_323 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_1d_fu_323_ap_start,
        ap_done => grp_dct_1d_fu_323_ap_done,
        ap_idle => grp_dct_1d_fu_323_ap_idle,
        ap_ready => grp_dct_1d_fu_323_ap_ready,
        p_read => grp_dct_1d_fu_323_p_read,
        p_read1 => grp_dct_1d_fu_323_p_read1,
        p_read2 => grp_dct_1d_fu_323_p_read2,
        p_read3 => grp_dct_1d_fu_323_p_read3,
        p_read4 => grp_dct_1d_fu_323_p_read4,
        p_read5 => grp_dct_1d_fu_323_p_read5,
        p_read6 => grp_dct_1d_fu_323_p_read6,
        p_read7 => grp_dct_1d_fu_323_p_read7,
        dst_address0 => grp_dct_1d_fu_323_dst_address0,
        dst_ce0 => grp_dct_1d_fu_323_dst_ce0,
        dst_we0 => grp_dct_1d_fu_323_dst_we0,
        dst_d0 => grp_dct_1d_fu_323_dst_d0,
        dst_offset => grp_dct_1d_fu_323_dst_offset);

    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369 : component dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start,
        ap_done => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done,
        ap_idle => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_idle,
        ap_ready => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_ready,
        out_block_address0 => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_address0,
        out_block_ce0 => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_ce0,
        out_block_we0 => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_we0,
        out_block_d0 => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_d0,
        col_outbuf_address0 => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_address0,
        col_outbuf_ce0 => grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_ce0,
        col_outbuf_q0 => col_outbuf_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_1d_fu_323_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_1d_fu_323_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_dct_1d_fu_323_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_1d_fu_323_ap_ready = ap_const_logic_1)) then 
                    grp_dct_1d_fu_323_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_441_p2 = ap_const_lv1_1))) then 
                    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_ready = ap_const_logic_1)) then 
                    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln39_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_ready = ap_const_logic_1)) then 
                    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_1_fu_106 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_441_p2 = ap_const_lv1_0))) then 
                i_1_fu_106 <= add_ln54_fu_447_p2;
            end if; 
        end if;
    end process;

    i_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_62 <= ap_const_lv4_0;
            elsif (((icmp_ln39_fu_400_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_62 <= add_ln39_fu_406_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                col_inbuf_1_load_reg_613 <= col_inbuf_1_q0;
                col_inbuf_2_load_reg_618 <= col_inbuf_2_q0;
                col_inbuf_3_load_reg_623 <= col_inbuf_3_q0;
                col_inbuf_4_load_reg_628 <= col_inbuf_4_q0;
                col_inbuf_5_load_reg_633 <= col_inbuf_5_q0;
                col_inbuf_6_load_reg_638 <= col_inbuf_6_q0;
                col_inbuf_7_load_reg_643 <= col_inbuf_7_q0;
                col_inbuf_load_reg_608 <= col_inbuf_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                in_block_0_load_reg_520 <= in_block_0_q0;
                in_block_1_load_reg_525 <= in_block_1_q0;
                in_block_2_load_reg_530 <= in_block_2_q0;
                in_block_3_load_reg_535 <= in_block_3_q0;
                in_block_4_load_reg_540 <= in_block_4_q0;
                in_block_5_load_reg_545 <= in_block_5_q0;
                in_block_6_load_reg_550 <= in_block_6_q0;
                in_block_7_load_reg_555 <= in_block_7_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln39_reg_465 <= trunc_ln39_fu_396_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                trunc_ln54_reg_560 <= trunc_ln54_fu_437_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln39_fu_400_p2, ap_CS_fsm_state6, icmp_ln54_fu_441_p2, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_done, grp_dct_1d_fu_323_ap_done, grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln39_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_dct_1d_fu_323_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_441_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_dct_1d_fu_323_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln39_fu_406_p2 <= std_logic_vector(unsigned(i_fu_62) + unsigned(ap_const_lv4_1));
    add_ln54_fu_447_p2 <= std_logic_vector(unsigned(i_1_fu_106) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_dct_1d_fu_323_ap_done)
    begin
        if ((grp_dct_1d_fu_323_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_done)
    begin
        if ((grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_dct_1d_fu_323_ap_done)
    begin
        if ((grp_dct_1d_fu_323_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done)
    begin
        if ((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done, ap_CS_fsm_state9)
    begin
        if (((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done, ap_CS_fsm_state9)
    begin
        if (((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_1_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_1_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_1_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_address0;
        else 
            col_inbuf_1_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_1_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_1_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_ce0;
        else 
            col_inbuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_1_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_1_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_1_we0;
        else 
            col_inbuf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_2_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_2_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_2_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_address0;
        else 
            col_inbuf_2_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_2_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_2_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_ce0;
        else 
            col_inbuf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_2_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_2_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_2_we0;
        else 
            col_inbuf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_3_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_3_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_3_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_address0;
        else 
            col_inbuf_3_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_3_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_3_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_ce0;
        else 
            col_inbuf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_3_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_3_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_3_we0;
        else 
            col_inbuf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_4_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_4_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_4_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_address0;
        else 
            col_inbuf_4_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_4_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_4_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_ce0;
        else 
            col_inbuf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_4_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_4_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_4_we0;
        else 
            col_inbuf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_5_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_5_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_5_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_address0;
        else 
            col_inbuf_5_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_5_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_5_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_ce0;
        else 
            col_inbuf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_5_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_5_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_5_we0;
        else 
            col_inbuf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_6_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_6_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_6_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_address0;
        else 
            col_inbuf_6_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_6_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_6_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_ce0;
        else 
            col_inbuf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_6_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_6_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_6_we0;
        else 
            col_inbuf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_7_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_7_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_7_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_address0;
        else 
            col_inbuf_7_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_7_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_7_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_ce0;
        else 
            col_inbuf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_7_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_7_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_7_we0;
        else 
            col_inbuf_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_address0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_address0, ap_CS_fsm_state5, zext_ln54_fu_425_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_address0 <= zext_ln54_fu_425_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_address0;
        else 
            col_inbuf_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_ce0_assign_proc : process(ap_CS_fsm_state6, grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_ce0;
        else 
            col_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_we0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_we0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_col_inbuf_we0;
        else 
            col_inbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_address0_assign_proc : process(grp_dct_1d_fu_323_dst_address0, grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_address0, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            col_outbuf_address0 <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_address0 <= grp_dct_1d_fu_323_dst_address0;
        else 
            col_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_ce0_assign_proc : process(grp_dct_1d_fu_323_dst_ce0, grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_ce0, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            col_outbuf_ce0 <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_col_outbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_ce0 <= grp_dct_1d_fu_323_dst_ce0;
        else 
            col_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_we0_assign_proc : process(grp_dct_1d_fu_323_dst_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_we0 <= grp_dct_1d_fu_323_dst_we0;
        else 
            col_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_dct_1d_fu_323_ap_start <= grp_dct_1d_fu_323_ap_start_reg;

    grp_dct_1d_fu_323_dst_offset_assign_proc : process(trunc_ln39_reg_465, trunc_ln54_reg_560, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_dst_offset <= trunc_ln54_reg_560;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_dst_offset <= trunc_ln39_reg_465;
        else 
            grp_dct_1d_fu_323_dst_offset <= "XXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read_assign_proc : process(in_block_0_load_reg_520, col_inbuf_load_reg_608, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read <= col_inbuf_load_reg_608;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read <= in_block_0_load_reg_520;
        else 
            grp_dct_1d_fu_323_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read1_assign_proc : process(in_block_1_load_reg_525, col_inbuf_1_load_reg_613, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read1 <= col_inbuf_1_load_reg_613;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read1 <= in_block_1_load_reg_525;
        else 
            grp_dct_1d_fu_323_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read2_assign_proc : process(in_block_2_load_reg_530, col_inbuf_2_load_reg_618, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read2 <= col_inbuf_2_load_reg_618;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read2 <= in_block_2_load_reg_530;
        else 
            grp_dct_1d_fu_323_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read3_assign_proc : process(in_block_3_load_reg_535, col_inbuf_3_load_reg_623, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read3 <= col_inbuf_3_load_reg_623;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read3 <= in_block_3_load_reg_535;
        else 
            grp_dct_1d_fu_323_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read4_assign_proc : process(in_block_4_load_reg_540, col_inbuf_4_load_reg_628, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read4 <= col_inbuf_4_load_reg_628;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read4 <= in_block_4_load_reg_540;
        else 
            grp_dct_1d_fu_323_p_read4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read5_assign_proc : process(in_block_5_load_reg_545, col_inbuf_5_load_reg_633, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read5 <= col_inbuf_5_load_reg_633;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read5 <= in_block_5_load_reg_545;
        else 
            grp_dct_1d_fu_323_p_read5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read6_assign_proc : process(in_block_6_load_reg_550, col_inbuf_6_load_reg_638, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read6 <= col_inbuf_6_load_reg_638;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read6 <= in_block_6_load_reg_550;
        else 
            grp_dct_1d_fu_323_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_323_p_read7_assign_proc : process(in_block_7_load_reg_555, col_inbuf_7_load_reg_643, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_dct_1d_fu_323_p_read7 <= col_inbuf_7_load_reg_643;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_323_p_read7 <= in_block_7_load_reg_555;
        else 
            grp_dct_1d_fu_323_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg;
    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg;
    icmp_ln39_fu_400_p2 <= "1" when (i_fu_62 = ap_const_lv4_8) else "0";
    icmp_ln54_fu_441_p2 <= "1" when (i_1_fu_106 = ap_const_lv4_8) else "0";
    in_block_0_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_0_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_0_ce0 <= ap_const_logic_1;
        else 
            in_block_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_1_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_1_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_1_ce0 <= ap_const_logic_1;
        else 
            in_block_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_2_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_2_ce0 <= ap_const_logic_1;
        else 
            in_block_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_3_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_3_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_3_ce0 <= ap_const_logic_1;
        else 
            in_block_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_4_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_4_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_4_ce0 <= ap_const_logic_1;
        else 
            in_block_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_5_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_5_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_5_ce0 <= ap_const_logic_1;
        else 
            in_block_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_6_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_6_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_6_ce0 <= ap_const_logic_1;
        else 
            in_block_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_block_7_address0 <= zext_ln39_fu_384_p1(3 - 1 downto 0);

    in_block_7_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_block_7_ce0 <= ap_const_logic_1;
        else 
            in_block_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_block_address0 <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_address0;
    out_block_ce0 <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_ce0;
    out_block_d0 <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_d0;
    out_block_we0 <= grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_out_block_we0;

    row_outbuf_address0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_address0, grp_dct_1d_fu_323_dst_address0, ap_CS_fsm_state5, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_address0 <= grp_dct_1d_fu_323_dst_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            row_outbuf_address0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_address0;
        else 
            row_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_assign_proc : process(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_ce0, grp_dct_1d_fu_323_dst_ce0, ap_CS_fsm_state5, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_ce0 <= grp_dct_1d_fu_323_dst_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            row_outbuf_ce0 <= grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_row_outbuf_ce0;
        else 
            row_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we0_assign_proc : process(grp_dct_1d_fu_323_dst_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_we0 <= grp_dct_1d_fu_323_dst_we0;
        else 
            row_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln39_fu_396_p1 <= i_fu_62(3 - 1 downto 0);
    trunc_ln54_fu_437_p1 <= i_1_fu_106(3 - 1 downto 0);
    zext_ln39_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_62),64));
    zext_ln54_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_fu_106),64));
end behav;
