############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Implement a simple D flip flop with active high synchronous reset (reset output to 0).
RTL header:
module top_module (
	input clk,
	input d,
	input r,
	output logic q
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input clk,
    input d,
    input r,
    output logic q
);
    always_ff @(posedge clk or posedge r) begin
        if (r) begin
            q <= 1'b0;
        end else begin
            q <= d;
        end
    end
endmodule
```

