Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: CPU8bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU8bits.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU8bits"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : CPU8bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/vhdl/ex9/CPU8bits.vhd" in Library work.
Architecture cpu8bits_arch of Entity cpu8bits is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU8bits> in library <work> (architecture <cpu8bits_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU8bits> in library <work> (Architecture <cpu8bits_arch>).
WARNING:Xst:819 - "D:/vhdl/ex9/CPU8bits.vhd" line 62: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Data_in>
WARNING:Xst:819 - "D:/vhdl/ex9/CPU8bits.vhd" line 76: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pc>, <Data_in>
Entity <CPU8bits> analyzed. Unit <CPU8bits> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CPU8bits>.
    Related source file is "D:/vhdl/ex9/CPU8bits.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <Data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <akku_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <pc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <adreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 9-bit adder for signal <akku$add0000> created at line 103.
    Found 5-bit adder for signal <pc$addsub0000> created at line 86.
    Found 4-bit register for signal <state>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <CPU8bits> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Latches                                              : 13
 1-bit latch                                           : 9
 4-bit latch                                           : 1
 5-bit latch                                           : 2
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Latches                                              : 13
 1-bit latch                                           : 9
 4-bit latch                                           : 1
 5-bit latch                                           : 2
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU8bits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU8bits, actual ratio is 1.
Latch adreg_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch adreg_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch adreg_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch adreg_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch adreg_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU8bits.ngr
Top Level Output File Name         : CPU8bits
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 110
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 14
#      LUT3                        : 7
#      LUT3_L                      : 4
#      LUT4                        : 46
#      LUT4_D                      : 9
#      LUT4_L                      : 6
#      MUXCY                       : 8
#      MUXF5                       : 5
#      XORCY                       : 8
# FlipFlops/Latches                : 40
#      FDC                         : 4
#      LD                          : 18
#      LD_1                        : 10
#      LDE                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 10
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       47  out of   3584     1%  
 Number of Slice Flip Flops:             27  out of   7168     0%  
 Number of 4 input LUTs:                 88  out of   7168     1%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    141    17%  
    IOB Flip Flops:                      13
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 4     |
akku_8_not0001(akku_8_not0001:O)   | NONE(*)(akku_8)        | 1     |
akku_0_not0001(akku_0_not0001_f5:O)| NONE(*)(akku_7)        | 8     |
adreg_and0000(adreg_and00001:O)    | NONE(*)(adreg_0)       | 10    |
pc_not0001(pc_not0001:O)           | NONE(*)(pc_0)          | 5     |
rst                                | IBUF+BUFG              | 12    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_inv(rst_inv1_INV_0:O)          | NONE(state_0)          | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.892ns (Maximum Frequency: 204.403MHz)
   Minimum input arrival time before clock: 6.010ns
   Maximum output required time after clock: 9.955ns
   Maximum combinational path delay: 7.725ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'akku_0_not0001'
  Clock period: 4.892ns (frequency: 204.403MHz)
  Total number of paths / destination ports: 102 / 8
-------------------------------------------------------------------------
Delay:               4.892ns (Levels of Logic = 10)
  Source:            akku_0 (LATCH)
  Destination:       akku_7 (LATCH)
  Source Clock:      akku_0_not0001 falling
  Destination Clock: akku_0_not0001 falling

  Data Path: akku_0 to akku_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.551   0.949  akku_0 (akku_0)
     LUT2:I1->O            1   0.479   0.000  Madd_akku_add0000_lut<0> (Madd_akku_add0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_akku_add0000_cy<0> (Madd_akku_add0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<1> (Madd_akku_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<2> (Madd_akku_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<3> (Madd_akku_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<4> (Madd_akku_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<5> (Madd_akku_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<6> (Madd_akku_add0000_cy<6>)
     XORCY:CI->O           1   0.786   0.704  Madd_akku_add0000_xor<7> (akku_add0000<7>)
     LUT4:I3->O            1   0.479   0.000  akku_7_mux000164 (akku_7_mux0001)
     LD:D                      0.176          akku_7
    ----------------------------------------
    Total                      4.892ns (3.239ns logic, 1.653ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pc_not0001'
  Clock period: 4.101ns (frequency: 243.825MHz)
  Total number of paths / destination ports: 16 / 5
-------------------------------------------------------------------------
Delay:               4.101ns (Levels of Logic = 3)
  Source:            pc_2 (LATCH)
  Destination:       pc_4 (LATCH)
  Source Clock:      pc_not0001 falling
  Destination Clock: pc_not0001 falling

  Data Path: pc_2 to pc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.551   1.074  pc_2 (pc_2)
     LUT3_L:I0->LO         1   0.479   0.159  pc_mux0001<3>111 (N25)
     LUT3:I2->O            1   0.479   0.704  pc_mux0001<4>_SW0 (N20)
     LUT4:I3->O            1   0.479   0.000  pc_mux0001<4> (pc_mux0001<4>)
     LD:D                      0.176          pc_4
    ----------------------------------------
    Total                      4.101ns (2.164ns logic, 1.937ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'akku_8_not0001'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              4.687ns (Levels of Logic = 11)
  Source:            Data_in<0> (PAD)
  Destination:       akku_8 (LATCH)
  Destination Clock: akku_8_not0001 falling

  Data Path: Data_in<0> to akku_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  Data_in_0_IBUF (Data_in_0_IBUF)
     LUT2:I0->O            1   0.479   0.000  Madd_akku_add0000_lut<0> (Madd_akku_add0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_akku_add0000_cy<0> (Madd_akku_add0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<1> (Madd_akku_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<2> (Madd_akku_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<3> (Madd_akku_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<4> (Madd_akku_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<5> (Madd_akku_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_add0000_cy<6> (Madd_akku_add0000_cy<6>)
     MUXCY:CI->O           1   0.265   0.740  Madd_akku_add0000_cy<7> (Madd_akku_add0000_cy<7>)
     LUT4:I2->O            1   0.479   0.000  akku_8_mux0001 (akku_8_mux0001)
     LD:D                      0.176          akku_8
    ----------------------------------------
    Total                      4.687ns (2.882ns logic, 1.806ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'akku_0_not0001'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              6.010ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       akku_7 (LATCH)
  Destination Clock: akku_0_not0001 falling

  Data Path: rst to akku_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.715   1.741  rst_IBUF (rst_IBUF1)
     LUT2:I0->O            7   0.479   1.201  akku_0_mux000162 (akku_0_mux000162)
     LUT4:I0->O            1   0.479   0.740  akku_7_mux000140_SW0 (N22)
     LUT4:I2->O            1   0.479   0.000  akku_7_mux000164 (akku_7_mux0001)
     LD:D                      0.176          akku_7
    ----------------------------------------
    Total                      6.010ns (2.328ns logic, 3.682ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adreg_and0000'
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Offset:              4.921ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       adreg_0 (LATCH)
  Destination Clock: adreg_and0000 rising

  Data Path: rst to adreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.715   1.616  rst_IBUF (rst_IBUF1)
     LUT4:I1->O            1   0.479   0.000  adreg_mux0001<0>11 (adreg_mux0001<0>1)
     MUXF5:I0->O          11   0.314   1.142  adreg_mux0001<0>1_f5 (N13)
     LUT4:I1->O            2   0.479   0.000  adreg_mux0001<4>1 (adreg_mux0001<4>)
     LD_1:D                    0.176          adreg_4
    ----------------------------------------
    Total                      4.921ns (2.163ns logic, 2.758ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pc_not0001'
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Offset:              5.984ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       pc_1 (LATCH)
  Destination Clock: pc_not0001 falling

  Data Path: rst to pc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.715   1.616  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.479   0.704  pc_mux0001<0>1_SW0 (N10)
     LUT4:I3->O            6   0.479   1.023  pc_mux0001<0>1 (N16)
     LUT4:I1->O            1   0.479   0.000  pc_mux0001<1>1 (pc_mux0001<1>1)
     MUXF5:I1->O           1   0.314   0.000  pc_mux0001<1>_f5 (pc_mux0001<1>)
     LD:D                      0.176          pc_1
    ----------------------------------------
    Total                      5.984ns (2.642ns logic, 3.342ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.514ns (Levels of Logic = 3)
  Source:            Data_in<5> (PAD)
  Destination:       next_state_0 (LATCH)
  Destination Clock: rst falling

  Data Path: Data_in<5> to next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.830  Data_in_5_IBUF (Data_in_5_IBUF)
     LUT4:I2->O            1   0.479   0.000  next_state_mux0002<3>1 (next_state_mux0002<3>1)
     MUXF5:I0->O           1   0.314   0.000  next_state_mux0002<3>_f5 (next_state_mux0002<3>)
     LD:D                      0.176          next_state_0
    ----------------------------------------
    Total                      2.514ns (1.684ns logic, 0.830ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 2
-------------------------------------------------------------------------
Offset:              9.955ns (Levels of Logic = 3)
  Source:            state_2 (FF)
  Destination:       we (PAD)
  Source Clock:      clk rising

  Data Path: state_2 to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.626   1.741  state_2 (state_2)
     LUT3:I0->O            2   0.479   1.040  adreg_mux0001<0>211 (N40)
     LUT3:I0->O            1   0.479   0.681  we_and00001 (we_OBUF)
     OBUF:I->O                 4.909          we_OBUF (we)
    ----------------------------------------
    Total                      9.955ns (6.493ns logic, 3.462ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adreg_and0000'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            adreg_4_1 (LATCH)
  Destination:       Address<4> (PAD)
  Source Clock:      adreg_and0000 rising

  Data Path: adreg_4_1 to Address<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.551   0.681  adreg_4_1 (adreg_4_1)
     OBUF:I->O                 4.909          Address_4_OBUF (Address<4>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            Data_out_7 (LATCH)
  Destination:       Data_out<7> (PAD)
  Source Clock:      rst falling

  Data Path: Data_out_7 to Data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.551   0.681  Data_out_7 (Data_out_7)
     OBUF:I->O                 4.909          Data_out_7_OBUF (Data_out<7>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.725ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       oe (PAD)

  Data Path: clk to oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  clk_IBUF (clk_IBUF1)
     LUT4:I1->O            1   0.479   0.681  oe_and00001 (oe_OBUF)
     OBUF:I->O                 4.909          oe_OBUF (oe)
    ----------------------------------------
    Total                      7.725ns (6.103ns logic, 1.622ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.71 secs
 
--> 

Total memory usage is 4500552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   12 (   0 filtered)

