

================================================================
== Vivado HLS Report for 'dct_dct_1d2'
================================================================
* Date:           Mon Jun 13 09:16:47 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   36|   36|   36|   36|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   34|   34|         7|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|    128|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     119|     16|
|Multiplexer      |        -|      -|       -|     21|
|Register         |        -|      -|     420|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     539|    165|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |dct_mac_muladd_16s_14ns_29s_29_1_U4  |dct_mac_muladd_16s_14ns_29s_29_1  | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_14ns_29_1_U1  |dct_mac_muladd_16s_15s_14ns_29_1  | i0 * i1 + i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_U0   |dct_mac_muladd_16s_15s_29s_29_1   | i0 * i1 + i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_U2   |dct_mac_muladd_16s_15s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_U3   |dct_mac_muladd_16s_15s_29s_29_1   | i0 + i1 * i2 |
    |dct_mul_mul_16s_15s_29_1_U5          |dct_mul_mul_16s_15s_29_1          |    i0 * i1   |
    |dct_mul_mul_16s_15s_29_1_U6          |dct_mul_mul_16s_15s_29_1          |    i0 * i1   |
    |dct_mul_mul_16s_15s_29_1_U7          |dct_mul_mul_16s_15s_29_1          |    i0 * i1   |
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +---------------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |             Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_dct_1d2_dct_coeff_table_0  |        0|  14|   2|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_dct_1d2_dct_coeff_table_1  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_dct_1d2_dct_coeff_table_2  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_dct_1d2_dct_coeff_table_3  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_dct_1d2_dct_coeff_table_4  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_dct_1d2_dct_coeff_table_5  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_dct_1d2_dct_coeff_table_6  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_dct_1d2_dct_coeff_table_7  |        0|  15|   2|     8|   15|     1|          120|
    +---------------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                               |        0| 119|  16|    64|  119|     8|          952|
    +---------------------+-------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_424_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_487_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp4_fu_509_p2       |     +    |      0|  0|  14|          29|          29|
    |tmp_24_fu_440_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_513_p2      |     +    |      0|  0|  14|          29|          29|
    |exitcond1_fu_418_p2  |   icmp   |      0|  0|   2|           4|           5|
    |tmp_11_fu_328_p2     |    or    |      0|  0|   8|           7|           2|
    |tmp_13_fu_343_p2     |    or    |      0|  0|   8|           7|           2|
    |tmp_15_fu_358_p2     |    or    |      0|  0|   8|           7|           3|
    |tmp_17_fu_373_p2     |    or    |      0|  0|   8|           7|           3|
    |tmp_19_fu_388_p2     |    or    |      0|  0|   8|           7|           3|
    |tmp_22_fu_403_p2     |    or    |      0|  0|   8|           7|           3|
    |tmp_9_fu_313_p2      |    or    |      0|  0|   8|           7|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 128|         152|         118|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          7|    1|          7|
    |k_phi_fu_273_p4  |   4|          2|    4|          8|
    |k_reg_269        |   4|          2|    4|          8|
    |src_address0     |   6|          5|    6|         30|
    |src_address1     |   6|          5|    6|         30|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  21|         21|   21|         83|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_630_pp0_iter1  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_24_reg_649_pp0_iter1     |   8|   0|    8|          0|
    |dct_coeff_table_0_load_reg_704            |  14|   0|   14|          0|
    |dct_coeff_table_1_load_reg_669            |  15|   0|   15|          0|
    |dct_coeff_table_2_load_reg_714            |  15|   0|   15|          0|
    |dct_coeff_table_3_load_reg_679            |  15|   0|   15|          0|
    |dct_coeff_table_4_load_reg_724            |  15|   0|   15|          0|
    |dct_coeff_table_5_load_reg_729            |  15|   0|   15|          0|
    |dct_coeff_table_6_load_reg_734            |  15|   0|   15|          0|
    |dct_coeff_table_7_load_reg_739            |  15|   0|   15|          0|
    |exitcond1_reg_630                         |   1|   0|    1|          0|
    |k_1_reg_634                               |   4|   0|    4|          0|
    |k_reg_269                                 |   4|   0|    4|          0|
    |reg_280                                   |  16|   0|   16|          0|
    |reg_284                                   |  16|   0|   16|          0|
    |src_addr_1_reg_595                        |   3|   0|    6|          3|
    |src_addr_2_reg_600                        |   3|   0|    6|          3|
    |src_addr_3_reg_605                        |   3|   0|    6|          3|
    |src_addr_4_reg_610                        |   3|   0|    6|          3|
    |src_addr_5_reg_615                        |   3|   0|    6|          3|
    |src_addr_6_reg_620                        |   3|   0|    6|          3|
    |src_addr_7_reg_625                        |   3|   0|    6|          3|
    |src_addr_reg_590                          |   3|   0|    6|          3|
    |tmp1_reg_754                              |  29|   0|   29|          0|
    |tmp2_reg_749                              |  29|   0|   29|          0|
    |tmp5_reg_759                              |  29|   0|   29|          0|
    |tmp6_reg_764                              |  29|   0|   29|          0|
    |tmp_10_1_reg_709                          |  29|   0|   29|          0|
    |tmp_10_3_reg_719                          |  29|   0|   29|          0|
    |tmp_10_5_reg_744                          |  29|   0|   29|          0|
    |tmp_17_cast_reg_585                       |   4|   0|    8|          4|
    |tmp_24_reg_649                            |   8|   0|    8|          0|
    |tmp_reg_639                               |   4|   0|   64|         60|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 420|   0|  508|         88|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_done       | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|tmp_2         |  in |    4|   ap_none  |     tmp_2    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_21        |  in |    4|   ap_none  |    tmp_21    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

