15:12:30 **** Incremental Build of configuration Nios II for project the_synth ****
make all 
Info: Building ../the_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../the_synth_bsp/
[BSP build complete]
Info: Compiling src/main.c to obj/default/src/main.o
nios2-elf-gcc -xc -MP -MMD -c -I../the_synth_bsp//HAL/inc -I../the_synth_bsp/ -I../the_synth_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/src/main.o src/main.c
Info: Linking the_synth.elf
nios2-elf-g++  -T'../the_synth_bsp//linker.x' -msys-crt0='../the_synth_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../the_synth_bsp/   -Wl,-Map=the_synth.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o the_synth.elf obj/default/src/main.o -lm -msys-lib=m
nios2-elf-insert the_synth.elf --thread_model hal --cpu_name cpu --qsys true --simulation_enabled false --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name DE2_115_SOPC --quartus_project_dir "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer" --jdi C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/software/the_synth_bsp/../../Ver2.jdi --sopcinfo C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/software/the_synth_bsp/../../DE2_115_SOPC.sopcinfo
Info: (the_synth.elf) 17 KBytes program size (code + initialized data).
Info:                 177 KBytes free for stack + heap.
Info: Creating the_synth.objdump
nios2-elf-objdump --disassemble --syms --all-header --source the_synth.elf >the_synth.objdump
[the_synth build complete]
15:12:34 **** Build of configuration Nios II for project the_synth ****
make all 
Info: Building ../the_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../the_synth_bsp/
[BSP build complete]
[the_synth build complete]
15:12:36 **** Incremental Build of configuration Nios II for project the_synth ****
make all 
Info: Building ../the_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../the_synth_bsp/
[BSP build complete]
[the_synth build complete]
15:20:33 **** Build of configuration Nios II for project the_synth ****
make all 
Info: Building ../the_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../the_synth_bsp/
[BSP build complete]
Info: Compiling src/main.c to obj/default/src/main.o
nios2-elf-gcc -xc -MP -MMD -c -I../the_synth_bsp//HAL/inc -I../the_synth_bsp/ -I../the_synth_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/src/main.o src/main.c
Info: Linking the_synth.elf
nios2-elf-g++  -T'../the_synth_bsp//linker.x' -msys-crt0='../the_synth_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../the_synth_bsp/   -Wl,-Map=the_synth.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o the_synth.elf obj/default/src/main.o -lm -msys-lib=m
nios2-elf-insert the_synth.elf --thread_model hal --cpu_name cpu --qsys true --simulation_enabled false --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name DE2_115_SOPC --quartus_project_dir "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer" --jdi C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/software/the_synth_bsp/../../Ver2.jdi --sopcinfo C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/software/the_synth_bsp/../../DE2_115_SOPC.sopcinfo
Info: (the_synth.elf) 70 KBytes program size (code + initialized data).
Info:                 123 KBytes free for stack + heap.
Info: Creating the_synth.objdump
nios2-elf-objdump --disassemble --syms --all-header --source the_synth.elf >the_synth.objdump
[the_synth build complete]
15:20:38 **** Incremental Build of configuration Nios II for project the_synth ****
make all 
Info: Building ../the_synth_bsp/
C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../the_synth_bsp/
[BSP build complete]
[the_synth build complete]
