#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 16:44:32 2020
# Process ID: 9392
# Current directory: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9340 C:\Users\cansuge\Documents\FPGA\SPI\SPI_Serial\SPI_Serial.xpr
# Log file: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/vivado.log
# Journal file: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.457 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_to_serial' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj spi_to_serial_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_to_serial'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
"xelab -wto 3000418f0f78408a921f755dd028cac7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi_to_serial_behav xil_defaultlib.spi_to_serial -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3000418f0f78408a921f755dd028cac7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi_to_serial_behav xil_defaultlib.spi_to_serial -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG(1,9)(1,1)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=50.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=50....]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=868)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=868)\]
Compiling architecture rtl of entity xil_defaultlib.SPI_Master [\SPI_Master(spi_mode=3,clks_per_...]
Compiling architecture rtl of entity xil_defaultlib.SPI_Master_With_Single_CS [\SPI_Master_With_Single_CS(spi_m...]
Compiling architecture rtl of entity xil_defaultlib.spi_to_serial
Built simulation snapshot spi_to_serial_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim/xsim.dir/spi_to_serial_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 12 16:47:01 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_to_serial_behav -key {Behavioral:sim_3:Functional:spi_to_serial} -tclbatch {spi_to_serial.tcl} -view {C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/cfg_tb_test_serial_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/cfg_tb_test_serial_behav.wcfg
WARNING: Simulation object /tb_test_serial/sysclk was not found in the design.
WARNING: Simulation object /tb_test_serial/ja was not found in the design.
WARNING: Simulation object /tb_test_serial/pio23 was not found in the design.
WARNING: Simulation object /tb_test_serial/pio22 was not found in the design.
WARNING: Simulation object /tb_test_serial/btn was not found in the design.
WARNING: Simulation object /tb_test_serial/led was not found in the design.
WARNING: Simulation object /tb_test_serial/led0_b was not found in the design.
WARNING: Simulation object /tb_test_serial/led0_g was not found in the design.
WARNING: Simulation object /tb_test_serial/led0_r was not found in the design.
WARNING: Simulation object /tb_test_serial/o_SPI_Clk was not found in the design.
WARNING: Simulation object /tb_test_serial/i_SPI_MISO was not found in the design.
WARNING: Simulation object /tb_test_serial/o_SPI_MOSI was not found in the design.
WARNING: Simulation object /tb_test_serial/o_SPI_CS_n was not found in the design.
WARNING: Simulation object /tb_test_serial/TbClock was not found in the design.
WARNING: Simulation object /tb_test_serial/TbSimEnded was not found in the design.
WARNING: Simulation object /tb_test_serial/TbPeriod was not found in the design.
WARNING: Simulation object /tb_test_serial/dut/r_Master_TX_DV was not found in the design.
source spi_to_serial.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.457 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_to_serial_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.457 ; gain = 0.000
run 10000 ns
run 10000 ns
set_property top cfg_tb_test_serial [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
run 10000 ns
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim/simulate.log"
launch_runs synth_2 -jobs 2
[Thu Nov 12 16:48:30 2020] Launched synth_2...
Run output will be captured here: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/synth_2/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/cfg_tb_test_serial_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_3 C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/cfg_tb_test_serial_behav.wcfg
launch_runs impl_2 -jobs 2
[Thu Nov 12 16:49:34 2020] Launched impl_2...
Run output will be captured here: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/impl_2/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sim_3/new/SPI_Serial_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_3 C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sim_3/new/SPI_Serial_tb.vhd
file delete -force C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sim_3/new/SPI_Serial_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_3]
add_files -fileset sim_3 -norecurse C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sim_1/new/SPI_Serial_tb.vhd
update_compile_order -fileset sim_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.457 ; gain = 0.000
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_to_serial' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj spi_to_serial_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
"xelab -wto 3000418f0f78408a921f755dd028cac7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi_to_serial_behav xil_defaultlib.spi_to_serial -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3000418f0f78408a921f755dd028cac7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi_to_serial_behav xil_defaultlib.spi_to_serial -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_to_serial_behav -key {Behavioral:sim_3:Functional:spi_to_serial} -tclbatch {spi_to_serial.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source spi_to_serial.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_to_serial_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.457 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/synth_2

launch_runs synth_2 -jobs 2
[Thu Nov 12 16:59:07 2020] Launched synth_2...
Run output will be captured here: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Thu Nov 12 17:00:02 2020] Launched impl_2...
Run output will be captured here: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Thu Nov 12 17:01:46 2020] Launched impl_2...
Run output will be captured here: C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/impl_2/runme.log
open_run impl_2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1165.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1835.289 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1835.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1946.039 ; gain = 921.582
set_property SOURCE_SET sources_1 [get_filesets sim_3]
add_files -fileset sim_3 -norecurse C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sim_1/new/SPI_Serial_tb.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sim_1/new/SPI_Serial_tb.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property top cfg_tb_spi_to_serial [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim/simulate.log"
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim/simulate.log"
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.sim/sim_3/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 17:09:32 2020...
