--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/jaxc/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
decoder.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 83.3333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 83.3333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.747ns (period - min period limit)
  Period: 10.417ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst/CLKFX
  Logical resource: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: Inst_DAC_top/inst_DMC_12_to_96/clkfx
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst/CLKIN
  Logical resource: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst/CLKIN
  Logical resource: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Inst_DAC_top/inst_DMC_12_to_96/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DAC_top_inst_DMC_12_to_96_clkfx = PERIOD TIMEGRP     
    "Inst_DAC_top_inst_DMC_12_to_96_clkfx" TS_clk / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DAC_top_inst_DMC_12_to_96_clkfx = PERIOD TIMEGRP
        "Inst_DAC_top_inst_DMC_12_to_96_clkfx" TS_clk / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.416ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.416ns
  Low pulse: 5.208ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_DAC_top/inst_DMC/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_DAC_top/inst_DMC/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_DAC_top/CLK_96MHz
--------------------------------------------------------------------------------
Slack: 5.416ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.416ns
  High pulse: 5.208ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_DAC_top/inst_DMC/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_DAC_top/inst_DMC/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_DAC_top/CLK_96MHz
--------------------------------------------------------------------------------
Slack: 8.564ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_DAC_top/inst_DMC/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_DAC_top/inst_DMC/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_DAC_top/CLK_96MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DAC_top_inst_DMC_clkout0 = PERIOD TIMEGRP         
"Inst_DAC_top_inst_DMC_clkout0"         TS_Inst_DAC_top_inst_DMC_12_to_96_clkfx 
/ 0.117647059 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7177 paths analyzed, 1049 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.342ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DAC_top/Inst_Dataconverter/current_sample_out_5 (SLICE_X11Y14.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_0_1 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_5 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_0_1 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AMUX     Tshcko                0.461   Inst_controlunit/bitspersampleout<2>
                                                       Inst_controlunit/bitspersampleout_0_1
    SLICE_X8Y14.B1       net (fanout=1)        1.037   Inst_controlunit/bitspersampleout_0_1
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X11Y14.B4      net (fanout=8)        0.535   Mmux_SampleoutLeft101
    SLICE_X11Y14.CLK     Tas                   0.322   Inst_DAC_top/Inst_Dataconverter/current_sample_out<6>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT101
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_5
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (0.986ns logic, 1.572ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_2 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_5 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.333ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_2 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   Inst_controlunit/bitspersampleout<2>
                                                       Inst_controlunit/bitspersampleout_2
    SLICE_X8Y14.B4       net (fanout=10)       0.882   Inst_controlunit/bitspersampleout<2>
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X11Y14.B4      net (fanout=8)        0.535   Mmux_SampleoutLeft101
    SLICE_X11Y14.CLK     Tas                   0.322   Inst_DAC_top/Inst_Dataconverter/current_sample_out<6>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT101
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_5
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (0.916ns logic, 1.417ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_1_1 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_5 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.196ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_1_1 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.447   Inst_controlunit/bitspersampleout_1_1
                                                       Inst_controlunit/bitspersampleout_1_1
    SLICE_X8Y14.B6       net (fanout=1)        0.689   Inst_controlunit/bitspersampleout_1_1
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X11Y14.B4      net (fanout=8)        0.535   Mmux_SampleoutLeft101
    SLICE_X11Y14.CLK     Tas                   0.322   Inst_DAC_top/Inst_Dataconverter/current_sample_out<6>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT101
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_5
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.972ns logic, 1.224ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DAC_top/Inst_Dataconverter/current_sample_out_4 (SLICE_X11Y14.A4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_0_1 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_4 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.504ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_0_1 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AMUX     Tshcko                0.461   Inst_controlunit/bitspersampleout<2>
                                                       Inst_controlunit/bitspersampleout_0_1
    SLICE_X8Y14.B1       net (fanout=1)        1.037   Inst_controlunit/bitspersampleout_0_1
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X11Y14.A4      net (fanout=8)        0.481   Mmux_SampleoutLeft101
    SLICE_X11Y14.CLK     Tas                   0.322   Inst_DAC_top/Inst_Dataconverter/current_sample_out<6>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT111
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_4
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.986ns logic, 1.518ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_2 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_4 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_2 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   Inst_controlunit/bitspersampleout<2>
                                                       Inst_controlunit/bitspersampleout_2
    SLICE_X8Y14.B4       net (fanout=10)       0.882   Inst_controlunit/bitspersampleout<2>
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X11Y14.A4      net (fanout=8)        0.481   Mmux_SampleoutLeft101
    SLICE_X11Y14.CLK     Tas                   0.322   Inst_DAC_top/Inst_Dataconverter/current_sample_out<6>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT111
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_4
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.916ns logic, 1.363ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_1_1 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_4 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.142ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_1_1 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.447   Inst_controlunit/bitspersampleout_1_1
                                                       Inst_controlunit/bitspersampleout_1_1
    SLICE_X8Y14.B6       net (fanout=1)        0.689   Inst_controlunit/bitspersampleout_1_1
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X11Y14.A4      net (fanout=8)        0.481   Mmux_SampleoutLeft101
    SLICE_X11Y14.CLK     Tas                   0.322   Inst_DAC_top/Inst_Dataconverter/current_sample_out<6>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT111
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_4
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.972ns logic, 1.170ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DAC_top/Inst_Dataconverter/current_sample_out_2 (SLICE_X8Y15.C4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_0_1 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_2 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_0_1 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AMUX     Tshcko                0.461   Inst_controlunit/bitspersampleout<2>
                                                       Inst_controlunit/bitspersampleout_0_1
    SLICE_X8Y14.B1       net (fanout=1)        1.037   Inst_controlunit/bitspersampleout_0_1
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X8Y15.C4       net (fanout=8)        0.456   Mmux_SampleoutLeft101
    SLICE_X8Y15.CLK      Tas                   0.289   Inst_DAC_top/Inst_Dataconverter/current_sample_out<3>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT141
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_2
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.953ns logic, 1.493ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_2 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_2 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.221ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_2 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.CQ       Tcko                  0.391   Inst_controlunit/bitspersampleout<2>
                                                       Inst_controlunit/bitspersampleout_2
    SLICE_X8Y14.B4       net (fanout=10)       0.882   Inst_controlunit/bitspersampleout<2>
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X8Y15.C4       net (fanout=8)        0.456   Mmux_SampleoutLeft101
    SLICE_X8Y15.CLK      Tas                   0.289   Inst_DAC_top/Inst_Dataconverter/current_sample_out<3>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT141
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_2
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.883ns logic, 1.338ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controlunit/bitspersampleout_1_1 (FF)
  Destination:          Inst_DAC_top/Inst_Dataconverter/current_sample_out_2 (FF)
  Requirement:          44.270ns
  Data Path Delay:      2.084ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.609 - 0.558)
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK falling at 44.270ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_controlunit/bitspersampleout_1_1 to Inst_DAC_top/Inst_Dataconverter/current_sample_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.447   Inst_controlunit/bitspersampleout_1_1
                                                       Inst_controlunit/bitspersampleout_1_1
    SLICE_X8Y14.B6       net (fanout=1)        0.689   Inst_controlunit/bitspersampleout_1_1
    SLICE_X8Y14.B        Tilo                  0.203   Inst_DAC_top/Inst_Dataconverter/current_sample_out<9>
                                                       Mmux_SampleoutLeft1011
    SLICE_X8Y15.C4       net (fanout=8)        0.456   Mmux_SampleoutLeft101
    SLICE_X8Y15.CLK      Tas                   0.289   Inst_DAC_top/Inst_Dataconverter/current_sample_out<3>
                                                       Inst_DAC_top/Inst_Dataconverter/Mmux_DatainRight[23]_Datainleft[23]_mux_0_OUT141
                                                       Inst_DAC_top/Inst_Dataconverter/current_sample_out_2
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.939ns logic, 1.145ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DAC_top_inst_DMC_clkout0 = PERIOD TIMEGRP
        "Inst_DAC_top_inst_DMC_clkout0"
        TS_Inst_DAC_top_inst_DMC_12_to_96_clkfx / 0.117647059 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CLK_div/cnt_4 (SLICE_X2Y8.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CLK_div/cnt_3 (FF)
  Destination:          Inst_CLK_div/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_CLK_div/cnt_3 to Inst_CLK_div/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.CQ        Tcko                  0.200   Inst_CLK_div/cnt<3>
                                                       Inst_CLK_div/cnt_3
    SLICE_X2Y8.C5        net (fanout=4)        0.078   Inst_CLK_div/cnt<3>
    SLICE_X2Y8.CLK       Tah         (-Th)    -0.121   Inst_CLK_div/cnt<3>
                                                       Inst_CLK_div/Mcount_cnt_xor<4>11
                                                       Inst_CLK_div/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_decoder2/current_fourByteWord_11 (SLICE_X10Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_decoder2/current_fourByteWord_11 (FF)
  Destination:          Inst_decoder2/current_fourByteWord_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_decoder2/current_fourByteWord_11 to Inst_decoder2/current_fourByteWord_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.DQ      Tcko                  0.200   Inst_decoder2/current_fourByteWord<11>
                                                       Inst_decoder2/current_fourByteWord_11
    SLICE_X10Y16.D6      net (fanout=1)        0.017   Inst_decoder2/current_fourByteWord<11>
    SLICE_X10Y16.CLK     Tah         (-Th)    -0.190   Inst_decoder2/current_fourByteWord<11>
                                                       Inst_decoder2/Mmux_nxt_fourByteWord61
                                                       Inst_decoder2/current_fourByteWord_11
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controlunit/current_TwoByteWord_25 (SLICE_X6Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controlunit/current_TwoByteWord_25 (FF)
  Destination:          Inst_controlunit/current_TwoByteWord_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK rising at 0.000ns
  Destination Clock:    MCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_controlunit/current_TwoByteWord_25 to Inst_controlunit/current_TwoByteWord_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.200   Inst_controlunit/current_TwoByteWord<28>
                                                       Inst_controlunit/current_TwoByteWord_25
    SLICE_X6Y25.A6       net (fanout=2)        0.022   Inst_controlunit/current_TwoByteWord<25>
    SLICE_X6Y25.CLK      Tah         (-Th)    -0.190   Inst_controlunit/current_TwoByteWord<28>
                                                       Inst_controlunit/Mmux_nxt_TwoByteWord261
                                                       Inst_controlunit/current_TwoByteWord_25
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DAC_top_inst_DMC_clkout0 = PERIOD TIMEGRP
        "Inst_DAC_top_inst_DMC_clkout0"
        TS_Inst_DAC_top_inst_DMC_12_to_96_clkfx / 0.117647059 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 86.811ns (period - min period limit)
  Period: 88.541ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_DAC_top/inst_DMC/clkout1_buf/I0
  Logical resource: Inst_DAC_top/inst_DMC/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_DAC_top/inst_DMC/clkout0
--------------------------------------------------------------------------------
Slack: 86.902ns (period - min period limit)
  Period: 88.541ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: BCLK_out_OBUF/CLK0
  Logical resource: ODDR2_inst_BCLK/CK0
  Location pin: OLOGIC_X12Y16.CLK0
  Clock network: MCLK
--------------------------------------------------------------------------------
Slack: 86.902ns (period - min period limit)
  Period: 88.541ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: MCLK_out_OBUF/CLK0
  Logical resource: ODDR2_inst_MCLK/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: MCLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     83.333ns|     32.000ns|     40.000ns|            0|            0|            0|         7177|
| TS_Inst_DAC_top_inst_DMC_12_to|     10.417ns|      5.000ns|      0.746ns|            0|            0|            0|         7177|
| _96_clkfx                     |             |             |             |             |             |             |             |
|  TS_Inst_DAC_top_inst_DMC_clko|     88.542ns|      6.342ns|          N/A|            0|            0|         7177|            0|
|  ut0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.342|    1.916|    2.654|    4.020|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7177 paths, 0 nets, and 1689 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 11 13:10:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



