// Generated by stratus_hls 23.01-s004  (99406.080430)
// Thu Sep 26 11:28:48 2024
// from snax_req_handler.cc

`timescale 1ps / 1ps


module snax_req_handler( clk, rst, snax_acc_req_valid, snax_acc_req_data_addr, snax_acc_req_data_wen, snax_acc_req_data_data, snax_acc_req_ready, acc_snax_rsp_valid, acc_snax_rsp_data_data, acc_snax_rsp_ready, quant_param_QKV_out_valid, quant_param_QKV_out_data, quant_param_QKV_out_ready, quant_param_QKT_out_valid, quant_param_QKT_out_data, quant_param_QKT_out_ready, trig_hub_streamer_handler_master_data_in_0, trig_hub_streamer_handler_master_data_in_1, trig_hub_streamer_handler_master_data_in_2
, 
trig_hub_streamer_handler_master_data_in_3, trig_hub_streamer_handler_master_in_cur_write, trig_hub_streamer_handler_master_out_cur_write, trig_hub_qkv_handler_master_data_in_0, trig_hub_qkv_handler_master_data_in_1, trig_hub_qkv_handler_master_data_in_2, trig_hub_qkv_handler_master_data_in_3, trig_hub_qkv_handler_master_data_in_4, trig_hub_qkv_handler_master_data_in_5, trig_hub_qkv_handler_master_data_in_6, trig_hub_qkv_handler_master_data_in_7, trig_hub_qkv_handler_master_data_in_8
      , trig_hub_qkv_handler_master_data_in_9, trig_hub_qkv_handler_master_data_in_10, trig_hub_qkv_handler_master_data_in_11, trig_hub_qkv_handler_master_data_in_12, trig_hub_qkv_handler_master_data_in_13, trig_hub_qkv_handler_master_data_in_14, trig_hub_qkv_handler_master_data_in_15, trig_hub_qkv_handler_master_data_in_16, trig_hub_qkv_handler_master_in_cur_write, trig_hub_qkv_handler_master_out_cur_write, trig_hub_qkt_handler_master_data_in_0, trig_hub_qkt_handler_master_data_in_1
      , trig_hub_qkt_handler_master_data_in_2, trig_hub_qkt_handler_master_data_in_3, trig_hub_qkt_handler_master_data_in_4, trig_hub_qkt_handler_master_data_in_5, trig_hub_qkt_handler_master_data_in_6, trig_hub_qkt_handler_master_data_in_7, trig_hub_qkt_handler_master_data_in_8, trig_hub_qkt_handler_master_data_in_9, trig_hub_qkt_handler_master_data_in_10, trig_hub_qkt_handler_master_data_in_11, trig_hub_qkt_handler_master_data_in_12, trig_hub_qkt_handler_master_data_in_13
      , trig_hub_qkt_handler_master_data_in_14, trig_hub_qkt_handler_master_data_in_15, trig_hub_qkt_handler_master_data_in_16, trig_hub_qkt_handler_master_in_cur_write, trig_hub_qkt_handler_master_out_cur_write );

    input clk;
    input rst;
    input snax_acc_req_valid;
    input [31:0] snax_acc_req_data_addr;
    input snax_acc_req_data_wen;
    input [31:0] snax_acc_req_data_data;
    input acc_snax_rsp_ready;
    input quant_param_QKV_out_ready;
    input quant_param_QKT_out_ready;
    input trig_hub_streamer_handler_master_out_cur_write;
    input trig_hub_qkv_handler_master_out_cur_write;
    input trig_hub_qkt_handler_master_out_cur_write;
    output snax_acc_req_ready;
    reg snax_acc_req_ready;
    output acc_snax_rsp_valid;
    reg acc_snax_rsp_valid;
    output [31:0] acc_snax_rsp_data_data;
    output quant_param_QKV_out_valid;
    reg quant_param_QKV_out_valid;
    output [31:0] quant_param_QKV_out_data;
    reg [31:0] quant_param_QKV_out_data;
    output quant_param_QKT_out_valid;
    reg quant_param_QKT_out_valid;
    output [31:0] quant_param_QKT_out_data;
    reg [31:0] quant_param_QKT_out_data;
    output trig_hub_streamer_handler_master_data_in_0;
    reg trig_hub_streamer_handler_master_data_in_0;
    output trig_hub_streamer_handler_master_data_in_1;
    reg trig_hub_streamer_handler_master_data_in_1;
    output trig_hub_streamer_handler_master_data_in_2;
    reg trig_hub_streamer_handler_master_data_in_2;
    output trig_hub_streamer_handler_master_data_in_3;
    reg trig_hub_streamer_handler_master_data_in_3;
    output trig_hub_streamer_handler_master_in_cur_write;
    reg trig_hub_streamer_handler_master_in_cur_write;
    output trig_hub_qkv_handler_master_data_in_0;
    output trig_hub_qkv_handler_master_data_in_1;
    output trig_hub_qkv_handler_master_data_in_2;
    output trig_hub_qkv_handler_master_data_in_3;
    reg trig_hub_qkv_handler_master_data_in_3;
    output trig_hub_qkv_handler_master_data_in_4;
    reg trig_hub_qkv_handler_master_data_in_4;
    output trig_hub_qkv_handler_master_data_in_5;
    reg trig_hub_qkv_handler_master_data_in_5;
    output trig_hub_qkv_handler_master_data_in_6;
    reg trig_hub_qkv_handler_master_data_in_6;
    output trig_hub_qkv_handler_master_data_in_7;
    reg trig_hub_qkv_handler_master_data_in_7;
    output trig_hub_qkv_handler_master_data_in_8;
    reg trig_hub_qkv_handler_master_data_in_8;
    output trig_hub_qkv_handler_master_data_in_9;
    reg trig_hub_qkv_handler_master_data_in_9;
    output trig_hub_qkv_handler_master_data_in_10;
    reg trig_hub_qkv_handler_master_data_in_10;
    output trig_hub_qkv_handler_master_data_in_11;
    reg trig_hub_qkv_handler_master_data_in_11;
    output trig_hub_qkv_handler_master_data_in_12;
    reg trig_hub_qkv_handler_master_data_in_12;
    output trig_hub_qkv_handler_master_data_in_13;
    reg trig_hub_qkv_handler_master_data_in_13;
    output trig_hub_qkv_handler_master_data_in_14;
    reg trig_hub_qkv_handler_master_data_in_14;
    output trig_hub_qkv_handler_master_data_in_15;
    reg trig_hub_qkv_handler_master_data_in_15;
    output trig_hub_qkv_handler_master_data_in_16;
    reg trig_hub_qkv_handler_master_data_in_16;
    output trig_hub_qkv_handler_master_in_cur_write;
    reg trig_hub_qkv_handler_master_in_cur_write;
    output trig_hub_qkt_handler_master_data_in_0;
    reg trig_hub_qkt_handler_master_data_in_0;
    output trig_hub_qkt_handler_master_data_in_1;
    reg trig_hub_qkt_handler_master_data_in_1;
    output trig_hub_qkt_handler_master_data_in_2;
    reg trig_hub_qkt_handler_master_data_in_2;
    output trig_hub_qkt_handler_master_data_in_3;
    reg trig_hub_qkt_handler_master_data_in_3;
    output trig_hub_qkt_handler_master_data_in_4;
    reg trig_hub_qkt_handler_master_data_in_4;
    output trig_hub_qkt_handler_master_data_in_5;
    reg trig_hub_qkt_handler_master_data_in_5;
    output trig_hub_qkt_handler_master_data_in_6;
    reg trig_hub_qkt_handler_master_data_in_6;
    output trig_hub_qkt_handler_master_data_in_7;
    reg trig_hub_qkt_handler_master_data_in_7;
    output trig_hub_qkt_handler_master_data_in_8;
    reg trig_hub_qkt_handler_master_data_in_8;
    output trig_hub_qkt_handler_master_data_in_9;
    reg trig_hub_qkt_handler_master_data_in_9;
    output trig_hub_qkt_handler_master_data_in_10;
    reg trig_hub_qkt_handler_master_data_in_10;
    output trig_hub_qkt_handler_master_data_in_11;
    reg trig_hub_qkt_handler_master_data_in_11;
    output trig_hub_qkt_handler_master_data_in_12;
    reg trig_hub_qkt_handler_master_data_in_12;
    output trig_hub_qkt_handler_master_data_in_13;
    reg trig_hub_qkt_handler_master_data_in_13;
    output trig_hub_qkt_handler_master_data_in_14;
    reg trig_hub_qkt_handler_master_data_in_14;
    output trig_hub_qkt_handler_master_data_in_15;
    reg trig_hub_qkt_handler_master_data_in_15;
    output trig_hub_qkt_handler_master_data_in_16;
    reg trig_hub_qkt_handler_master_data_in_16;
    output trig_hub_qkt_handler_master_in_cur_write;
    reg trig_hub_qkt_handler_master_in_cur_write;
    reg [4:0] global_state_next;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_140_out1;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_132_out1;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_128_out1;
    wire [6:0] snax_req_handler_OrReduction_7U_1U_4_11_in1;
    wire  snax_req_handler_Or_1Ux1U_1U_4_10_out1;
    wire  snax_req_handler_Equal_1U_38_4_9_out1;
    wire  snax_req_handler_Equal_1U_46_4_8_out1;
    wire  snax_req_handler_Equal_1U_44_4_7_out1;
    wire  snax_req_handler_Equal_1U_51_4_6_out1;
    wire  snax_req_handler_Equal_1U_49_4_5_out1;
    wire  snax_req_handler_Equal_1U_3_4_4_out1;
    wire  snax_req_handler_Equal_1U_5_4_3_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_4_2_out1;
    wire  snax_req_handler_OrReduction_32U_1U_4_1_out1;
    reg  s_reg_21;
    reg  s_reg_20;
    reg  s_reg_19;
    reg  s_reg_18;
    reg  s_reg_17;
    reg  s_reg_16;
    reg  s_reg_15;
    wire  snax_req_handler_OrReduction_7U_1U_4_11_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_129_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_141_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_133_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_63_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_64_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_65_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_66_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_67_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_68_out1;
    reg  snax_req_handler_N_Muxb_1_2_33_4_69_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_70_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_71_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_72_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_73_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_74_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_75_out1;
    reg  snax_req_handler_N_Muxb_1_2_34_4_76_out1;
    wire  snax_req_handler_Equal_1U_21_4_56_out1;
    wire  snax_req_handler_Equal_1U_9_4_57_out1;
    wire  snax_req_handler_Equal_1U_7_4_58_out1;
    wire  snax_req_handler_Equal_1U_23_4_16_out1;
    wire  snax_req_handler_Equal_1U_11_4_17_out1;
    wire  snax_req_handler_Equal_1U_29_4_61_out1;
    wire  snax_req_handler_Equal_1U_1_4_62_out1;
    wire  snax_req_handler_Equal_1U_40_4_77_out1;
    wire  snax_req_handler_Equal_1U_36_4_78_out1;
    wire  snax_req_handler_Equal_1U_27_4_79_out1;
    wire  snax_req_handler_Equal_1U_15_4_80_out1;
    wire  snax_req_handler_Equal_1U_13_4_81_out1;
    wire  snax_req_handler_Equal_1U_42_4_82_out1;
    wire  snax_req_handler_Equal_1U_17_4_83_out1;
    reg  streamer_busy;
    reg  qkv_busy;
    reg  trig_hub_qkt_handler_master_out_last_read;
    reg  trig_hub_qkv_handler_master_out_last_read;
    reg  trig_hub_streamer_handler_master_out_last_read;
    reg  snax_req_handler_N_Muxb_1_2_33_4_12_out1;
    reg  acc_snax_rsp_data_data_slice;
    reg [31:0] s_reg_13;
    reg  s_reg_12;
    reg [4:0] global_state;
    reg  trig_hub_streamer_handler_master_in_cur_write_reg;
    wire  snax_req_handler_Not_1U_1U_s_4_55_out1;
    reg  trig_hub_qkv_handler_master_in_cur_write_reg;
    wire  snax_req_handler_Equal_1U_27_4_54_out1;
    wire  snax_req_handler_Equal_1U_36_4_53_out1;
    wire  snax_req_handler_Equal_1U_13_4_52_out1;
    wire  snax_req_handler_Equal_1U_15_4_51_out1;
    wire  snax_req_handler_Equal_1U_17_4_50_out1;
    wire  snax_req_handler_Equal_1U_42_4_49_out1;
    wire  snax_req_handler_Equal_1U_40_4_48_out1;
    wire  snax_req_handler_Equal_1U_52_4_109_out1;
    reg  trig_hub_qkt_handler_master_in_cur_write_reg;
    reg [31:0] s_reg_11;
    wire  snax_req_handler_Equal_1U_51_4_47_out1;
    wire  snax_req_handler_Equal_1U_49_4_22_out1;
    wire  snax_req_handler_Equal_1U_46_4_25_out1;
    wire  snax_req_handler_Equal_1U_44_4_44_out1;
    wire  snax_req_handler_Equal_1U_1_4_43_out1;
    wire  snax_req_handler_Equal_1U_29_4_42_out1;
    wire  snax_req_handler_Equal_1U_3_4_21_out1;
    wire  snax_req_handler_Equal_1U_5_4_20_out1;
    wire  snax_req_handler_Equal_1U_7_4_15_out1;
    wire  snax_req_handler_Equal_1U_9_4_38_out1;
    wire  snax_req_handler_Equal_1U_11_4_37_out1;
    wire  snax_req_handler_Equal_1U_23_4_36_out1;
    wire  snax_req_handler_Equal_1U_21_4_35_out1;
    wire  snax_req_handler_Equal_1U_13_4_34_out1;
    wire  snax_req_handler_Equal_1U_15_4_33_out1;
    wire  snax_req_handler_Equal_1U_17_4_32_out1;
    wire  snax_req_handler_Equal_1U_42_4_31_out1;
    wire  snax_req_handler_Equal_1U_40_4_30_out1;
    wire  snax_req_handler_Equal_1U_38_4_29_out1;
    wire  snax_req_handler_Equal_1U_27_4_28_out1;
    wire  snax_req_handler_Equal_1U_36_4_27_out1;
    reg  gs_ctrl_f_snax_req_handler_h8;
    wire  snax_req_handler_Not_1U_1U_s_4_160_out1;
    reg  snax_req_handler_N_Mux_1_2_32_4_161_out1;
    reg  trig_hub_qkt_handler_master_in_next_write;
    wire  snax_req_handler_Not_1U_1U_s_4_158_out1;
    reg  snax_req_handler_N_Mux_1_2_32_4_159_out1;
    reg  trig_hub_qkv_handler_master_in_next_write;
    reg  stall0;
    wire  snax_req_handler_Not_1U_1U_s_4_156_out1;
    reg  snax_req_handler_N_Mux_1_2_32_4_157_out1;
    reg  trig_hub_streamer_handler_master_in_next_write;

    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_in_next_write
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_in_next_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:37
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:862:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:855:10
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:11
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_in_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_master_gen_in_next_write_1/OP693
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:862:9
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:862:9
            trig_hub_streamer_handler_master_in_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_master_gen_in_next_write_1/OP700
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:11
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:11
            trig_hub_streamer_handler_master_in_next_write <= snax_req_handler_N_Mux_1_2_32_4_157_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_156
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:27
    assign snax_req_handler_Not_1U_1U_s_4_156_out1 = !trig_hub_streamer_handler_master_in_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_1_2_32_4_157
    // Resource=snax_req_handler_N_Mux_1_2_32_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:867:9
    always @*
      begin : snax_req_handler_N_Mux_1_2_32_4_157
        if (stall0) 
          begin
            snax_req_handler_N_Mux_1_2_32_4_157_out1 = trig_hub_streamer_handler_master_in_next_write;
          end 
        else 
          begin
            snax_req_handler_N_Mux_1_2_32_4_157_out1 = snax_req_handler_Not_1U_1U_s_4_156_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_in_next_write
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkv_handler_master_in_next_write
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:37
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:973:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:966:10
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:979:11
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_in_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkv_handler_master_gen_in_next_write_1/OP705
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:973:9
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:973:9
            trig_hub_qkv_handler_master_in_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_qkv_handler_master_gen_in_next_write_1/OP712
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:979:11
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:979:11
            trig_hub_qkv_handler_master_in_next_write <= snax_req_handler_N_Mux_1_2_32_4_159_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_158
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:979:27
    assign snax_req_handler_Not_1U_1U_s_4_158_out1 = !trig_hub_qkv_handler_master_in_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_1_2_32_4_159
    // Resource=snax_req_handler_N_Mux_1_2_32_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:978:9
    always @*
      begin : snax_req_handler_N_Mux_1_2_32_4_159
        if (stall0) 
          begin
            snax_req_handler_N_Mux_1_2_32_4_159_out1 = trig_hub_qkv_handler_master_in_next_write;
          end 
        else 
          begin
            snax_req_handler_N_Mux_1_2_32_4_159_out1 = snax_req_handler_Not_1U_1U_s_4_158_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_in_next_write
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_in_next_write
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:37
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:973:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:966:10
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:979:11
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_in_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkt_handler_master_gen_in_next_write_1/OP717
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:973:9
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:973:9
            trig_hub_qkt_handler_master_in_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_qkt_handler_master_gen_in_next_write_1/OP724
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:979:11
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:979:11
            trig_hub_qkt_handler_master_in_next_write <= snax_req_handler_N_Mux_1_2_32_4_161_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_160
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:979:27
    assign snax_req_handler_Not_1U_1U_s_4_160_out1 = !trig_hub_qkt_handler_master_in_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_1_2_32_4_161
    // Resource=snax_req_handler_N_Mux_1_2_32_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:978:9
    always @*
      begin : snax_req_handler_N_Mux_1_2_32_4_161
        if (stall0) 
          begin
            snax_req_handler_N_Mux_1_2_32_4_161_out1 = trig_hub_qkt_handler_master_in_next_write;
          end 
        else 
          begin
            snax_req_handler_N_Mux_1_2_32_4_161_out1 = snax_req_handler_Not_1U_1U_s_4_160_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_in_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 16 operation(s) on drive_trig_hub_qkt_handler_master_in_cur_write
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1027:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:15
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1027:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    always @*
      begin : drive_trig_hub_qkt_handler_master_in_cur_write
        if (gs_ctrl_f_snax_req_handler_h8) 
          begin
            case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                  }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
              21'd0000000: 
                begin
                  case (s_reg_11) 
                    32'd0000000000, 32'd0000000003: 
                      begin
                        trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
                      end
                    32'd0000000001, 32'd0000000002: 
                      begin
                        // op:f_snax_req_handler/OP221
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:199:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_next_write;
                      end
                    default: 
                      begin
                        if (snax_req_handler_Equal_1U_52_4_109_out1) 
                          begin
                            // op:f_snax_req_handler/OP160
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:15
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:239:37
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_next_write;
                          end 
                        else 
                          begin
                            trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
                          end
                      end
                  endcase
                end
              default: 
                begin
                  if ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}} == 7'd000) 
                    begin
                      // op:f_snax_req_handler/OP414
                      // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:15
                      // Call Stack: 
                      // in function trig called from snax_req_handler.cc:77:41
                      // in function trig called from snax_req_handler.cc:119:41
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_next_write;
                    end 
                  else 
                    begin
                      trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
                    end
                end
            endcase
          end 
        else 
          begin
            trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_in_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkv_handler_master_in_cur_write
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1027:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:2
    always @*
      begin : drive_trig_hub_qkv_handler_master_in_cur_write
        if (gs_ctrl_f_snax_req_handler_h8) 
          begin
            case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                  }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
              21'd0000000: 
                begin
                  case (s_reg_11) 
                    32'd0000000000, 32'd0000000003: 
                      begin
                        trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
                      end
                    32'd0000000001, 32'd0000000002: 
                      begin
                        // op:f_snax_req_handler/OP203
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:194:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                      end
                    default: 
                      begin
                        if (snax_req_handler_Equal_1U_52_4_109_out1) 
                          begin
                            // op:f_snax_req_handler/OP124
                            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:15
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:234:37
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                          end 
                        else 
                          begin
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
                          end
                      end
                  endcase
                end
              default: 
                begin
                  case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                    7'd000: 
                      begin
                        if (snax_req_handler_Not_1U_1U_s_4_55_out1) 
                          begin
                            // op:f_snax_req_handler/OP368
                            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:15
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:118:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                          end 
                        else 
                          begin
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
                          end
                      end
                    default: 
                      begin
                        // op:f_snax_req_handler/OP473
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:44:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                      end
                  endcase
                end
            endcase
          end 
        else 
          begin
            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_in_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_master_in_cur_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    always @*
      begin : drive_trig_hub_streamer_handler_master_in_cur_write
        if (gs_ctrl_f_snax_req_handler_h8) 
          begin
            if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                  }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} == 21'd0000000) 
              begin
                case (s_reg_11) 
                  32'd0000000000: 
                    begin
                      trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
                    end
                  32'd0000000001, 32'd0000000002, 32'd0000000003: 
                    begin
                      // op:f_snax_req_handler/OP253
                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
                      // Call Stack: 
                      // in function trig called from snax_req_handler.cc:176:42
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_next_write;
                    end
                  default: 
                    begin
                      if (snax_req_handler_Equal_1U_52_4_109_out1) 
                        begin
                          // op:f_snax_req_handler/OP88
                          // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
                          // Call Stack: 
                          // in function trig called from snax_req_handler.cc:229:42
                          // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                          trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_next_write;
                        end 
                      else 
                        begin
                          trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
                        end
                    end
                endcase
              end 
            else 
              begin
                trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
              end
          end 
        else 
          begin
            trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKT_out_data
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_quant_param_QKT_out_data
    // at: cynw_blocking_put.h:269:21
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk)
      begin : drive_quant_param_QKT_out_data
        if (rst == 1'b0) 
          begin
            quant_param_QKT_out_data <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd03: 
                      begin
                        if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} != 21'd0000000 && 
                              ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}} == 7'd000 && s_reg_12)) 
                          begin
                            // op:f_snax_req_handler/OP417
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:78:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            quant_param_QKT_out_data <= s_reg_13;
                          end 
                      end
                    5'd18: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP423
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:121:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            quant_param_QKT_out_data <= s_reg_13;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKT_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_quant_param_QKT_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:22
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_quant_param_QKT_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP9
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:285:29
            quant_param_QKT_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd03: 
                      begin
                        if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} != 21'd0000000 && 
                              ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}} == 7'd000 && s_reg_12)) 
                          begin
                            // op:f_snax_req_handler/OP418
                            // at: cynw_blocking_put.h:270:22
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:78:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            quant_param_QKT_out_valid <= 1'd1;
                          end 
                      end
                    5'd18: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP424
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:121:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            quant_param_QKT_out_valid <= 1'd1;
                          end 
                      end
                    5'd19, 5'd23: 
                      begin
                        if (quant_param_QKT_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP427
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:121:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            quant_param_QKT_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKV_out_data
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_quant_param_QKV_out_data
    // at: cynw_blocking_put.h:269:21
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk)
      begin : drive_quant_param_QKV_out_data
        if (rst == 1'b0) 
          begin
            quant_param_QKV_out_data <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd03: 
                      begin
                        if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} != 21'd0000000) 
                          begin
                            case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                              7'd000: 
                                begin
                                  if (snax_req_handler_Not_1U_1U_s_4_55_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP415
                                      // at: cynw_blocking_put.h:269:21
                                      // Call Stack: 
                                      // in function put called from snax_req_handler.cc:120:33
                                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                      quant_param_QKV_out_data <= s_reg_13;
                                    end 
                                end
                              default: 
                                begin
                                  // op:f_snax_req_handler/OP474
                                  // at: cynw_blocking_put.h:269:16
                                  // Call Stack: 
                                  // in function put called from snax_req_handler.cc:45:33
                                  // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                  quant_param_QKV_out_data <= s_reg_13;
                                end
                            endcase
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKV_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_quant_param_QKV_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:22
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_quant_param_QKV_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP8
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:284:29
            quant_param_QKV_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd03: 
                      begin
                        if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} != 21'd0000000) 
                          begin
                            case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                              7'd000: 
                                begin
                                  if (snax_req_handler_Not_1U_1U_s_4_55_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP416
                                      // at: cynw_blocking_put.h:270:22
                                      // Call Stack: 
                                      // in function put called from snax_req_handler.cc:120:33
                                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                      quant_param_QKV_out_valid <= 1'd1;
                                    end 
                                end
                              default: 
                                begin
                                  // op:f_snax_req_handler/OP475
                                  // at: cynw_blocking_put.h:270:16
                                  // Call Stack: 
                                  // in function put called from snax_req_handler.cc:45:33
                                  // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                  quant_param_QKV_out_valid <= 1'd1;
                                end
                            endcase
                          end 
                      end
                    5'd18, 5'd26: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP422
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:120:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            quant_param_QKV_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_data_data_slice
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_acc_snax_rsp_data_data_slice
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk)
      begin : drive_acc_snax_rsp_data_data_slice
        if (rst == 1'b0) 
          begin
            acc_snax_rsp_data_data_slice <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP38
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:274:18
                            // in function send_rsp called from snax_req_handler.cc:305:13
                            acc_snax_rsp_data_data_slice <= snax_req_handler_N_Muxb_1_2_33_4_12_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_acc_snax_rsp_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk)
      begin : drive_acc_snax_rsp_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP7
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:283:22
            acc_snax_rsp_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP39
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:274:18
                            // in function send_rsp called from snax_req_handler.cc:305:13
                            acc_snax_rsp_valid <= 1'd1;
                          end 
                      end
                    5'd02: 
                      begin
                        if (acc_snax_rsp_ready) 
                          begin
                            // op:f_snax_req_handler/OP42
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:274:18
                            // in function send_rsp called from snax_req_handler.cc:305:13
                            acc_snax_rsp_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_snax_acc_req_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_snax_acc_req_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk)
      begin : drive_snax_acc_req_ready
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP6
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from snax_req_handler.cc:282:22
            snax_acc_req_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd00, 5'd29: 
                      begin
                        // op:f_snax_req_handler/OP25
                        // at: cynw_blocking_get.h:287:16
                        // Call Stack: 
                        // in function get called from cynw_blocking_get.h:307:8
                        snax_acc_req_ready <= 1'd1;
                      end
                    5'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP30
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            snax_acc_req_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_out_last_read
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_trig_hub_streamer_handler_master_out_last_read
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:853:7
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:938:13
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:853:23
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:899:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:939:2
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_out_last_read
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP16
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:899:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:288:42
            trig_hub_streamer_handler_master_out_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd07, 5'd11, 5'd13, 5'd15: 
                      begin
                        // op:f_snax_req_handler/OP179
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:939:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:245:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        trig_hub_streamer_handler_master_out_last_read <= trig_hub_streamer_handler_master_out_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_out_last_read
    // Sharing or Control mux
    // Sharing/Controlling 13 operation(s) on drive_trig_hub_qkv_handler_master_out_last_read
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:964:7
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1082:13
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:964:23
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1023:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1083:2
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_out_last_read
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP13
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1023:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:287:37
            trig_hub_qkv_handler_master_out_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd05, 5'd09, 5'd16, 5'd22, 5'd28: 
                      begin
                        // op:f_snax_req_handler/OP167
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1083:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:243:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        trig_hub_qkv_handler_master_out_last_read <= trig_hub_qkv_handler_master_out_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_out_last_read
    // Sharing or Control mux
    // Sharing/Controlling 13 operation(s) on drive_trig_hub_qkt_handler_master_out_last_read
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:964:7
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1082:13
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:964:23
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1023:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1083:2
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_out_last_read
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP10
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1023:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:286:37
            trig_hub_qkt_handler_master_out_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd06, 5'd10, 5'd17, 5'd21, 5'd25: 
                      begin
                        // op:f_snax_req_handler/OP173
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1083:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:244:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        trig_hub_qkt_handler_master_out_last_read <= trig_hub_qkt_handler_master_out_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_qkv_busy
    // Sharing or Control mux
    // Sharing/Controlling 18 operation(s) on drive_qkv_busy
    // at: snax_req_handler.cc:290:9
    // at: snax_req_handler.cc:164:9
    // at: snax_req_handler.cc:265:29
    // at: snax_req_handler.cc:140:9
    // at: snax_req_handler.cc:223:18
    // at: snax_req_handler.cc:188:9
    // at: snax_req_handler.cc:213:9
    // at: snax_req_handler.cc:247:9
    // at: snax_req_handler.cc:291:9
    // at: snax_req_handler.cc:165:9
    // at: snax_req_handler.cc:266:29
    // at: snax_req_handler.cc:141:9
    // at: snax_req_handler.cc:222:18
    // at: snax_req_handler.cc:187:9
    // at: snax_req_handler.cc:214:9
    // at: snax_req_handler.cc:248:9
    
    always @(posedge clk)
      begin : drive_qkv_busy
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP19
            // at: snax_req_handler.cc:290:9
            // Call Stack: 
            // in function f_snax_req_handler called from snax_req_handler.cc:290:9
            qkv_busy <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd03: 
                      begin
                        if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} == 21'd0000000) 
                          begin
                            case (s_reg_11) 
                              32'd0000000000, 32'd0000000003: 
                                begin
                                end
                              32'd0000000001, 32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP184
                                  // at: snax_req_handler.cc:188:9
                                  // Call Stack: 
                                  // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                  qkv_busy <= 1'd1;
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_52_4_109_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP76
                                      // at: snax_req_handler.cc:223:18
                                      // Call Stack: 
                                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                      qkv_busy <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    5'd07, 5'd11, 5'd17: 
                      begin
                        // op:f_snax_req_handler/OP180
                        // at: snax_req_handler.cc:247:9
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        qkv_busy <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_streamer_busy
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_streamer_busy
    // at: snax_req_handler.cc:292:9
    // at: snax_req_handler.cc:166:9
    // at: snax_req_handler.cc:264:34
    // at: snax_req_handler.cc:142:9
    // at: snax_req_handler.cc:173:9
    // at: snax_req_handler.cc:224:23
    // at: snax_req_handler.cc:189:9
    // at: snax_req_handler.cc:181:9
    // at: snax_req_handler.cc:215:9
    // at: snax_req_handler.cc:249:9
    
    always @(posedge clk)
      begin : drive_streamer_busy
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP21
            // at: snax_req_handler.cc:292:9
            // Call Stack: 
            // in function f_snax_req_handler called from snax_req_handler.cc:292:9
            streamer_busy <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd03: 
                      begin
                        if ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}} == 21'd0000000) 
                          begin
                            case (s_reg_11) 
                              32'd0000000000: 
                                begin
                                end
                              32'd0000000001, 32'd0000000002, 32'd0000000003: 
                                begin
                                  // op:f_snax_req_handler/OP248
                                  // at: snax_req_handler.cc:173:9
                                  // Call Stack: 
                                  // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                  streamer_busy <= 1'd1;
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_52_4_109_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP78
                                      // at: snax_req_handler.cc:224:23
                                      // Call Stack: 
                                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                                      streamer_busy <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    5'd07, 5'd11, 5'd13, 5'd17: 
                      begin
                        // op:f_snax_req_handler/OP182
                        // at: snax_req_handler.cc:249:9
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                        streamer_busy <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_0
        case (s_reg_11) 
          32'd0000000003: 
            begin
              // op:f_snax_req_handler/OP252
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:176:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_0 = 1'd1;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP86
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:229:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_0 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_1
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_1
        case (s_reg_11) 
          32'd0000000001: 
            begin
              // op:f_snax_req_handler/OP266
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:146:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_1 = 1'd1;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP84
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:229:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_1 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_2
        case (s_reg_11) 
          32'd0000000001, 32'd0000000002, 32'd0000000003: 
            begin
              // op:f_snax_req_handler/OP250
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:176:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_2 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP82
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:229:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_2 = 1'd1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_3
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_3
        case (s_reg_11) 
          32'd0000000002: 
            begin
              // op:f_snax_req_handler/OP222
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:202:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_3 = 1'd1;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP80
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:229:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_streamer_handler_master_data_in_3 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_0
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1067:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1067:11
    assign trig_hub_qkv_handler_master_data_in_0 = trig_hub_qkt_handler_master_data_in_0;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_1
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:11
    assign trig_hub_qkv_handler_master_data_in_1 = trig_hub_qkt_handler_master_data_in_1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1065:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1065:11
    assign trig_hub_qkv_handler_master_data_in_2 = trig_hub_qkt_handler_master_data_in_2;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_3
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_3
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP116
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_3 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP364
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_3 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP469
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_3 = snax_req_handler_Equal_1U_17_4_83_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_4
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1063:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1063:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_4
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP114
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1063:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_4 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP363
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1063:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_4 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP467
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1063:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_4 = snax_req_handler_Equal_1U_42_4_82_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_5
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_5
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP112
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_5 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP362
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_5 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP465
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_5 = snax_req_handler_Equal_1U_13_4_81_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_6
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1061:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1061:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_6
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP110
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1061:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_6 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP361
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1061:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_6 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP463
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1061:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_6 = snax_req_handler_Equal_1U_15_4_80_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_7
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_7
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP108
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_7 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP360
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_7 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP461
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_7 = snax_req_handler_Equal_1U_27_4_79_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1059:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1059:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_8
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP106
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1059:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_8 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP359
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1059:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_8 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP459
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1059:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_8 = snax_req_handler_Equal_1U_36_4_78_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_9
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP104
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_9 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP358
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_9 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP457
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_9 = snax_req_handler_Equal_1U_40_4_77_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_10
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_10
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP102
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_10 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP357
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_10 = snax_req_handler_Equal_1U_1_4_62_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP455
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_10 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_11
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP100
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_11 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP355
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_11 = snax_req_handler_Equal_1U_29_4_61_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP454
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_11 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_12
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1052:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1052:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_12
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP98
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1052:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_12 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP353
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1052:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_12 = snax_req_handler_Equal_1U_11_4_17_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP453
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1052:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_12 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_13
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1050:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1050:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_13
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP96
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1050:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_13 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP351
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1050:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_13 = snax_req_handler_Equal_1U_23_4_16_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP452
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1050:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_13 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_14
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1048:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1048:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_14
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP94
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1048:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_14 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP349
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1048:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_14 = snax_req_handler_Equal_1U_7_4_58_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP451
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1048:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_14 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1046:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1046:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_15
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP92
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1046:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_15 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP347
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1046:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_15 = snax_req_handler_Equal_1U_9_4_57_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP450
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1046:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_15 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_16
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1044:42
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1044:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_16
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP90
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1044:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:234:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkv_handler_master_data_in_16 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP345
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1044:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:118:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_16 = snax_req_handler_Equal_1U_21_4_56_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP449
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1044:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:44:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkv_handler_master_data_in_16 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1067:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1067:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_0
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              case (s_reg_11) 
                32'd0000000002: 
                  begin
                    // op:f_snax_req_handler/OP220
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1067:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:199:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkt_handler_master_data_in_0 = 1'd1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP158
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1067:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:239:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkt_handler_master_data_in_0 = 1'd0;
                  end
              endcase
            end
          default: 
            begin
              // op:f_snax_req_handler/OP413
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1067:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_0 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_1
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_1
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              case (s_reg_11) 
                32'd0000000001, 32'd0000000002: 
                  begin
                    // op:f_snax_req_handler/OP219
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:199:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkt_handler_master_data_in_1 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP156
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:239:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkt_handler_master_data_in_1 = 1'd1;
                  end
              endcase
            end
          default: 
            begin
              // op:f_snax_req_handler/OP412
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_1 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1065:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1065:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_2
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              case (s_reg_11) 
                32'd0000000001: 
                  begin
                    // op:f_snax_req_handler/OP301
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1065:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:156:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkt_handler_master_data_in_2 = 1'd1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP154
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1065:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:239:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                    trig_hub_qkt_handler_master_data_in_2 = 1'd0;
                  end
              endcase
            end
          default: 
            begin
              // op:f_snax_req_handler/OP411
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1065:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_2 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_3
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_3
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP152
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_3 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP410
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_3 = snax_req_handler_N_Muxb_1_2_34_4_76_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_4
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1063:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1063:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_4
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP150
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1063:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_4 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP407
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1063:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_4 = snax_req_handler_N_Muxb_1_2_34_4_75_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_5
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_5
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP148
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_5 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP404
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_5 = snax_req_handler_N_Muxb_1_2_34_4_74_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_6
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1061:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1061:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_6
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP146
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1061:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_6 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP401
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1061:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_6 = snax_req_handler_N_Muxb_1_2_34_4_73_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_7
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_7
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP144
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_7 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP398
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_7 = snax_req_handler_N_Muxb_1_2_34_4_72_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_8
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1059:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1059:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_8
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP142
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1059:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_8 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP395
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1059:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_8 = snax_req_handler_N_Muxb_1_2_34_4_71_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:41
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_9
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP140
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_9 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP392
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_9 = snax_req_handler_N_Muxb_1_2_34_4_70_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_10
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_10
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP138
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_10 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP389
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_10 = snax_req_handler_N_Muxb_1_2_33_4_69_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_11
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP136
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_11 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP386
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_11 = snax_req_handler_N_Muxb_1_2_33_4_68_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_12
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1052:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1052:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_12
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP134
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1052:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_12 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP383
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1052:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_12 = snax_req_handler_N_Muxb_1_2_33_4_67_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_13
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1050:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1050:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_13
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP132
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1050:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_13 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP380
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1050:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_13 = snax_req_handler_N_Muxb_1_2_33_4_66_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_14
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1048:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1048:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_14
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP130
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1048:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_14 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP377
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1048:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_14 = snax_req_handler_N_Muxb_1_2_33_4_65_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_15
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1046:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1046:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_15
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP128
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1046:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_15 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP374
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1046:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_15 = snax_req_handler_N_Muxb_1_2_33_4_64_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_16
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_data_in_16
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1044:42
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1044:11
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_16
        case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
              }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
          21'd0000000: 
            begin
              // op:f_snax_req_handler/OP126
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1044:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:239:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_16 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP371
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1044:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:77:41
              // in function trig called from snax_req_handler.cc:119:41
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              trig_hub_qkt_handler_master_data_in_16 = snax_req_handler_N_Muxb_1_2_33_4_63_out1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_stall0
    // Sharing or Control mux
    // Sharing/Controlling 20 operation(s) on drive_stall0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1024:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:978:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1024:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:978:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:900:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:867:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:935:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1079:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:2
    always @*
      begin : drive_stall0
        case (global_state) 
          5'd05, 5'd09, 5'd16, 5'd22, 5'd28: 
            begin
              // op:f_snax_req_handler/OP166
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1079:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:243:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_133_out1;
            end
          5'd06, 5'd10, 5'd17, 5'd21, 5'd25: 
            begin
              // op:f_snax_req_handler/OP172
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:244:37
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_141_out1;
            end
          5'd07, 5'd11, 5'd13, 5'd15: 
            begin
              // op:f_snax_req_handler/OP178
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:935:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:245:42
              // in function process_snax_acc_req called from snax_req_handler.cc:309:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_129_out1;
            end
          default: 
            begin
              stall0 = 1'b0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_11
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_11
    // at: defines.h:203:22
    
    always @(posedge clk)
      begin : drive_s_reg_11
        if (rst == 1'b0) 
          begin
            s_reg_11 <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP28
                            // at: defines.h:203:22
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_11 <= snax_acc_req_data_addr;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_12
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_12
    // at: defines.h:288:50
    
    always @(posedge clk)
      begin : drive_s_reg_12
        if (rst == 1'b0) 
          begin
            s_reg_12 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP342
                            // at: defines.h:288:50
                            // Call Stack: 
                            // in function is_config_qkt called from snax_req_handler.cc:50:19
                            // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                            s_reg_12 <= snax_req_handler_OrReduction_7U_1U_4_11_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_13
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_13
    // at: defines.h:205:22
    
    always @(posedge clk)
      begin : drive_s_reg_13
        if (rst == 1'b0) 
          begin
            s_reg_13 <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    5'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP29
                            // at: defines.h:205:22
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_13 <= snax_acc_req_data_data;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_15
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_15
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_15
        if (rst == 1'b0) 
          begin
            s_reg_15 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP390
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_15 <= snax_req_handler_Equal_1U_5_4_20_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP369
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_15 <= snax_req_handler_Equal_1U_21_4_35_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_16
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_16
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_16
        if (rst == 1'b0) 
          begin
            s_reg_16 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP393
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_16 <= snax_req_handler_Equal_1U_3_4_21_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP372
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_16 <= snax_req_handler_Equal_1U_9_4_38_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_17
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_17
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_17
        if (rst == 1'b0) 
          begin
            s_reg_17 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP396
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_17 <= snax_req_handler_Equal_1U_49_4_22_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP375
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_17 <= snax_req_handler_Equal_1U_7_4_15_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_18
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_18
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_18
        if (rst == 1'b0) 
          begin
            s_reg_18 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP399
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_18 <= snax_req_handler_Equal_1U_51_4_47_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP378
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_18 <= snax_req_handler_Equal_1U_23_4_16_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_19
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_19
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_19
        if (rst == 1'b0) 
          begin
            s_reg_19 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP402
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_19 <= snax_req_handler_Equal_1U_44_4_44_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP381
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_19 <= snax_req_handler_Equal_1U_11_4_17_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_20
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_20
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_20
        if (rst == 1'b0) 
          begin
            s_reg_20 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP405
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_20 <= snax_req_handler_Equal_1U_46_4_25_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP384
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_20 <= snax_req_handler_Equal_1U_29_4_61_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_21
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_21
    // at: snax_req_handler.cc:309:34
    
    always @(posedge clk)
      begin : drive_s_reg_21
        if (rst == 1'b0) 
          begin
            s_reg_21 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  if (s_reg_12) 
                    begin
                      // op:f_snax_req_handler/OP408
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_21 <= snax_req_handler_Equal_1U_38_4_29_out1;
                    end 
                  else 
                    begin
                      // op:f_snax_req_handler/OP387
                      // at: snax_req_handler.cc:309:34
                      // Call Stack: 
                      // in function process_snax_acc_req called from snax_req_handler.cc:309:13
                      s_reg_21 <= snax_req_handler_Equal_1U_1_4_43_out1;
                    end
                end
            endcase
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_OrReduction_32U_1U_4_1
    // Resource=snax_req_handler_OrReduction_32U_1U_4, Function=or : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:305:22
    assign snax_req_handler_OrReduction_32U_1U_4_1_out1 = (|snax_acc_req_data_addr);
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_4_2
    // Resource=snax_req_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:268:46
    assign snax_req_handler_Or_1Ux1U_1U_4_2_out1 = streamer_busy | qkv_busy;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_5_4_3
    // Resource=snax_req_handler_Equal_1U_5_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:289:21
    assign snax_req_handler_Equal_1U_5_4_3_out1 = snax_acc_req_data_addr == 32'd0000000024;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_3_4_4
    // Resource=snax_req_handler_Equal_1U_3_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:288:21
    assign snax_req_handler_Equal_1U_3_4_4_out1 = snax_acc_req_data_addr == 32'd0000000021;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_49_4_5
    // Resource=snax_req_handler_Equal_1U_49_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:287:21
    assign snax_req_handler_Equal_1U_49_4_5_out1 = snax_acc_req_data_addr == 32'd0000000018;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_51_4_6
    // Resource=snax_req_handler_Equal_1U_51_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:286:21
    assign snax_req_handler_Equal_1U_51_4_6_out1 = snax_acc_req_data_addr == 32'd0000000015;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_44_4_7
    // Resource=snax_req_handler_Equal_1U_44_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:285:21
    assign snax_req_handler_Equal_1U_44_4_7_out1 = snax_acc_req_data_addr == 32'd0000000012;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_46_4_8
    // Resource=snax_req_handler_Equal_1U_46_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:284:21
    assign snax_req_handler_Equal_1U_46_4_8_out1 = snax_acc_req_data_addr == 32'd0000000009;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_38_4_9
    // Resource=snax_req_handler_Equal_1U_38_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:283:21
    assign snax_req_handler_Equal_1U_38_4_9_out1 = snax_acc_req_data_addr == 32'd0000000006;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_4_10
    // Resource=snax_req_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:268:61
    assign snax_req_handler_Or_1Ux1U_1U_4_10_out1 = snax_req_handler_Or_1Ux1U_1U_4_2_out1 | qkv_busy;
    
    // rtl_process:snax_req_handler/drive_snax_req_handler_OrReduction_7U_1U_4_11_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_snax_req_handler_OrReduction_7U_1U_4_11_in1
    // at: defines.h:288:50
    assign snax_req_handler_OrReduction_7U_1U_4_11_in1 = {snax_req_handler_Equal_1U_38_4_9_out1, {{snax_req_handler_Equal_1U_46_4_8_out1, snax_req_handler_Equal_1U_44_4_7_out1}, {{snax_req_handler_Equal_1U_51_4_6_out1, snax_req_handler_Equal_1U_49_4_5_out1}, {snax_req_handler_Equal_1U_3_4_4_out1, snax_req_handler_Equal_1U_5_4_3_out1}}}};
    
    // rtl_instance:snax_req_handler/snax_req_handler_OrReduction_7U_1U_4_11
    // Resource=snax_req_handler_OrReduction_7U_1U_4, Function=or : Inputs=7 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:288:50
    assign snax_req_handler_OrReduction_7U_1U_4_11_out1 = (|snax_req_handler_OrReduction_7U_1U_4_11_in1);
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_12
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:262:5
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_12
        if (snax_req_handler_OrReduction_32U_1U_4_1_out1) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_12_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_12_out1 = snax_req_handler_Or_1Ux1U_1U_4_10_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_21_4_35
    // Resource=snax_req_handler_Equal_1U_21_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:335:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_21_4_35_out1 = s_reg_11 == 32'd0000000025;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_9_4_38
    // Resource=snax_req_handler_Equal_1U_9_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:334:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_9_4_38_out1 = s_reg_11 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_7_4_15
    // Resource=snax_req_handler_Equal_1U_7_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:333:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_7_4_15_out1 = s_reg_11 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_23_4_16
    // Resource=snax_req_handler_Equal_1U_23_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_23_4_16_out1 = s_reg_11 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_11_4_17
    // Resource=snax_req_handler_Equal_1U_11_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_11_4_17_out1 = s_reg_11 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_29_4_61
    // Resource=snax_req_handler_Equal_1U_29_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_29_4_61_out1 = s_reg_11 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_1_4_43
    // Resource=snax_req_handler_Equal_1U_1_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:329:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_1_4_43_out1 = s_reg_11 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_5_4_20
    // Resource=snax_req_handler_Equal_1U_5_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:327:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_5_4_20_out1 = s_reg_11 == 32'd0000000024;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_3_4_21
    // Resource=snax_req_handler_Equal_1U_3_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:326:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_3_4_21_out1 = s_reg_11 == 32'd0000000021;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_49_4_22
    // Resource=snax_req_handler_Equal_1U_49_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:325:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_49_4_22_out1 = s_reg_11 == 32'd0000000018;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_51_4_47
    // Resource=snax_req_handler_Equal_1U_51_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:324:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_51_4_47_out1 = s_reg_11 == 32'd0000000015;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_44_4_44
    // Resource=snax_req_handler_Equal_1U_44_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:323:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_44_4_44_out1 = s_reg_11 == 32'd0000000012;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_46_4_25
    // Resource=snax_req_handler_Equal_1U_46_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:322:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_46_4_25_out1 = s_reg_11 == 32'd0000000009;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_38_4_29
    // Resource=snax_req_handler_Equal_1U_38_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: defines.h:321:21
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_38_4_29_out1 = s_reg_11 == 32'd0000000006;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_36_4_27
    // Resource=snax_req_handler_Equal_1U_36_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:318:21
    assign snax_req_handler_Equal_1U_36_4_27_out1 = s_reg_11 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_27_4_28
    // Resource=snax_req_handler_Equal_1U_27_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:317:21
    assign snax_req_handler_Equal_1U_27_4_28_out1 = s_reg_11 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_40_4_30
    // Resource=snax_req_handler_Equal_1U_40_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:319:21
    assign snax_req_handler_Equal_1U_40_4_30_out1 = s_reg_11 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_42_4_31
    // Resource=snax_req_handler_Equal_1U_42_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:314:21
    assign snax_req_handler_Equal_1U_42_4_31_out1 = s_reg_11 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_32
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:313:21
    assign snax_req_handler_Equal_1U_17_4_32_out1 = s_reg_11 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_15_4_33
    // Resource=snax_req_handler_Equal_1U_15_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:316:21
    assign snax_req_handler_Equal_1U_15_4_33_out1 = s_reg_11 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_13_4_34
    // Resource=snax_req_handler_Equal_1U_13_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:315:21
    assign snax_req_handler_Equal_1U_13_4_34_out1 = s_reg_11 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_23_4_36
    // Resource=snax_req_handler_Equal_1U_23_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:332:21
    assign snax_req_handler_Equal_1U_23_4_36_out1 = s_reg_11 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_11_4_37
    // Resource=snax_req_handler_Equal_1U_11_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:331:21
    assign snax_req_handler_Equal_1U_11_4_37_out1 = s_reg_11 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_29_4_42
    // Resource=snax_req_handler_Equal_1U_29_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:330:21
    assign snax_req_handler_Equal_1U_29_4_42_out1 = s_reg_11 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_40_4_48
    // Resource=snax_req_handler_Equal_1U_40_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:275:21
    assign snax_req_handler_Equal_1U_40_4_48_out1 = s_reg_11 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_42_4_49
    // Resource=snax_req_handler_Equal_1U_42_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:270:21
    assign snax_req_handler_Equal_1U_42_4_49_out1 = s_reg_11 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_50
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:269:21
    assign snax_req_handler_Equal_1U_17_4_50_out1 = s_reg_11 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_15_4_51
    // Resource=snax_req_handler_Equal_1U_15_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:272:21
    assign snax_req_handler_Equal_1U_15_4_51_out1 = s_reg_11 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_13_4_52
    // Resource=snax_req_handler_Equal_1U_13_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:271:21
    assign snax_req_handler_Equal_1U_13_4_52_out1 = s_reg_11 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_36_4_53
    // Resource=snax_req_handler_Equal_1U_36_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:274:21
    assign snax_req_handler_Equal_1U_36_4_53_out1 = s_reg_11 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_27_4_54
    // Resource=snax_req_handler_Equal_1U_27_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:273:21
    assign snax_req_handler_Equal_1U_27_4_54_out1 = s_reg_11 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_55
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    assign snax_req_handler_Not_1U_1U_s_4_55_out1 = !s_reg_12;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_21_4_56
    // Resource=snax_req_handler_Equal_1U_21_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_21_4_56_out1 = s_reg_11 == 32'd0000000025;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_9_4_57
    // Resource=snax_req_handler_Equal_1U_9_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_9_4_57_out1 = s_reg_11 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_7_4_58
    // Resource=snax_req_handler_Equal_1U_7_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_7_4_58_out1 = s_reg_11 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_1_4_62
    // Resource=snax_req_handler_Equal_1U_1_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_1_4_62_out1 = s_reg_11 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_63
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_63
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_63_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_63_out1 = s_reg_15;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_64
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_64
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_64_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_64_out1 = s_reg_16;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_65
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_65
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_65_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_65_out1 = s_reg_17;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_66
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_66
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_66_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_66_out1 = s_reg_18;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_67
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_67
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_67_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_67_out1 = s_reg_19;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_68
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_68
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_68_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_68_out1 = s_reg_20;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_33_4_69
    // Resource=snax_req_handler_N_Muxb_1_2_33_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_33_4_69
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_69_out1 = 1'b0;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_33_4_69_out1 = s_reg_21;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_70
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_70
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_70_out1 = s_reg_15;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_70_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_71
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_71
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_71_out1 = s_reg_16;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_71_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_72
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_72
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_72_out1 = s_reg_17;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_72_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_73
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_73
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_73_out1 = s_reg_18;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_73_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_74
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_74
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_74_out1 = s_reg_19;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_74_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_75
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_75
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_75_out1 = s_reg_20;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_75_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_34_4_76
    // Resource=snax_req_handler_N_Muxb_1_2_34_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:50:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_34_4_76
        if (s_reg_12) 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_76_out1 = s_reg_21;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_34_4_76_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_40_4_77
    // Resource=snax_req_handler_Equal_1U_40_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_40_4_77_out1 = s_reg_11 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_36_4_78
    // Resource=snax_req_handler_Equal_1U_36_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_36_4_78_out1 = s_reg_11 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_27_4_79
    // Resource=snax_req_handler_Equal_1U_27_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_27_4_79_out1 = s_reg_11 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_15_4_80
    // Resource=snax_req_handler_Equal_1U_15_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_15_4_80_out1 = s_reg_11 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_13_4_81
    // Resource=snax_req_handler_Equal_1U_13_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_13_4_81_out1 = s_reg_11 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_42_4_82
    // Resource=snax_req_handler_Equal_1U_42_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_42_4_82_out1 = s_reg_11 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_83
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_17_4_83_out1 = s_reg_11 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_52_4_109
    // Resource=snax_req_handler_Equal_1U_52_4, Function=eq : Inputs=32 Outputs=1
    // Implements 44 operation(s)
    // at: snax_req_handler.cc:309:34
    assign snax_req_handler_Equal_1U_52_4_109_out1 = s_reg_11 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_128
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 4 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:938:34
    assign snax_req_handler_Xor_1Ux1U_1U_4_128_out1 = trig_hub_streamer_handler_master_out_last_read ^ trig_hub_streamer_handler_master_out_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_129
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 4 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:935:2
    assign snax_req_handler_Not_1U_1U_s_4_129_out1 = !snax_req_handler_Xor_1Ux1U_1U_4_128_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_132
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 5 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1082:34
    assign snax_req_handler_Xor_1Ux1U_1U_4_132_out1 = trig_hub_qkv_handler_master_out_last_read ^ trig_hub_qkv_handler_master_out_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_133
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 5 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1079:2
    assign snax_req_handler_Not_1U_1U_s_4_133_out1 = !snax_req_handler_Xor_1Ux1U_1U_4_132_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_140
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 5 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1082:34
    assign snax_req_handler_Xor_1Ux1U_1U_4_140_out1 = trig_hub_qkt_handler_master_out_last_read ^ trig_hub_qkt_handler_master_out_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_141
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 5 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:2
    assign snax_req_handler_Not_1U_1U_s_4_141_out1 = !snax_req_handler_Xor_1Ux1U_1U_4_140_out1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_in_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 16 operation(s) on drive_trig_hub_qkt_handler_master_in_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1027:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:15
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1027:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_in_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP12
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1027:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:286:37
            trig_hub_qkt_handler_master_in_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_qkt_handler_master_in_cur_write_reg <= trig_hub_qkt_handler_master_in_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_in_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkv_handler_master_in_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1027:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:2
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_in_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP15
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1027:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:287:37
            trig_hub_qkv_handler_master_in_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_qkv_handler_master_in_cur_write_reg <= trig_hub_qkv_handler_master_in_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_in_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_master_in_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_in_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP18
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:288:42
            trig_hub_streamer_handler_master_in_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_streamer_handler_master_in_cur_write_reg <= trig_hub_streamer_handler_master_in_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    // BB2 : PROTO_1
    //   SRCLOC: snax_req_handler.cc:294:9
    //    FSM: global_state == 0
    // BB5 : PROTO_2
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 1
    // BB9 : PROTO_3
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 2
    // BB12 : PROTO_4
    //   SRCLOC: snax_req_handler.cc:307:13
    //    FSM: global_state == 3
    // BB28 : PROTO_15
    //   SRCLOC: snax_req_handler.cc:158:9
    //    FSM: global_state == 14
    // BB31 : PROTO_27
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 26
    // BB35 : PROTO_13
    //   SRCLOC: snax_req_handler.cc:178:9
    //    FSM: global_state == 12
    // BB37 : PROTO_19
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 18
    // BB38 : PROTO_24
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 23
    // BB44 : PROTO_9
    //   SRCLOC: snax_req_handler.cc:206:9
    //    FSM: global_state == 8
    // BB46 : PROTO_16
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 15
    // BB51 : PROTO_28
    //   SRCLOC: snax_req_handler.cc:46:13
    //    FSM: global_state == 27
    // BB54 : PROTO_5
    //   SRCLOC: snax_req_handler.cc:241:9
    //    FSM: global_state == 4
    // BB56 : PROTO_14
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 13
    // BB59 : PROTO_25
    //   SRCLOC: snax_req_handler.cc:79:13
    //    FSM: global_state == 24
    // BB64 : PROTO_10
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1081:3
    //    FSM: global_state == 9
    // BB67 : PROTO_20
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 19
    // BB69 : PROTO_29
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1081:3
    //    FSM: global_state == 28
    // BB72 : PROTO_6
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1081:3
    //    FSM: global_state == 5
    // BB75 : PROTO_17
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1081:3
    //    FSM: global_state == 16
    // BB78 : PROTO_26
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1081:3
    //    FSM: global_state == 25
    // BB86 : PROTO_21
    //   SRCLOC: snax_req_handler.cc:123:13
    //    FSM: global_state == 20
    // BB92 : PROTO_11
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1081:3
    //    FSM: global_state == 10
    // BB100 : PROTO_7
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1081:3
    //    FSM: global_state == 6
    // BB103 : PROTO_18
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1081:3
    //    FSM: global_state == 17
    // BB104 : PROTO_22
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1081:3
    //    FSM: global_state == 21
    // BB119 : PROTO_12
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 11
    // BB127 : PROTO_8
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 7
    // BB131 : PROTO_23
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1081:3
    //    FSM: global_state == 22
    // BB143 : PROTO_30
    //   SRCLOC: snax_req_handler.cc:312:9
    //    FSM: global_state == 29
    
    always @(posedge clk)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:trig_hub_qkt_handler_master_gen_in_next_write_1/BB6
            global_state <= 5'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  global_state <= global_state_next;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          5'd00, 5'd29: 
            begin
              // basic_block:f_snax_req_handler/BB5
              global_state_next = 5'd01;
            end
          5'd01: 
            begin
              if (snax_acc_req_valid) 
                begin
                  global_state_next = global_state + 5'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB5
                  global_state_next = 5'd01;
                end
            end
          5'd02: 
            begin
              if (acc_snax_rsp_ready) 
                begin
                  global_state_next = global_state + 5'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB9
                  global_state_next = 5'd02;
                end
            end
          5'd03: 
            begin
              case ({snax_req_handler_Equal_1U_51_4_47_out1, {{{snax_req_handler_Equal_1U_49_4_22_out1, snax_req_handler_Equal_1U_46_4_25_out1}, {snax_req_handler_Equal_1U_44_4_44_out1, snax_req_handler_Equal_1U_1_4_43_out1}}, {{{{snax_req_handler_Equal_1U_29_4_42_out1, snax_req_handler_Equal_1U_3_4_21_out1}, {snax_req_handler_Equal_1U_5_4_20_out1, snax_req_handler_Equal_1U_7_4_15_out1}}, {{snax_req_handler_Equal_1U_9_4_38_out1, snax_req_handler_Equal_1U_11_4_37_out1
                    }, {snax_req_handler_Equal_1U_23_4_36_out1, snax_req_handler_Equal_1U_21_4_35_out1}}}, {{{snax_req_handler_Equal_1U_13_4_34_out1, snax_req_handler_Equal_1U_15_4_33_out1}, {snax_req_handler_Equal_1U_17_4_32_out1, snax_req_handler_Equal_1U_42_4_31_out1}}, {{snax_req_handler_Equal_1U_40_4_30_out1, snax_req_handler_Equal_1U_38_4_29_out1}, {snax_req_handler_Equal_1U_27_4_28_out1, snax_req_handler_Equal_1U_36_4_27_out1}}}}}}) 
                21'd0000000: 
                  begin
                    case (s_reg_11) 
                      32'd0000000001: 
                        begin
                          // basic_block:f_snax_req_handler/BB28
                          global_state_next = 5'd14;
                        end
                      32'd0000000002: 
                        begin
                          // basic_block:f_snax_req_handler/BB44
                          global_state_next = 5'd08;
                        end
                      32'd0000000003: 
                        begin
                          // basic_block:f_snax_req_handler/BB35
                          global_state_next = 5'd12;
                        end
                      32'd0000000004: 
                        begin
                          global_state_next = global_state + 5'd01;
                        end
                      default: 
                        begin
                          // basic_block:f_snax_req_handler/BB143
                          global_state_next = 5'd29;
                        end
                    endcase
                  end
                default: 
                  begin
                    case ({snax_req_handler_Equal_1U_27_4_54_out1, {{snax_req_handler_Equal_1U_36_4_53_out1, snax_req_handler_Equal_1U_13_4_52_out1}, {{snax_req_handler_Equal_1U_15_4_51_out1, snax_req_handler_Equal_1U_17_4_50_out1}, {snax_req_handler_Equal_1U_42_4_49_out1, snax_req_handler_Equal_1U_40_4_48_out1}}}}) 
                      7'd000: 
                        begin
                          if (s_reg_12) 
                            begin
                              // basic_block:f_snax_req_handler/BB38
                              global_state_next = 5'd23;
                            end 
                          else 
                            begin
                              // basic_block:f_snax_req_handler/BB37
                              global_state_next = 5'd18;
                            end
                        end
                      default: 
                        begin
                          // basic_block:f_snax_req_handler/BB31
                          global_state_next = 5'd26;
                        end
                    endcase
                  end
              endcase
            end
          5'd07, 5'd11, 5'd13, 5'd17, 5'd22, 5'd25, 5'd28: 
            begin
              // basic_block:f_snax_req_handler/BB143
              global_state_next = 5'd29;
            end
          5'd18: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 5'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB37
                  global_state_next = 5'd18;
                end
            end
          5'd19: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 5'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB67
                  global_state_next = 5'd19;
                end
            end
          5'd23: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 5'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB38
                  global_state_next = 5'd23;
                end
            end
          5'd26: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 5'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB31
                  global_state_next = 5'd26;
                end
            end
          default: 
            begin
              global_state_next = global_state + 5'd01;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_gs_ctrl_f_snax_req_handler_h8
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    
    always @(posedge clk)
      begin : drive_gs_ctrl_f_snax_req_handler_h8
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_snax_req_handler_h8 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    5'd03: 
                      begin
                        gs_ctrl_f_snax_req_handler_h8 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_snax_req_handler_h8 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_data_data
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_acc_snax_rsp_data_data
    // at: cynw_blocking_put.h:269:21
    assign acc_snax_rsp_data_data = {31'b0000000000000000000000000000000, acc_snax_rsp_data_data_slice};

endmodule


