static void F_1 ( int V_1 )\r\n{\r\nF_2 ( 0 ) ;\r\nF_3 ( V_2 , V_1 + V_3 ) ;\r\nF_4 ( ) ;\r\nF_3 ( V_4 , V_1 + V_3 ) ;\r\nF_3 ( V_5 , V_1 + V_6 ) ;\r\nF_2 ( 1 ) ;\r\nF_3 ( F_5 ( V_1 + V_7 ) | V_8 , V_1 + V_7 ) ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_9 , V_1 + V_10 ) ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\n}\r\nstatic void F_7 ( int V_1 )\r\n{\r\nF_2 ( 0 ) ;\r\nF_3 ( V_12 , V_1 + V_6 ) ;\r\nF_3 ( V_13 , V_1 + V_3 ) ;\r\nF_2 ( 2 ) ;\r\nF_6 ( V_14 , V_1 + V_11 ) ;\r\n}\r\nstatic void F_8 ( int V_1 )\r\n{\r\nF_2 ( 2 ) ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\nF_2 ( 0 ) ;\r\nF_6 ( V_4 , V_1 + V_3 ) ;\r\nF_6 ( V_5 , V_1 + V_6 ) ;\r\n#if 0\r\nSMC_SELECT_BANK( 1 );\r\noutw( inw( ioaddr + CONTROL ), CTL_POWERDOWN, ioaddr + CONTROL );\r\n#endif\r\n}\r\nstatic void F_9 ( int V_1 , struct V_15 * V_16 )\r\n{\r\nint V_17 ;\r\nunsigned char V_18 [ 8 ] ;\r\nstruct V_19 * V_20 ;\r\nunsigned char V_21 [] = { 0 , 4 , 2 , 6 , 1 , 5 , 3 , 7 } ;\r\nmemset ( V_18 , 0 , sizeof( V_18 ) ) ;\r\nF_10 (ha, dev) {\r\nint V_22 ;\r\nV_22 = F_11 ( 6 , V_20 -> V_23 ) & 0x3f ;\r\nV_18 [ V_21 [ V_22 & 7 ] ] |=\r\n( 1 << V_21 [ ( V_22 >> 3 ) & 7 ] ) ;\r\n}\r\nF_2 ( 3 ) ;\r\nfor ( V_17 = 0 ; V_17 < 8 ; V_17 ++ ) {\r\nF_6 ( V_18 [ V_17 ] , V_1 + V_24 + V_17 ) ;\r\n}\r\n}\r\nstatic T_1 F_12 ( struct V_25 * V_26 ,\r\nstruct V_15 * V_16 )\r\n{\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nunsigned int V_1 = V_16 -> V_29 ;\r\nT_2 V_30 ;\r\nunsigned short V_31 ;\r\nT_2 V_32 ;\r\nF_14 ( V_16 ) ;\r\nif ( V_28 -> V_33 ) {\r\nV_16 -> V_34 . V_35 ++ ;\r\nF_15 ( V_36 L_1 ) ;\r\nreturn V_37 ;\r\n}\r\nV_28 -> V_33 = V_26 ;\r\nV_30 = V_26 -> V_38 ;\r\nif ( V_30 < V_39 ) {\r\nif ( F_16 ( V_26 , V_39 ) ) {\r\nF_17 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nV_30 = V_39 ;\r\n}\r\nV_31 = ( ( V_30 & 0xfffe ) + 6 ) / 256 ;\r\nif ( V_31 > 7 ) {\r\nF_15 ( V_36 L_2 ) ;\r\nF_18 ( V_26 ) ;\r\nV_28 -> V_33 = NULL ;\r\nF_17 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nV_28 -> V_41 ++ ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_42 | V_31 , V_1 + V_10 ) ;\r\nV_32 = V_43 ;\r\ndo {\r\nT_2 V_44 ;\r\nV_44 = F_19 ( V_1 + V_45 ) ;\r\nif ( V_44 & V_46 ) {\r\nF_6 ( V_46 , V_1 + V_45 ) ;\r\nbreak;\r\n}\r\n} while ( -- V_32 );\r\nif ( ! V_32 ) {\r\nF_20 ( V_46 ) ;\r\nF_21 ( ( V_36 L_3 ) ) ;\r\nreturn V_40 ;\r\n}\r\nF_22 ( V_16 ) ;\r\nF_17 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic void F_22 ( struct V_15 * V_16 )\r\n{\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nT_3 V_47 ;\r\nstruct V_25 * V_26 = V_28 -> V_33 ;\r\nT_2 V_30 ;\r\nunsigned int V_1 ;\r\nT_3 * V_48 ;\r\nV_1 = V_16 -> V_29 ;\r\nif ( ! V_26 ) {\r\nF_23 ( ( V_36 L_4 ) ) ;\r\nreturn;\r\n}\r\nV_30 = V_39 < V_26 -> V_38 ? V_26 -> V_38 : V_39 ;\r\nV_48 = V_26 -> V_49 ;\r\nV_47 = F_19 ( V_1 + V_50 + 1 ) ;\r\nif ( V_47 & 0x80 ) {\r\nF_15 (KERN_DEBUG CARDNAMEL_5 ) ;\r\nF_24 ( V_26 ) ;\r\nV_28 -> V_33 = NULL ;\r\nF_17 ( V_16 ) ;\r\nreturn;\r\n}\r\nF_6 ( V_47 , V_1 + V_50 ) ;\r\nF_3 ( V_51 , V_1 + V_52 ) ;\r\nF_25 ( ( V_36 L_6 , V_30 ) ) ;\r\n#if V_53 > 2\r\nF_26 ( V_48 , V_30 ) ;\r\n#endif\r\n#ifdef F_27\r\nF_28 ( ( V_30 + 6 ) << 16 , V_1 + V_54 ) ;\r\n#else\r\nF_3 ( 0 , V_1 + V_54 ) ;\r\nF_6 ( ( V_30 + 6 ) & 0xFF , V_1 + V_54 ) ;\r\nF_6 ( ( V_30 + 6 ) >> 8 , V_1 + V_54 ) ;\r\n#endif\r\n#ifdef F_27\r\nif ( V_30 & 0x2 ) {\r\nF_29 ( V_1 + V_54 , V_48 , V_30 >> 2 ) ;\r\n#if ! F_30 ( V_55 ) && ! F_30 ( V_56 )\r\nF_3 ( * ( ( T_2 * ) ( V_48 + ( V_30 & 0xFFFFFFFC ) ) ) , V_1 + V_54 ) ;\r\n#else\r\nF_31 ( * ( ( T_2 * ) ( V_48 + ( V_30 & 0xFFFFFFFC ) ) ) , V_1 + V_54 ) ;\r\n#endif\r\n}\r\nelse\r\nF_29 ( V_1 + V_54 , V_48 , V_30 >> 2 ) ;\r\n#else\r\nF_32 ( V_1 + V_54 , V_48 , ( V_30 ) >> 1 ) ;\r\n#endif\r\nif ( ( V_30 & 1 ) == 0 ) {\r\nF_3 ( 0 , V_1 + V_54 ) ;\r\n} else {\r\nF_6 ( V_48 [ V_30 - 1 ] , V_1 + V_54 ) ;\r\nF_6 ( 0x20 , V_1 + V_54 ) ;\r\n}\r\nF_20 ( ( V_57 | V_58 ) ) ;\r\nF_3 ( V_59 , V_1 + V_10 ) ;\r\nF_21 ( ( V_36 L_7 , V_30 ) ) ;\r\nV_28 -> V_33 = NULL ;\r\nF_24 ( V_26 ) ;\r\nV_16 -> V_60 = V_61 ;\r\nF_17 ( V_16 ) ;\r\n}\r\nstruct V_15 * T_4 F_33 ( int V_62 )\r\n{\r\nstruct V_15 * V_16 = F_34 ( sizeof( struct V_27 ) ) ;\r\nstruct V_63 * V_64 = V_65 ;\r\nint V_66 = 0 ;\r\nif ( ! V_16 )\r\nreturn F_35 ( - V_67 ) ;\r\nif ( V_62 >= 0 ) {\r\nsprintf ( V_16 -> V_68 , L_8 , V_62 ) ;\r\nF_36 ( V_16 ) ;\r\nV_69 = V_16 -> V_29 ;\r\nV_70 = V_16 -> V_70 ;\r\n}\r\nif ( V_69 > 0x1ff ) {\r\nV_66 = F_37 ( V_16 , V_69 ) ;\r\n} else if ( V_69 != 0 ) {\r\nV_66 = - V_71 ;\r\n} else {\r\nfor (; V_64 -> V_72 ; V_64 ++ ) {\r\nif ( F_37 ( V_16 , V_64 -> V_72 ) == 0 )\r\nbreak;\r\n}\r\nif ( ! V_64 -> V_72 )\r\nV_66 = - V_67 ;\r\n}\r\nif ( V_66 )\r\ngoto V_73;\r\nV_66 = F_38 ( V_16 ) ;\r\nif ( V_66 )\r\ngoto V_74;\r\nreturn V_16 ;\r\nV_74:\r\nF_39 ( V_16 -> V_70 , V_16 ) ;\r\nF_40 ( V_16 -> V_29 , V_75 ) ;\r\nV_73:\r\nF_41 ( V_16 ) ;\r\nreturn F_35 ( V_66 ) ;\r\n}\r\nstatic int T_4 F_42 ( int V_1 )\r\n{\r\n#ifndef F_43\r\nint V_76 = 20 ;\r\nunsigned long V_77 ;\r\nV_77 = F_44 () ;\r\nF_2 ( 2 ) ;\r\nF_6 ( V_46 , V_1 + V_11 ) ;\r\nF_3 ( V_42 | 1 , V_1 + V_10 ) ;\r\nwhile ( V_76 ) {\r\nT_3 V_78 ;\r\nV_78 = F_19 ( V_1 + V_45 ) ;\r\nif ( V_78 & V_46 )\r\nbreak;\r\nV_76 -- ;\r\n}\r\nF_4 () ;\r\nF_4 () ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\nreturn F_45 ( V_77 ) ;\r\n#else\r\nstruct V_63 * V_64 ;\r\nfor ( V_64 = V_65 ; V_64 -> V_72 ; V_64 ++ ) {\r\nif ( V_64 -> V_72 == V_1 )\r\nreturn V_64 -> V_70 ;\r\n}\r\nreturn 0 ;\r\n#endif\r\n}\r\nstatic int T_4 F_37 ( struct V_15 * V_16 , int V_1 )\r\n{\r\nint V_17 , V_79 , V_80 ;\r\nstatic unsigned V_81 ;\r\nunsigned int V_82 ;\r\nconst char * V_83 ;\r\nconst char * V_84 ;\r\nT_2 V_85 ;\r\nT_2 V_86 ;\r\nT_2 V_87 ;\r\nT_2 V_88 ;\r\nT_2 V_89 ;\r\nif ( ! F_46 ( V_1 , V_75 , V_90 ) )\r\nreturn - V_91 ;\r\nV_16 -> V_70 = V_70 ;\r\nV_16 -> V_92 = V_93 ;\r\nV_82 = F_5 ( V_1 + V_94 ) ;\r\nif ( ( V_82 & 0xFF00 ) != 0x3300 ) {\r\nV_80 = - V_67 ;\r\ngoto V_95;\r\n}\r\nF_3 ( 0x0 , V_1 + V_94 ) ;\r\nV_82 = F_5 ( V_1 + V_94 ) ;\r\nif ( ( V_82 & 0xFF00 ) != 0x3300 ) {\r\nV_80 = - V_67 ;\r\ngoto V_95;\r\n}\r\n#if ! F_30 ( V_96 )\r\nF_2 ( 1 ) ;\r\nV_86 = F_5 ( V_1 + V_97 ) ;\r\nif ( V_1 != ( V_86 >> 3 & 0x3E0 ) ) {\r\nF_15 ( V_36 L_9\r\nL_10 ,\r\nV_1 , V_86 >> 3 & 0x3E0 ) ;\r\nV_80 = - V_67 ;\r\ngoto V_95;\r\n}\r\n#else\r\n( void ) V_86 ;\r\n#endif\r\nF_2 ( 3 ) ;\r\nV_85 = F_5 ( V_1 + V_98 ) ;\r\nif ( ! V_99 [ ( V_85 >> 4 ) & 0xF ] ) {\r\nF_15 ( V_36 L_11\r\nL_12 , V_1 , V_85 ) ;\r\nV_80 = - V_67 ;\r\ngoto V_95;\r\n}\r\nif ( V_81 ++ == 0 )\r\nF_15 ( L_13 , V_100 ) ;\r\nV_16 -> V_29 = V_1 ;\r\nF_2 ( 1 ) ;\r\nfor ( V_17 = 0 ; V_17 < 6 ; V_17 += 2 ) {\r\nT_2 V_101 ;\r\nV_101 = F_5 ( V_1 + V_102 + V_17 ) ;\r\nV_16 -> V_103 [ V_17 + 1 ] = V_101 >> 8 ;\r\nV_16 -> V_103 [ V_17 ] = V_101 & 0xFF ;\r\n}\r\nF_2 ( 0 ) ;\r\nV_88 = F_5 ( V_1 + V_104 ) ;\r\nV_89 = F_5 ( V_1 + V_105 ) ;\r\nV_79 = ( V_89 >> 9 ) & 0x7 ;\r\nV_79 *= 256 * ( V_88 & 0xFF ) ;\r\nF_2 ( 3 ) ;\r\nV_85 = F_5 ( V_1 + V_98 ) ;\r\nV_83 = V_99 [ ( V_85 >> 4 ) & 0xF ] ;\r\nif ( ! V_83 ) {\r\nV_80 = - V_67 ;\r\ngoto V_95;\r\n}\r\nif ( V_16 -> V_92 == 0 ) {\r\nF_2 ( 1 ) ;\r\nV_87 = F_5 ( V_1 + V_106 ) ;\r\nif ( V_87 & V_107 )\r\nV_16 -> V_92 = 2 ;\r\nelse\r\nV_16 -> V_92 = 1 ;\r\n}\r\nV_84 = V_108 [ V_16 -> V_92 - 1 ] ;\r\nF_1 ( V_1 ) ;\r\nif ( V_16 -> V_70 < 2 ) {\r\nint V_109 ;\r\nV_109 = 3 ;\r\nwhile ( V_109 -- ) {\r\nV_16 -> V_70 = F_42 ( V_1 ) ;\r\nif ( V_16 -> V_70 )\r\nbreak;\r\nF_1 ( V_1 ) ;\r\n}\r\n}\r\nif ( V_16 -> V_70 == 0 ) {\r\nF_15 ( V_36 L_14 ) ;\r\nV_80 = - V_67 ;\r\ngoto V_95;\r\n}\r\nF_15 ( L_15 , V_16 -> V_68 ,\r\nV_83 , V_85 & 0xF , V_1 , V_16 -> V_70 ,\r\nV_84 , V_79 ) ;\r\nF_15 ( L_16 , V_16 -> V_103 ) ;\r\nV_80 = F_47 ( V_16 -> V_70 , V_110 , 0 , V_90 , V_16 ) ;\r\nif ( V_80 ) {\r\nF_15 ( L_17 , V_90 ,\r\nV_16 -> V_70 , V_80 ) ;\r\ngoto V_95;\r\n}\r\nV_16 -> V_111 = & V_112 ;\r\nV_16 -> V_113 = V_114 / 20 ;\r\nreturn 0 ;\r\nV_95:\r\nF_40 ( V_1 , V_75 ) ;\r\nreturn V_80 ;\r\n}\r\nstatic void F_26 ( T_3 * V_48 , int V_30 )\r\n{\r\n#if 0\r\nint i;\r\nint remainder;\r\nint lines;\r\nprintk("Packet of length %d\n", length);\r\nlines = length / 16;\r\nremainder = length % 16;\r\nfor ( i = 0; i < lines ; i ++ ) {\r\nint cur;\r\nfor ( cur = 0; cur < 8; cur ++ ) {\r\nbyte a, b;\r\na = *(buf ++ );\r\nb = *(buf ++ );\r\nprintk("%02x%02x ", a, b );\r\n}\r\nprintk("\n");\r\n}\r\nfor ( i = 0; i < remainder/2 ; i++ ) {\r\nbyte a, b;\r\na = *(buf ++ );\r\nb = *(buf ++ );\r\nprintk("%02x%02x ", a, b );\r\n}\r\nprintk("\n");\r\n#endif\r\n}\r\nstatic int F_48 ( struct V_15 * V_16 )\r\n{\r\nint V_1 = V_16 -> V_29 ;\r\nint V_17 ;\r\nmemset ( F_13 ( V_16 ) , 0 , sizeof( struct V_27 ) ) ;\r\nF_1 ( V_1 ) ;\r\nF_7 ( V_1 ) ;\r\nF_2 ( 1 ) ;\r\nif ( V_16 -> V_92 == 1 ) {\r\nF_3 ( F_5 ( V_1 + V_106 ) & ~ V_107 ,\r\nV_1 + V_106 ) ;\r\n}\r\nelse if ( V_16 -> V_92 == 2 ) {\r\nF_3 ( F_5 ( V_1 + V_106 ) | V_107 ,\r\nV_1 + V_106 ) ;\r\n}\r\nF_2 ( 1 ) ;\r\nfor ( V_17 = 0 ; V_17 < 6 ; V_17 += 2 ) {\r\nT_2 V_101 ;\r\nV_101 = V_16 -> V_103 [ V_17 + 1 ] << 8 ;\r\nV_101 |= V_16 -> V_103 [ V_17 ] ;\r\nF_3 ( V_101 , V_1 + V_102 + V_17 ) ;\r\n}\r\nF_49 ( V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_50 ( struct V_15 * V_16 )\r\n{\r\nF_15 (KERN_WARNING CARDNAMEL_18 ,\r\ntx_done(dev) ? L_19 :\r\nL_20 ) ;\r\nF_1 ( V_16 -> V_29 ) ;\r\nF_7 ( V_16 -> V_29 ) ;\r\nV_16 -> V_60 = V_61 ;\r\n( (struct V_27 * ) F_13 ( V_16 ) ) -> V_33 = NULL ;\r\nF_17 ( V_16 ) ;\r\n}\r\nstatic void F_51 ( struct V_15 * V_16 )\r\n{\r\nint V_1 = V_16 -> V_29 ;\r\nint V_115 ;\r\nT_2 V_44 ;\r\nT_2 V_116 ;\r\nV_115 = F_5 ( V_1 + V_117 ) ;\r\nif ( V_115 & V_118 ) {\r\nF_23 ( ( V_36 L_21 ) ) ;\r\nreturn;\r\n}\r\nF_3 ( V_119 | V_120 | V_51 , V_1 + V_52 ) ;\r\nV_44 = F_5 ( V_1 + V_54 ) ;\r\nV_116 = F_5 ( V_1 + V_54 ) ;\r\nV_116 &= 0x07ff ;\r\nF_21 ( ( L_22 , V_44 , V_116 ) ) ;\r\nV_116 -= 6 ;\r\nif ( ! ( V_44 & V_121 ) ) {\r\nstruct V_25 * V_26 ;\r\nT_3 * V_49 ;\r\nif ( V_44 & V_122 )\r\nV_116 ++ ;\r\nif ( V_44 & V_123 )\r\nV_16 -> V_34 . V_124 ++ ;\r\nV_26 = F_52 ( V_16 , V_116 + 5 ) ;\r\nif ( V_26 == NULL ) {\r\nF_15 (KERN_NOTICE CARDNAME L_23 ) ;\r\nV_16 -> V_34 . V_125 ++ ;\r\ngoto V_126;\r\n}\r\nF_53 ( V_26 , 2 ) ;\r\nV_49 = F_54 ( V_26 , V_116 ) ;\r\n#ifdef F_27\r\nF_25 ( ( L_24 ,\r\nV_116 >> 2 , V_116 & 3 ) ) ;\r\nF_55 ( V_1 + V_54 , V_49 , V_116 >> 2 ) ;\r\nF_56 ( V_1 + V_54 , V_49 + ( V_116 & 0xFFFFFC ) ,\r\nV_116 & 0x3 ) ;\r\n#else\r\nF_25 ( ( L_25 ,\r\n( V_116 >> 1 ) , V_116 & 1 ) ) ;\r\nF_57 ( V_1 + V_54 , V_49 , V_116 >> 1 ) ;\r\nif ( V_116 & 1 ) {\r\nV_49 += V_116 & ~ 1 ;\r\n* ( V_49 ++ ) = F_19 ( V_1 + V_54 ) ;\r\n}\r\n#endif\r\n#if V_53 > 2\r\nF_26 ( V_49 , V_116 ) ;\r\n#endif\r\nV_26 -> V_127 = F_58 ( V_26 , V_16 ) ;\r\nF_59 ( V_26 ) ;\r\nV_16 -> V_34 . V_128 ++ ;\r\nV_16 -> V_34 . V_129 += V_116 ;\r\n} else {\r\nV_16 -> V_34 . V_130 ++ ;\r\nif ( V_44 & V_131 ) V_16 -> V_34 . V_132 ++ ;\r\nif ( V_44 & ( V_133 | V_134 ) )\r\nV_16 -> V_34 . V_135 ++ ;\r\nif ( V_44 & V_136 ) V_16 -> V_34 . V_137 ++ ;\r\n}\r\nV_126:\r\nF_3 ( V_138 , V_1 + V_10 ) ;\r\n}\r\nstatic void F_60 ( struct V_15 * V_16 )\r\n{\r\nint V_1 = V_16 -> V_29 ;\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nT_3 V_139 ;\r\nT_3 V_47 ;\r\nT_2 V_140 ;\r\nV_139 = F_19 ( V_1 + V_50 ) ;\r\nV_47 = F_5 ( V_1 + V_117 ) ;\r\nV_47 &= 0x7F ;\r\nF_6 ( V_47 , V_1 + V_50 ) ;\r\nF_3 ( V_51 | V_119 , V_1 + V_52 ) ;\r\nV_140 = F_5 ( V_1 + V_54 ) ;\r\nF_25 ( ( V_36 L_26 , V_140 ) ) ;\r\nV_16 -> V_34 . V_141 ++ ;\r\nif ( V_140 & V_142 ) V_16 -> V_34 . V_143 ++ ;\r\nif ( V_140 & V_144 ) {\r\nF_15 (KERN_DEBUG CARDNAME\r\nL_27 ) ;\r\nV_16 -> V_34 . V_145 ++ ;\r\n}\r\n#if 0\r\nif ( tx_status & TS_16COL ) { ... }\r\n#endif\r\nif ( V_140 & V_146 ) {\r\nF_15 ( V_36 L_28 ) ;\r\n}\r\nF_2 ( 0 ) ;\r\nF_3 ( F_5 ( V_1 + V_6 ) | V_147 , V_1 + V_6 ) ;\r\nF_2 ( 2 ) ;\r\nF_3 ( V_148 , V_1 + V_10 ) ;\r\nV_28 -> V_41 -- ;\r\nF_6 ( V_139 , V_1 + V_50 ) ;\r\n}\r\nstatic T_5 V_110 ( int V_70 , void * V_149 )\r\n{\r\nstruct V_15 * V_16 = V_149 ;\r\nint V_1 = V_16 -> V_29 ;\r\nstruct V_27 * V_28 = F_13 ( V_16 ) ;\r\nT_3 V_44 ;\r\nT_2 V_150 ;\r\nT_3 V_151 ;\r\nint V_76 ;\r\nT_2 V_152 ;\r\nT_2 V_153 ;\r\nint V_154 = 0 ;\r\nF_25 ( ( V_36 L_29 ) ) ;\r\nV_152 = F_5 ( V_1 + V_94 ) ;\r\nF_2 ( 2 ) ;\r\nV_153 = F_5 ( V_1 + V_52 ) ;\r\nV_151 = F_19 ( V_1 + V_11 ) ;\r\nF_6 ( 0 , V_1 + V_11 ) ;\r\nV_76 = 4 ;\r\nF_21 ( ( V_155 V_36 L_30 , V_151 ) ) ;\r\ndo {\r\nV_44 = F_19 ( V_1 + V_45 ) & V_151 ;\r\nif ( ! V_44 )\r\nbreak;\r\nV_154 = 1 ;\r\nF_25 ( ( V_155 V_36\r\nL_31 , V_44 ) ) ;\r\nif ( V_44 & V_156 ) {\r\nF_21 ( ( V_155 V_36\r\nL_32 ) ) ;\r\nF_51 ( V_16 ) ;\r\n} else if ( V_44 & V_57 ) {\r\nF_21 ( ( V_155 V_36\r\nL_33 ) ) ;\r\nF_60 ( V_16 ) ;\r\nF_6 ( V_57 , V_1 + V_45 ) ;\r\n} else if ( V_44 & V_58 ) {\r\nF_2 ( 0 ) ;\r\nV_150 = F_5 ( V_1 + V_157 ) ;\r\nV_16 -> V_34 . V_158 += V_150 & 0xF ;\r\nV_150 >>= 4 ;\r\nV_16 -> V_34 . V_158 += V_150 & 0xF ;\r\nF_2 ( 2 ) ;\r\nF_21 ( ( V_155 V_36\r\nL_34 ) ) ;\r\nF_6 ( V_58 , V_1 + V_45 ) ;\r\nV_151 &= ~ V_58 ;\r\nV_16 -> V_34 . V_159 += V_28 -> V_41 ;\r\nV_28 -> V_41 = 0 ;\r\n} else if ( V_44 & V_46 ) {\r\nF_21 ( ( V_160 V_36\r\nL_35 ) ) ;\r\nV_151 &= ~ V_46 ;\r\nF_22 ( V_16 ) ;\r\nV_151 |= ( V_58 | V_57 ) ;\r\nF_17 ( V_16 ) ;\r\nF_21 ( ( V_36 L_36 ) ) ;\r\n} else if ( V_44 & V_161 ) {\r\nV_16 -> V_34 . V_130 ++ ;\r\nV_16 -> V_34 . V_162 ++ ;\r\nF_6 ( V_161 , V_1 + V_45 ) ;\r\n} else if ( V_44 & V_163 ) {\r\nF_23 ( ( V_36 L_37 ) ) ;\r\n} else if ( V_44 & V_164 ) {\r\nF_23 ( ( V_36 L_38 ) ) ;\r\nF_6 ( V_164 , V_1 + V_45 ) ;\r\n}\r\n} while ( V_76 -- );\r\nF_2 ( 2 ) ;\r\nF_6 ( V_151 , V_1 + V_11 ) ;\r\nF_25 ( ( V_155 V_36 L_39 , V_151 ) ) ;\r\nF_3 ( V_153 , V_1 + V_52 ) ;\r\nF_2 ( V_152 ) ;\r\nF_25 ( ( V_36 L_40 ) ) ;\r\nreturn F_61 ( V_154 ) ;\r\n}\r\nstatic int F_62 ( struct V_15 * V_16 )\r\n{\r\nF_14 ( V_16 ) ;\r\nF_8 ( V_16 -> V_29 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_63 ( struct V_15 * V_16 )\r\n{\r\nshort V_1 = V_16 -> V_29 ;\r\nF_2 ( 0 ) ;\r\nif ( V_16 -> V_165 & V_166 )\r\nF_3 ( F_5 ( V_1 + V_3 ) | V_167 , V_1 + V_3 ) ;\r\nelse if ( V_16 -> V_165 & V_168 )\r\nF_3 ( F_5 ( V_1 + V_3 ) | V_169 , V_1 + V_3 ) ;\r\nelse if ( ! F_64 ( V_16 ) ) {\r\nF_3 ( F_5 ( V_1 + V_3 ) & ~ ( V_167 | V_169 ) ,\r\nV_1 + V_3 ) ;\r\nF_9 ( V_1 , V_16 ) ;\r\n}\r\nelse {\r\nF_3 ( F_5 ( V_1 + V_3 ) & ~ ( V_167 | V_169 ) ,\r\nV_1 + V_3 ) ;\r\nF_2 ( 3 ) ;\r\nF_3 ( 0 , V_1 + V_24 ) ;\r\nF_3 ( 0 , V_1 + V_170 ) ;\r\nF_3 ( 0 , V_1 + V_171 ) ;\r\nF_3 ( 0 , V_1 + V_172 ) ;\r\n}\r\n}\r\nint T_4 F_65 ( void )\r\n{\r\nif ( V_69 == 0 )\r\nF_15 (KERN_WARNING\r\nCARDNAMEL_41 ) ;\r\nV_173 = F_33 ( - 1 ) ;\r\nif ( F_66 ( V_173 ) )\r\nreturn F_67 ( V_173 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_6 F_68 ( void )\r\n{\r\nF_69 ( V_173 ) ;\r\nF_39 ( V_173 -> V_70 , V_173 ) ;\r\nF_40 ( V_173 -> V_29 , V_75 ) ;\r\nF_41 ( V_173 ) ;\r\n}
