HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:piu_top
Implementation;Synthesis|| CD638 ||@W:Signal cana_int_c is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(70);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/70||piu_top.vhd(82);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\piu_top.vhd'/linenumber/82
Implementation;Synthesis|| CD638 ||@W:Signal ram_rdata is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(82);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/82||mcu.vhd(166);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal ram_done is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(83);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/83||mcu.vhd(169);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/169
Implementation;Synthesis|| CD638 ||@W:Signal imp_ren_not is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(84);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/84||mcu.vhd(347);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/347
Implementation;Synthesis|| CD638 ||@W:Signal imp_wen_not is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(85);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/85||mcu.vhd(348);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/348
Implementation;Synthesis|| CL169 ||@W:Pruning unused register test_data1_1(7 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(89);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/89||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register test_c_1. Make sure that there are no unused intermediate registers.||piu_top.srr(90);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/90||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tick_1s_1. Make sure that there are no unused intermediate registers.||piu_top.srr(91);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/91||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tick_1ms_1. Make sure that there are no unused intermediate registers.||piu_top.srr(92);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/92||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tick_1us_1. Make sure that there are no unused intermediate registers.||piu_top.srr(93);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/93||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register scaler_1s_1(9 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(94);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/94||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register scaler_1ms_1(9 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(95);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/95||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register scaler_1us_2(5 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(96);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/96||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clj_cmd_cnt_6(1 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(97);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/97||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_ren_2. Make sure that there are no unused intermediate registers.||piu_top.srr(98);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/98||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_ram_ren_5. Make sure that there are no unused intermediate registers.||piu_top.srr(99);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/99||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_new_waddr_1(9 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(100);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/100||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_tx_end_8. Make sure that there are no unused intermediate registers.||piu_top.srr(101);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/101||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_frame_cnt_1(7 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(102);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/102||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_ask_type_6(7 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(103);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/103||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_ask_13. Make sure that there are no unused intermediate registers.||piu_top.srr(104);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/104||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register imp_en_1. Make sure that there are no unused intermediate registers.||piu_top.srr(105);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/105||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rst_frame_5. Make sure that there are no unused intermediate registers.||piu_top.srr(106);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/106||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clj_acq_en_1. Make sure that there are no unused intermediate registers.||piu_top.srr(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/107||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register err_cnt_1(7 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(108);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/108||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register err_flag_4. Make sure that there are no unused intermediate registers.||piu_top.srr(109);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/109||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_cnt_10(2 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(110);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/110||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ad_busy_1. Make sure that there are no unused intermediate registers.||piu_top.srr(111);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/111||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ad_addr_1(6 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(112);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/112||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register frame_sel_1. Make sure that there are no unused intermediate registers.||piu_top.srr(113);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/113||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register frame_busy_1. Make sure that there are no unused intermediate registers.||piu_top.srr(114);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/114||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register frame_en_1. Make sure that there are no unused intermediate registers.||piu_top.srr(115);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/115||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register frame_send_1. Make sure that there are no unused intermediate registers.||piu_top.srr(116);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/116||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ram_sum_2(15 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(117);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/117||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ram_busy_1. Make sure that there are no unused intermediate registers.||piu_top.srr(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/118||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ram_waddr_1(6 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(119);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/119||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ram_wdata_1(7 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(120);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/120||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ram_wen_1. Make sure that there are no unused intermediate registers.||piu_top.srr(121);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/121||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit frame_info(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(122);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/122||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_frame_cnt(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(123);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/123||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of tx_frame_cnt(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||piu_top.srr(124);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/124||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of frame_info(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||piu_top.srr(125);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/125||mcu.vhd(370);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\mcu.vhd'/linenumber/370
Implementation;Synthesis|| CL169 ||@W:Pruning unused register acq_cnt_4(2 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(130);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/130||AD_Comp.vhd(78);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_Comp.vhd'/linenumber/78
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit config_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(131);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/131||AD_Comp.vhd(78);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_Comp.vhd'/linenumber/78
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of config_reg(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||piu_top.srr(132);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/132||AD_Comp.vhd(78);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_Comp.vhd'/linenumber/78
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clj_mode_8(1 downto 0). Make sure that there are no unused intermediate registers.||piu_top.srr(137);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/137||AD_ACQ.vhd(129);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_ACQ.vhd'/linenumber/129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clj_cmd_1. Make sure that there are no unused intermediate registers.||piu_top.srr(138);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/138||AD_ACQ.vhd(129);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_ACQ.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal rst_c is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(140);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/140||RST_IF.vhd(31);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\RST_IF.vhd'/linenumber/31
Implementation;Synthesis|| CD638 ||@W:Signal hot_en is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(141);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/141||RST_IF.vhd(33);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\RST_IF.vhd'/linenumber/33
Implementation;Synthesis|| CD638 ||@W:Signal piu_rst_cnt is undriven. Either assign the signal a value or remove the signal declaration.||piu_top.srr(142);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/142||RST_IF.vhd(34);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\RST_IF.vhd'/linenumber/34
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit config_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(185);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/185||AD_Comp.vhd(78);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_Comp.vhd'/linenumber/78
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of config_reg(15 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||piu_top.srr(186);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/186||AD_Comp.vhd(78);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\AD_Comp.vhd'/linenumber/78
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_stat. Make sure that there are no unused intermediate registers.||piu_top.srr(317);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/317||tcl.v(435);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\tcl.v'/linenumber/435
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit k2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(339);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/339||btl_1ph_clk.v(199);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\btl_1ph_clk.v'/linenumber/199
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of k2[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||piu_top.srr(340);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/340||btl_1ph_clk.v(199);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\hdl\hdl\btl_1ph_clk.v'/linenumber/199
Implementation;Synthesis|| MT530 ||@W:Found inferred clock piu_top|clk_i which controls 2975 sequential elements including C2.rst_reg[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||piu_top.srr(433);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/433||rst_if.vhd(40);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_can\hdl\hdl\rst_if.vhd'/linenumber/40
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance C7.canb_addr_o[5:0] because it is equivalent to instance C7.cana_addr_o[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(612);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/612||can_if.vhd(59);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_can\hdl\hdl\can_if.vhd'/linenumber/59
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance C7.canb_data_o[7:0] because it is equivalent to instance C7.cana_data_o[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||piu_top.srr(613);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/613||can_if.vhd(59);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_can\hdl\hdl\can_if.vhd'/linenumber/59
Implementation;Synthesis|| MT420 ||@W:Found inferred clock piu_top|clk_i with period 10.00ns. Please declare a user-defined clock on object "p:clk_i"||piu_top.srr(1196);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/1196||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||piu_top.srr(1212);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/1212||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||piu_top.srr(1214);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_CAN\synthesis\piu_top.srr'/linenumber/1214||null;null
Implementation;Compile;RootName:piu_top
Implementation;Compile||(null)||Please refer to the log file for details about 265 Warning(s) , 1 Info(s)||piu_top_compile_log.rpt;liberoaction://open_report/file/piu_top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:piu_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||piu_top_placeroute_log.rpt;liberoaction://open_report/file/piu_top_placeroute_log.rpt||(null);(null)
