\hypertarget{group___i_o_regs}{}\doxysection{IORegs}
\label{group___i_o_regs}\index{IORegs@{IORegs}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i_o_regs_ga8b94fb1a2af95ec8c76f7941c5655d2a}\label{group___i_o_regs_ga8b94fb1a2af95ec8c76f7941c5655d2a}} 
\#define {\bfseries PD\+\_\+\+CTL\+\_\+\+REG}~0x10         /$\ast$! W -\/ Printer Out OR Calendar Lock (u\+PD1990\+AC) $\ast$/
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gabfa55593294267b1ea1b4a7c1c3ef7a4}{USART\+\_\+\+DATA\+\_\+\+REG}}~0x20
\item 
\mbox{\Hypertarget{group___i_o_regs_gaf459e5bcd5ba9ca59be18ebb4452c0ea}\label{group___i_o_regs_gaf459e5bcd5ba9ca59be18ebb4452c0ea}} 
\#define {\bfseries USART\+\_\+\+CTL\+\_\+\+REG}~0x21
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gaaa3fb436ca77350286ee3e80af588697}{SYS\+\_\+\+CTL\+\_\+\+REGA}}~0x30
\item 
\mbox{\Hypertarget{group___i_o_regs_gad72bf476a5c6e352cab75fdd4801a9ac}\label{group___i_o_regs_gad72bf476a5c6e352cab75fdd4801a9ac}} 
\#define {\bfseries SYS\+\_\+\+CTL\+\_\+\+REGB}~0x31
\item 
\mbox{\Hypertarget{group___i_o_regs_gad53644d6049c23b6a2e4476c912c0e18}\label{group___i_o_regs_gad53644d6049c23b6a2e4476c912c0e18}} 
\#define {\bfseries LINES25}~(1$<$$<$5)
\item 
\mbox{\Hypertarget{group___i_o_regs_gad8745266544969a2bee133cf398b493d}\label{group___i_o_regs_gad8745266544969a2bee133cf398b493d}} 
\#define {\bfseries HCOLOR}~(1$<$$<$4)
\item 
\mbox{\Hypertarget{group___i_o_regs_gafe4e3a536ad23e722f2fc1b04715fa33}\label{group___i_o_regs_gafe4e3a536ad23e722f2fc1b04715fa33}} 
\#define {\bfseries GRAPH}~(1$<$$<$3)
\item 
\mbox{\Hypertarget{group___i_o_regs_ga779d0d1c39fa4f9ef5104a43f909b820}\label{group___i_o_regs_ga779d0d1c39fa4f9ef5104a43f909b820}} 
\#define {\bfseries RMODE}~(1$<$$<$2)
\item 
\mbox{\Hypertarget{group___i_o_regs_ga0f139512fb7be680a27b2bbc3333efe8}\label{group___i_o_regs_ga0f139512fb7be680a27b2bbc3333efe8}} 
\#define {\bfseries MMODE}~(1$<$$<$1)
\item 
\mbox{\Hypertarget{group___i_o_regs_gaaf16457b59761206ace766c36a2341a1}\label{group___i_o_regs_gaaf16457b59761206ace766c36a2341a1}} 
\#define {\bfseries LINE200}~(1)
\item 
\#define \mbox{\hyperlink{group___i_o_regs_ga97f7ab9dfc6918a6f27a6bc1382f4483}{ALU\+\_\+\+MODE\+\_\+\+CTRL}}~0x32
\item 
\#define \mbox{\hyperlink{group___i_o_regs_ga54a737461e262e111b9ada767e8aab85}{EXPANDED\+\_\+\+GVRAM\+\_\+\+CTRL}}~0x35
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gaf6f08d1c905b65100ae8448620f768df}{SYS\+\_\+\+MODE\+\_\+\+SENSE}}~0x40
\item 
\mbox{\Hypertarget{group___i_o_regs_ga152a6cffa09250bd2f5f04a7eaf2d34e}\label{group___i_o_regs_ga152a6cffa09250bd2f5f04a7eaf2d34e}} 
\#define {\bfseries STROBE\+\_\+\+PORT}~0x40
\item 
\mbox{\Hypertarget{group___i_o_regs_ga28a636491ceb921bada5624942d77fbf}\label{group___i_o_regs_ga28a636491ceb921bada5624942d77fbf}} 
\#define {\bfseries FM\+\_\+\+REG\+\_\+0}~0x44     /$\ast$! $<$FR/MR -\/ OPN, FH/MH$>$ -\/ OPNA SSG/FM1-\/3 $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_ga17f417fc21d4a18e09f36fa72769df17}\label{group___i_o_regs_ga17f417fc21d4a18e09f36fa72769df17}} 
\#define {\bfseries FM\+\_\+\+REG\+\_\+1}~0x45     /$\ast$! $<$FR/MR -\/ OPN, FH/MH$>$ -\/ OPNA SSG/FM1-\/3 $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_ga871ce3c8ae7219563dd121abc154d3c5}\label{group___i_o_regs_ga871ce3c8ae7219563dd121abc154d3c5}} 
\#define {\bfseries FM\+\_\+\+REG\+\_\+2}~0x46     /$\ast$! FH/MH -\/ OPNA ADPCM/FM4-\/6 $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_ga252836f9524b274149f97eec8fd4b485}\label{group___i_o_regs_ga252836f9524b274149f97eec8fd4b485}} 
\#define {\bfseries FM\+\_\+\+REG\+\_\+3}~0x47     /$\ast$! FH/MH -\/ OPNA ADPCM/FM4-\/6 $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_gace8c2dc8bb46095e856e7e4773f49a38}\label{group___i_o_regs_gace8c2dc8bb46095e856e7e4773f49a38}} 
\#define {\bfseries CRTC\+\_\+\+CTLREG\+\_\+A}~0x50     /$\ast$! pd3301\+AC control ports  $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_gab16a3f8eceba230e847c92f42ad2639b}\label{group___i_o_regs_gab16a3f8eceba230e847c92f42ad2639b}} 
\#define {\bfseries CRTC\+\_\+\+CTLREG\+\_\+B}~0x51
\item 
\#define \mbox{\hyperlink{group___i_o_regs_ga1440f01037397d02e14b19e5010aed09}{BG\+\_\+\+COLOR\+\_\+\+REG}}~0x52
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gac5fe34b09099bfd7bbdad6a845995b96}{SCREEN\+\_\+\+DISP\+\_\+\+CTL}}~0x53
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gabfd2b287eded6b4648430b95eece848a}{PAL\+\_\+\+REG0}}~0x54
\item 
\mbox{\Hypertarget{group___i_o_regs_ga97ac7e2ee97166f78f0ada6e76c66e22}\label{group___i_o_regs_ga97ac7e2ee97166f78f0ada6e76c66e22}} 
\#define {\bfseries PAL\+\_\+\+REG1}~0x55
\item 
\mbox{\Hypertarget{group___i_o_regs_ga85219f003fe2aed6e4183578e08ad71a}\label{group___i_o_regs_ga85219f003fe2aed6e4183578e08ad71a}} 
\#define {\bfseries PAL\+\_\+\+REG2}~0x56
\item 
\mbox{\Hypertarget{group___i_o_regs_ga6f9bb34279c526114988af9eb749edae}\label{group___i_o_regs_ga6f9bb34279c526114988af9eb749edae}} 
\#define {\bfseries PAL\+\_\+\+REG3}~0x57
\item 
\mbox{\Hypertarget{group___i_o_regs_gad7dc8720cf15d9377b3bc6da9952ae2b}\label{group___i_o_regs_gad7dc8720cf15d9377b3bc6da9952ae2b}} 
\#define {\bfseries PAL\+\_\+\+REG4}~0x58
\item 
\mbox{\Hypertarget{group___i_o_regs_ga1866e1cae6971fb21bf1d53caf720ce9}\label{group___i_o_regs_ga1866e1cae6971fb21bf1d53caf720ce9}} 
\#define {\bfseries PAL\+\_\+\+REG5}~0x59
\item 
\mbox{\Hypertarget{group___i_o_regs_ga73d775bda1f39bb22e2a471932fd507a}\label{group___i_o_regs_ga73d775bda1f39bb22e2a471932fd507a}} 
\#define {\bfseries PAL\+\_\+\+REG6}~0x5a
\item 
\mbox{\Hypertarget{group___i_o_regs_gae137f368b07cb8df22eee77c6c87472f}\label{group___i_o_regs_gae137f368b07cb8df22eee77c6c87472f}} 
\#define {\bfseries PAL\+\_\+\+REG7}~0x5b
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gaf8b1e98314406d07e2dfc8f18c92c9b9}{GVRAM\+\_\+\+BANK\+\_\+\+REG}}~0x5c
\item 
\mbox{\Hypertarget{group___i_o_regs_gafa92b315e23c0f7e64e6c3a3e87f130c}\label{group___i_o_regs_gafa92b315e23c0f7e64e6c3a3e87f130c}} 
\#define {\bfseries GVRAM\+\_\+\+SEL\+\_\+0}~0x5c  /$\ast$! Write any value to select vram0 (Blue plane) $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_gae5a731b99519fe86fa74f84832843cdd}\label{group___i_o_regs_gae5a731b99519fe86fa74f84832843cdd}} 
\#define {\bfseries GVRAM\+\_\+\+SEL\+\_\+1}~0x5d  /$\ast$! Write any value to select vram1 (Red plane) $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_gacea366a23b1d98f611835b15d8f28c03}\label{group___i_o_regs_gacea366a23b1d98f611835b15d8f28c03}} 
\#define {\bfseries GVRAM\+\_\+\+SEL\+\_\+2}~0x5e  /$\ast$! Write any value to select vram2 (Green plane) $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_ga45f3c5216bf5c771d06f17975acd491b}\label{group___i_o_regs_ga45f3c5216bf5c771d06f17975acd491b}} 
\#define {\bfseries MAINRAM\+\_\+\+SEL}~0x5f  /$\ast$! Write any value to select Main RAM $\ast$/
\item 
\mbox{\Hypertarget{group___i_o_regs_ga5e19d773a716a119ca79d0cada643733}\label{group___i_o_regs_ga5e19d773a716a119ca79d0cada643733}} 
\#define {\bfseries DMAC\+\_\+\+REG0}~0x60
\item 
\mbox{\Hypertarget{group___i_o_regs_ga320e065e5de90d573de39a3daf8aea22}\label{group___i_o_regs_ga320e065e5de90d573de39a3daf8aea22}} 
\#define {\bfseries DMAC\+\_\+\+REG1}~0x61
\item 
\mbox{\Hypertarget{group___i_o_regs_ga0d8a81ddc7307a9205af85b41277da0b}\label{group___i_o_regs_ga0d8a81ddc7307a9205af85b41277da0b}} 
\#define {\bfseries DMAC\+\_\+\+REG2}~0x62
\item 
\mbox{\Hypertarget{group___i_o_regs_gab53ccac80a2e62d6a79d205a8bd92ba7}\label{group___i_o_regs_gab53ccac80a2e62d6a79d205a8bd92ba7}} 
\#define {\bfseries DMAC\+\_\+\+REG3}~0x63
\item 
\mbox{\Hypertarget{group___i_o_regs_ga11d681b4b5d9ada2db194db781b4eeab}\label{group___i_o_regs_ga11d681b4b5d9ada2db194db781b4eeab}} 
\#define {\bfseries DMAC\+\_\+\+REG4}~0x64
\item 
\mbox{\Hypertarget{group___i_o_regs_gac85bdb9bb84f1d1445c67693abf88cc9}\label{group___i_o_regs_gac85bdb9bb84f1d1445c67693abf88cc9}} 
\#define {\bfseries DMAC\+\_\+\+REG5}~0x65
\item 
\mbox{\Hypertarget{group___i_o_regs_ga99e1c6ace26fe480c9025bf58253ede4}\label{group___i_o_regs_ga99e1c6ace26fe480c9025bf58253ede4}} 
\#define {\bfseries DMAC\+\_\+\+REG6}~0x66
\item 
\mbox{\Hypertarget{group___i_o_regs_ga675b1f6bac20abfc6e4b089263bdbe27}\label{group___i_o_regs_ga675b1f6bac20abfc6e4b089263bdbe27}} 
\#define {\bfseries DMAC\+\_\+\+REG7}~0x67
\item 
\mbox{\Hypertarget{group___i_o_regs_gab47348291ebd120a001bb21b900d5df6}\label{group___i_o_regs_gab47348291ebd120a001bb21b900d5df6}} 
\#define {\bfseries DMAC\+\_\+\+REG8}~0x68
\item 
\mbox{\Hypertarget{group___i_o_regs_ga2bdc5b48fa599a06f5aa9199f0d399bb}\label{group___i_o_regs_ga2bdc5b48fa599a06f5aa9199f0d399bb}} 
\#define {\bfseries CPU\+\_\+\+CLOCK\+\_\+\+CTL}~0x6e
\item 
\#define \mbox{\hyperlink{group___i_o_regs_gaedb6c5efd0f1003b1dc369399a0f5236}{BAUDRATE\+\_\+\+REG}}~0x6f
\item 
\mbox{\Hypertarget{group___i_o_regs_gab5787376a45cc012a98c636c660c5c11}\label{group___i_o_regs_gab5787376a45cc012a98c636c660c5c11}} 
\#define {\bfseries TEXTWIN\+\_\+\+OFS\+\_\+\+REG}~0x70
\item 
\#define \mbox{\hyperlink{group___i_o_regs_ga039df0d8da07e264108eafa0013f36f2}{ROM\+\_\+\+EXPANSION\+\_\+\+SEL}}~0x71
\item 
\mbox{\Hypertarget{group___i_o_regs_gac61eceb869cef1bc10566a2621e17739}\label{group___i_o_regs_gac61eceb869cef1bc10566a2621e17739}} 
\#define {\bfseries TEXTWIN\+\_\+\+INC\+\_\+\+REG}~0x78 /$\ast$! W\+: Increment TEXTWIN\+\_\+\+OFS once $\ast$/
\item 
\#define \mbox{\hyperlink{group___i_o_regs_ga7e1866557e64f2c754d61de6810c60b5}{IRQ\+\_\+\+LEVEL\+\_\+\+SET}}~0xe4
\item 
\#define \mbox{\hyperlink{group___i_o_regs_ga300b7e28a313b19099713ea04f09fdaa}{IRQ\+\_\+\+MASK}}~0xe6
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i_o_regs_ga3ae07b12e8723089a0f1cafe77bdef0e}\label{group___i_o_regs_ga3ae07b12e8723089a0f1cafe77bdef0e}} 
\mbox{\hyperlink{group___p_c88-_c_gaed742c436da53c1080638ce6ef7d13de}{u8}} {\bfseries Read\+IOReg} (\mbox{\hyperlink{group___p_c88-_c_gaed742c436da53c1080638ce6ef7d13de}{u8}} r) \+\_\+\+\_\+naked
\item 
\mbox{\Hypertarget{group___i_o_regs_ga7420d0b3deb705ae761d88d847169791}\label{group___i_o_regs_ga7420d0b3deb705ae761d88d847169791}} 
void {\bfseries Set\+IOReg} (\mbox{\hyperlink{group___p_c88-_c_gaed742c436da53c1080638ce6ef7d13de}{u8}} r, \mbox{\hyperlink{group___p_c88-_c_gaed742c436da53c1080638ce6ef7d13de}{u8}} v) \+\_\+\+\_\+naked
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i_o_regs_ga97f7ab9dfc6918a6f27a6bc1382f4483}\label{group___i_o_regs_ga97f7ab9dfc6918a6f27a6bc1382f4483}} 
\index{IORegs@{IORegs}!ALU\_MODE\_CTRL@{ALU\_MODE\_CTRL}}
\index{ALU\_MODE\_CTRL@{ALU\_MODE\_CTRL}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{ALU\_MODE\_CTRL}{ALU\_MODE\_CTRL}}
{\footnotesize\ttfamily \#define ALU\+\_\+\+MODE\+\_\+\+CTRL~0x32}

MODE SET REGISTER \mbox{[}R/W\mbox{]} These registers are not decoded on systems before the PC-\/8801mk\+II. On models after SR, double-\/check this register on boot. 
\begin{DoxyPre}
Bit 7       6       5       4       32  10
    SINTM   GVAM    PMODE   TMODE   AVC EROMSL

SINTM Sound IRQ: 0-\/Enable 1-\/Disable
GVAM Graphics VRAM access mode: 0-\/Independant 1-\/Expanded
PMODE Palette mode: 0-\/Digital 8 color 1-\/Analog 512 color
TMODE FastRAM access mode (V1H/V2 only):
  0: F000h～FFFFh FastRAM
  1: F000h～FFFFh Main RAM
AVC Screen output mode: 
  00-\/TV/Video out   10-\/Computer out
  01-\/(off)          11-\/Option mode
EROMSL Select expaned ROM bank (0-\/3) 
INDEPENDANT mode is the same as V1 mode. GVRAM is written separately.
EXPANDED mode (SR+ only) lets you access all planes simultaneously.
\end{DoxyPre}
 NOTE\+: When VRAM is selected, overall processing speed is decreased. Remember to page in Main RAM!~\newline
Default values\+: xxxx1001 \mbox{\Hypertarget{group___i_o_regs_gaedb6c5efd0f1003b1dc369399a0f5236}\label{group___i_o_regs_gaedb6c5efd0f1003b1dc369399a0f5236}} 
\index{IORegs@{IORegs}!BAUDRATE\_REG@{BAUDRATE\_REG}}
\index{BAUDRATE\_REG@{BAUDRATE\_REG}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{BAUDRATE\_REG}{BAUDRATE\_REG}}
{\footnotesize\ttfamily \#define BAUDRATE\+\_\+\+REG~0x6f}

(R/W) Baud rate set register, FH+ only 
\begin{DoxyPre}
Bits 0-\/3 only:
0000    75
0001    150
0010    300
0011    600
0100    1200
0101    2400
0110    4800
0111    9600
1000    19200
1001～1111   OFF 
\end{DoxyPre}
 \mbox{\Hypertarget{group___i_o_regs_ga1440f01037397d02e14b19e5010aed09}\label{group___i_o_regs_ga1440f01037397d02e14b19e5010aed09}} 
\index{IORegs@{IORegs}!BG\_COLOR\_REG@{BG\_COLOR\_REG}}
\index{BG\_COLOR\_REG@{BG\_COLOR\_REG}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{BG\_COLOR\_REG}{BG\_COLOR\_REG}}
{\footnotesize\ttfamily \#define BG\+\_\+\+COLOR\+\_\+\+REG~0x52}

W -\/ bits 4-\/6 only. 
\begin{DoxyPre}
bit 7   6 5 4   3   2   1
        G R B          
\end{DoxyPre}
 \mbox{\Hypertarget{group___i_o_regs_ga54a737461e262e111b9ada767e8aab85}\label{group___i_o_regs_ga54a737461e262e111b9ada767e8aab85}} 
\index{IORegs@{IORegs}!EXPANDED\_GVRAM\_CTRL@{EXPANDED\_GVRAM\_CTRL}}
\index{EXPANDED\_GVRAM\_CTRL@{EXPANDED\_GVRAM\_CTRL}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{EXPANDED\_GVRAM\_CTRL}{EXPANDED\_GVRAM\_CTRL}}
{\footnotesize\ttfamily \#define EXPANDED\+\_\+\+GVRAM\+\_\+\+CTRL~0x35}

Write only 
\begin{DoxyPre}
Bit 7   6       5       4       3   2       1       0
        ALU21   ALU11   ALU01       ALU20   ALU10   ALU00
        GV2H    GV1H    GV0H        GV2L    GV1L    GV0L
GV0 -\/ ALU mode for GVRAM bank 0
GV1 -\/ ALU mode for GVRAM bank 1
GV2 -\/ ALU mode for GVRAM bank 2
 Bits arranged as H:L
00: Bit reset
01: Bit set
10: Bit invert
11: No op 

\begin{DoxyPre}
*/
\#define EXPANDED\_ALU\_CTRL
/*! 
Expanded Access Mode GVRAM Control   W only

\begin{DoxyPre}
bit  7      6   5 4     3   2   1   0
     GAM    -\/   GDM     -\/   GC  RC  BC

GAM -\/ GVRAM Access Mode
 0 = Main RAM, 1 = GVRAM
GDM -\/ Graphic data multiplexer control
 00 = Write all planes (check port \$34)
 01 = Write last VRAM read data to all 3 planes
 10 = Transfer R plane to B
 11 = Transfer B plane to R
\end{DoxyPre}
 If GDM = 00, you can perform logical operations as explained using register \$34. It appears this mode does not use a buffer. (There are ways to utilize this to advantage combined with GDM=01 but I am unclear)\end{DoxyPre}
\end{DoxyPre}



\begin{DoxyPre}
\begin{DoxyPre}  If GDM = 01, when a single byte is read from VRAM, all 3 planar
data parts are read into a buffer. When writing, the stored buffer
data is written to all 3 planes simultaneously. You can use this to
copy within VRAM without extraneous calculations (ie port \$34),
which can be used to create scrolling.\end{DoxyPre}
\end{DoxyPre}



\begin{DoxyPre}
\begin{DoxyPre}  GC/RC/BC = Bit comp data. Bits written to these fields act as a
color plane filter to VRAM reads. E.g. if bits2-\/0 are 011 (purple),
the pixel data read from VRAM will be 1 if purple, or 0 if not.\end{DoxyPre}
\end{DoxyPre}



\begin{DoxyPre}
\begin{DoxyPre}  When ALU EXPANDED access mode is on, reading data from VRAM is
not stored in a register. What is loaded in the register is
'comparison data'; VRAM itself is stored in a hidden buffer.

\begin{DoxyPre}
ld a,\%10010000  ; gvram access on, 3 plane buffer r/w mode
out (\$35),a 
ld a,(\$c000)    ; this is bit comp data, but the
ld (\$c0002),a   ; operation commands a vram 'copy'.
\end{DoxyPre}
 \end{DoxyPre}
\end{DoxyPre}
\mbox{\Hypertarget{group___i_o_regs_gaf8b1e98314406d07e2dfc8f18c92c9b9}\label{group___i_o_regs_gaf8b1e98314406d07e2dfc8f18c92c9b9}} 
\index{IORegs@{IORegs}!GVRAM\_BANK\_REG@{GVRAM\_BANK\_REG}}
\index{GVRAM\_BANK\_REG@{GVRAM\_BANK\_REG}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{GVRAM\_BANK\_REG}{GVRAM\_BANK\_REG}}
{\footnotesize\ttfamily \#define GVRAM\+\_\+\+BANK\+\_\+\+REG~0x5c}

Read\+: GVRAM bank display status bit 0 -\/ GVRAM0 bit 1 -\/ GVRAM1 bit 2 -\/ GVRAM3 1 = Selected 0 = Not selected \mbox{\Hypertarget{group___i_o_regs_ga7e1866557e64f2c754d61de6810c60b5}\label{group___i_o_regs_ga7e1866557e64f2c754d61de6810c60b5}} 
\index{IORegs@{IORegs}!IRQ\_LEVEL\_SET@{IRQ\_LEVEL\_SET}}
\index{IRQ\_LEVEL\_SET@{IRQ\_LEVEL\_SET}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{IRQ\_LEVEL\_SET}{IRQ\_LEVEL\_SET}}
{\footnotesize\ttfamily \#define IRQ\+\_\+\+LEVEL\+\_\+\+SET~0xe4}

To do\+: Registers Ax -\/ Sound board II registers

Interrupt Level Set Register 
\begin{DoxyPre}
 bits 0 -\/ 2: Interrupt level 
 0 (high) -\/ RS232 / Serial
 1 -\/ CRTC / Vertical blank
 2 -\/ 1/600s timer
 3 -\/ INT4
 4 -\/ Sound IRQ
 5 -\/ INT2
 6 -\/ FDINT1
 7 -\/ FDINT2
 \end{DoxyPre}
 Set to 1 higher than the IRQ you wish to enable. e.\+g. writing 0x03 will enable 0, 1, and 2. \mbox{\Hypertarget{group___i_o_regs_ga300b7e28a313b19099713ea04f09fdaa}\label{group___i_o_regs_ga300b7e28a313b19099713ea04f09fdaa}} 
\index{IORegs@{IORegs}!IRQ\_MASK@{IRQ\_MASK}}
\index{IRQ\_MASK@{IRQ\_MASK}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{IRQ\_MASK}{IRQ\_MASK}}
{\footnotesize\ttfamily \#define IRQ\+\_\+\+MASK~0xe6}

Interrupt Mask Register Bit 2 -\/ Serial / RS232 interrupt~\newline
Bit 1 -\/ Vertical blank from CRTC~\newline
Bit 0 -\/ 1/600s timer interrupt~\newline
 Setting a bit ALLOWS the interrupt. \mbox{\Hypertarget{group___i_o_regs_gabfd2b287eded6b4648430b95eece848a}\label{group___i_o_regs_gabfd2b287eded6b4648430b95eece848a}} 
\index{IORegs@{IORegs}!PAL\_REG0@{PAL\_REG0}}
\index{PAL\_REG0@{PAL\_REG0}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{PAL\_REG0}{PAL\_REG0}}
{\footnotesize\ttfamily \#define PAL\+\_\+\+REG0~0x54}

bits 0-\/2 contain palette value 0-\/7. \mbox{\Hypertarget{group___i_o_regs_ga039df0d8da07e264108eafa0013f36f2}\label{group___i_o_regs_ga039df0d8da07e264108eafa0013f36f2}} 
\index{IORegs@{IORegs}!ROM\_EXPANSION\_SEL@{ROM\_EXPANSION\_SEL}}
\index{ROM\_EXPANSION\_SEL@{ROM\_EXPANSION\_SEL}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{ROM\_EXPANSION\_SEL}{ROM\_EXPANSION\_SEL}}
{\footnotesize\ttfamily \#define ROM\+\_\+\+EXPANSION\+\_\+\+SEL~0x71}

Expansion ROM select Only one bit can be set at once\+: Bit7 Expansion ROM 7 select~\newline
Bit6 Expansion ROM 6 select~\newline
Bit5 Expansion ROM 5 select~\newline
Bit4 Expansion ROM 4 select~\newline
Bit3 Expansion ROM 3 select~\newline
Bit2 Expansion ROM 2 select~\newline
Bit1 Expansion ROM 1 select~\newline
Bit0 Expansion ROM 0/4th rom select~\newline
Writing 0xff selects Main ROM. \mbox{\Hypertarget{group___i_o_regs_gac5fe34b09099bfd7bbdad6a845995b96}\label{group___i_o_regs_gac5fe34b09099bfd7bbdad6a845995b96}} 
\index{IORegs@{IORegs}!SCREEN\_DISP\_CTL@{SCREEN\_DISP\_CTL}}
\index{SCREEN\_DISP\_CTL@{SCREEN\_DISP\_CTL}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{SCREEN\_DISP\_CTL}{SCREEN\_DISP\_CTL}}
{\footnotesize\ttfamily \#define SCREEN\+\_\+\+DISP\+\_\+\+CTL~0x53}

Screen Display Control -\/ Write only 
\begin{DoxyPre}
Bit 7   6   5   4   3       2       1       0
                    G2DS    G1DS    G0DS    TEXTDS
\end{DoxyPre}
 G2\+DS GVRAM2 display\+: 0-\/ON 1-\/OFF~\newline
G1\+DS GVRAM1 display\+: 0-\/ON 1-\/OFF~\newline
G0\+DS GVRAM0 display\+: 0-\/ON 1-\/OFF~\newline
TEXTDS Text screen display\+: 0-\/ON 1-\/OFF~\newline
 Set bit 3 to 1 when using 640x400 mode.~\newline
In color graphics mode, G$\ast$\+DS bits are ignored. \mbox{\Hypertarget{group___i_o_regs_gaaa3fb436ca77350286ee3e80af588697}\label{group___i_o_regs_gaaa3fb436ca77350286ee3e80af588697}} 
\index{IORegs@{IORegs}!SYS\_CTL\_REGA@{SYS\_CTL\_REGA}}
\index{SYS\_CTL\_REGA@{SYS\_CTL\_REGA}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{SYS\_CTL\_REGA}{SYS\_CTL\_REGA}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+CTL\+\_\+\+REGA~0x30}

SYSTEM CONTROL REGISTER A // 
\begin{DoxyPre}
**READ: Dipswitch status
Bit 7   6   5       4       3       2       1       0
           SW1-\/S5   SW1-\/S4  SW1-\/S3  SW1-\/S2  SW1-\/S1  SW4-\/S1

SW1-\/S5  DEL code response: 0-\/OK 1-\/Ignore
SW1-\/S4  S parameter: 0-\/ON 1-\/OFF
SW1-\/S3  Text lines: 0-\/25L 1-\/20L
SW1-\/S2  Text columns: 0-\/80C 1-\/40C
SW1-\/S1  Boot mode: 0-\/Terminal 1-\/BASIC
SW4-\/S1  BASIC mode: 0-\/NBASIC 1-\/N88-\/BASIC
**WRITE: System Control Port
Bit 7   6   54  3       2   1       0
            BS  MTON    CDS COLOR   40

BS  USART Channel control:
    00: CMT 600baud     10: RS-\/232C
    01: CMT 1200baud    11: RS-\/232C
MTON Motor Control: 0-\/OFF 1-\/Motor ON
CDS Carrier control: 0-\/Space(1200hz) 1-\/Mark(2400hz)
COLOR Text screen color mode: 0-\/Color 1-\/B\&W
40 40 Col mode: 0-\/40c 1-\/80c
\end{DoxyPre}
 \mbox{\Hypertarget{group___i_o_regs_gaf6f08d1c905b65100ae8448620f768df}\label{group___i_o_regs_gaf6f08d1c905b65100ae8448620f768df}} 
\index{IORegs@{IORegs}!SYS\_MODE\_SENSE@{SYS\_MODE\_SENSE}}
\index{SYS\_MODE\_SENSE@{SYS\_MODE\_SENSE}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{SYS\_MODE\_SENSE}{SYS\_MODE\_SENSE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+MODE\+\_\+\+SENSE~0x40}

Bit 6 -\/ Joystick port output Octave4 (A-\/440) Value in HL (number of loop cycles to wait) C 315 D 281 E 250 F 235 G 209 A 186 B 165 Mk\+II only \mbox{\Hypertarget{group___i_o_regs_gabfa55593294267b1ea1b4a7c1c3ef7a4}\label{group___i_o_regs_gabfa55593294267b1ea1b4a7c1c3ef7a4}} 
\index{IORegs@{IORegs}!USART\_DATA\_REG@{USART\_DATA\_REG}}
\index{USART\_DATA\_REG@{USART\_DATA\_REG}!IORegs@{IORegs}}
\doxysubsubsection{\texorpdfstring{USART\_DATA\_REG}{USART\_DATA\_REG}}
{\footnotesize\ttfamily \#define USART\+\_\+\+DATA\+\_\+\+REG~0x20}

If PD1990\+AC -\/ bit0 -\/ bit2 \+: Command output bit3 \+: Data output 