Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 29 11:11:49 2020
| Host         : debian-dell running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.157        0.000                      0                  240        0.189        0.000                      0                  240        1.100        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_refm0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 2.500}        5.000           200.000         
sys_clk_p               {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_refm0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0         16.157        0.000                      0                  240        0.189        0.000                      0                  240        9.500        0.000                       0                   156  
  clkfbout_clk_wiz_0                                                                                                                                                      3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_refm0/inst/clk_in1
  To Clock:  clk_refm0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_refm0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_refm0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.865ns (24.302%)  route 2.694ns (75.698%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.433     1.252    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.357 r  U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1/O
                         net (fo=8, routed)           0.435     1.793    U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.865ns (24.302%)  route 2.694ns (75.698%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.433     1.252    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.357 r  U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1/O
                         net (fo=8, routed)           0.435     1.793    U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[3]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.865ns (24.302%)  route 2.694ns (75.698%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.433     1.252    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.357 r  U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1/O
                         net (fo=8, routed)           0.435     1.793    U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[4]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.186ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/sh8out_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.865ns (24.504%)  route 2.665ns (75.496%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.441     1.260    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.365 r  U_I2C_SLAVE/sh8out_state[3]_i_1/O
                         net (fo=4, routed)           0.398     1.763    U_I2C_SLAVE/sh8out_state[3]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[0]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/sh8out_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 16.186    

Slack (MET) :             16.186ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/sh8out_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.865ns (24.504%)  route 2.665ns (75.496%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.441     1.260    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.365 r  U_I2C_SLAVE/sh8out_state[3]_i_1/O
                         net (fo=4, routed)           0.398     1.763    U_I2C_SLAVE/sh8out_state[3]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[1]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/sh8out_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 16.186    

Slack (MET) :             16.186ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/sh8out_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.865ns (24.504%)  route 2.665ns (75.496%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.441     1.260    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.365 r  U_I2C_SLAVE/sh8out_state[3]_i_1/O
                         net (fo=4, routed)           0.398     1.763    U_I2C_SLAVE/sh8out_state[3]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[2]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/sh8out_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 16.186    

Slack (MET) :             16.186ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/sh8out_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.865ns (24.504%)  route 2.665ns (75.496%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.441     1.260    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.365 r  U_I2C_SLAVE/sh8out_state[3]_i_1/O
                         net (fo=4, routed)           0.398     1.763    U_I2C_SLAVE/sh8out_state[3]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[3]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/sh8out_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 16.186    

Slack (MET) :             16.203ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.865ns (24.623%)  route 2.648ns (75.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.433     1.252    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.357 r  U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1/O
                         net (fo=8, routed)           0.389     1.746    U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[0]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X3Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 16.203    

Slack (MET) :             16.203ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.865ns (24.623%)  route 2.648ns (75.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.433     1.252    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.357 r  U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1/O
                         net (fo=8, routed)           0.389     1.746    U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X3Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 16.203    

Slack (MET) :             16.203ns  (required time - arrival time)
  Source:                 U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.865ns (24.623%)  route 2.648ns (75.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.065     1.065    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.856 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -3.436    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.588    -1.767    U_I2C_SLAVE/clk_out1
    SLICE_X4Y102         FDRE                                         r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.379    -1.388 f  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/Q
                         net (fo=41, routed)          1.205    -0.183    U_I2C_SLAVE/ST_FSM_STATE__0[2]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.107    -0.076 r  U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7/O
                         net (fo=2, routed)           0.622     0.546    U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE[2]_i_7_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.274     0.820 r  U_I2C_SLAVE/sh8out_state[3]_i_3/O
                         net (fo=3, routed)           0.433     1.252    U_I2C_SLAVE/sh8out_state[3]_i_3_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.105     1.357 r  U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1/O
                         net (fo=8, routed)           0.389     1.746    U_I2C_SLAVE/I_SREG_SDA_OUT[7]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                   IBUFDS                       0.000    20.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           1.004    21.004    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    14.946 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    16.299    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.376 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.472    17.848    U_I2C_SLAVE/clk_out1
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[5]/C
                         clock pessimism              0.344    18.191    
                         clock uncertainty           -0.074    18.118    
    SLICE_X3Y105         FDRE (Setup_fdre_C_CE)      -0.168    17.950    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         17.950    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 16.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_SCL_PIPE_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SCL_PIPE_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.911%)  route 0.136ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X0Y109         FDPE                                         r  U_I2C_SLAVE/I_SCL_PIPE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 r  U_I2C_SLAVE/I_SCL_PIPE_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.456    U_I2C_SLAVE/p_0_in[0]
    SLICE_X1Y109         FDPE                                         r  U_I2C_SLAVE/I_SCL_PIPE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.949    -1.154    U_I2C_SLAVE/clk_out1
    SLICE_X1Y109         FDPE                                         r  U_I2C_SLAVE/I_SCL_PIPE_reg[2]/C
                         clock pessimism              0.434    -0.720    
    SLICE_X1Y109         FDPE (Hold_fdpe_C_D)         0.075    -0.645    U_I2C_SLAVE/I_SCL_PIPE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/sh8out_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_RD_OE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.349%)  route 0.108ns (36.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.675    -0.732    U_I2C_SLAVE/clk_out1
    SLICE_X0Y105         FDRE                                         r  U_I2C_SLAVE/sh8out_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.591 f  U_I2C_SLAVE/sh8out_state_reg[3]/Q
                         net (fo=10, routed)          0.108    -0.484    U_I2C_SLAVE/sh8out_state_reg_n_0_[3]
    SLICE_X1Y105         LUT6 (Prop_lut6_I4_O)        0.045    -0.439 r  U_I2C_SLAVE/I_RD_OE_i_1/O
                         net (fo=1, routed)           0.000    -0.439    U_I2C_SLAVE/I_RD_OE_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  U_I2C_SLAVE/I_RD_OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.950    -1.153    U_I2C_SLAVE/clk_out1
    SLICE_X1Y105         FDRE                                         r  U_I2C_SLAVE/I_RD_OE_reg/C
                         clock pessimism              0.434    -0.719    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091    -0.628    U_I2C_SLAVE/I_RD_OE_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_SCL_PIPE_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SCL_PIPE_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.537%)  route 0.094ns (42.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X1Y109         FDPE                                         r  U_I2C_SLAVE/I_SCL_PIPE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDPE (Prop_fdpe_C_Q)         0.128    -0.605 r  U_I2C_SLAVE/I_SCL_PIPE_reg[2]/Q
                         net (fo=4, routed)           0.094    -0.511    U_I2C_SLAVE/p_0_in[1]
    SLICE_X0Y109         FDPE                                         r  U_I2C_SLAVE/I_SCL_PIPE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.949    -1.154    U_I2C_SLAVE/clk_out1
    SLICE_X0Y109         FDPE                                         r  U_I2C_SLAVE/I_SCL_PIPE_reg[3]/C
                         clock pessimism              0.434    -0.720    
    SLICE_X0Y109         FDPE (Hold_fdpe_C_D)         0.016    -0.704    U_I2C_SLAVE/I_SCL_PIPE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 I_SDA_PIPE_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.676    -0.731    test_OBUF
    SLICE_X0Y101         FDPE                                         r  I_SDA_PIPE_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.128    -0.603 r  I_SDA_PIPE_tristate_oe_reg[1]_i_2/Q
                         net (fo=1, routed)           0.058    -0.545    U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[1]_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.099    -0.446 r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.446    U_I2C_SLAVE/I_SDA_PIPE[0]
    SLICE_X0Y101         FDPE                                         r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.951    -1.152    U_I2C_SLAVE/clk_out1
    SLICE_X0Y101         FDPE                                         r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[1]/C
                         clock pessimism              0.421    -0.731    
    SLICE_X0Y101         FDPE (Hold_fdpe_C_D)         0.091    -0.640    U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_RD_VAL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.101%)  route 0.146ns (43.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X4Y105         FDRE                                         r  U_I2C_SLAVE/I_RD_VAL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  U_I2C_SLAVE/I_RD_VAL_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.447    U_I2C_SLAVE/I_RD_VAL[1]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045    -0.402 r  U_I2C_SLAVE/I_SREG_SDA_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    U_I2C_SLAVE/I_SREG_SDA_OUT[1]
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.950    -1.153    U_I2C_SLAVE/clk_out1
    SLICE_X3Y105         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]/C
                         clock pessimism              0.458    -0.695    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.603    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_SDA_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/RAM_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X5Y105         FDRE                                         r  U_I2C_SLAVE/I_SDA_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  U_I2C_SLAVE/I_SDA_DATA_reg[2]/Q
                         net (fo=9, routed)           0.148    -0.445    U_I2C_SLAVE/I_SDA_DATA_reg_n_0_[2]
    SLICE_X5Y106         FDCE                                         r  U_I2C_SLAVE/RAM_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.948    -1.155    U_I2C_SLAVE/clk_out1
    SLICE_X5Y106         FDCE                                         r  U_I2C_SLAVE/RAM_reg[3][2]/C
                         clock pessimism              0.438    -0.717    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.070    -0.647    U_I2C_SLAVE/RAM_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_SDA_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/RAM_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.296%)  route 0.151ns (51.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.156ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X5Y105         FDRE                                         r  U_I2C_SLAVE/I_SDA_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  U_I2C_SLAVE/I_SDA_DATA_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.441    U_I2C_SLAVE/I_SDA_DATA_reg_n_0_[0]
    SLICE_X4Y107         FDCE                                         r  U_I2C_SLAVE/RAM_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.947    -1.156    U_I2C_SLAVE/clk_out1
    SLICE_X4Y107         FDCE                                         r  U_I2C_SLAVE/RAM_reg[2][0]/C
                         clock pessimism              0.438    -0.718    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.070    -0.648    U_I2C_SLAVE/RAM_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_RD_VAL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X3Y107         FDRE                                         r  U_I2C_SLAVE/I_RD_VAL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  U_I2C_SLAVE/I_RD_VAL_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.458    U_I2C_SLAVE/I_RD_VAL[2]
    SLICE_X3Y106         LUT5 (Prop_lut5_I2_O)        0.045    -0.413 r  U_I2C_SLAVE/I_SREG_SDA_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    U_I2C_SLAVE/I_SREG_SDA_OUT[2]
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.950    -1.153    U_I2C_SLAVE/clk_out1
    SLICE_X3Y106         FDRE                                         r  U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/C
                         clock pessimism              0.437    -0.716    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091    -0.625    U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_REG_ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_REG_ADDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.849%)  route 0.120ns (39.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.674    -0.733    U_I2C_SLAVE/clk_out1
    SLICE_X1Y107         FDRE                                         r  U_I2C_SLAVE/I_REG_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  U_I2C_SLAVE/I_REG_ADDR_reg[6]/Q
                         net (fo=3, routed)           0.120    -0.473    U_I2C_SLAVE/I_REG_ADDR_reg_n_0_[6]
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.045    -0.428 r  U_I2C_SLAVE/I_REG_ADDR[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.428    U_I2C_SLAVE/I_REG_ADDR[6]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  U_I2C_SLAVE/I_REG_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.949    -1.154    U_I2C_SLAVE/clk_out1
    SLICE_X1Y107         FDRE                                         r  U_I2C_SLAVE/I_REG_ADDR_reg[6]/C
                         clock pessimism              0.421    -0.733    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092    -0.641    U_I2C_SLAVE/I_REG_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.111%)  route 0.146ns (50.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.440     0.440    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.676    -0.731    U_I2C_SLAVE/clk_out1
    SLICE_X0Y101         FDPE                                         r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141    -0.590 r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.444    U_I2C_SLAVE/I_SDA_PIPE[4]
    SLICE_X0Y101         FDPE                                         r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufds/O
                         net (fo=1, routed)           0.480     0.480    clk_refm0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_refm0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.951    -1.152    U_I2C_SLAVE/clk_out1
    SLICE_X0Y101         FDPE                                         r  U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[5]/C
                         clock pessimism              0.421    -0.731    
    SLICE_X0Y101         FDPE (Hold_fdpe_C_D)         0.071    -0.660    U_I2C_SLAVE/I_SDA_PIPE_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_refm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    clk_refm0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X0Y101     I_SDA_PIPE_tristate_oe_reg[1]_i_2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y103     U_I2C_SLAVE/FF_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y102     U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y102     U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y104     U_I2C_SLAVE/FSM_sequential_ackout_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y104     U_I2C_SLAVE/FSM_sequential_ackout_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y104     U_I2C_SLAVE/I_ACK_OE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y102     U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y102     U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y102     U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y102     U_I2C_SLAVE/FSM_sequential_ST_FSM_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y104     U_I2C_SLAVE/I_CTRL_BYTE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y107     U_I2C_SLAVE/I_RD_VAL_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y107     U_I2C_SLAVE/I_REG_ADDR_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y106     U_I2C_SLAVE/I_REG_ADDR_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y106     U_I2C_SLAVE/I_REG_ADDR_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y107     U_I2C_SLAVE/I_REG_ADDR_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X2Y106     U_I2C_SLAVE/I_SCL_DEB_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     U_I2C_SLAVE/I_SREG_SDA_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     U_I2C_SLAVE/I_SREG_SDA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     U_I2C_SLAVE/I_SREG_SDA_OUT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y107     U_I2C_SLAVE/I_RD_VAL_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_refm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    clk_refm0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT



