Created basic combinational and sequential modules using verilog
