# Counter_UVM_TESTBENCH
This repository contains a complete UVM‑based verification environment for a 4‑bit synchronous counter supporting the following features:

Up count / Down count (controlled through up_dn)
Enable control (en)
Synchronous reset
4‑bit output (q) with rollover
Comprehensive UVM testbench, including sequences, driver, monitor, scoreboard, environment, and test

The project demonstrates important UVM concepts such as:

Type override
Instance override
Clocking block usage
Factory-based component creation
Transaction-level modeling
Scoreboard-based reference model checking
