#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fd4b039c80 .scope module, "spc_tb" "spc_tb" 2 3;
 .timescale -12 -12;
P_0x55fd4b008cd0 .param/l "CMD_WRITE" 1 2 9, C4<10010001>;
P_0x55fd4b008d10 .param/l "N_BYTES" 1 2 7, +C4<00000000000000000000000000000010>;
P_0x55fd4b008d50 .param/l "OUTPUT_BITS" 1 2 8, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55fd4b008d90 .param/l "TB_STATE_NUMCHARS" 1 2 11, +C4<00000000000000000000000000100000>;
v0x55fd4b068650_0 .var "clk", 0 0;
v0x55fd4b068760_0 .var "cs_n", 0 0;
v0x55fd4b068870_0 .var "mosi", 0 0;
v0x55fd4b068960_0 .net "out", -15 0, L_0x55fd4b02ec20;  1 drivers
v0x55fd4b068a00_0 .var "tb_state", 256 0;
S_0x55fd4b02d4b0 .scope task, "assert_out" "assert_out" 3 17, 3 17 0, S_0x55fd4b039c80;
 .timescale -12 -12;
v0x55fd4b029620_0 .var "expected", 15 0;
TD_spc_tb.assert_out ;
    %fork t_1, S_0x55fd4b02d680;
    %jmp t_0;
    .scope S_0x55fd4b02d680;
t_1 ;
    %load/vec4 v0x55fd4b068960_0;
    %load/vec4 v0x55fd4b029620_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 3 21 "$display", "[%4d][Assert][Error] wrong value for 'out' | expected: %b  actual: %b", $time, v0x55fd4b029620_0, v0x55fd4b068960_0 {0 0 0};
    %vpi_call 3 22 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 3 24 "$display", "[%4d][Assert][Ok] 'out' has expected value of %b", $time, v0x55fd4b029620_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x55fd4b02d4b0;
t_0 %join;
    %end;
S_0x55fd4b02d680 .scope begin, "assert_out_block" "assert_out_block" 3 19, 3 19 0, S_0x55fd4b02d4b0;
 .timescale -12 -12;
S_0x55fd4b065d10 .scope task, "log_tb_state" "log_tb_state" 3 9, 3 9 0, S_0x55fd4b039c80;
 .timescale -12 -12;
v0x55fd4b044db0_0 .var "new_state", 256 0;
TD_spc_tb.log_tb_state ;
    %load/vec4 v0x55fd4b044db0_0;
    %store/vec4 v0x55fd4b068a00_0, 0, 257;
    %vpi_call 3 13 "$display", "[%4d][Info  ] TB state: %-s", $time, v0x55fd4b044db0_0 {0 0 0};
    %end;
S_0x55fd4b065f40 .scope module, "spc_dut" "spc" 2 20, 4 1 0, S_0x55fd4b039c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "mosi"
    .port_info 2 /INPUT 1 "cs_n"
    .port_info 3 /OUTPUT 16 "out"
P_0x55fd4b066110 .param/l "OUTPUT_BITS" 0 4 2, +C4<00000000000000000000000000010000>;
L_0x55fd4b02ec20 .functor BUFZ 16, v0x55fd4b067c20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55fd4b067780_0 .net "cs_n", 0 0, v0x55fd4b068760_0;  1 drivers
v0x55fd4b067840_0 .net "ctl_copy", 0 0, v0x55fd4b0242e0_0;  1 drivers
v0x55fd4b067910_0 .net "ctl_data", 0 0, L_0x55fd4b03d330;  1 drivers
v0x55fd4b067a10_0 .net "ctl_shift", 0 0, L_0x55fd4b03d010;  1 drivers
v0x55fd4b067ae0_0 .net "mosi", 0 0, v0x55fd4b068870_0;  1 drivers
v0x55fd4b067b80_0 .net "out", 15 0, L_0x55fd4b02ec20;  alias, 1 drivers
v0x55fd4b067c20_0 .var "output_mem", 15 0;
v0x55fd4b067cc0_0 .net "sclk", 0 0, v0x55fd4b068650_0;  1 drivers
v0x55fd4b067d90_0 .var "working_mem", 15 0;
E_0x55fd4b02abc0 .event posedge, v0x55fd4b067040_0;
E_0x55fd4aff59a0 .event posedge, v0x55fd4b0242e0_0;
S_0x55fd4b0661f0 .scope module, "controller" "spi_controller" 4 20, 5 1 0, S_0x55fd4b065f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "mosi"
    .port_info 2 /INPUT 1 "cs_n"
    .port_info 3 /OUTPUT 1 "out_data_ready"
    .port_info 4 /OUTPUT 1 "ctl_data"
    .port_info 5 /OUTPUT 1 "ctl_shift"
    .port_info 6 /OUTPUT 1 "ctl_copy"
P_0x55fd4b0663e0 .param/l "CMD_WRITE" 1 5 13, C4<10010001>;
P_0x55fd4b066420 .param/l "FSM_COPY" 1 5 17, C4<10>;
P_0x55fd4b066460 .param/l "FSM_READING_CMD" 1 5 15, C4<00>;
P_0x55fd4b0664a0 .param/l "FSM_STREAMING" 1 5 16, C4<01>;
P_0x55fd4b0664e0 .param/l "OUTPUT_BITS" 0 5 2, +C4<00000000000000000000000000010000>;
L_0x55fd4b03d330 .functor AND 1, v0x55fd4b068870_0, v0x55fd4b0675e0_0, C4<1>, C4<1>;
L_0x55fd4b03d010 .functor AND 1, v0x55fd4b068650_0, v0x55fd4b0675e0_0, C4<1>, C4<1>;
v0x55fd4b045110_0 .var "cmd_bit_cnt", 3 0;
v0x55fd4b046040_0 .var "cmd_reg", 7 0;
v0x55fd4b01e2a0_0 .var "copy_done", 0 0;
v0x55fd4b023800_0 .net "cs_n", 0 0, v0x55fd4b068760_0;  alias, 1 drivers
v0x55fd4b0242e0_0 .var "ctl_copy", 0 0;
v0x55fd4b066f80_0 .net "ctl_data", 0 0, L_0x55fd4b03d330;  alias, 1 drivers
v0x55fd4b067040_0 .net "ctl_shift", 0 0, L_0x55fd4b03d010;  alias, 1 drivers
v0x55fd4b067100_0 .var "fsm_state", 1 0;
v0x55fd4b0671e0_0 .net "mosi", 0 0, v0x55fd4b068870_0;  alias, 1 drivers
v0x55fd4b0672a0_0 .var "next_state", 1 0;
v0x55fd4b067380_0 .var "out_data_ready", 0 0;
v0x55fd4b067440_0 .net "sclk", 0 0, v0x55fd4b068650_0;  alias, 1 drivers
v0x55fd4b067500_0 .var "stream_bit_cnt", 4 0;
v0x55fd4b0675e0_0 .var "stream_enable", 0 0;
E_0x55fd4b02b490 .event posedge, v0x55fd4b067440_0;
E_0x55fd4aff5760 .event negedge, v0x55fd4b067440_0;
S_0x55fd4b066880 .scope task, "prepare_state_copy" "prepare_state_copy" 5 133, 5 133 0, S_0x55fd4b0661f0;
 .timescale 0 0;
TD_spc_tb.spc_dut.controller.prepare_state_copy ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b0242e0_0, 0, 1;
    %end;
S_0x55fd4b066a70 .scope task, "prepare_state_streaming" "prepare_state_streaming" 5 127, 5 127 0, S_0x55fd4b0661f0;
 .timescale 0 0;
TD_spc_tb.spc_dut.controller.prepare_state_streaming ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b0675e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fd4b067500_0, 0, 5;
    %end;
S_0x55fd4b066c60 .scope task, "set_initial_state" "set_initial_state" 5 110, 5 110 0, S_0x55fd4b0661f0;
 .timescale 0 0;
TD_spc_tb.spc_dut.controller.set_initial_state ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fd4b067100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fd4b0672a0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fd4b046040_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fd4b045110_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fd4b067500_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b01e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b0675e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b0242e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b067380_0, 0, 1;
    %end;
S_0x55fd4b067ec0 .scope task, "tick" "tick" 3 2, 3 2 0, S_0x55fd4b039c80;
 .timescale -12 -12;
TD_spc_tb.tick ;
    %load/vec4 v0x55fd4b068650_0;
    %inv;
    %store/vec4 v0x55fd4b068650_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55fd4b068650_0;
    %inv;
    %store/vec4 v0x55fd4b068650_0, 0, 1;
    %delay 5, 0;
    %end;
S_0x55fd4b068040 .scope task, "write_byte" "write_byte" 2 27, 2 27 0, S_0x55fd4b039c80;
 .timescale -12 -12;
v0x55fd4b068550_0 .var "data", 7 0;
TD_spc_tb.write_byte ;
    %fork t_3, S_0x55fd4b068260;
    %jmp t_2;
    .scope S_0x55fd4b068260;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd4b068450_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55fd4b068450_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x55fd4b068550_0;
    %load/vec4 v0x55fd4b068450_0;
    %part/s 1;
    %store/vec4 v0x55fd4b068870_0, 0, 1;
    %wait E_0x55fd4aff5760;
    %load/vec4 v0x55fd4b068450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd4b068450_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068870_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55fd4b068450_0, 0, 32;
    %end;
    .scope S_0x55fd4b068040;
t_2 %join;
    %end;
S_0x55fd4b068260 .scope begin, "write_byte_block" "write_byte_block" 2 29, 2 29 0, S_0x55fd4b068040;
 .timescale -12 -12;
v0x55fd4b068450_0 .var/i "i", 31 0;
    .scope S_0x55fd4b0661f0;
T_7 ;
    %fork TD_spc_tb.spc_dut.controller.set_initial_state, S_0x55fd4b066c60;
    %join;
    %end;
    .thread T_7;
    .scope S_0x55fd4b0661f0;
T_8 ;
    %wait E_0x55fd4aff5760;
    %load/vec4 v0x55fd4b067100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %fork TD_spc_tb.spc_dut.controller.set_initial_state, S_0x55fd4b066c60;
    %join;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55fd4b045110_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd4b046040_0;
    %pushi/vec4 145, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %fork TD_spc_tb.spc_dut.controller.prepare_state_streaming, S_0x55fd4b066a70;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55fd4b067100_0, 0, 2;
T_8.5 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55fd4b067500_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %fork TD_spc_tb.spc_dut.controller.prepare_state_copy, S_0x55fd4b066880;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55fd4b067100_0, 0, 2;
T_8.7 ;
    %jmp T_8.4;
T_8.2 ;
    %fork TD_spc_tb.spc_dut.controller.set_initial_state, S_0x55fd4b066c60;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fd4b067100_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fd4b0661f0;
T_9 ;
    %wait E_0x55fd4aff5760;
    %load/vec4 v0x55fd4b067100_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd4b023800_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55fd4b045110_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fd4b045110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fd4b046040_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55fd4b045110_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fd4b045110_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fd4b0661f0;
T_10 ;
    %wait E_0x55fd4aff5760;
    %load/vec4 v0x55fd4b067100_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55fd4b067500_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fd4b067500_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55fd4b067500_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55fd4b067500_0, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55fd4b0661f0;
T_11 ;
    %wait E_0x55fd4b02b490;
    %load/vec4 v0x55fd4b067100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x55fd4b067100_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fd4b023800_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55fd4b0671e0_0;
    %load/vec4 v0x55fd4b046040_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fd4b046040_0, 0, 8;
T_11.4 ;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b0675e0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b0242e0_0, 0, 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fd4b065f40;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55fd4b067d90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55fd4b067c20_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x55fd4b065f40;
T_13 ;
    %wait E_0x55fd4aff59a0;
    %load/vec4 v0x55fd4b067d90_0;
    %store/vec4 v0x55fd4b067c20_0, 0, 16;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fd4b065f40;
T_14 ;
    %wait E_0x55fd4b02abc0;
    %load/vec4 v0x55fd4b067910_0;
    %load/vec4 v0x55fd4b067d90_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fd4b067d90_0, 0, 16;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55fd4b039c80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068650_0, 0, 1;
T_15.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_15.1, 8;
    %delay 5, 0;
    %load/vec4 v0x55fd4b068650_0;
    %inv;
    %store/vec4 v0x55fd4b068650_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x55fd4b039c80;
T_16 ;
    %vpi_call 2 50 "$dumpfile", "./signals/signals.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %pushi/vec4 2463945448, 0, 194;
    %concati/vec4 3535984850, 0, 32;
    %concati/vec4 2053729895, 0, 31;
    %store/vec4 v0x55fd4b044db0_0, 0, 257;
    %fork TD_spc_tb.log_tb_state, S_0x55fd4b065d10;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %wait E_0x55fd4aff5760;
    %pushi/vec4 2934231784, 0, 154;
    %concati/vec4 3537686080, 0, 32;
    %concati/vec4 3064920204, 0, 32;
    %concati/vec4 2365099148, 0, 32;
    %concati/vec4 93, 0, 7;
    %store/vec4 v0x55fd4b044db0_0, 0, 257;
    %fork TD_spc_tb.log_tb_state, S_0x55fd4b065d10;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %wait E_0x55fd4aff5760;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55fd4b029620_0, 0, 16;
    %fork TD_spc_tb.assert_out, S_0x55fd4b02d4b0;
    %join;
    %wait E_0x55fd4aff5760;
    %wait E_0x55fd4aff5760;
    %pushi/vec4 2934231784, 0, 154;
    %concati/vec4 3537686080, 0, 32;
    %concati/vec4 3064920160, 0, 32;
    %concati/vec4 3253780673, 0, 33;
    %concati/vec4 29, 0, 6;
    %store/vec4 v0x55fd4b044db0_0, 0, 257;
    %fork TD_spc_tb.log_tb_state, S_0x55fd4b065d10;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %wait E_0x55fd4aff5760;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55fd4b029620_0, 0, 16;
    %fork TD_spc_tb.assert_out, S_0x55fd4b02d4b0;
    %join;
    %wait E_0x55fd4aff5760;
    %pushi/vec4 3460351696, 0, 34;
    %concati/vec4 3402028746, 0, 32;
    %concati/vec4 3838107330, 0, 32;
    %concati/vec4 3838329056, 0, 32;
    %concati/vec4 3270043850, 0, 32;
    %concati/vec4 3839639734, 0, 32;
    %concati/vec4 2935515754, 0, 32;
    %concati/vec4 2083861853, 0, 31;
    %store/vec4 v0x55fd4b044db0_0, 0, 257;
    %fork TD_spc_tb.log_tb_state, S_0x55fd4b065d10;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55fd4b068550_0, 0, 8;
    %fork TD_spc_tb.write_byte, S_0x55fd4b068040;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %wait E_0x55fd4aff5760;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x55fd4b029620_0, 0, 16;
    %fork TD_spc_tb.assert_out, S_0x55fd4b02d4b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4b068760_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2697127654, 0, 242;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v0x55fd4b044db0_0, 0, 257;
    %fork TD_spc_tb.log_tb_state, S_0x55fd4b065d10;
    %join;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./src/spc_tb.v";
    "././src/tb_util.v";
    "./src/spc.v";
    "./src/spi_controller.v";
