INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/new/FSM_ASCON.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_ASCON
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/ascon_pack.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/ascon_pack.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'ascon_pack' is previously defined; ignoring this definition [D:/project_2/project_2.srcs/sources_1/imports/ascon/ascon_pack.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/Pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/Pl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/Ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/Sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/uart_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/ad_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/ascon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/ascon_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/baud_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/cipher_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/compteur_double_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compteur_double_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/new/counter_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/fsm_dcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_dcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/fsm_moore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_moore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/fsm_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/inter_spartan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inter_spartan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/key_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/mux_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/nonce_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonce_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/reg_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/register_w_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_w_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/rx_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/rxbit_dcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxbit_dcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/state_register_w_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register_w_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/tag_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/trans_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/tx_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/txbit_dcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txbit_dcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/uart_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/RTL2/wave_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/xor_begin_perm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_begin_perm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sources_1/imports/ascon/xor_end_perm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_end_perm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project_2/project_2.srcs/sim_1/new/inter_spartan_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inter_spartan_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
