
---------- Begin Simulation Statistics ----------
final_tick                                  563763000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860888                       # Number of bytes of host memory used
host_op_rate                                    69234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.21                       # Real time elapsed on the host
host_tick_rate                               37055272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1053339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000564                       # Number of seconds simulated
sim_ticks                                   563763000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.510859                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  109101                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               111886                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            328338                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             292                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses.
system.cpu.branchPred.lookups                  454465                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16119                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    524721                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   525213                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             40008                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166034                       # Number of branches committed
system.cpu.commit.bw_lim_events                 62760                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1271245                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000753                       # Number of instructions committed
system.cpu.commit.committedOps                1054092                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       889981                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.184398                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.189650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       546735     61.43%     61.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       138219     15.53%     76.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        71194      8.00%     84.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24329      2.73%     87.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37980      4.27%     91.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6435      0.72%     92.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1980      0.22%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          349      0.04%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        62760      7.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       889981                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  949                       # Number of function calls committed.
system.cpu.commit.int_insts                    932693                       # Number of committed integer instructions.
system.cpu.commit.loads                        381890                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           499972     47.43%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          381890     36.23%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172070     16.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1054092                       # Class of committed instruction
system.cpu.commit.refs                         553960                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1053339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.127527                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.127527                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                297383                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   322                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               100757                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2752109                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   265430                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    444387                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  40866                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   807                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 37866                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      454465                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    321644                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        682300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12010                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2643125                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   82196                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.403064                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             362452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             125230                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.344179                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1085932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.729724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.531819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   527955     48.62%     48.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   183069     16.86%     65.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16211      1.49%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5914      0.54%     67.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5552      0.51%     68.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9165      0.84%     68.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2250      0.21%     69.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    36999      3.41%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   298817     27.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1085932                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                70357                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   288784                       # Number of branches executed
system.cpu.iew.exec_nop                           791                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.638230                       # Inst execution rate
system.cpu.iew.exec_refs                       904101                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     218078                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  155590                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                779674                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                100                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               474                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               380851                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2325431                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                686023                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55114                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1847149                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20693                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  40866                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 20687                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           105450                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        34544                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       397777                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       208777                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        70309                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             48                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1769548                       # num instructions consuming a value
system.cpu.iew.wb_count                       1682767                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.615622                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1089372                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.492441                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1734014                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1984325                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1315098                       # number of integer regfile writes
system.cpu.ipc                               0.886897                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.886897                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                964741     50.72%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   28      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   33      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  31      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               699295     36.76%     87.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238045     12.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1902266                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       42508                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022346                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16222     38.16%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     38.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26067     61.32%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   215      0.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1944443                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4947727                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1682502                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3595367                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2324540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1902266                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 100                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1271282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             15431                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             40                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       908712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1085932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.751736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.071695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              517607     47.66%     47.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               79116      7.29%     54.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               98790      9.10%     64.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              170317     15.68%     79.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               97489      8.98%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               60446      5.57%     94.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               29876      2.75%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               15151      1.40%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17140      1.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1085932                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.687113                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    322                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                673                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          265                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               620                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            236975                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            83258                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               779674                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              380851                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1546128                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                          1127527                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  282876                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                994060                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     29                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   294374                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    348                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3572                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3658559                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2640913                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2534332                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    451176                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6595                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  40866                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9351                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1540243                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3040858                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7289                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                235                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     52730                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              537                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3142106                       # The number of ROB reads
system.cpu.rob.rob_writes                     4846678                       # The number of ROB writes
system.cpu.timesIdled                             391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      340                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     159                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2035                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1156                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2035                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       432128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  432128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5603                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13382500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29159500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          337                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1557                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        59328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       535552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 594880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1180                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6922                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6909     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6922                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8664500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            885998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   74                       # number of demand (read+write) hits
system.l2.demand_hits::total                      138                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data                  74                       # number of overall hits
system.l2.overall_hits::total                     138                       # number of overall hits
system.l2.demand_misses::.cpu.inst                526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5070                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5596                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               526                       # number of overall misses
system.l2.overall_misses::.cpu.data              5070                       # number of overall misses
system.l2.overall_misses::total                  5596                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    427951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        470291000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42340000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    427951000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       470291000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.891525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.985614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.891525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.985614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80494.296578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84408.481262                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84040.564689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80494.296578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84408.481262                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84040.564689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1156                       # number of writebacks
system.l2.writebacks::total                      1156                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5596                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    377251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    414331000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    377251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    414331000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.891525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.891525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70494.296578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74408.481262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74040.564689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70494.296578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74408.481262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74040.564689                       # average overall mshr miss latency
system.l2.replacements                           1180                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3224                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          337                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    303431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     303431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85209.632126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85209.632126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    267821500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    267821500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75209.632126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75209.632126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.891525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80494.296578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80494.296578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.891525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70494.296578                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70494.296578                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    124519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    124519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.969171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82517.892644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82517.892644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    109429500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    109429500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.969171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.969171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72517.892644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72517.892644                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3479.428527                       # Cycle average of tags in use
system.l2.tags.total_refs                       10199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5612                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.817356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.812437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       451.971064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3016.645025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.092061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.106184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4268                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.135223                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     87260                       # Number of tag accesses
system.l2.tags.data_accesses                    87260                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             358144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          59713035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         575561007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             635274042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     59713035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         59713035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131232451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131232451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131232451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         59713035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        575561007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766506493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000761856500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1156                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     78304500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               183229500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13992.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32742.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4794                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    432.884422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   358.450994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.075005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          110     11.06%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           89      8.94%     20.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           50      5.03%     25.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      8.44%     33.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          613     61.61%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.80%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.60%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.30%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      3.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.585714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.639617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    320.431841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     91.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      5.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.122054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.86%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.43%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.43%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 358144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  358144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       635.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    635.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     563607000                       # Total gap between requests
system.mem_ctrls.avgGap                      83472.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 59713035.442198231816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 575561007.018906831741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129075515.775245979428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15414250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167815250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8545366500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29304.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33099.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7392185.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3348660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1776060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20191920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2970180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        229256280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         23427360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          325224540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.881668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     58990000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    486053000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3762780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1999965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19763520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2964960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         90671610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        140130240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          303547155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.430431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    363541000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    181502000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       320770                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           320770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       320770                       # number of overall hits
system.cpu.icache.overall_hits::total          320770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60548999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60548999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60548999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60548999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       321644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       321644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       321644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       321644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002717                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002717                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002717                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002717                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69278.030892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69278.030892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69278.030892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69278.030892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          337                       # number of writebacks
system.cpu.icache.writebacks::total               337                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43932999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43932999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43932999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43932999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001834                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74462.710169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74462.710169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74462.710169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74462.710169                       # average overall mshr miss latency
system.cpu.icache.replacements                    337                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       320770                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          320770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60548999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60548999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       321644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       321644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69278.030892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69278.030892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43932999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43932999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74462.710169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74462.710169                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.339894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              321360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            544.677966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.339894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            643878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           643878                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       682423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           682423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       682439                       # number of overall hits
system.cpu.dcache.overall_hits::total          682439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8699                       # number of overall misses
system.cpu.dcache.overall_misses::total          8699                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    628869339                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    628869339                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    628869339                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    628869339                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       691119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       691119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       691138                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       691138                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72317.081302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72317.081302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72292.141511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72292.141511                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       158876                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.812099                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3224                       # number of writebacks
system.cpu.dcache.writebacks::total              3224                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    436476978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    436476978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    436798978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    436798978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007454                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007454                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84769.271315                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84769.271315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84782.410326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84782.410326                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       516057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          516057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    218760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    218760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       519083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       519083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72293.456709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72293.456709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    127142000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    127142000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81815.958816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81815.958816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    409887842                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    409887842                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72379.982695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72379.982695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    309120481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    309120481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86153.980212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86153.980212                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        43750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        43750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           814.939148                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              687673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            133.476902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.939148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.795839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.795839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          860                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1387596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1387596                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    563763000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    563763000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
