
timmer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004de8  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08004ea4  08004ea4  00005ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f6c  08004f6c  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004f6c  08004f6c  00005f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f74  08004f74  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f74  08004f74  00005f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f78  08004f78  00005f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004f7c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  08004fe4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08004fe4  000062c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001141d  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000261e  00000000  00000000  000174ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f30  00000000  00000000  00019ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be9  00000000  00000000  0001aa00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ad0  00000000  00000000  0001b5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012826  00000000  00000000  000350b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a31a3  00000000  00000000  000478df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eaa82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e38  00000000  00000000  000eaac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000ee900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004e8c 	.word	0x08004e8c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	08004e8c 	.word	0x08004e8c

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)ptr,len,HAL_MAX_DELAY);  //If you need to use "printf" for displaying output
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	b29a      	uxth	r2, r3
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	4804      	ldr	r0, [pc, #16]	@ (8000658 <_write+0x28>)
 8000648:	f002 fa70 	bl	8002b2c <HAL_UART_Transmit>
	return len;													   //If you need to use 'Transmit', you don't need to have..
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	200000d0 	.word	0x200000d0

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000660:	f000 fb32 	bl	8000cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000664:	f000 f80e 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000668:	f000 f90c 	bl	8000884 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800066c:	f000 f8bc 	bl	80007e8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000670:	f000 f866 	bl	8000740 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


  //start timer
	HAL_TIM_Base_Start_IT(&htim2);
 8000674:	4b02      	ldr	r3, [pc, #8]	@ (8000680 <main+0x24>)
 8000676:	0018      	movs	r0, r3
 8000678:	f001 fdf8 	bl	800226c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800067c:	46c0      	nop			@ (mov r8, r8)
 800067e:	e7fd      	b.n	800067c <main+0x20>
 8000680:	20000084 	.word	0x20000084

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b093      	sub	sp, #76	@ 0x4c
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	2410      	movs	r4, #16
 800068c:	193b      	adds	r3, r7, r4
 800068e:	0018      	movs	r0, r3
 8000690:	2338      	movs	r3, #56	@ 0x38
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f003 fdb7 	bl	8004208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069a:	003b      	movs	r3, r7
 800069c:	0018      	movs	r0, r3
 800069e:	2310      	movs	r3, #16
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f003 fdb0 	bl	8004208 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a8:	2380      	movs	r3, #128	@ 0x80
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 febd 	bl	800142c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b2:	193b      	adds	r3, r7, r4
 80006b4:	2202      	movs	r2, #2
 80006b6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	193b      	adds	r3, r7, r4
 80006ba:	2280      	movs	r2, #128	@ 0x80
 80006bc:	0052      	lsls	r2, r2, #1
 80006be:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006c0:	0021      	movs	r1, r4
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2240      	movs	r2, #64	@ 0x40
 80006cc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2202      	movs	r2, #2
 80006d2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2202      	movs	r2, #2
 80006d8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2208      	movs	r2, #8
 80006e4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	0292      	lsls	r2, r2, #10
 80006ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2280      	movs	r2, #128	@ 0x80
 80006f2:	0492      	lsls	r2, r2, #18
 80006f4:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2280      	movs	r2, #128	@ 0x80
 80006fa:	0592      	lsls	r2, r2, #22
 80006fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	0018      	movs	r0, r3
 8000702:	f000 fedf 	bl	80014c4 <HAL_RCC_OscConfig>
 8000706:	1e03      	subs	r3, r0, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800070a:	f000 f945 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	003b      	movs	r3, r7
 8000710:	2207      	movs	r2, #7
 8000712:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	003b      	movs	r3, r7
 8000716:	2202      	movs	r2, #2
 8000718:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071a:	003b      	movs	r3, r7
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	003b      	movs	r3, r7
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000726:	003b      	movs	r3, r7
 8000728:	2102      	movs	r1, #2
 800072a:	0018      	movs	r0, r3
 800072c:	f001 f9e4 	bl	8001af8 <HAL_RCC_ClockConfig>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000734:	f000 f930 	bl	8000998 <Error_Handler>
  }
}
 8000738:	46c0      	nop			@ (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	b013      	add	sp, #76	@ 0x4c
 800073e:	bd90      	pop	{r4, r7, pc}

08000740 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b088      	sub	sp, #32
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000746:	2310      	movs	r3, #16
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	0018      	movs	r0, r3
 800074c:	2310      	movs	r3, #16
 800074e:	001a      	movs	r2, r3
 8000750:	2100      	movs	r1, #0
 8000752:	f003 fd59 	bl	8004208 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	0018      	movs	r0, r3
 800075a:	230c      	movs	r3, #12
 800075c:	001a      	movs	r2, r3
 800075e:	2100      	movs	r1, #0
 8000760:	f003 fd52 	bl	8004208 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 8000766:	2280      	movs	r2, #128	@ 0x80
 8000768:	05d2      	lsls	r2, r2, #23
 800076a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1; // -> Prescalar
 800076c:	4b1c      	ldr	r3, [pc, #112]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 800076e:	223f      	movs	r2, #63	@ 0x3f
 8000770:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000772:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;  // -> period
 8000778:	4b19      	ldr	r3, [pc, #100]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 800077a:	4a1a      	ldr	r2, [pc, #104]	@ (80007e4 <MX_TIM2_Init+0xa4>)
 800077c:	60da      	str	r2, [r3, #12]

  // f_time = f_clock / ((Prescaler + 1)(Period + 1))

  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077e:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000784:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800078a:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 800078c:	0018      	movs	r0, r3
 800078e:	f001 fd15 	bl	80021bc <HAL_TIM_Base_Init>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000796:	f000 f8ff 	bl	8000998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800079a:	2110      	movs	r1, #16
 800079c:	187b      	adds	r3, r7, r1
 800079e:	2280      	movs	r2, #128	@ 0x80
 80007a0:	0152      	lsls	r2, r2, #5
 80007a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007a4:	187a      	adds	r2, r7, r1
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 80007a8:	0011      	movs	r1, r2
 80007aa:	0018      	movs	r0, r3
 80007ac:	f001 fec2 	bl	8002534 <HAL_TIM_ConfigClockSource>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d001      	beq.n	80007b8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80007b4:	f000 f8f0 	bl	8000998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007c4:	1d3a      	adds	r2, r7, #4
 80007c6:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <MX_TIM2_Init+0xa0>)
 80007c8:	0011      	movs	r1, r2
 80007ca:	0018      	movs	r0, r3
 80007cc:	f002 f8d2 	bl	8002974 <HAL_TIMEx_MasterConfigSynchronization>
 80007d0:	1e03      	subs	r3, r0, #0
 80007d2:	d001      	beq.n	80007d8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80007d4:	f000 f8e0 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  //__HAL_TIM_SET_COUNTER(&htim2, 0);  // รีเซ็ตตัวนับของ Timer ให้เริ่มนับจาก 0
  /* USER CODE END TIM2_Init 2 */

}
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b008      	add	sp, #32
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000084 	.word	0x20000084
 80007e4:	000003e7 	.word	0x000003e7

080007e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007ec:	4b23      	ldr	r3, [pc, #140]	@ (800087c <MX_USART2_UART_Init+0x94>)
 80007ee:	4a24      	ldr	r2, [pc, #144]	@ (8000880 <MX_USART2_UART_Init+0x98>)
 80007f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007f2:	4b22      	ldr	r3, [pc, #136]	@ (800087c <MX_USART2_UART_Init+0x94>)
 80007f4:	22e1      	movs	r2, #225	@ 0xe1
 80007f6:	0252      	lsls	r2, r2, #9
 80007f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007fa:	4b20      	ldr	r3, [pc, #128]	@ (800087c <MX_USART2_UART_Init+0x94>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000800:	4b1e      	ldr	r3, [pc, #120]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000806:	4b1d      	ldr	r3, [pc, #116]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800080c:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <MX_USART2_UART_Init+0x94>)
 800080e:	220c      	movs	r2, #12
 8000810:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000812:	4b1a      	ldr	r3, [pc, #104]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000814:	2200      	movs	r2, #0
 8000816:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000818:	4b18      	ldr	r3, [pc, #96]	@ (800087c <MX_USART2_UART_Init+0x94>)
 800081a:	2200      	movs	r2, #0
 800081c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081e:	4b17      	ldr	r3, [pc, #92]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000820:	2200      	movs	r2, #0
 8000822:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000824:	4b15      	ldr	r3, [pc, #84]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000826:	2200      	movs	r2, #0
 8000828:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800082a:	4b14      	ldr	r3, [pc, #80]	@ (800087c <MX_USART2_UART_Init+0x94>)
 800082c:	2200      	movs	r2, #0
 800082e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000832:	0018      	movs	r0, r3
 8000834:	f002 f924 	bl	8002a80 <HAL_UART_Init>
 8000838:	1e03      	subs	r3, r0, #0
 800083a:	d001      	beq.n	8000840 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800083c:	f000 f8ac 	bl	8000998 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000840:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000842:	2100      	movs	r1, #0
 8000844:	0018      	movs	r0, r3
 8000846:	f003 fadf 	bl	8003e08 <HAL_UARTEx_SetTxFifoThreshold>
 800084a:	1e03      	subs	r3, r0, #0
 800084c:	d001      	beq.n	8000852 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800084e:	f000 f8a3 	bl	8000998 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000852:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000854:	2100      	movs	r1, #0
 8000856:	0018      	movs	r0, r3
 8000858:	f003 fb16 	bl	8003e88 <HAL_UARTEx_SetRxFifoThreshold>
 800085c:	1e03      	subs	r3, r0, #0
 800085e:	d001      	beq.n	8000864 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000860:	f000 f89a 	bl	8000998 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <MX_USART2_UART_Init+0x94>)
 8000866:	0018      	movs	r0, r3
 8000868:	f003 fa94 	bl	8003d94 <HAL_UARTEx_DisableFifoMode>
 800086c:	1e03      	subs	r3, r0, #0
 800086e:	d001      	beq.n	8000874 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000870:	f000 f892 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000874:	46c0      	nop			@ (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	200000d0 	.word	0x200000d0
 8000880:	40004400 	.word	0x40004400

08000884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000884:	b590      	push	{r4, r7, lr}
 8000886:	b089      	sub	sp, #36	@ 0x24
 8000888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088a:	240c      	movs	r4, #12
 800088c:	193b      	adds	r3, r7, r4
 800088e:	0018      	movs	r0, r3
 8000890:	2314      	movs	r3, #20
 8000892:	001a      	movs	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	f003 fcb7 	bl	8004208 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089a:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <MX_GPIO_Init+0x9c>)
 800089c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800089e:	4b20      	ldr	r3, [pc, #128]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008a0:	2104      	movs	r1, #4
 80008a2:	430a      	orrs	r2, r1
 80008a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008aa:	2204      	movs	r2, #4
 80008ac:	4013      	ands	r3, r2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008b8:	2120      	movs	r1, #32
 80008ba:	430a      	orrs	r2, r1
 80008bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008c2:	2220      	movs	r2, #32
 80008c4:	4013      	ands	r3, r2
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008ce:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008d0:	2101      	movs	r1, #1
 80008d2:	430a      	orrs	r2, r1
 80008d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_GPIO_Init+0x9c>)
 80008d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008da:	2201      	movs	r2, #1
 80008dc:	4013      	ands	r3, r2
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80008e2:	23a0      	movs	r3, #160	@ 0xa0
 80008e4:	05db      	lsls	r3, r3, #23
 80008e6:	2200      	movs	r2, #0
 80008e8:	2120      	movs	r1, #32
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 fd80 	bl	80013f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80008f0:	0021      	movs	r1, r4
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2220      	movs	r2, #32
 80008f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2201      	movs	r2, #1
 80008fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2202      	movs	r2, #2
 8000908:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800090a:	187a      	adds	r2, r7, r1
 800090c:	23a0      	movs	r3, #160	@ 0xa0
 800090e:	05db      	lsls	r3, r3, #23
 8000910:	0011      	movs	r1, r2
 8000912:	0018      	movs	r0, r3
 8000914:	f000 fc08 	bl	8001128 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b009      	add	sp, #36	@ 0x24
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	40021000 	.word	0x40021000

08000924 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  if (htim->Instance == TIM2)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	2380      	movs	r3, #128	@ 0x80
 8000932:	05db      	lsls	r3, r3, #23
 8000934:	429a      	cmp	r2, r3
 8000936:	d122      	bne.n	800097e <HAL_TIM_PeriodElapsedCallback+0x5a>
       {
	  time2 = HAL_GetTick() - time1;
 8000938:	f000 fa42 	bl	8000dc0 <HAL_GetTick>
 800093c:	0002      	movs	r2, r0
 800093e:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	1ad2      	subs	r2, r2, r3
 8000944:	4b11      	ldr	r3, [pc, #68]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000946:	601a      	str	r2, [r3, #0]
	  index1++;
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	1c5a      	adds	r2, r3, #1
 800094e:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000950:	601a      	str	r2, [r3, #0]
	  if(index1 % 1000 == 0){
 8000952:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	22fa      	movs	r2, #250	@ 0xfa
 8000958:	0091      	lsls	r1, r2, #2
 800095a:	0018      	movs	r0, r3
 800095c:	f7ff fc62 	bl	8000224 <__aeabi_uidivmod>
 8000960:	1e0b      	subs	r3, r1, #0
 8000962:	d10c      	bne.n	800097e <HAL_TIM_PeriodElapsedCallback+0x5a>

		  printf(" %ld %lu \r\n" , index1 , time2);
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000966:	6819      	ldr	r1, [r3, #0]
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x68>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800096e:	0018      	movs	r0, r3
 8000970:	f003 fbee 	bl	8004150 <iprintf>

		  time1 =  HAL_GetTick();
 8000974:	f000 fa24 	bl	8000dc0 <HAL_GetTick>
 8000978:	0002      	movs	r2, r0
 800097a:	4b03      	ldr	r3, [pc, #12]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800097c:	601a      	str	r2, [r3, #0]
	  }
       }

}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	b002      	add	sp, #8
 8000984:	bd80      	pop	{r7, pc}
 8000986:	46c0      	nop			@ (mov r8, r8)
 8000988:	20000168 	.word	0x20000168
 800098c:	2000016c 	.word	0x2000016c
 8000990:	20000164 	.word	0x20000164
 8000994:	08004ea4 	.word	0x08004ea4

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	46c0      	nop			@ (mov r8, r8)
 80009a2:	e7fd      	b.n	80009a0 <Error_Handler+0x8>

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <HAL_MspInit+0x44>)
 80009ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009ae:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <HAL_MspInit+0x44>)
 80009b0:	2101      	movs	r1, #1
 80009b2:	430a      	orrs	r2, r1
 80009b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <HAL_MspInit+0x44>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ba:	2201      	movs	r2, #1
 80009bc:	4013      	ands	r3, r2
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <HAL_MspInit+0x44>)
 80009c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <HAL_MspInit+0x44>)
 80009c8:	2180      	movs	r1, #128	@ 0x80
 80009ca:	0549      	lsls	r1, r1, #21
 80009cc:	430a      	orrs	r2, r1
 80009ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009d0:	4b05      	ldr	r3, [pc, #20]	@ (80009e8 <HAL_MspInit+0x44>)
 80009d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009d4:	2380      	movs	r3, #128	@ 0x80
 80009d6:	055b      	lsls	r3, r3, #21
 80009d8:	4013      	ands	r3, r2
 80009da:	603b      	str	r3, [r7, #0]
 80009dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b002      	add	sp, #8
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	40021000 	.word	0x40021000

080009ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	2380      	movs	r3, #128	@ 0x80
 80009fa:	05db      	lsls	r3, r3, #23
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d113      	bne.n	8000a28 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a00:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <HAL_TIM_Base_MspInit+0x44>)
 8000a02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a04:	4b0a      	ldr	r3, [pc, #40]	@ (8000a30 <HAL_TIM_Base_MspInit+0x44>)
 8000a06:	2101      	movs	r1, #1
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a0c:	4b08      	ldr	r3, [pc, #32]	@ (8000a30 <HAL_TIM_Base_MspInit+0x44>)
 8000a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a10:	2201      	movs	r2, #1
 8000a12:	4013      	ands	r3, r2
 8000a14:	60fb      	str	r3, [r7, #12]
 8000a16:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	200f      	movs	r0, #15
 8000a1e:	f000 fa85 	bl	8000f2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a22:	200f      	movs	r0, #15
 8000a24:	f000 fa97 	bl	8000f56 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a28:	46c0      	nop			@ (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b004      	add	sp, #16
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40021000 	.word	0x40021000

08000a34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a34:	b590      	push	{r4, r7, lr}
 8000a36:	b097      	sub	sp, #92	@ 0x5c
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	2344      	movs	r3, #68	@ 0x44
 8000a3e:	18fb      	adds	r3, r7, r3
 8000a40:	0018      	movs	r0, r3
 8000a42:	2314      	movs	r3, #20
 8000a44:	001a      	movs	r2, r3
 8000a46:	2100      	movs	r1, #0
 8000a48:	f003 fbde 	bl	8004208 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a4c:	2410      	movs	r4, #16
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	0018      	movs	r0, r3
 8000a52:	2334      	movs	r3, #52	@ 0x34
 8000a54:	001a      	movs	r2, r3
 8000a56:	2100      	movs	r1, #0
 8000a58:	f003 fbd6 	bl	8004208 <memset>
  if(huart->Instance==USART2)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a26      	ldr	r2, [pc, #152]	@ (8000afc <HAL_UART_MspInit+0xc8>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d146      	bne.n	8000af4 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	2202      	movs	r2, #2
 8000a6a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a6c:	193b      	adds	r3, r7, r4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a72:	193b      	adds	r3, r7, r4
 8000a74:	0018      	movs	r0, r3
 8000a76:	f001 f9e9 	bl	8001e4c <HAL_RCCEx_PeriphCLKConfig>
 8000a7a:	1e03      	subs	r3, r0, #0
 8000a7c:	d001      	beq.n	8000a82 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a7e:	f7ff ff8b 	bl	8000998 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <HAL_UART_MspInit+0xcc>)
 8000a84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a86:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <HAL_UART_MspInit+0xcc>)
 8000a88:	2180      	movs	r1, #128	@ 0x80
 8000a8a:	0289      	lsls	r1, r1, #10
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a90:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <HAL_UART_MspInit+0xcc>)
 8000a92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a94:	2380      	movs	r3, #128	@ 0x80
 8000a96:	029b      	lsls	r3, r3, #10
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <HAL_UART_MspInit+0xcc>)
 8000aa0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aa2:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <HAL_UART_MspInit+0xcc>)
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <HAL_UART_MspInit+0xcc>)
 8000aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000ab6:	2144      	movs	r1, #68	@ 0x44
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	220c      	movs	r2, #12
 8000abc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2202      	movs	r2, #2
 8000ac2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	187b      	adds	r3, r7, r1
 8000acc:	2200      	movs	r2, #0
 8000ace:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	187a      	adds	r2, r7, r1
 8000ad8:	23a0      	movs	r3, #160	@ 0xa0
 8000ada:	05db      	lsls	r3, r3, #23
 8000adc:	0011      	movs	r1, r2
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f000 fb22 	bl	8001128 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	201c      	movs	r0, #28
 8000aea:	f000 fa1f 	bl	8000f2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000aee:	201c      	movs	r0, #28
 8000af0:	f000 fa31 	bl	8000f56 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b017      	add	sp, #92	@ 0x5c
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	40004400 	.word	0x40004400
 8000b00:	40021000 	.word	0x40021000

08000b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	e7fd      	b.n	8000b08 <NMI_Handler+0x4>

08000b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	e7fd      	b.n	8000b10 <HardFault_Handler+0x4>

08000b14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b18:	46c0      	nop			@ (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2c:	f000 f936 	bl	8000d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b3c:	4b03      	ldr	r3, [pc, #12]	@ (8000b4c <TIM2_IRQHandler+0x14>)
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f001 fbf0 	bl	8002324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b44:	46c0      	nop			@ (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	46c0      	nop			@ (mov r8, r8)
 8000b4c:	20000084 	.word	0x20000084

08000b50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <USART2_IRQHandler+0x14>)
 8000b56:	0018      	movs	r0, r3
 8000b58:	f002 f88c 	bl	8002c74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	200000d0 	.word	0x200000d0

08000b68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	e00a      	b.n	8000b90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b7a:	e000      	b.n	8000b7e <_read+0x16>
 8000b7c:	bf00      	nop
 8000b7e:	0001      	movs	r1, r0
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	1c5a      	adds	r2, r3, #1
 8000b84:	60ba      	str	r2, [r7, #8]
 8000b86:	b2ca      	uxtb	r2, r1
 8000b88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	617b      	str	r3, [r7, #20]
 8000b90:	697a      	ldr	r2, [r7, #20]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	dbf0      	blt.n	8000b7a <_read+0x12>
  }

  return len;
 8000b98:	687b      	ldr	r3, [r7, #4]
}
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b006      	add	sp, #24
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	425b      	negs	r3, r3
}
 8000bae:	0018      	movs	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	b002      	add	sp, #8
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
 8000bbe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	2280      	movs	r2, #128	@ 0x80
 8000bc4:	0192      	lsls	r2, r2, #6
 8000bc6:	605a      	str	r2, [r3, #4]
  return 0;
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	0018      	movs	r0, r3
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b002      	add	sp, #8
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <_isatty>:

int _isatty(int file)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b002      	add	sp, #8
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b004      	add	sp, #16
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c04:	4a14      	ldr	r2, [pc, #80]	@ (8000c58 <_sbrk+0x5c>)
 8000c06:	4b15      	ldr	r3, [pc, #84]	@ (8000c5c <_sbrk+0x60>)
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c10:	4b13      	ldr	r3, [pc, #76]	@ (8000c60 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d102      	bne.n	8000c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c18:	4b11      	ldr	r3, [pc, #68]	@ (8000c60 <_sbrk+0x64>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	@ (8000c64 <_sbrk+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c1e:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	18d3      	adds	r3, r2, r3
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d207      	bcs.n	8000c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c2c:	f003 fb42 	bl	80042b4 <__errno>
 8000c30:	0003      	movs	r3, r0
 8000c32:	220c      	movs	r2, #12
 8000c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c36:	2301      	movs	r3, #1
 8000c38:	425b      	negs	r3, r3
 8000c3a:	e009      	b.n	8000c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c42:	4b07      	ldr	r3, [pc, #28]	@ (8000c60 <_sbrk+0x64>)
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	18d2      	adds	r2, r2, r3
 8000c4a:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <_sbrk+0x64>)
 8000c4c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c4e:	68fb      	ldr	r3, [r7, #12]
}
 8000c50:	0018      	movs	r0, r3
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b006      	add	sp, #24
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20009000 	.word	0x20009000
 8000c5c:	00000400 	.word	0x00000400
 8000c60:	20000170 	.word	0x20000170
 8000c64:	200002c8 	.word	0x200002c8

08000c68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c6c:	46c0      	nop			@ (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
	...

08000c74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c74:	480d      	ldr	r0, [pc, #52]	@ (8000cac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c76:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c78:	f7ff fff6 	bl	8000c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c7c:	480c      	ldr	r0, [pc, #48]	@ (8000cb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c7e:	490d      	ldr	r1, [pc, #52]	@ (8000cb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c80:	4a0d      	ldr	r2, [pc, #52]	@ (8000cb8 <LoopForever+0xe>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c84:	e002      	b.n	8000c8c <LoopCopyDataInit>

08000c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8a:	3304      	adds	r3, #4

08000c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c90:	d3f9      	bcc.n	8000c86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c92:	4a0a      	ldr	r2, [pc, #40]	@ (8000cbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c94:	4c0a      	ldr	r4, [pc, #40]	@ (8000cc0 <LoopForever+0x16>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c98:	e001      	b.n	8000c9e <LoopFillZerobss>

08000c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c9c:	3204      	adds	r2, #4

08000c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca0:	d3fb      	bcc.n	8000c9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ca2:	f003 fb0d 	bl	80042c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000ca6:	f7ff fcd9 	bl	800065c <main>

08000caa <LoopForever>:

LoopForever:
  b LoopForever
 8000caa:	e7fe      	b.n	8000caa <LoopForever>
  ldr   r0, =_estack
 8000cac:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cb8:	08004f7c 	.word	0x08004f7c
  ldr r2, =_sbss
 8000cbc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cc0:	200002c4 	.word	0x200002c4

08000cc4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc4:	e7fe      	b.n	8000cc4 <ADC1_COMP_IRQHandler>
	...

08000cc8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <HAL_Init+0x3c>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <HAL_Init+0x3c>)
 8000cda:	2180      	movs	r1, #128	@ 0x80
 8000cdc:	0049      	lsls	r1, r1, #1
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f000 f810 	bl	8000d08 <HAL_InitTick>
 8000ce8:	1e03      	subs	r3, r0, #0
 8000cea:	d003      	beq.n	8000cf4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000cec:	1dfb      	adds	r3, r7, #7
 8000cee:	2201      	movs	r2, #1
 8000cf0:	701a      	strb	r2, [r3, #0]
 8000cf2:	e001      	b.n	8000cf8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fe56 	bl	80009a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cf8:	1dfb      	adds	r3, r7, #7
 8000cfa:	781b      	ldrb	r3, [r3, #0]
}
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b002      	add	sp, #8
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40022000 	.word	0x40022000

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b590      	push	{r4, r7, lr}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d10:	230f      	movs	r3, #15
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d18:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <HAL_InitTick+0x88>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d02b      	beq.n	8000d78 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d20:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <HAL_InitTick+0x8c>)
 8000d22:	681c      	ldr	r4, [r3, #0]
 8000d24:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <HAL_InitTick+0x88>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	0019      	movs	r1, r3
 8000d2a:	23fa      	movs	r3, #250	@ 0xfa
 8000d2c:	0098      	lsls	r0, r3, #2
 8000d2e:	f7ff f9f3 	bl	8000118 <__udivsi3>
 8000d32:	0003      	movs	r3, r0
 8000d34:	0019      	movs	r1, r3
 8000d36:	0020      	movs	r0, r4
 8000d38:	f7ff f9ee 	bl	8000118 <__udivsi3>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f000 f919 	bl	8000f76 <HAL_SYSTICK_Config>
 8000d44:	1e03      	subs	r3, r0, #0
 8000d46:	d112      	bne.n	8000d6e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b03      	cmp	r3, #3
 8000d4c:	d80a      	bhi.n	8000d64 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	2301      	movs	r3, #1
 8000d52:	425b      	negs	r3, r3
 8000d54:	2200      	movs	r2, #0
 8000d56:	0018      	movs	r0, r3
 8000d58:	f000 f8e8 	bl	8000f2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <HAL_InitTick+0x90>)
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	e00d      	b.n	8000d80 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d64:	230f      	movs	r3, #15
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	2201      	movs	r2, #1
 8000d6a:	701a      	strb	r2, [r3, #0]
 8000d6c:	e008      	b.n	8000d80 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d6e:	230f      	movs	r3, #15
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	2201      	movs	r2, #1
 8000d74:	701a      	strb	r2, [r3, #0]
 8000d76:	e003      	b.n	8000d80 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d78:	230f      	movs	r3, #15
 8000d7a:	18fb      	adds	r3, r7, r3
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d80:	230f      	movs	r3, #15
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	781b      	ldrb	r3, [r3, #0]
}
 8000d86:	0018      	movs	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b005      	add	sp, #20
 8000d8c:	bd90      	pop	{r4, r7, pc}
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	20000008 	.word	0x20000008
 8000d94:	20000000 	.word	0x20000000
 8000d98:	20000004 	.word	0x20000004

08000d9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000da0:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <HAL_IncTick+0x1c>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	001a      	movs	r2, r3
 8000da6:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <HAL_IncTick+0x20>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	18d2      	adds	r2, r2, r3
 8000dac:	4b03      	ldr	r3, [pc, #12]	@ (8000dbc <HAL_IncTick+0x20>)
 8000dae:	601a      	str	r2, [r3, #0]
}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	20000008 	.word	0x20000008
 8000dbc:	20000174 	.word	0x20000174

08000dc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc4:	4b02      	ldr	r3, [pc, #8]	@ (8000dd0 <HAL_GetTick+0x10>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
}
 8000dc8:	0018      	movs	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	20000174 	.word	0x20000174

08000dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	0002      	movs	r2, r0
 8000ddc:	1dfb      	adds	r3, r7, #7
 8000dde:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000de0:	1dfb      	adds	r3, r7, #7
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000de6:	d809      	bhi.n	8000dfc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000de8:	1dfb      	adds	r3, r7, #7
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	001a      	movs	r2, r3
 8000dee:	231f      	movs	r3, #31
 8000df0:	401a      	ands	r2, r3
 8000df2:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <__NVIC_EnableIRQ+0x30>)
 8000df4:	2101      	movs	r1, #1
 8000df6:	4091      	lsls	r1, r2
 8000df8:	000a      	movs	r2, r1
 8000dfa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b002      	add	sp, #8
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	e000e100 	.word	0xe000e100

08000e08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	0002      	movs	r2, r0
 8000e10:	6039      	str	r1, [r7, #0]
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e16:	1dfb      	adds	r3, r7, #7
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e1c:	d828      	bhi.n	8000e70 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000edc <__NVIC_SetPriority+0xd4>)
 8000e20:	1dfb      	adds	r3, r7, #7
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b25b      	sxtb	r3, r3
 8000e26:	089b      	lsrs	r3, r3, #2
 8000e28:	33c0      	adds	r3, #192	@ 0xc0
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	589b      	ldr	r3, [r3, r2]
 8000e2e:	1dfa      	adds	r2, r7, #7
 8000e30:	7812      	ldrb	r2, [r2, #0]
 8000e32:	0011      	movs	r1, r2
 8000e34:	2203      	movs	r2, #3
 8000e36:	400a      	ands	r2, r1
 8000e38:	00d2      	lsls	r2, r2, #3
 8000e3a:	21ff      	movs	r1, #255	@ 0xff
 8000e3c:	4091      	lsls	r1, r2
 8000e3e:	000a      	movs	r2, r1
 8000e40:	43d2      	mvns	r2, r2
 8000e42:	401a      	ands	r2, r3
 8000e44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	019b      	lsls	r3, r3, #6
 8000e4a:	22ff      	movs	r2, #255	@ 0xff
 8000e4c:	401a      	ands	r2, r3
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	0018      	movs	r0, r3
 8000e54:	2303      	movs	r3, #3
 8000e56:	4003      	ands	r3, r0
 8000e58:	00db      	lsls	r3, r3, #3
 8000e5a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e5c:	481f      	ldr	r0, [pc, #124]	@ (8000edc <__NVIC_SetPriority+0xd4>)
 8000e5e:	1dfb      	adds	r3, r7, #7
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	b25b      	sxtb	r3, r3
 8000e64:	089b      	lsrs	r3, r3, #2
 8000e66:	430a      	orrs	r2, r1
 8000e68:	33c0      	adds	r3, #192	@ 0xc0
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e6e:	e031      	b.n	8000ed4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee0 <__NVIC_SetPriority+0xd8>)
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	0019      	movs	r1, r3
 8000e78:	230f      	movs	r3, #15
 8000e7a:	400b      	ands	r3, r1
 8000e7c:	3b08      	subs	r3, #8
 8000e7e:	089b      	lsrs	r3, r3, #2
 8000e80:	3306      	adds	r3, #6
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	18d3      	adds	r3, r2, r3
 8000e86:	3304      	adds	r3, #4
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	1dfa      	adds	r2, r7, #7
 8000e8c:	7812      	ldrb	r2, [r2, #0]
 8000e8e:	0011      	movs	r1, r2
 8000e90:	2203      	movs	r2, #3
 8000e92:	400a      	ands	r2, r1
 8000e94:	00d2      	lsls	r2, r2, #3
 8000e96:	21ff      	movs	r1, #255	@ 0xff
 8000e98:	4091      	lsls	r1, r2
 8000e9a:	000a      	movs	r2, r1
 8000e9c:	43d2      	mvns	r2, r2
 8000e9e:	401a      	ands	r2, r3
 8000ea0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	019b      	lsls	r3, r3, #6
 8000ea6:	22ff      	movs	r2, #255	@ 0xff
 8000ea8:	401a      	ands	r2, r3
 8000eaa:	1dfb      	adds	r3, r7, #7
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	0018      	movs	r0, r3
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	4003      	ands	r3, r0
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eb8:	4809      	ldr	r0, [pc, #36]	@ (8000ee0 <__NVIC_SetPriority+0xd8>)
 8000eba:	1dfb      	adds	r3, r7, #7
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	001c      	movs	r4, r3
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	4023      	ands	r3, r4
 8000ec4:	3b08      	subs	r3, #8
 8000ec6:	089b      	lsrs	r3, r3, #2
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	3306      	adds	r3, #6
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	18c3      	adds	r3, r0, r3
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	601a      	str	r2, [r3, #0]
}
 8000ed4:	46c0      	nop			@ (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b003      	add	sp, #12
 8000eda:	bd90      	pop	{r4, r7, pc}
 8000edc:	e000e100 	.word	0xe000e100
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	1e5a      	subs	r2, r3, #1
 8000ef0:	2380      	movs	r3, #128	@ 0x80
 8000ef2:	045b      	lsls	r3, r3, #17
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d301      	bcc.n	8000efc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e010      	b.n	8000f1e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000efc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <SysTick_Config+0x44>)
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	3a01      	subs	r2, #1
 8000f02:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f04:	2301      	movs	r3, #1
 8000f06:	425b      	negs	r3, r3
 8000f08:	2103      	movs	r1, #3
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f7ff ff7c 	bl	8000e08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f10:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <SysTick_Config+0x44>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f16:	4b04      	ldr	r3, [pc, #16]	@ (8000f28 <SysTick_Config+0x44>)
 8000f18:	2207      	movs	r2, #7
 8000f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	0018      	movs	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b002      	add	sp, #8
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	e000e010 	.word	0xe000e010

08000f2c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
 8000f36:	210f      	movs	r1, #15
 8000f38:	187b      	adds	r3, r7, r1
 8000f3a:	1c02      	adds	r2, r0, #0
 8000f3c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	187b      	adds	r3, r7, r1
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	0011      	movs	r1, r2
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff ff5d 	bl	8000e08 <__NVIC_SetPriority>
}
 8000f4e:	46c0      	nop			@ (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b004      	add	sp, #16
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	0002      	movs	r2, r0
 8000f5e:	1dfb      	adds	r3, r7, #7
 8000f60:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f62:	1dfb      	adds	r3, r7, #7
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f7ff ff33 	bl	8000dd4 <__NVIC_EnableIRQ>
}
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b002      	add	sp, #8
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b082      	sub	sp, #8
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	0018      	movs	r0, r3
 8000f82:	f7ff ffaf 	bl	8000ee4 <SysTick_Config>
 8000f86:	0003      	movs	r3, r0
}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e050      	b.n	8001044 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2225      	movs	r2, #37	@ 0x25
 8000fa6:	5c9b      	ldrb	r3, [r3, r2]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d008      	beq.n	8000fc0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2204      	movs	r2, #4
 8000fb2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2224      	movs	r2, #36	@ 0x24
 8000fb8:	2100      	movs	r1, #0
 8000fba:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e041      	b.n	8001044 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	210e      	movs	r1, #14
 8000fcc:	438a      	bics	r2, r1
 8000fce:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fda:	491c      	ldr	r1, [pc, #112]	@ (800104c <HAL_DMA_Abort+0xbc>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2101      	movs	r1, #1
 8000fec:	438a      	bics	r2, r1
 8000fee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8000ff0:	4b17      	ldr	r3, [pc, #92]	@ (8001050 <HAL_DMA_Abort+0xc0>)
 8000ff2:	6859      	ldr	r1, [r3, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	221c      	movs	r2, #28
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	409a      	lsls	r2, r3
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <HAL_DMA_Abort+0xc0>)
 8001002:	430a      	orrs	r2, r1
 8001004:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800100e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00c      	beq.n	8001032 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001022:	490a      	ldr	r1, [pc, #40]	@ (800104c <HAL_DMA_Abort+0xbc>)
 8001024:	400a      	ands	r2, r1
 8001026:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001030:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2225      	movs	r2, #37	@ 0x25
 8001036:	2101      	movs	r1, #1
 8001038:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2224      	movs	r2, #36	@ 0x24
 800103e:	2100      	movs	r1, #0
 8001040:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001042:	2300      	movs	r3, #0
}
 8001044:	0018      	movs	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}
 800104c:	fffffeff 	.word	0xfffffeff
 8001050:	40020000 	.word	0x40020000

08001054 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800105c:	210f      	movs	r1, #15
 800105e:	187b      	adds	r3, r7, r1
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2225      	movs	r2, #37	@ 0x25
 8001068:	5c9b      	ldrb	r3, [r3, r2]
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d006      	beq.n	800107e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2204      	movs	r2, #4
 8001074:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001076:	187b      	adds	r3, r7, r1
 8001078:	2201      	movs	r2, #1
 800107a:	701a      	strb	r2, [r3, #0]
 800107c:	e049      	b.n	8001112 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	210e      	movs	r1, #14
 800108a:	438a      	bics	r2, r1
 800108c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2101      	movs	r1, #1
 800109a:	438a      	bics	r2, r1
 800109c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a8:	491d      	ldr	r1, [pc, #116]	@ (8001120 <HAL_DMA_Abort_IT+0xcc>)
 80010aa:	400a      	ands	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80010ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <HAL_DMA_Abort_IT+0xd0>)
 80010b0:	6859      	ldr	r1, [r3, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b6:	221c      	movs	r2, #28
 80010b8:	4013      	ands	r3, r2
 80010ba:	2201      	movs	r2, #1
 80010bc:	409a      	lsls	r2, r3
 80010be:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <HAL_DMA_Abort_IT+0xd0>)
 80010c0:	430a      	orrs	r2, r1
 80010c2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80010cc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d00c      	beq.n	80010f0 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010e0:	490f      	ldr	r1, [pc, #60]	@ (8001120 <HAL_DMA_Abort_IT+0xcc>)
 80010e2:	400a      	ands	r2, r1
 80010e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80010ee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2225      	movs	r2, #37	@ 0x25
 80010f4:	2101      	movs	r1, #1
 80010f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2224      	movs	r2, #36	@ 0x24
 80010fc:	2100      	movs	r1, #0
 80010fe:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001104:	2b00      	cmp	r3, #0
 8001106:	d004      	beq.n	8001112 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	0010      	movs	r0, r2
 8001110:	4798      	blx	r3
    }
  }
  return status;
 8001112:	230f      	movs	r3, #15
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	781b      	ldrb	r3, [r3, #0]
}
 8001118:	0018      	movs	r0, r3
 800111a:	46bd      	mov	sp, r7
 800111c:	b004      	add	sp, #16
 800111e:	bd80      	pop	{r7, pc}
 8001120:	fffffeff 	.word	0xfffffeff
 8001124:	40020000 	.word	0x40020000

08001128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001136:	e147      	b.n	80013c8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4091      	lsls	r1, r2
 8001142:	000a      	movs	r2, r1
 8001144:	4013      	ands	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d100      	bne.n	8001150 <HAL_GPIO_Init+0x28>
 800114e:	e138      	b.n	80013c2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	2203      	movs	r2, #3
 8001156:	4013      	ands	r3, r2
 8001158:	2b01      	cmp	r3, #1
 800115a:	d005      	beq.n	8001168 <HAL_GPIO_Init+0x40>
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2203      	movs	r2, #3
 8001162:	4013      	ands	r3, r2
 8001164:	2b02      	cmp	r3, #2
 8001166:	d130      	bne.n	80011ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	409a      	lsls	r2, r3
 8001176:	0013      	movs	r3, r2
 8001178:	43da      	mvns	r2, r3
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	68da      	ldr	r2, [r3, #12]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	409a      	lsls	r2, r3
 800118a:	0013      	movs	r3, r2
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4313      	orrs	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800119e:	2201      	movs	r2, #1
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	409a      	lsls	r2, r3
 80011a4:	0013      	movs	r3, r2
 80011a6:	43da      	mvns	r2, r3
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	091b      	lsrs	r3, r3, #4
 80011b4:	2201      	movs	r2, #1
 80011b6:	401a      	ands	r2, r3
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	409a      	lsls	r2, r3
 80011bc:	0013      	movs	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2203      	movs	r2, #3
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d017      	beq.n	8001206 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	409a      	lsls	r2, r3
 80011e4:	0013      	movs	r3, r2
 80011e6:	43da      	mvns	r2, r3
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	409a      	lsls	r2, r3
 80011f8:	0013      	movs	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2203      	movs	r2, #3
 800120c:	4013      	ands	r3, r2
 800120e:	2b02      	cmp	r3, #2
 8001210:	d123      	bne.n	800125a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	08da      	lsrs	r2, r3, #3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3208      	adds	r2, #8
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	58d3      	ldr	r3, [r2, r3]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	2207      	movs	r2, #7
 8001224:	4013      	ands	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	220f      	movs	r2, #15
 800122a:	409a      	lsls	r2, r3
 800122c:	0013      	movs	r3, r2
 800122e:	43da      	mvns	r2, r3
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	4013      	ands	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	691a      	ldr	r2, [r3, #16]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2107      	movs	r1, #7
 800123e:	400b      	ands	r3, r1
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	6939      	ldr	r1, [r7, #16]
 8001258:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	2203      	movs	r2, #3
 8001266:	409a      	lsls	r2, r3
 8001268:	0013      	movs	r3, r2
 800126a:	43da      	mvns	r2, r3
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2203      	movs	r2, #3
 8001278:	401a      	ands	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	409a      	lsls	r2, r3
 8001280:	0013      	movs	r3, r2
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	23c0      	movs	r3, #192	@ 0xc0
 8001294:	029b      	lsls	r3, r3, #10
 8001296:	4013      	ands	r3, r2
 8001298:	d100      	bne.n	800129c <HAL_GPIO_Init+0x174>
 800129a:	e092      	b.n	80013c2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800129c:	4a50      	ldr	r2, [pc, #320]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3318      	adds	r3, #24
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	589b      	ldr	r3, [r3, r2]
 80012a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	2203      	movs	r2, #3
 80012ae:	4013      	ands	r3, r2
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	220f      	movs	r2, #15
 80012b4:	409a      	lsls	r2, r3
 80012b6:	0013      	movs	r3, r2
 80012b8:	43da      	mvns	r2, r3
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	23a0      	movs	r3, #160	@ 0xa0
 80012c4:	05db      	lsls	r3, r3, #23
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d013      	beq.n	80012f2 <HAL_GPIO_Init+0x1ca>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a45      	ldr	r2, [pc, #276]	@ (80013e4 <HAL_GPIO_Init+0x2bc>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d00d      	beq.n	80012ee <HAL_GPIO_Init+0x1c6>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a44      	ldr	r2, [pc, #272]	@ (80013e8 <HAL_GPIO_Init+0x2c0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d007      	beq.n	80012ea <HAL_GPIO_Init+0x1c2>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a43      	ldr	r2, [pc, #268]	@ (80013ec <HAL_GPIO_Init+0x2c4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d101      	bne.n	80012e6 <HAL_GPIO_Init+0x1be>
 80012e2:	2303      	movs	r3, #3
 80012e4:	e006      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012e6:	2305      	movs	r3, #5
 80012e8:	e004      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012ea:	2302      	movs	r3, #2
 80012ec:	e002      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012ee:	2301      	movs	r3, #1
 80012f0:	e000      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012f2:	2300      	movs	r3, #0
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	2103      	movs	r1, #3
 80012f8:	400a      	ands	r2, r1
 80012fa:	00d2      	lsls	r2, r2, #3
 80012fc:	4093      	lsls	r3, r2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001304:	4936      	ldr	r1, [pc, #216]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	089b      	lsrs	r3, r3, #2
 800130a:	3318      	adds	r3, #24
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001312:	4b33      	ldr	r3, [pc, #204]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	2380      	movs	r3, #128	@ 0x80
 8001328:	035b      	lsls	r3, r3, #13
 800132a:	4013      	ands	r3, r2
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001336:	4b2a      	ldr	r3, [pc, #168]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800133c:	4b28      	ldr	r3, [pc, #160]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43da      	mvns	r2, r3
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	2380      	movs	r3, #128	@ 0x80
 8001352:	039b      	lsls	r3, r3, #14
 8001354:	4013      	ands	r3, r2
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001366:	4a1e      	ldr	r2, [pc, #120]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001368:	2384      	movs	r3, #132	@ 0x84
 800136a:	58d3      	ldr	r3, [r2, r3]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	43da      	mvns	r2, r3
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685a      	ldr	r2, [r3, #4]
 800137c:	2380      	movs	r3, #128	@ 0x80
 800137e:	029b      	lsls	r3, r3, #10
 8001380:	4013      	ands	r3, r2
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	4313      	orrs	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800138c:	4914      	ldr	r1, [pc, #80]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 800138e:	2284      	movs	r2, #132	@ 0x84
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001394:	4a12      	ldr	r2, [pc, #72]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001396:	2380      	movs	r3, #128	@ 0x80
 8001398:	58d3      	ldr	r3, [r2, r3]
 800139a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	43da      	mvns	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	2380      	movs	r3, #128	@ 0x80
 80013ac:	025b      	lsls	r3, r3, #9
 80013ae:	4013      	ands	r3, r2
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013ba:	4909      	ldr	r1, [pc, #36]	@ (80013e0 <HAL_GPIO_Init+0x2b8>)
 80013bc:	2280      	movs	r2, #128	@ 0x80
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3301      	adds	r3, #1
 80013c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	40da      	lsrs	r2, r3
 80013d0:	1e13      	subs	r3, r2, #0
 80013d2:	d000      	beq.n	80013d6 <HAL_GPIO_Init+0x2ae>
 80013d4:	e6b0      	b.n	8001138 <HAL_GPIO_Init+0x10>
  }
}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	46c0      	nop			@ (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b006      	add	sp, #24
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021800 	.word	0x40021800
 80013e4:	50000400 	.word	0x50000400
 80013e8:	50000800 	.word	0x50000800
 80013ec:	50000c00 	.word	0x50000c00

080013f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	0008      	movs	r0, r1
 80013fa:	0011      	movs	r1, r2
 80013fc:	1cbb      	adds	r3, r7, #2
 80013fe:	1c02      	adds	r2, r0, #0
 8001400:	801a      	strh	r2, [r3, #0]
 8001402:	1c7b      	adds	r3, r7, #1
 8001404:	1c0a      	adds	r2, r1, #0
 8001406:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001408:	1c7b      	adds	r3, r7, #1
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d004      	beq.n	800141a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001410:	1cbb      	adds	r3, r7, #2
 8001412:	881a      	ldrh	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001418:	e003      	b.n	8001422 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800141a:	1cbb      	adds	r3, r7, #2
 800141c:	881a      	ldrh	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001422:	46c0      	nop			@ (mov r8, r8)
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001434:	4b19      	ldr	r3, [pc, #100]	@ (800149c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a19      	ldr	r2, [pc, #100]	@ (80014a0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800143a:	4013      	ands	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	4b17      	ldr	r3, [pc, #92]	@ (800149c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	430a      	orrs	r2, r1
 8001444:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	2380      	movs	r3, #128	@ 0x80
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	429a      	cmp	r2, r3
 800144e:	d11f      	bne.n	8001490 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001450:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	0013      	movs	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	189b      	adds	r3, r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4912      	ldr	r1, [pc, #72]	@ (80014a8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800145e:	0018      	movs	r0, r3
 8001460:	f7fe fe5a 	bl	8000118 <__udivsi3>
 8001464:	0003      	movs	r3, r0
 8001466:	3301      	adds	r3, #1
 8001468:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800146a:	e008      	b.n	800147e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d003      	beq.n	800147a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3b01      	subs	r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	e001      	b.n	800147e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e009      	b.n	8001492 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800147e:	4b07      	ldr	r3, [pc, #28]	@ (800149c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001480:	695a      	ldr	r2, [r3, #20]
 8001482:	2380      	movs	r3, #128	@ 0x80
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	401a      	ands	r2, r3
 8001488:	2380      	movs	r3, #128	@ 0x80
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	429a      	cmp	r2, r3
 800148e:	d0ed      	beq.n	800146c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001490:	2300      	movs	r3, #0
}
 8001492:	0018      	movs	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	b004      	add	sp, #16
 8001498:	bd80      	pop	{r7, pc}
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	40007000 	.word	0x40007000
 80014a0:	fffff9ff 	.word	0xfffff9ff
 80014a4:	20000000 	.word	0x20000000
 80014a8:	000f4240 	.word	0x000f4240

080014ac <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	23e0      	movs	r3, #224	@ 0xe0
 80014b6:	01db      	lsls	r3, r3, #7
 80014b8:	4013      	ands	r3, r2
}
 80014ba:	0018      	movs	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000

080014c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d101      	bne.n	80014d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e2fe      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2201      	movs	r2, #1
 80014dc:	4013      	ands	r3, r2
 80014de:	d100      	bne.n	80014e2 <HAL_RCC_OscConfig+0x1e>
 80014e0:	e07c      	b.n	80015dc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014e2:	4bc3      	ldr	r3, [pc, #780]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2238      	movs	r2, #56	@ 0x38
 80014e8:	4013      	ands	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014ec:	4bc0      	ldr	r3, [pc, #768]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	2203      	movs	r2, #3
 80014f2:	4013      	ands	r3, r2
 80014f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	2b10      	cmp	r3, #16
 80014fa:	d102      	bne.n	8001502 <HAL_RCC_OscConfig+0x3e>
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d002      	beq.n	8001508 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b08      	cmp	r3, #8
 8001506:	d10b      	bne.n	8001520 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001508:	4bb9      	ldr	r3, [pc, #740]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	2380      	movs	r3, #128	@ 0x80
 800150e:	029b      	lsls	r3, r3, #10
 8001510:	4013      	ands	r3, r2
 8001512:	d062      	beq.n	80015da <HAL_RCC_OscConfig+0x116>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d15e      	bne.n	80015da <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e2d9      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	025b      	lsls	r3, r3, #9
 8001528:	429a      	cmp	r2, r3
 800152a:	d107      	bne.n	800153c <HAL_RCC_OscConfig+0x78>
 800152c:	4bb0      	ldr	r3, [pc, #704]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4baf      	ldr	r3, [pc, #700]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001532:	2180      	movs	r1, #128	@ 0x80
 8001534:	0249      	lsls	r1, r1, #9
 8001536:	430a      	orrs	r2, r1
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	e020      	b.n	800157e <HAL_RCC_OscConfig+0xba>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	23a0      	movs	r3, #160	@ 0xa0
 8001542:	02db      	lsls	r3, r3, #11
 8001544:	429a      	cmp	r2, r3
 8001546:	d10e      	bne.n	8001566 <HAL_RCC_OscConfig+0xa2>
 8001548:	4ba9      	ldr	r3, [pc, #676]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4ba8      	ldr	r3, [pc, #672]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800154e:	2180      	movs	r1, #128	@ 0x80
 8001550:	02c9      	lsls	r1, r1, #11
 8001552:	430a      	orrs	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	4ba6      	ldr	r3, [pc, #664]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	4ba5      	ldr	r3, [pc, #660]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800155c:	2180      	movs	r1, #128	@ 0x80
 800155e:	0249      	lsls	r1, r1, #9
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e00b      	b.n	800157e <HAL_RCC_OscConfig+0xba>
 8001566:	4ba2      	ldr	r3, [pc, #648]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4ba1      	ldr	r3, [pc, #644]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800156c:	49a1      	ldr	r1, [pc, #644]	@ (80017f4 <HAL_RCC_OscConfig+0x330>)
 800156e:	400a      	ands	r2, r1
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	4b9f      	ldr	r3, [pc, #636]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	4b9e      	ldr	r3, [pc, #632]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001578:	499f      	ldr	r1, [pc, #636]	@ (80017f8 <HAL_RCC_OscConfig+0x334>)
 800157a:	400a      	ands	r2, r1
 800157c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d014      	beq.n	80015b0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001586:	f7ff fc1b 	bl	8000dc0 <HAL_GetTick>
 800158a:	0003      	movs	r3, r0
 800158c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001590:	f7ff fc16 	bl	8000dc0 <HAL_GetTick>
 8001594:	0002      	movs	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b64      	cmp	r3, #100	@ 0x64
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e298      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a2:	4b93      	ldr	r3, [pc, #588]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	2380      	movs	r3, #128	@ 0x80
 80015a8:	029b      	lsls	r3, r3, #10
 80015aa:	4013      	ands	r3, r2
 80015ac:	d0f0      	beq.n	8001590 <HAL_RCC_OscConfig+0xcc>
 80015ae:	e015      	b.n	80015dc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b0:	f7ff fc06 	bl	8000dc0 <HAL_GetTick>
 80015b4:	0003      	movs	r3, r0
 80015b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ba:	f7ff fc01 	bl	8000dc0 <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b64      	cmp	r3, #100	@ 0x64
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e283      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015cc:	4b88      	ldr	r3, [pc, #544]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2380      	movs	r3, #128	@ 0x80
 80015d2:	029b      	lsls	r3, r3, #10
 80015d4:	4013      	ands	r3, r2
 80015d6:	d1f0      	bne.n	80015ba <HAL_RCC_OscConfig+0xf6>
 80015d8:	e000      	b.n	80015dc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015da:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2202      	movs	r2, #2
 80015e2:	4013      	ands	r3, r2
 80015e4:	d100      	bne.n	80015e8 <HAL_RCC_OscConfig+0x124>
 80015e6:	e099      	b.n	800171c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015e8:	4b81      	ldr	r3, [pc, #516]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2238      	movs	r2, #56	@ 0x38
 80015ee:	4013      	ands	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015f2:	4b7f      	ldr	r3, [pc, #508]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	2203      	movs	r2, #3
 80015f8:	4013      	ands	r3, r2
 80015fa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d102      	bne.n	8001608 <HAL_RCC_OscConfig+0x144>
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d002      	beq.n	800160e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d135      	bne.n	800167a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800160e:	4b78      	ldr	r3, [pc, #480]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	@ 0x80
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4013      	ands	r3, r2
 8001618:	d005      	beq.n	8001626 <HAL_RCC_OscConfig+0x162>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e256      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001626:	4b72      	ldr	r3, [pc, #456]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	4a74      	ldr	r2, [pc, #464]	@ (80017fc <HAL_RCC_OscConfig+0x338>)
 800162c:	4013      	ands	r3, r2
 800162e:	0019      	movs	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	021a      	lsls	r2, r3, #8
 8001636:	4b6e      	ldr	r3, [pc, #440]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001638:	430a      	orrs	r2, r1
 800163a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d112      	bne.n	8001668 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001642:	4b6b      	ldr	r3, [pc, #428]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a6e      	ldr	r2, [pc, #440]	@ (8001800 <HAL_RCC_OscConfig+0x33c>)
 8001648:	4013      	ands	r3, r2
 800164a:	0019      	movs	r1, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	4b67      	ldr	r3, [pc, #412]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001652:	430a      	orrs	r2, r1
 8001654:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001656:	4b66      	ldr	r3, [pc, #408]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	0adb      	lsrs	r3, r3, #11
 800165c:	2207      	movs	r2, #7
 800165e:	4013      	ands	r3, r2
 8001660:	4a68      	ldr	r2, [pc, #416]	@ (8001804 <HAL_RCC_OscConfig+0x340>)
 8001662:	40da      	lsrs	r2, r3
 8001664:	4b68      	ldr	r3, [pc, #416]	@ (8001808 <HAL_RCC_OscConfig+0x344>)
 8001666:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001668:	4b68      	ldr	r3, [pc, #416]	@ (800180c <HAL_RCC_OscConfig+0x348>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff fb4b 	bl	8000d08 <HAL_InitTick>
 8001672:	1e03      	subs	r3, r0, #0
 8001674:	d051      	beq.n	800171a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e22c      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d030      	beq.n	80016e4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001682:	4b5b      	ldr	r3, [pc, #364]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a5e      	ldr	r2, [pc, #376]	@ (8001800 <HAL_RCC_OscConfig+0x33c>)
 8001688:	4013      	ands	r3, r2
 800168a:	0019      	movs	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	691a      	ldr	r2, [r3, #16]
 8001690:	4b57      	ldr	r3, [pc, #348]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001696:	4b56      	ldr	r3, [pc, #344]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4b55      	ldr	r3, [pc, #340]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800169c:	2180      	movs	r1, #128	@ 0x80
 800169e:	0049      	lsls	r1, r1, #1
 80016a0:	430a      	orrs	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016a4:	f7ff fb8c 	bl	8000dc0 <HAL_GetTick>
 80016a8:	0003      	movs	r3, r0
 80016aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ae:	f7ff fb87 	bl	8000dc0 <HAL_GetTick>
 80016b2:	0002      	movs	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e209      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016c0:	4b4b      	ldr	r3, [pc, #300]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2380      	movs	r3, #128	@ 0x80
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	4013      	ands	r3, r2
 80016ca:	d0f0      	beq.n	80016ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016cc:	4b48      	ldr	r3, [pc, #288]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	4a4a      	ldr	r2, [pc, #296]	@ (80017fc <HAL_RCC_OscConfig+0x338>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	0019      	movs	r1, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	695b      	ldr	r3, [r3, #20]
 80016da:	021a      	lsls	r2, r3, #8
 80016dc:	4b44      	ldr	r3, [pc, #272]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016de:	430a      	orrs	r2, r1
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	e01b      	b.n	800171c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80016e4:	4b42      	ldr	r3, [pc, #264]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b41      	ldr	r3, [pc, #260]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016ea:	4949      	ldr	r1, [pc, #292]	@ (8001810 <HAL_RCC_OscConfig+0x34c>)
 80016ec:	400a      	ands	r2, r1
 80016ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f0:	f7ff fb66 	bl	8000dc0 <HAL_GetTick>
 80016f4:	0003      	movs	r3, r0
 80016f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016fa:	f7ff fb61 	bl	8000dc0 <HAL_GetTick>
 80016fe:	0002      	movs	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e1e3      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800170c:	4b38      	ldr	r3, [pc, #224]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2380      	movs	r3, #128	@ 0x80
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	4013      	ands	r3, r2
 8001716:	d1f0      	bne.n	80016fa <HAL_RCC_OscConfig+0x236>
 8001718:	e000      	b.n	800171c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2208      	movs	r2, #8
 8001722:	4013      	ands	r3, r2
 8001724:	d047      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001726:	4b32      	ldr	r3, [pc, #200]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2238      	movs	r2, #56	@ 0x38
 800172c:	4013      	ands	r3, r2
 800172e:	2b18      	cmp	r3, #24
 8001730:	d10a      	bne.n	8001748 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001732:	4b2f      	ldr	r3, [pc, #188]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001736:	2202      	movs	r2, #2
 8001738:	4013      	ands	r3, r2
 800173a:	d03c      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d138      	bne.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e1c5      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d019      	beq.n	8001784 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001750:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001752:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001754:	4b26      	ldr	r3, [pc, #152]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001756:	2101      	movs	r1, #1
 8001758:	430a      	orrs	r2, r1
 800175a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff fb30 	bl	8000dc0 <HAL_GetTick>
 8001760:	0003      	movs	r3, r0
 8001762:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001766:	f7ff fb2b 	bl	8000dc0 <HAL_GetTick>
 800176a:	0002      	movs	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e1ad      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001778:	4b1d      	ldr	r3, [pc, #116]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800177a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800177c:	2202      	movs	r2, #2
 800177e:	4013      	ands	r3, r2
 8001780:	d0f1      	beq.n	8001766 <HAL_RCC_OscConfig+0x2a2>
 8001782:	e018      	b.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001784:	4b1a      	ldr	r3, [pc, #104]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001786:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001788:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800178a:	2101      	movs	r1, #1
 800178c:	438a      	bics	r2, r1
 800178e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001790:	f7ff fb16 	bl	8000dc0 <HAL_GetTick>
 8001794:	0003      	movs	r3, r0
 8001796:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800179a:	f7ff fb11 	bl	8000dc0 <HAL_GetTick>
 800179e:	0002      	movs	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e193      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017ac:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80017ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b0:	2202      	movs	r2, #2
 80017b2:	4013      	ands	r3, r2
 80017b4:	d1f1      	bne.n	800179a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2204      	movs	r2, #4
 80017bc:	4013      	ands	r3, r2
 80017be:	d100      	bne.n	80017c2 <HAL_RCC_OscConfig+0x2fe>
 80017c0:	e0c6      	b.n	8001950 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c2:	231f      	movs	r3, #31
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2238      	movs	r2, #56	@ 0x38
 80017d0:	4013      	ands	r3, r2
 80017d2:	2b20      	cmp	r3, #32
 80017d4:	d11e      	bne.n	8001814 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80017d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017da:	2202      	movs	r2, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d100      	bne.n	80017e2 <HAL_RCC_OscConfig+0x31e>
 80017e0:	e0b6      	b.n	8001950 <HAL_RCC_OscConfig+0x48c>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d000      	beq.n	80017ec <HAL_RCC_OscConfig+0x328>
 80017ea:	e0b1      	b.n	8001950 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e171      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
 80017f0:	40021000 	.word	0x40021000
 80017f4:	fffeffff 	.word	0xfffeffff
 80017f8:	fffbffff 	.word	0xfffbffff
 80017fc:	ffff80ff 	.word	0xffff80ff
 8001800:	ffffc7ff 	.word	0xffffc7ff
 8001804:	00f42400 	.word	0x00f42400
 8001808:	20000000 	.word	0x20000000
 800180c:	20000004 	.word	0x20000004
 8001810:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001814:	4bb1      	ldr	r3, [pc, #708]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001818:	2380      	movs	r3, #128	@ 0x80
 800181a:	055b      	lsls	r3, r3, #21
 800181c:	4013      	ands	r3, r2
 800181e:	d101      	bne.n	8001824 <HAL_RCC_OscConfig+0x360>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <HAL_RCC_OscConfig+0x362>
 8001824:	2300      	movs	r3, #0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d011      	beq.n	800184e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800182a:	4bac      	ldr	r3, [pc, #688]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800182c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800182e:	4bab      	ldr	r3, [pc, #684]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001830:	2180      	movs	r1, #128	@ 0x80
 8001832:	0549      	lsls	r1, r1, #21
 8001834:	430a      	orrs	r2, r1
 8001836:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001838:	4ba8      	ldr	r3, [pc, #672]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800183a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	055b      	lsls	r3, r3, #21
 8001840:	4013      	ands	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001846:	231f      	movs	r3, #31
 8001848:	18fb      	adds	r3, r7, r3
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800184e:	4ba4      	ldr	r3, [pc, #656]	@ (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	2380      	movs	r3, #128	@ 0x80
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	4013      	ands	r3, r2
 8001858:	d11a      	bne.n	8001890 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800185a:	4ba1      	ldr	r3, [pc, #644]	@ (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	4ba0      	ldr	r3, [pc, #640]	@ (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 8001860:	2180      	movs	r1, #128	@ 0x80
 8001862:	0049      	lsls	r1, r1, #1
 8001864:	430a      	orrs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001868:	f7ff faaa 	bl	8000dc0 <HAL_GetTick>
 800186c:	0003      	movs	r3, r0
 800186e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001872:	f7ff faa5 	bl	8000dc0 <HAL_GetTick>
 8001876:	0002      	movs	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e127      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001884:	4b96      	ldr	r3, [pc, #600]	@ (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	2380      	movs	r3, #128	@ 0x80
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	4013      	ands	r3, r2
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x3e2>
 8001898:	4b90      	ldr	r3, [pc, #576]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800189a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800189c:	4b8f      	ldr	r3, [pc, #572]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800189e:	2101      	movs	r1, #1
 80018a0:	430a      	orrs	r2, r1
 80018a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018a4:	e01c      	b.n	80018e0 <HAL_RCC_OscConfig+0x41c>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	d10c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x404>
 80018ae:	4b8b      	ldr	r3, [pc, #556]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018b2:	4b8a      	ldr	r3, [pc, #552]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018b4:	2104      	movs	r1, #4
 80018b6:	430a      	orrs	r2, r1
 80018b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018ba:	4b88      	ldr	r3, [pc, #544]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018be:	4b87      	ldr	r3, [pc, #540]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018c0:	2101      	movs	r1, #1
 80018c2:	430a      	orrs	r2, r1
 80018c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018c6:	e00b      	b.n	80018e0 <HAL_RCC_OscConfig+0x41c>
 80018c8:	4b84      	ldr	r3, [pc, #528]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018cc:	4b83      	ldr	r3, [pc, #524]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018ce:	2101      	movs	r1, #1
 80018d0:	438a      	bics	r2, r1
 80018d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018d4:	4b81      	ldr	r3, [pc, #516]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018d8:	4b80      	ldr	r3, [pc, #512]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80018da:	2104      	movs	r1, #4
 80018dc:	438a      	bics	r2, r1
 80018de:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d014      	beq.n	8001912 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e8:	f7ff fa6a 	bl	8000dc0 <HAL_GetTick>
 80018ec:	0003      	movs	r3, r0
 80018ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018f0:	e009      	b.n	8001906 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018f2:	f7ff fa65 	bl	8000dc0 <HAL_GetTick>
 80018f6:	0002      	movs	r2, r0
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	4a79      	ldr	r2, [pc, #484]	@ (8001ae4 <HAL_RCC_OscConfig+0x620>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e0e6      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001906:	4b75      	ldr	r3, [pc, #468]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800190a:	2202      	movs	r2, #2
 800190c:	4013      	ands	r3, r2
 800190e:	d0f0      	beq.n	80018f2 <HAL_RCC_OscConfig+0x42e>
 8001910:	e013      	b.n	800193a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001912:	f7ff fa55 	bl	8000dc0 <HAL_GetTick>
 8001916:	0003      	movs	r3, r0
 8001918:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800191a:	e009      	b.n	8001930 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff fa50 	bl	8000dc0 <HAL_GetTick>
 8001920:	0002      	movs	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4a6f      	ldr	r2, [pc, #444]	@ (8001ae4 <HAL_RCC_OscConfig+0x620>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e0d1      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001930:	4b6a      	ldr	r3, [pc, #424]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001934:	2202      	movs	r2, #2
 8001936:	4013      	ands	r3, r2
 8001938:	d1f0      	bne.n	800191c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800193a:	231f      	movs	r3, #31
 800193c:	18fb      	adds	r3, r7, r3
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d105      	bne.n	8001950 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001944:	4b65      	ldr	r3, [pc, #404]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001946:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001948:	4b64      	ldr	r3, [pc, #400]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800194a:	4967      	ldr	r1, [pc, #412]	@ (8001ae8 <HAL_RCC_OscConfig+0x624>)
 800194c:	400a      	ands	r2, r1
 800194e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d100      	bne.n	800195a <HAL_RCC_OscConfig+0x496>
 8001958:	e0bb      	b.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800195a:	4b60      	ldr	r3, [pc, #384]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2238      	movs	r2, #56	@ 0x38
 8001960:	4013      	ands	r3, r2
 8001962:	2b10      	cmp	r3, #16
 8001964:	d100      	bne.n	8001968 <HAL_RCC_OscConfig+0x4a4>
 8001966:	e07b      	b.n	8001a60 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d156      	bne.n	8001a1e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001970:	4b5a      	ldr	r3, [pc, #360]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b59      	ldr	r3, [pc, #356]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001976:	495d      	ldr	r1, [pc, #372]	@ (8001aec <HAL_RCC_OscConfig+0x628>)
 8001978:	400a      	ands	r2, r1
 800197a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197c:	f7ff fa20 	bl	8000dc0 <HAL_GetTick>
 8001980:	0003      	movs	r3, r0
 8001982:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001986:	f7ff fa1b 	bl	8000dc0 <HAL_GetTick>
 800198a:	0002      	movs	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e09d      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001998:	4b50      	ldr	r3, [pc, #320]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	2380      	movs	r3, #128	@ 0x80
 800199e:	049b      	lsls	r3, r3, #18
 80019a0:	4013      	ands	r3, r2
 80019a2:	d1f0      	bne.n	8001986 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019a4:	4b4d      	ldr	r3, [pc, #308]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	4a51      	ldr	r2, [pc, #324]	@ (8001af0 <HAL_RCC_OscConfig+0x62c>)
 80019aa:	4013      	ands	r3, r2
 80019ac:	0019      	movs	r1, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1a      	ldr	r2, [r3, #32]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	021b      	lsls	r3, r3, #8
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019d0:	431a      	orrs	r2, r3
 80019d2:	4b42      	ldr	r3, [pc, #264]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80019d4:	430a      	orrs	r2, r1
 80019d6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019d8:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b3f      	ldr	r3, [pc, #252]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80019de:	2180      	movs	r1, #128	@ 0x80
 80019e0:	0449      	lsls	r1, r1, #17
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80019e6:	4b3d      	ldr	r3, [pc, #244]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	4b3c      	ldr	r3, [pc, #240]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 80019ec:	2180      	movs	r1, #128	@ 0x80
 80019ee:	0549      	lsls	r1, r1, #21
 80019f0:	430a      	orrs	r2, r1
 80019f2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f4:	f7ff f9e4 	bl	8000dc0 <HAL_GetTick>
 80019f8:	0003      	movs	r3, r0
 80019fa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fe:	f7ff f9df 	bl	8000dc0 <HAL_GetTick>
 8001a02:	0002      	movs	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e061      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a10:	4b32      	ldr	r3, [pc, #200]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	2380      	movs	r3, #128	@ 0x80
 8001a16:	049b      	lsls	r3, r3, #18
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x53a>
 8001a1c:	e059      	b.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	4b2e      	ldr	r3, [pc, #184]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a24:	4931      	ldr	r1, [pc, #196]	@ (8001aec <HAL_RCC_OscConfig+0x628>)
 8001a26:	400a      	ands	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2a:	f7ff f9c9 	bl	8000dc0 <HAL_GetTick>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff f9c4 	bl	8000dc0 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e046      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a46:	4b25      	ldr	r3, [pc, #148]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2380      	movs	r3, #128	@ 0x80
 8001a4c:	049b      	lsls	r3, r3, #18
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a52:	4b22      	ldr	r3, [pc, #136]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a58:	4926      	ldr	r1, [pc, #152]	@ (8001af4 <HAL_RCC_OscConfig+0x630>)
 8001a5a:	400a      	ands	r2, r1
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	e038      	b.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e033      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2203      	movs	r2, #3
 8001a76:	401a      	ands	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d126      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2270      	movs	r2, #112	@ 0x70
 8001a84:	401a      	ands	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d11f      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	23fe      	movs	r3, #254	@ 0xfe
 8001a92:	01db      	lsls	r3, r3, #7
 8001a94:	401a      	ands	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d116      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	23f8      	movs	r3, #248	@ 0xf8
 8001aa4:	039b      	lsls	r3, r3, #14
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d10e      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	23e0      	movs	r3, #224	@ 0xe0
 8001ab4:	051b      	lsls	r3, r3, #20
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d106      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	0f5b      	lsrs	r3, r3, #29
 8001ac4:	075a      	lsls	r2, r3, #29
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d001      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b008      	add	sp, #32
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	40007000 	.word	0x40007000
 8001ae4:	00001388 	.word	0x00001388
 8001ae8:	efffffff 	.word	0xefffffff
 8001aec:	feffffff 	.word	0xfeffffff
 8001af0:	11c1808c 	.word	0x11c1808c
 8001af4:	eefefffc 	.word	0xeefefffc

08001af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0e9      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b0c:	4b76      	ldr	r3, [pc, #472]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2207      	movs	r2, #7
 8001b12:	4013      	ands	r3, r2
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d91e      	bls.n	8001b58 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1a:	4b73      	ldr	r3, [pc, #460]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2207      	movs	r2, #7
 8001b20:	4393      	bics	r3, r2
 8001b22:	0019      	movs	r1, r3
 8001b24:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b2c:	f7ff f948 	bl	8000dc0 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b34:	e009      	b.n	8001b4a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b36:	f7ff f943 	bl	8000dc0 <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	4a6a      	ldr	r2, [pc, #424]	@ (8001cec <HAL_RCC_ClockConfig+0x1f4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e0ca      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b4a:	4b67      	ldr	r3, [pc, #412]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2207      	movs	r2, #7
 8001b50:	4013      	ands	r3, r2
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d1ee      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d015      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2204      	movs	r2, #4
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d006      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b6c:	4b60      	ldr	r3, [pc, #384]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	4b5f      	ldr	r3, [pc, #380]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b72:	21e0      	movs	r1, #224	@ 0xe0
 8001b74:	01c9      	lsls	r1, r1, #7
 8001b76:	430a      	orrs	r2, r1
 8001b78:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b7a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	4a5d      	ldr	r2, [pc, #372]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1fc>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	0019      	movs	r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	4b59      	ldr	r3, [pc, #356]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2201      	movs	r2, #1
 8001b94:	4013      	ands	r3, r2
 8001b96:	d057      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d107      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ba0:	4b53      	ldr	r3, [pc, #332]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2380      	movs	r3, #128	@ 0x80
 8001ba6:	029b      	lsls	r3, r3, #10
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d12b      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e097      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	2380      	movs	r3, #128	@ 0x80
 8001bbe:	049b      	lsls	r3, r3, #18
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d11f      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e08b      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d107      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bd0:	4b47      	ldr	r3, [pc, #284]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	@ 0x80
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d113      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e07f      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001be8:	4b41      	ldr	r3, [pc, #260]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bec:	2202      	movs	r2, #2
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d108      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e074      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bf6:	4b3e      	ldr	r3, [pc, #248]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e06d      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c04:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	2207      	movs	r2, #7
 8001c0a:	4393      	bics	r3, r2
 8001c0c:	0019      	movs	r1, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	4b37      	ldr	r3, [pc, #220]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c14:	430a      	orrs	r2, r1
 8001c16:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c18:	f7ff f8d2 	bl	8000dc0 <HAL_GetTick>
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c20:	e009      	b.n	8001c36 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c22:	f7ff f8cd 	bl	8000dc0 <HAL_GetTick>
 8001c26:	0002      	movs	r2, r0
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8001cec <HAL_RCC_ClockConfig+0x1f4>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e054      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c36:	4b2e      	ldr	r3, [pc, #184]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	2238      	movs	r2, #56	@ 0x38
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d1ec      	bne.n	8001c22 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c48:	4b27      	ldr	r3, [pc, #156]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	4013      	ands	r3, r2
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d21e      	bcs.n	8001c94 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c56:	4b24      	ldr	r3, [pc, #144]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	4393      	bics	r3, r2
 8001c5e:	0019      	movs	r1, r3
 8001c60:	4b21      	ldr	r3, [pc, #132]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c68:	f7ff f8aa 	bl	8000dc0 <HAL_GetTick>
 8001c6c:	0003      	movs	r3, r0
 8001c6e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c70:	e009      	b.n	8001c86 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c72:	f7ff f8a5 	bl	8000dc0 <HAL_GetTick>
 8001c76:	0002      	movs	r2, r0
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001cec <HAL_RCC_ClockConfig+0x1f4>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e02c      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c86:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2207      	movs	r2, #7
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d1ee      	bne.n	8001c72 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2204      	movs	r2, #4
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d009      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9e:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4a15      	ldr	r2, [pc, #84]	@ (8001cf8 <HAL_RCC_ClockConfig+0x200>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68da      	ldr	r2, [r3, #12]
 8001cac:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cb2:	f000 f829 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8001cb6:	0001      	movs	r1, r0
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	0a1b      	lsrs	r3, r3, #8
 8001cbe:	220f      	movs	r2, #15
 8001cc0:	401a      	ands	r2, r3
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <HAL_RCC_ClockConfig+0x204>)
 8001cc4:	0092      	lsls	r2, r2, #2
 8001cc6:	58d3      	ldr	r3, [r2, r3]
 8001cc8:	221f      	movs	r2, #31
 8001cca:	4013      	ands	r3, r2
 8001ccc:	000a      	movs	r2, r1
 8001cce:	40da      	lsrs	r2, r3
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <HAL_RCC_ClockConfig+0x208>)
 8001cd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <HAL_RCC_ClockConfig+0x20c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7ff f815 	bl	8000d08 <HAL_InitTick>
 8001cde:	0003      	movs	r3, r0
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b004      	add	sp, #16
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40022000 	.word	0x40022000
 8001cec:	00001388 	.word	0x00001388
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	fffff0ff 	.word	0xfffff0ff
 8001cf8:	ffff8fff 	.word	0xffff8fff
 8001cfc:	08004eb0 	.word	0x08004eb0
 8001d00:	20000000 	.word	0x20000000
 8001d04:	20000004 	.word	0x20000004

08001d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	2238      	movs	r2, #56	@ 0x38
 8001d14:	4013      	ands	r3, r2
 8001d16:	d10f      	bne.n	8001d38 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d18:	4b39      	ldr	r3, [pc, #228]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	0adb      	lsrs	r3, r3, #11
 8001d1e:	2207      	movs	r2, #7
 8001d20:	4013      	ands	r3, r2
 8001d22:	2201      	movs	r2, #1
 8001d24:	409a      	lsls	r2, r3
 8001d26:	0013      	movs	r3, r2
 8001d28:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d2a:	6839      	ldr	r1, [r7, #0]
 8001d2c:	4835      	ldr	r0, [pc, #212]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d2e:	f7fe f9f3 	bl	8000118 <__udivsi3>
 8001d32:	0003      	movs	r3, r0
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	e05d      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d38:	4b31      	ldr	r3, [pc, #196]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	2238      	movs	r2, #56	@ 0x38
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d102      	bne.n	8001d4a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d44:	4b30      	ldr	r3, [pc, #192]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	e054      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2238      	movs	r2, #56	@ 0x38
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b10      	cmp	r3, #16
 8001d54:	d138      	bne.n	8001dc8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d56:	4b2a      	ldr	r3, [pc, #168]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d60:	4b27      	ldr	r3, [pc, #156]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	2207      	movs	r2, #7
 8001d68:	4013      	ands	r3, r2
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	d10d      	bne.n	8001d90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	4824      	ldr	r0, [pc, #144]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d78:	f7fe f9ce 	bl	8000118 <__udivsi3>
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	0019      	movs	r1, r3
 8001d80:	4b1f      	ldr	r3, [pc, #124]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	0a1b      	lsrs	r3, r3, #8
 8001d86:	227f      	movs	r2, #127	@ 0x7f
 8001d88:	4013      	ands	r3, r2
 8001d8a:	434b      	muls	r3, r1
 8001d8c:	617b      	str	r3, [r7, #20]
        break;
 8001d8e:	e00d      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	481c      	ldr	r0, [pc, #112]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d94:	f7fe f9c0 	bl	8000118 <__udivsi3>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b18      	ldr	r3, [pc, #96]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	227f      	movs	r2, #127	@ 0x7f
 8001da4:	4013      	ands	r3, r2
 8001da6:	434b      	muls	r3, r1
 8001da8:	617b      	str	r3, [r7, #20]
        break;
 8001daa:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	0f5b      	lsrs	r3, r3, #29
 8001db2:	2207      	movs	r2, #7
 8001db4:	4013      	ands	r3, r2
 8001db6:	3301      	adds	r3, #1
 8001db8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	6978      	ldr	r0, [r7, #20]
 8001dbe:	f7fe f9ab 	bl	8000118 <__udivsi3>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	e015      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2238      	movs	r2, #56	@ 0x38
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2b20      	cmp	r3, #32
 8001dd2:	d103      	bne.n	8001ddc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001dd4:	2380      	movs	r3, #128	@ 0x80
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	e00b      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2238      	movs	r2, #56	@ 0x38
 8001de2:	4013      	ands	r3, r2
 8001de4:	2b18      	cmp	r3, #24
 8001de6:	d103      	bne.n	8001df0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001de8:	23fa      	movs	r3, #250	@ 0xfa
 8001dea:	01db      	lsls	r3, r3, #7
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	e001      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001df4:	693b      	ldr	r3, [r7, #16]
}
 8001df6:	0018      	movs	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b006      	add	sp, #24
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	46c0      	nop			@ (mov r8, r8)
 8001e00:	40021000 	.word	0x40021000
 8001e04:	00f42400 	.word	0x00f42400
 8001e08:	007a1200 	.word	0x007a1200

08001e0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e10:	4b02      	ldr	r3, [pc, #8]	@ (8001e1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	0018      	movs	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			@ (mov r8, r8)
 8001e1c:	20000000 	.word	0x20000000

08001e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e24:	f7ff fff2 	bl	8001e0c <HAL_RCC_GetHCLKFreq>
 8001e28:	0004      	movs	r4, r0
 8001e2a:	f7ff fb3f 	bl	80014ac <LL_RCC_GetAPB1Prescaler>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	0b1a      	lsrs	r2, r3, #12
 8001e32:	4b05      	ldr	r3, [pc, #20]	@ (8001e48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e34:	0092      	lsls	r2, r2, #2
 8001e36:	58d3      	ldr	r3, [r2, r3]
 8001e38:	221f      	movs	r2, #31
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	40dc      	lsrs	r4, r3
 8001e3e:	0023      	movs	r3, r4
}
 8001e40:	0018      	movs	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bdb0      	pop	{r4, r5, r7, pc}
 8001e46:	46c0      	nop			@ (mov r8, r8)
 8001e48:	08004ef0 	.word	0x08004ef0

08001e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e54:	2313      	movs	r3, #19
 8001e56:	18fb      	adds	r3, r7, r3
 8001e58:	2200      	movs	r2, #0
 8001e5a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e5c:	2312      	movs	r3, #18
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	@ 0x80
 8001e6a:	029b      	lsls	r3, r3, #10
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d100      	bne.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001e70:	e0a3      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e72:	2011      	movs	r0, #17
 8001e74:	183b      	adds	r3, r7, r0
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e7a:	4bc3      	ldr	r3, [pc, #780]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e7e:	2380      	movs	r3, #128	@ 0x80
 8001e80:	055b      	lsls	r3, r3, #21
 8001e82:	4013      	ands	r3, r2
 8001e84:	d110      	bne.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	4bc0      	ldr	r3, [pc, #768]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e8a:	4bbf      	ldr	r3, [pc, #764]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e8c:	2180      	movs	r1, #128	@ 0x80
 8001e8e:	0549      	lsls	r1, r1, #21
 8001e90:	430a      	orrs	r2, r1
 8001e92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e94:	4bbc      	ldr	r3, [pc, #752]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e98:	2380      	movs	r3, #128	@ 0x80
 8001e9a:	055b      	lsls	r3, r3, #21
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ea2:	183b      	adds	r3, r7, r0
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ea8:	4bb8      	ldr	r3, [pc, #736]	@ (800218c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4bb7      	ldr	r3, [pc, #732]	@ (800218c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eae:	2180      	movs	r1, #128	@ 0x80
 8001eb0:	0049      	lsls	r1, r1, #1
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001eb6:	f7fe ff83 	bl	8000dc0 <HAL_GetTick>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ebe:	e00b      	b.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec0:	f7fe ff7e 	bl	8000dc0 <HAL_GetTick>
 8001ec4:	0002      	movs	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d904      	bls.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001ece:	2313      	movs	r3, #19
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	701a      	strb	r2, [r3, #0]
        break;
 8001ed6:	e005      	b.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ed8:	4bac      	ldr	r3, [pc, #688]	@ (800218c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2380      	movs	r3, #128	@ 0x80
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d0ed      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001ee4:	2313      	movs	r3, #19
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d154      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001eee:	4ba6      	ldr	r3, [pc, #664]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ef2:	23c0      	movs	r3, #192	@ 0xc0
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d019      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d014      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f0a:	4b9f      	ldr	r3, [pc, #636]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f0e:	4aa0      	ldr	r2, [pc, #640]	@ (8002190 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f14:	4b9c      	ldr	r3, [pc, #624]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f18:	4b9b      	ldr	r3, [pc, #620]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f1a:	2180      	movs	r1, #128	@ 0x80
 8001f1c:	0249      	lsls	r1, r1, #9
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f22:	4b99      	ldr	r3, [pc, #612]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f24:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f26:	4b98      	ldr	r3, [pc, #608]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f28:	499a      	ldr	r1, [pc, #616]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f2a:	400a      	ands	r2, r1
 8001f2c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f2e:	4b96      	ldr	r3, [pc, #600]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	2201      	movs	r2, #1
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d016      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3c:	f7fe ff40 	bl	8000dc0 <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f44:	e00c      	b.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f46:	f7fe ff3b 	bl	8000dc0 <HAL_GetTick>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	4a91      	ldr	r2, [pc, #580]	@ (8002198 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d904      	bls.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f56:	2313      	movs	r3, #19
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	701a      	strb	r2, [r3, #0]
            break;
 8001f5e:	e004      	b.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f60:	4b89      	ldr	r3, [pc, #548]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f64:	2202      	movs	r2, #2
 8001f66:	4013      	ands	r3, r2
 8001f68:	d0ed      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f6a:	2313      	movs	r3, #19
 8001f6c:	18fb      	adds	r3, r7, r3
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10a      	bne.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f74:	4b84      	ldr	r3, [pc, #528]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f78:	4a85      	ldr	r2, [pc, #532]	@ (8002190 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f82:	4b81      	ldr	r3, [pc, #516]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f84:	430a      	orrs	r2, r1
 8001f86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f88:	e00c      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f8a:	2312      	movs	r3, #18
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	2213      	movs	r2, #19
 8001f90:	18ba      	adds	r2, r7, r2
 8001f92:	7812      	ldrb	r2, [r2, #0]
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	e005      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f98:	2312      	movs	r3, #18
 8001f9a:	18fb      	adds	r3, r7, r3
 8001f9c:	2213      	movs	r2, #19
 8001f9e:	18ba      	adds	r2, r7, r2
 8001fa0:	7812      	ldrb	r2, [r2, #0]
 8001fa2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fa4:	2311      	movs	r3, #17
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d105      	bne.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fae:	4b76      	ldr	r3, [pc, #472]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fb2:	4b75      	ldr	r3, [pc, #468]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb4:	4979      	ldr	r1, [pc, #484]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001fb6:	400a      	ands	r2, r1
 8001fb8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d009      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fc4:	4b70      	ldr	r3, [pc, #448]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc8:	2203      	movs	r2, #3
 8001fca:	4393      	bics	r3, r2
 8001fcc:	0019      	movs	r1, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2202      	movs	r2, #2
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d009      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fe2:	4b69      	ldr	r3, [pc, #420]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	4393      	bics	r3, r2
 8001fea:	0019      	movs	r1, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	4b65      	ldr	r3, [pc, #404]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2210      	movs	r2, #16
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d009      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002000:	4b61      	ldr	r3, [pc, #388]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002004:	4a66      	ldr	r2, [pc, #408]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002006:	4013      	ands	r3, r2
 8002008:	0019      	movs	r1, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	4b5e      	ldr	r3, [pc, #376]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002010:	430a      	orrs	r2, r1
 8002012:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	@ 0x80
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4013      	ands	r3, r2
 800201e:	d009      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002020:	4b59      	ldr	r3, [pc, #356]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002024:	4a5f      	ldr	r2, [pc, #380]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002026:	4013      	ands	r3, r2
 8002028:	0019      	movs	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699a      	ldr	r2, [r3, #24]
 800202e:	4b56      	ldr	r3, [pc, #344]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002030:	430a      	orrs	r2, r1
 8002032:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	2380      	movs	r3, #128	@ 0x80
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4013      	ands	r3, r2
 800203e:	d009      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002040:	4b51      	ldr	r3, [pc, #324]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002044:	4a58      	ldr	r2, [pc, #352]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002046:	4013      	ands	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69da      	ldr	r2, [r3, #28]
 800204e:	4b4e      	ldr	r3, [pc, #312]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002050:	430a      	orrs	r2, r1
 8002052:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2220      	movs	r2, #32
 800205a:	4013      	ands	r3, r2
 800205c:	d009      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800205e:	4b4a      	ldr	r3, [pc, #296]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002062:	4a52      	ldr	r2, [pc, #328]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	4b46      	ldr	r3, [pc, #280]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800206e:	430a      	orrs	r2, r1
 8002070:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	2380      	movs	r3, #128	@ 0x80
 8002078:	01db      	lsls	r3, r3, #7
 800207a:	4013      	ands	r3, r2
 800207c:	d015      	beq.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800207e:	4b42      	ldr	r3, [pc, #264]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	0899      	lsrs	r1, r3, #2
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a1a      	ldr	r2, [r3, #32]
 800208a:	4b3f      	ldr	r3, [pc, #252]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800208c:	430a      	orrs	r2, r1
 800208e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a1a      	ldr	r2, [r3, #32]
 8002094:	2380      	movs	r3, #128	@ 0x80
 8002096:	05db      	lsls	r3, r3, #23
 8002098:	429a      	cmp	r2, r3
 800209a:	d106      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800209c:	4b3a      	ldr	r3, [pc, #232]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800209e:	68da      	ldr	r2, [r3, #12]
 80020a0:	4b39      	ldr	r3, [pc, #228]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a2:	2180      	movs	r1, #128	@ 0x80
 80020a4:	0249      	lsls	r1, r1, #9
 80020a6:	430a      	orrs	r2, r1
 80020a8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	031b      	lsls	r3, r3, #12
 80020b2:	4013      	ands	r3, r2
 80020b4:	d009      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020b6:	4b34      	ldr	r3, [pc, #208]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ba:	2240      	movs	r2, #64	@ 0x40
 80020bc:	4393      	bics	r3, r2
 80020be:	0019      	movs	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c4:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020c6:	430a      	orrs	r2, r1
 80020c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2380      	movs	r3, #128	@ 0x80
 80020d0:	039b      	lsls	r3, r3, #14
 80020d2:	4013      	ands	r3, r2
 80020d4:	d016      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020da:	4a35      	ldr	r2, [pc, #212]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80020dc:	4013      	ands	r3, r2
 80020de:	0019      	movs	r1, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020e4:	4b28      	ldr	r3, [pc, #160]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e6:	430a      	orrs	r2, r1
 80020e8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020ee:	2380      	movs	r3, #128	@ 0x80
 80020f0:	03db      	lsls	r3, r3, #15
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d106      	bne.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80020f6:	4b24      	ldr	r3, [pc, #144]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fc:	2180      	movs	r1, #128	@ 0x80
 80020fe:	0449      	lsls	r1, r1, #17
 8002100:	430a      	orrs	r2, r1
 8002102:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	2380      	movs	r3, #128	@ 0x80
 800210a:	03db      	lsls	r3, r3, #15
 800210c:	4013      	ands	r3, r2
 800210e:	d016      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002110:	4b1d      	ldr	r3, [pc, #116]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002114:	4a27      	ldr	r2, [pc, #156]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002116:	4013      	ands	r3, r2
 8002118:	0019      	movs	r1, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800211e:	4b1a      	ldr	r3, [pc, #104]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002120:	430a      	orrs	r2, r1
 8002122:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002128:	2380      	movs	r3, #128	@ 0x80
 800212a:	045b      	lsls	r3, r3, #17
 800212c:	429a      	cmp	r2, r3
 800212e:	d106      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002130:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002136:	2180      	movs	r1, #128	@ 0x80
 8002138:	0449      	lsls	r1, r1, #17
 800213a:	430a      	orrs	r2, r1
 800213c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	2380      	movs	r3, #128	@ 0x80
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	4013      	ands	r3, r2
 8002148:	d016      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800214a:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214e:	4a1a      	ldr	r2, [pc, #104]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002150:	4013      	ands	r3, r2
 8002152:	0019      	movs	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	695a      	ldr	r2, [r3, #20]
 8002158:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800215a:	430a      	orrs	r2, r1
 800215c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695a      	ldr	r2, [r3, #20]
 8002162:	2380      	movs	r3, #128	@ 0x80
 8002164:	01db      	lsls	r3, r3, #7
 8002166:	429a      	cmp	r2, r3
 8002168:	d106      	bne.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	0249      	lsls	r1, r1, #9
 8002174:	430a      	orrs	r2, r1
 8002176:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002178:	2312      	movs	r3, #18
 800217a:	18fb      	adds	r3, r7, r3
 800217c:	781b      	ldrb	r3, [r3, #0]
}
 800217e:	0018      	movs	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	b006      	add	sp, #24
 8002184:	bd80      	pop	{r7, pc}
 8002186:	46c0      	nop			@ (mov r8, r8)
 8002188:	40021000 	.word	0x40021000
 800218c:	40007000 	.word	0x40007000
 8002190:	fffffcff 	.word	0xfffffcff
 8002194:	fffeffff 	.word	0xfffeffff
 8002198:	00001388 	.word	0x00001388
 800219c:	efffffff 	.word	0xefffffff
 80021a0:	fffff3ff 	.word	0xfffff3ff
 80021a4:	fff3ffff 	.word	0xfff3ffff
 80021a8:	ffcfffff 	.word	0xffcfffff
 80021ac:	ffffcfff 	.word	0xffffcfff
 80021b0:	ffbfffff 	.word	0xffbfffff
 80021b4:	feffffff 	.word	0xfeffffff
 80021b8:	ffff3fff 	.word	0xffff3fff

080021bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e04a      	b.n	8002264 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	223d      	movs	r2, #61	@ 0x3d
 80021d2:	5c9b      	ldrb	r3, [r3, r2]
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d107      	bne.n	80021ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	223c      	movs	r2, #60	@ 0x3c
 80021de:	2100      	movs	r1, #0
 80021e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	0018      	movs	r0, r3
 80021e6:	f7fe fc01 	bl	80009ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	223d      	movs	r2, #61	@ 0x3d
 80021ee:	2102      	movs	r1, #2
 80021f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	3304      	adds	r3, #4
 80021fa:	0019      	movs	r1, r3
 80021fc:	0010      	movs	r0, r2
 80021fe:	f000 fa8f 	bl	8002720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2248      	movs	r2, #72	@ 0x48
 8002206:	2101      	movs	r1, #1
 8002208:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	223e      	movs	r2, #62	@ 0x3e
 800220e:	2101      	movs	r1, #1
 8002210:	5499      	strb	r1, [r3, r2]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	223f      	movs	r2, #63	@ 0x3f
 8002216:	2101      	movs	r1, #1
 8002218:	5499      	strb	r1, [r3, r2]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2240      	movs	r2, #64	@ 0x40
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2241      	movs	r2, #65	@ 0x41
 8002226:	2101      	movs	r1, #1
 8002228:	5499      	strb	r1, [r3, r2]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2242      	movs	r2, #66	@ 0x42
 800222e:	2101      	movs	r1, #1
 8002230:	5499      	strb	r1, [r3, r2]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2243      	movs	r2, #67	@ 0x43
 8002236:	2101      	movs	r1, #1
 8002238:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2244      	movs	r2, #68	@ 0x44
 800223e:	2101      	movs	r1, #1
 8002240:	5499      	strb	r1, [r3, r2]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2245      	movs	r2, #69	@ 0x45
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2246      	movs	r2, #70	@ 0x46
 800224e:	2101      	movs	r1, #1
 8002250:	5499      	strb	r1, [r3, r2]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2247      	movs	r2, #71	@ 0x47
 8002256:	2101      	movs	r1, #1
 8002258:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	223d      	movs	r2, #61	@ 0x3d
 800225e:	2101      	movs	r1, #1
 8002260:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	0018      	movs	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	b002      	add	sp, #8
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	223d      	movs	r2, #61	@ 0x3d
 8002278:	5c9b      	ldrb	r3, [r3, r2]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2b01      	cmp	r3, #1
 800227e:	d001      	beq.n	8002284 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e042      	b.n	800230a <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	223d      	movs	r2, #61	@ 0x3d
 8002288:	2102      	movs	r1, #2
 800228a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2101      	movs	r1, #1
 8002298:	430a      	orrs	r2, r1
 800229a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002314 <HAL_TIM_Base_Start_IT+0xa8>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d00f      	beq.n	80022c6 <HAL_TIM_Base_Start_IT+0x5a>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	2380      	movs	r3, #128	@ 0x80
 80022ac:	05db      	lsls	r3, r3, #23
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d009      	beq.n	80022c6 <HAL_TIM_Base_Start_IT+0x5a>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a18      	ldr	r2, [pc, #96]	@ (8002318 <HAL_TIM_Base_Start_IT+0xac>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d004      	beq.n	80022c6 <HAL_TIM_Base_Start_IT+0x5a>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a16      	ldr	r2, [pc, #88]	@ (800231c <HAL_TIM_Base_Start_IT+0xb0>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d116      	bne.n	80022f4 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4a14      	ldr	r2, [pc, #80]	@ (8002320 <HAL_TIM_Base_Start_IT+0xb4>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2b06      	cmp	r3, #6
 80022d6:	d016      	beq.n	8002306 <HAL_TIM_Base_Start_IT+0x9a>
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	2380      	movs	r3, #128	@ 0x80
 80022dc:	025b      	lsls	r3, r3, #9
 80022de:	429a      	cmp	r2, r3
 80022e0:	d011      	beq.n	8002306 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2101      	movs	r1, #1
 80022ee:	430a      	orrs	r2, r1
 80022f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022f2:	e008      	b.n	8002306 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2101      	movs	r1, #1
 8002300:	430a      	orrs	r2, r1
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	e000      	b.n	8002308 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002306:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	0018      	movs	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	b004      	add	sp, #16
 8002310:	bd80      	pop	{r7, pc}
 8002312:	46c0      	nop			@ (mov r8, r8)
 8002314:	40012c00 	.word	0x40012c00
 8002318:	40000400 	.word	0x40000400
 800231c:	40014000 	.word	0x40014000
 8002320:	00010007 	.word	0x00010007

08002324 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2202      	movs	r2, #2
 8002340:	4013      	ands	r3, r2
 8002342:	d021      	beq.n	8002388 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2202      	movs	r2, #2
 8002348:	4013      	ands	r3, r2
 800234a:	d01d      	beq.n	8002388 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2203      	movs	r2, #3
 8002352:	4252      	negs	r2, r2
 8002354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2203      	movs	r2, #3
 8002364:	4013      	ands	r3, r2
 8002366:	d004      	beq.n	8002372 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	0018      	movs	r0, r3
 800236c:	f000 f9c0 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 8002370:	e007      	b.n	8002382 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	0018      	movs	r0, r3
 8002376:	f000 f9b3 	bl	80026e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	0018      	movs	r0, r3
 800237e:	f000 f9bf 	bl	8002700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2204      	movs	r2, #4
 800238c:	4013      	ands	r3, r2
 800238e:	d022      	beq.n	80023d6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2204      	movs	r2, #4
 8002394:	4013      	ands	r3, r2
 8002396:	d01e      	beq.n	80023d6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2205      	movs	r2, #5
 800239e:	4252      	negs	r2, r2
 80023a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2202      	movs	r2, #2
 80023a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699a      	ldr	r2, [r3, #24]
 80023ae:	23c0      	movs	r3, #192	@ 0xc0
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4013      	ands	r3, r2
 80023b4:	d004      	beq.n	80023c0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	0018      	movs	r0, r3
 80023ba:	f000 f999 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 80023be:	e007      	b.n	80023d0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	0018      	movs	r0, r3
 80023c4:	f000 f98c 	bl	80026e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	0018      	movs	r0, r3
 80023cc:	f000 f998 	bl	8002700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2208      	movs	r2, #8
 80023da:	4013      	ands	r3, r2
 80023dc:	d021      	beq.n	8002422 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2208      	movs	r2, #8
 80023e2:	4013      	ands	r3, r2
 80023e4:	d01d      	beq.n	8002422 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2209      	movs	r2, #9
 80023ec:	4252      	negs	r2, r2
 80023ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2204      	movs	r2, #4
 80023f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	2203      	movs	r2, #3
 80023fe:	4013      	ands	r3, r2
 8002400:	d004      	beq.n	800240c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0018      	movs	r0, r3
 8002406:	f000 f973 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 800240a:	e007      	b.n	800241c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	0018      	movs	r0, r3
 8002410:	f000 f966 	bl	80026e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	0018      	movs	r0, r3
 8002418:	f000 f972 	bl	8002700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2210      	movs	r2, #16
 8002426:	4013      	ands	r3, r2
 8002428:	d022      	beq.n	8002470 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2210      	movs	r2, #16
 800242e:	4013      	ands	r3, r2
 8002430:	d01e      	beq.n	8002470 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2211      	movs	r2, #17
 8002438:	4252      	negs	r2, r2
 800243a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2208      	movs	r2, #8
 8002440:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	69da      	ldr	r2, [r3, #28]
 8002448:	23c0      	movs	r3, #192	@ 0xc0
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4013      	ands	r3, r2
 800244e:	d004      	beq.n	800245a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	0018      	movs	r0, r3
 8002454:	f000 f94c 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 8002458:	e007      	b.n	800246a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	0018      	movs	r0, r3
 800245e:	f000 f93f 	bl	80026e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	0018      	movs	r0, r3
 8002466:	f000 f94b 	bl	8002700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2201      	movs	r2, #1
 8002474:	4013      	ands	r3, r2
 8002476:	d00c      	beq.n	8002492 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2201      	movs	r2, #1
 800247c:	4013      	ands	r3, r2
 800247e:	d008      	beq.n	8002492 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2202      	movs	r2, #2
 8002486:	4252      	negs	r2, r2
 8002488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	0018      	movs	r0, r3
 800248e:	f7fe fa49 	bl	8000924 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2280      	movs	r2, #128	@ 0x80
 8002496:	4013      	ands	r3, r2
 8002498:	d104      	bne.n	80024a4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	2380      	movs	r3, #128	@ 0x80
 800249e:	019b      	lsls	r3, r3, #6
 80024a0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80024a2:	d00b      	beq.n	80024bc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2280      	movs	r2, #128	@ 0x80
 80024a8:	4013      	ands	r3, r2
 80024aa:	d007      	beq.n	80024bc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1e      	ldr	r2, [pc, #120]	@ (800252c <HAL_TIM_IRQHandler+0x208>)
 80024b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	0018      	movs	r0, r3
 80024b8:	f000 fad2 	bl	8002a60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4013      	ands	r3, r2
 80024c4:	d00b      	beq.n	80024de <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2280      	movs	r2, #128	@ 0x80
 80024ca:	4013      	ands	r3, r2
 80024cc:	d007      	beq.n	80024de <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a17      	ldr	r2, [pc, #92]	@ (8002530 <HAL_TIM_IRQHandler+0x20c>)
 80024d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	0018      	movs	r0, r3
 80024da:	f000 fac9 	bl	8002a70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	2240      	movs	r2, #64	@ 0x40
 80024e2:	4013      	ands	r3, r2
 80024e4:	d00c      	beq.n	8002500 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2240      	movs	r2, #64	@ 0x40
 80024ea:	4013      	ands	r3, r2
 80024ec:	d008      	beq.n	8002500 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2241      	movs	r2, #65	@ 0x41
 80024f4:	4252      	negs	r2, r2
 80024f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	0018      	movs	r0, r3
 80024fc:	f000 f908 	bl	8002710 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	2220      	movs	r2, #32
 8002504:	4013      	ands	r3, r2
 8002506:	d00c      	beq.n	8002522 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	4013      	ands	r3, r2
 800250e:	d008      	beq.n	8002522 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2221      	movs	r2, #33	@ 0x21
 8002516:	4252      	negs	r2, r2
 8002518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	0018      	movs	r0, r3
 800251e:	f000 fa97 	bl	8002a50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002522:	46c0      	nop			@ (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b004      	add	sp, #16
 8002528:	bd80      	pop	{r7, pc}
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	ffffdf7f 	.word	0xffffdf7f
 8002530:	fffffeff 	.word	0xfffffeff

08002534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800253e:	230f      	movs	r3, #15
 8002540:	18fb      	adds	r3, r7, r3
 8002542:	2200      	movs	r2, #0
 8002544:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	223c      	movs	r2, #60	@ 0x3c
 800254a:	5c9b      	ldrb	r3, [r3, r2]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_TIM_ConfigClockSource+0x20>
 8002550:	2302      	movs	r3, #2
 8002552:	e0bc      	b.n	80026ce <HAL_TIM_ConfigClockSource+0x19a>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	223c      	movs	r2, #60	@ 0x3c
 8002558:	2101      	movs	r1, #1
 800255a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	223d      	movs	r2, #61	@ 0x3d
 8002560:	2102      	movs	r1, #2
 8002562:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	4a5a      	ldr	r2, [pc, #360]	@ (80026d8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002570:	4013      	ands	r3, r2
 8002572:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	4a59      	ldr	r2, [pc, #356]	@ (80026dc <HAL_TIM_ConfigClockSource+0x1a8>)
 8002578:	4013      	ands	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68ba      	ldr	r2, [r7, #8]
 8002582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2280      	movs	r2, #128	@ 0x80
 800258a:	0192      	lsls	r2, r2, #6
 800258c:	4293      	cmp	r3, r2
 800258e:	d040      	beq.n	8002612 <HAL_TIM_ConfigClockSource+0xde>
 8002590:	2280      	movs	r2, #128	@ 0x80
 8002592:	0192      	lsls	r2, r2, #6
 8002594:	4293      	cmp	r3, r2
 8002596:	d900      	bls.n	800259a <HAL_TIM_ConfigClockSource+0x66>
 8002598:	e088      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 800259a:	2280      	movs	r2, #128	@ 0x80
 800259c:	0152      	lsls	r2, r2, #5
 800259e:	4293      	cmp	r3, r2
 80025a0:	d100      	bne.n	80025a4 <HAL_TIM_ConfigClockSource+0x70>
 80025a2:	e088      	b.n	80026b6 <HAL_TIM_ConfigClockSource+0x182>
 80025a4:	2280      	movs	r2, #128	@ 0x80
 80025a6:	0152      	lsls	r2, r2, #5
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d900      	bls.n	80025ae <HAL_TIM_ConfigClockSource+0x7a>
 80025ac:	e07e      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025ae:	2b70      	cmp	r3, #112	@ 0x70
 80025b0:	d018      	beq.n	80025e4 <HAL_TIM_ConfigClockSource+0xb0>
 80025b2:	d900      	bls.n	80025b6 <HAL_TIM_ConfigClockSource+0x82>
 80025b4:	e07a      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025b6:	2b60      	cmp	r3, #96	@ 0x60
 80025b8:	d04f      	beq.n	800265a <HAL_TIM_ConfigClockSource+0x126>
 80025ba:	d900      	bls.n	80025be <HAL_TIM_ConfigClockSource+0x8a>
 80025bc:	e076      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025be:	2b50      	cmp	r3, #80	@ 0x50
 80025c0:	d03b      	beq.n	800263a <HAL_TIM_ConfigClockSource+0x106>
 80025c2:	d900      	bls.n	80025c6 <HAL_TIM_ConfigClockSource+0x92>
 80025c4:	e072      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025c6:	2b40      	cmp	r3, #64	@ 0x40
 80025c8:	d057      	beq.n	800267a <HAL_TIM_ConfigClockSource+0x146>
 80025ca:	d900      	bls.n	80025ce <HAL_TIM_ConfigClockSource+0x9a>
 80025cc:	e06e      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025ce:	2b30      	cmp	r3, #48	@ 0x30
 80025d0:	d063      	beq.n	800269a <HAL_TIM_ConfigClockSource+0x166>
 80025d2:	d86b      	bhi.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d060      	beq.n	800269a <HAL_TIM_ConfigClockSource+0x166>
 80025d8:	d868      	bhi.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d05d      	beq.n	800269a <HAL_TIM_ConfigClockSource+0x166>
 80025de:	2b10      	cmp	r3, #16
 80025e0:	d05b      	beq.n	800269a <HAL_TIM_ConfigClockSource+0x166>
 80025e2:	e063      	b.n	80026ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025f4:	f000 f99e 	bl	8002934 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2277      	movs	r2, #119	@ 0x77
 8002604:	4313      	orrs	r3, r2
 8002606:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	609a      	str	r2, [r3, #8]
      break;
 8002610:	e052      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002622:	f000 f987 	bl	8002934 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2180      	movs	r1, #128	@ 0x80
 8002632:	01c9      	lsls	r1, r1, #7
 8002634:	430a      	orrs	r2, r1
 8002636:	609a      	str	r2, [r3, #8]
      break;
 8002638:	e03e      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002646:	001a      	movs	r2, r3
 8002648:	f000 f8f8 	bl	800283c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2150      	movs	r1, #80	@ 0x50
 8002652:	0018      	movs	r0, r3
 8002654:	f000 f952 	bl	80028fc <TIM_ITRx_SetConfig>
      break;
 8002658:	e02e      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002666:	001a      	movs	r2, r3
 8002668:	f000 f916 	bl	8002898 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2160      	movs	r1, #96	@ 0x60
 8002672:	0018      	movs	r0, r3
 8002674:	f000 f942 	bl	80028fc <TIM_ITRx_SetConfig>
      break;
 8002678:	e01e      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002686:	001a      	movs	r2, r3
 8002688:	f000 f8d8 	bl	800283c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2140      	movs	r1, #64	@ 0x40
 8002692:	0018      	movs	r0, r3
 8002694:	f000 f932 	bl	80028fc <TIM_ITRx_SetConfig>
      break;
 8002698:	e00e      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	0019      	movs	r1, r3
 80026a4:	0010      	movs	r0, r2
 80026a6:	f000 f929 	bl	80028fc <TIM_ITRx_SetConfig>
      break;
 80026aa:	e005      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80026ac:	230f      	movs	r3, #15
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	2201      	movs	r2, #1
 80026b2:	701a      	strb	r2, [r3, #0]
      break;
 80026b4:	e000      	b.n	80026b8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80026b6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	223d      	movs	r2, #61	@ 0x3d
 80026bc:	2101      	movs	r1, #1
 80026be:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	223c      	movs	r2, #60	@ 0x3c
 80026c4:	2100      	movs	r1, #0
 80026c6:	5499      	strb	r1, [r3, r2]

  return status;
 80026c8:	230f      	movs	r3, #15
 80026ca:	18fb      	adds	r3, r7, r3
 80026cc:	781b      	ldrb	r3, [r3, #0]
}
 80026ce:	0018      	movs	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b004      	add	sp, #16
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			@ (mov r8, r8)
 80026d8:	ffceff88 	.word	0xffceff88
 80026dc:	ffff00ff 	.word	0xffff00ff

080026e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026e8:	46c0      	nop			@ (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b002      	add	sp, #8
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026f8:	46c0      	nop			@ (mov r8, r8)
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b002      	add	sp, #8
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002708:	46c0      	nop			@ (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}

08002710 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002718:	46c0      	nop			@ (mov r8, r8)
 800271a:	46bd      	mov	sp, r7
 800271c:	b002      	add	sp, #8
 800271e:	bd80      	pop	{r7, pc}

08002720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a3b      	ldr	r2, [pc, #236]	@ (8002820 <TIM_Base_SetConfig+0x100>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d008      	beq.n	800274a <TIM_Base_SetConfig+0x2a>
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	2380      	movs	r3, #128	@ 0x80
 800273c:	05db      	lsls	r3, r3, #23
 800273e:	429a      	cmp	r2, r3
 8002740:	d003      	beq.n	800274a <TIM_Base_SetConfig+0x2a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a37      	ldr	r2, [pc, #220]	@ (8002824 <TIM_Base_SetConfig+0x104>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d108      	bne.n	800275c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2270      	movs	r2, #112	@ 0x70
 800274e:	4393      	bics	r3, r2
 8002750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	4313      	orrs	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a30      	ldr	r2, [pc, #192]	@ (8002820 <TIM_Base_SetConfig+0x100>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d018      	beq.n	8002796 <TIM_Base_SetConfig+0x76>
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	2380      	movs	r3, #128	@ 0x80
 8002768:	05db      	lsls	r3, r3, #23
 800276a:	429a      	cmp	r2, r3
 800276c:	d013      	beq.n	8002796 <TIM_Base_SetConfig+0x76>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a2c      	ldr	r2, [pc, #176]	@ (8002824 <TIM_Base_SetConfig+0x104>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00f      	beq.n	8002796 <TIM_Base_SetConfig+0x76>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a2b      	ldr	r2, [pc, #172]	@ (8002828 <TIM_Base_SetConfig+0x108>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d00b      	beq.n	8002796 <TIM_Base_SetConfig+0x76>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a2a      	ldr	r2, [pc, #168]	@ (800282c <TIM_Base_SetConfig+0x10c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d007      	beq.n	8002796 <TIM_Base_SetConfig+0x76>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a29      	ldr	r2, [pc, #164]	@ (8002830 <TIM_Base_SetConfig+0x110>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d003      	beq.n	8002796 <TIM_Base_SetConfig+0x76>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a28      	ldr	r2, [pc, #160]	@ (8002834 <TIM_Base_SetConfig+0x114>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d108      	bne.n	80027a8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a27      	ldr	r2, [pc, #156]	@ (8002838 <TIM_Base_SetConfig+0x118>)
 800279a:	4013      	ands	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2280      	movs	r2, #128	@ 0x80
 80027ac:	4393      	bics	r3, r2
 80027ae:	001a      	movs	r2, r3
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	695b      	ldr	r3, [r3, #20]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <TIM_Base_SetConfig+0x100>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00b      	beq.n	80027ee <TIM_Base_SetConfig+0xce>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a14      	ldr	r2, [pc, #80]	@ (800282c <TIM_Base_SetConfig+0x10c>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <TIM_Base_SetConfig+0xce>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a13      	ldr	r2, [pc, #76]	@ (8002830 <TIM_Base_SetConfig+0x110>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d003      	beq.n	80027ee <TIM_Base_SetConfig+0xce>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a12      	ldr	r2, [pc, #72]	@ (8002834 <TIM_Base_SetConfig+0x114>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d103      	bne.n	80027f6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	691a      	ldr	r2, [r3, #16]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	2201      	movs	r2, #1
 8002802:	4013      	ands	r3, r2
 8002804:	2b01      	cmp	r3, #1
 8002806:	d106      	bne.n	8002816 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	2201      	movs	r2, #1
 800280e:	4393      	bics	r3, r2
 8002810:	001a      	movs	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	611a      	str	r2, [r3, #16]
  }
}
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	46bd      	mov	sp, r7
 800281a:	b004      	add	sp, #16
 800281c:	bd80      	pop	{r7, pc}
 800281e:	46c0      	nop			@ (mov r8, r8)
 8002820:	40012c00 	.word	0x40012c00
 8002824:	40000400 	.word	0x40000400
 8002828:	40002000 	.word	0x40002000
 800282c:	40014000 	.word	0x40014000
 8002830:	40014400 	.word	0x40014400
 8002834:	40014800 	.word	0x40014800
 8002838:	fffffcff 	.word	0xfffffcff

0800283c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	2201      	movs	r2, #1
 8002854:	4393      	bics	r3, r2
 8002856:	001a      	movs	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	22f0      	movs	r2, #240	@ 0xf0
 8002866:	4393      	bics	r3, r2
 8002868:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	4313      	orrs	r3, r2
 8002872:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	220a      	movs	r2, #10
 8002878:	4393      	bics	r3, r2
 800287a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	4313      	orrs	r3, r2
 8002882:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	621a      	str	r2, [r3, #32]
}
 8002890:	46c0      	nop			@ (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b006      	add	sp, #24
 8002896:	bd80      	pop	{r7, pc}

08002898 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	2210      	movs	r2, #16
 80028b0:	4393      	bics	r3, r2
 80028b2:	001a      	movs	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	4a0d      	ldr	r2, [pc, #52]	@ (80028f8 <TIM_TI2_ConfigInputStage+0x60>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	031b      	lsls	r3, r3, #12
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	22a0      	movs	r2, #160	@ 0xa0
 80028d4:	4393      	bics	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	4313      	orrs	r3, r2
 80028e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	621a      	str	r2, [r3, #32]
}
 80028ee:	46c0      	nop			@ (mov r8, r8)
 80028f0:	46bd      	mov	sp, r7
 80028f2:	b006      	add	sp, #24
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	46c0      	nop			@ (mov r8, r8)
 80028f8:	ffff0fff 	.word	0xffff0fff

080028fc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	4a08      	ldr	r2, [pc, #32]	@ (8002930 <TIM_ITRx_SetConfig+0x34>)
 8002910:	4013      	ands	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	4313      	orrs	r3, r2
 800291a:	2207      	movs	r2, #7
 800291c:	4313      	orrs	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	609a      	str	r2, [r3, #8]
}
 8002926:	46c0      	nop			@ (mov r8, r8)
 8002928:	46bd      	mov	sp, r7
 800292a:	b004      	add	sp, #16
 800292c:	bd80      	pop	{r7, pc}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	ffcfff8f 	.word	0xffcfff8f

08002934 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	4a09      	ldr	r2, [pc, #36]	@ (8002970 <TIM_ETR_SetConfig+0x3c>)
 800294c:	4013      	ands	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	021a      	lsls	r2, r3, #8
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	431a      	orrs	r2, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	4313      	orrs	r3, r2
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	4313      	orrs	r3, r2
 8002960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	609a      	str	r2, [r3, #8]
}
 8002968:	46c0      	nop			@ (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	b006      	add	sp, #24
 800296e:	bd80      	pop	{r7, pc}
 8002970:	ffff00ff 	.word	0xffff00ff

08002974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	223c      	movs	r2, #60	@ 0x3c
 8002982:	5c9b      	ldrb	r3, [r3, r2]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002988:	2302      	movs	r3, #2
 800298a:	e055      	b.n	8002a38 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	223c      	movs	r2, #60	@ 0x3c
 8002990:	2101      	movs	r1, #1
 8002992:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	223d      	movs	r2, #61	@ 0x3d
 8002998:	2102      	movs	r1, #2
 800299a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a23      	ldr	r2, [pc, #140]	@ (8002a40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d108      	bne.n	80029c8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4a22      	ldr	r2, [pc, #136]	@ (8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2270      	movs	r2, #112	@ 0x70
 80029cc:	4393      	bics	r3, r2
 80029ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a16      	ldr	r2, [pc, #88]	@ (8002a40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d00f      	beq.n	8002a0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	2380      	movs	r3, #128	@ 0x80
 80029f2:	05db      	lsls	r3, r3, #23
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d009      	beq.n	8002a0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a12      	ldr	r2, [pc, #72]	@ (8002a48 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d004      	beq.n	8002a0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a11      	ldr	r2, [pc, #68]	@ (8002a4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d10c      	bne.n	8002a26 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2280      	movs	r2, #128	@ 0x80
 8002a10:	4393      	bics	r3, r2
 8002a12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	223d      	movs	r2, #61	@ 0x3d
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	223c      	movs	r2, #60	@ 0x3c
 8002a32:	2100      	movs	r1, #0
 8002a34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	ff0fffff 	.word	0xff0fffff
 8002a48:	40000400 	.word	0x40000400
 8002a4c:	40014000 	.word	0x40014000

08002a50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a58:	46c0      	nop			@ (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b002      	add	sp, #8
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002a78:	46c0      	nop			@ (mov r8, r8)
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b002      	add	sp, #8
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e046      	b.n	8002b20 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2288      	movs	r2, #136	@ 0x88
 8002a96:	589b      	ldr	r3, [r3, r2]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d107      	bne.n	8002aac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2284      	movs	r2, #132	@ 0x84
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f7fd ffc4 	bl	8000a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2288      	movs	r2, #136	@ 0x88
 8002ab0:	2124      	movs	r1, #36	@ 0x24
 8002ab2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2101      	movs	r1, #1
 8002ac0:	438a      	bics	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 fed0 	bl	8003874 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f000 fc0e 	bl	80032f8 <UART_SetConfig>
 8002adc:	0003      	movs	r3, r0
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d101      	bne.n	8002ae6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e01c      	b.n	8002b20 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	490d      	ldr	r1, [pc, #52]	@ (8002b28 <HAL_UART_Init+0xa8>)
 8002af2:	400a      	ands	r2, r1
 8002af4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	212a      	movs	r1, #42	@ 0x2a
 8002b02:	438a      	bics	r2, r1
 8002b04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2101      	movs	r1, #1
 8002b12:	430a      	orrs	r2, r1
 8002b14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f000 ff5f 	bl	80039dc <UART_CheckIdleState>
 8002b1e:	0003      	movs	r3, r0
}
 8002b20:	0018      	movs	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b002      	add	sp, #8
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	ffffb7ff 	.word	0xffffb7ff

08002b2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08a      	sub	sp, #40	@ 0x28
 8002b30:	af02      	add	r7, sp, #8
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	1dbb      	adds	r3, r7, #6
 8002b3a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2288      	movs	r2, #136	@ 0x88
 8002b40:	589b      	ldr	r3, [r3, r2]
 8002b42:	2b20      	cmp	r3, #32
 8002b44:	d000      	beq.n	8002b48 <HAL_UART_Transmit+0x1c>
 8002b46:	e090      	b.n	8002c6a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_UART_Transmit+0x2a>
 8002b4e:	1dbb      	adds	r3, r7, #6
 8002b50:	881b      	ldrh	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e088      	b.n	8002c6c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	2380      	movs	r3, #128	@ 0x80
 8002b60:	015b      	lsls	r3, r3, #5
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d109      	bne.n	8002b7a <HAL_UART_Transmit+0x4e>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d105      	bne.n	8002b7a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2201      	movs	r2, #1
 8002b72:	4013      	ands	r3, r2
 8002b74:	d001      	beq.n	8002b7a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e078      	b.n	8002c6c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2290      	movs	r2, #144	@ 0x90
 8002b7e:	2100      	movs	r1, #0
 8002b80:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2288      	movs	r2, #136	@ 0x88
 8002b86:	2121      	movs	r1, #33	@ 0x21
 8002b88:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b8a:	f7fe f919 	bl	8000dc0 <HAL_GetTick>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1dba      	adds	r2, r7, #6
 8002b96:	2154      	movs	r1, #84	@ 0x54
 8002b98:	8812      	ldrh	r2, [r2, #0]
 8002b9a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	1dba      	adds	r2, r7, #6
 8002ba0:	2156      	movs	r1, #86	@ 0x56
 8002ba2:	8812      	ldrh	r2, [r2, #0]
 8002ba4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	2380      	movs	r3, #128	@ 0x80
 8002bac:	015b      	lsls	r3, r3, #5
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d108      	bne.n	8002bc4 <HAL_UART_Transmit+0x98>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d104      	bne.n	8002bc4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	e003      	b.n	8002bcc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bcc:	e030      	b.n	8002c30 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	0013      	movs	r3, r2
 8002bd8:	2200      	movs	r2, #0
 8002bda:	2180      	movs	r1, #128	@ 0x80
 8002bdc:	f000 ffa8 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d005      	beq.n	8002bf0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2288      	movs	r2, #136	@ 0x88
 8002be8:	2120      	movs	r1, #32
 8002bea:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e03d      	b.n	8002c6c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10b      	bne.n	8002c0e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	001a      	movs	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	05d2      	lsls	r2, r2, #23
 8002c02:	0dd2      	lsrs	r2, r2, #23
 8002c04:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	3302      	adds	r3, #2
 8002c0a:	61bb      	str	r3, [r7, #24]
 8002c0c:	e007      	b.n	8002c1e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	781a      	ldrb	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2256      	movs	r2, #86	@ 0x56
 8002c22:	5a9b      	ldrh	r3, [r3, r2]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b299      	uxth	r1, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2256      	movs	r2, #86	@ 0x56
 8002c2e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2256      	movs	r2, #86	@ 0x56
 8002c34:	5a9b      	ldrh	r3, [r3, r2]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1c8      	bne.n	8002bce <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	0013      	movs	r3, r2
 8002c46:	2200      	movs	r2, #0
 8002c48:	2140      	movs	r1, #64	@ 0x40
 8002c4a:	f000 ff71 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8002c4e:	1e03      	subs	r3, r0, #0
 8002c50:	d005      	beq.n	8002c5e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2288      	movs	r2, #136	@ 0x88
 8002c56:	2120      	movs	r1, #32
 8002c58:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e006      	b.n	8002c6c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2288      	movs	r2, #136	@ 0x88
 8002c62:	2120      	movs	r1, #32
 8002c64:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e000      	b.n	8002c6c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002c6a:	2302      	movs	r3, #2
  }
}
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b008      	add	sp, #32
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c74:	b5b0      	push	{r4, r5, r7, lr}
 8002c76:	b0aa      	sub	sp, #168	@ 0xa8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	22a4      	movs	r2, #164	@ 0xa4
 8002c84:	18b9      	adds	r1, r7, r2
 8002c86:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	20a0      	movs	r0, #160	@ 0xa0
 8002c90:	1839      	adds	r1, r7, r0
 8002c92:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	249c      	movs	r4, #156	@ 0x9c
 8002c9c:	1939      	adds	r1, r7, r4
 8002c9e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ca0:	0011      	movs	r1, r2
 8002ca2:	18bb      	adds	r3, r7, r2
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4aa2      	ldr	r2, [pc, #648]	@ (8002f30 <HAL_UART_IRQHandler+0x2bc>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	2298      	movs	r2, #152	@ 0x98
 8002cac:	18bd      	adds	r5, r7, r2
 8002cae:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002cb0:	18bb      	adds	r3, r7, r2
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d11a      	bne.n	8002cee <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002cb8:	187b      	adds	r3, r7, r1
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d015      	beq.n	8002cee <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002cc2:	183b      	adds	r3, r7, r0
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d105      	bne.n	8002cd8 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002ccc:	193b      	adds	r3, r7, r4
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	2380      	movs	r3, #128	@ 0x80
 8002cd2:	055b      	lsls	r3, r3, #21
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d00a      	beq.n	8002cee <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d100      	bne.n	8002ce2 <HAL_UART_IRQHandler+0x6e>
 8002ce0:	e2dc      	b.n	800329c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	0010      	movs	r0, r2
 8002cea:	4798      	blx	r3
      }
      return;
 8002cec:	e2d6      	b.n	800329c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002cee:	2398      	movs	r3, #152	@ 0x98
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d100      	bne.n	8002cfa <HAL_UART_IRQHandler+0x86>
 8002cf8:	e122      	b.n	8002f40 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002cfa:	239c      	movs	r3, #156	@ 0x9c
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a8c      	ldr	r2, [pc, #560]	@ (8002f34 <HAL_UART_IRQHandler+0x2c0>)
 8002d02:	4013      	ands	r3, r2
 8002d04:	d106      	bne.n	8002d14 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002d06:	23a0      	movs	r3, #160	@ 0xa0
 8002d08:	18fb      	adds	r3, r7, r3
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a8a      	ldr	r2, [pc, #552]	@ (8002f38 <HAL_UART_IRQHandler+0x2c4>)
 8002d0e:	4013      	ands	r3, r2
 8002d10:	d100      	bne.n	8002d14 <HAL_UART_IRQHandler+0xa0>
 8002d12:	e115      	b.n	8002f40 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002d14:	23a4      	movs	r3, #164	@ 0xa4
 8002d16:	18fb      	adds	r3, r7, r3
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d012      	beq.n	8002d46 <HAL_UART_IRQHandler+0xd2>
 8002d20:	23a0      	movs	r3, #160	@ 0xa0
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	@ 0x80
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d00b      	beq.n	8002d46 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2201      	movs	r2, #1
 8002d34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2290      	movs	r2, #144	@ 0x90
 8002d3a:	589b      	ldr	r3, [r3, r2]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2190      	movs	r1, #144	@ 0x90
 8002d44:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d46:	23a4      	movs	r3, #164	@ 0xa4
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d011      	beq.n	8002d76 <HAL_UART_IRQHandler+0x102>
 8002d52:	239c      	movs	r3, #156	@ 0x9c
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d00b      	beq.n	8002d76 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2202      	movs	r2, #2
 8002d64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2290      	movs	r2, #144	@ 0x90
 8002d6a:	589b      	ldr	r3, [r3, r2]
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2190      	movs	r1, #144	@ 0x90
 8002d74:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d76:	23a4      	movs	r3, #164	@ 0xa4
 8002d78:	18fb      	adds	r3, r7, r3
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2204      	movs	r2, #4
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d011      	beq.n	8002da6 <HAL_UART_IRQHandler+0x132>
 8002d82:	239c      	movs	r3, #156	@ 0x9c
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d00b      	beq.n	8002da6 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2204      	movs	r2, #4
 8002d94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2290      	movs	r2, #144	@ 0x90
 8002d9a:	589b      	ldr	r3, [r3, r2]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2190      	movs	r1, #144	@ 0x90
 8002da4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002da6:	23a4      	movs	r3, #164	@ 0xa4
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2208      	movs	r2, #8
 8002dae:	4013      	ands	r3, r2
 8002db0:	d017      	beq.n	8002de2 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002db2:	23a0      	movs	r3, #160	@ 0xa0
 8002db4:	18fb      	adds	r3, r7, r3
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2220      	movs	r2, #32
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d105      	bne.n	8002dca <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002dbe:	239c      	movs	r3, #156	@ 0x9c
 8002dc0:	18fb      	adds	r3, r7, r3
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a5b      	ldr	r2, [pc, #364]	@ (8002f34 <HAL_UART_IRQHandler+0x2c0>)
 8002dc6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002dc8:	d00b      	beq.n	8002de2 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2208      	movs	r2, #8
 8002dd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2290      	movs	r2, #144	@ 0x90
 8002dd6:	589b      	ldr	r3, [r3, r2]
 8002dd8:	2208      	movs	r2, #8
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2190      	movs	r1, #144	@ 0x90
 8002de0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002de2:	23a4      	movs	r3, #164	@ 0xa4
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	2380      	movs	r3, #128	@ 0x80
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	4013      	ands	r3, r2
 8002dee:	d013      	beq.n	8002e18 <HAL_UART_IRQHandler+0x1a4>
 8002df0:	23a0      	movs	r3, #160	@ 0xa0
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	2380      	movs	r3, #128	@ 0x80
 8002df8:	04db      	lsls	r3, r3, #19
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d00c      	beq.n	8002e18 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2280      	movs	r2, #128	@ 0x80
 8002e04:	0112      	lsls	r2, r2, #4
 8002e06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2290      	movs	r2, #144	@ 0x90
 8002e0c:	589b      	ldr	r3, [r3, r2]
 8002e0e:	2220      	movs	r2, #32
 8002e10:	431a      	orrs	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2190      	movs	r1, #144	@ 0x90
 8002e16:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2290      	movs	r2, #144	@ 0x90
 8002e1c:	589b      	ldr	r3, [r3, r2]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d100      	bne.n	8002e24 <HAL_UART_IRQHandler+0x1b0>
 8002e22:	e23d      	b.n	80032a0 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002e24:	23a4      	movs	r3, #164	@ 0xa4
 8002e26:	18fb      	adds	r3, r7, r3
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d015      	beq.n	8002e5c <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002e30:	23a0      	movs	r3, #160	@ 0xa0
 8002e32:	18fb      	adds	r3, r7, r3
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2220      	movs	r2, #32
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d106      	bne.n	8002e4a <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002e3c:	239c      	movs	r3, #156	@ 0x9c
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	2380      	movs	r3, #128	@ 0x80
 8002e44:	055b      	lsls	r3, r3, #21
 8002e46:	4013      	ands	r3, r2
 8002e48:	d008      	beq.n	8002e5c <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d004      	beq.n	8002e5c <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	0010      	movs	r0, r2
 8002e5a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2290      	movs	r2, #144	@ 0x90
 8002e60:	589b      	ldr	r3, [r3, r2]
 8002e62:	2194      	movs	r1, #148	@ 0x94
 8002e64:	187a      	adds	r2, r7, r1
 8002e66:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2240      	movs	r2, #64	@ 0x40
 8002e70:	4013      	ands	r3, r2
 8002e72:	2b40      	cmp	r3, #64	@ 0x40
 8002e74:	d004      	beq.n	8002e80 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002e76:	187b      	adds	r3, r7, r1
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2228      	movs	r2, #40	@ 0x28
 8002e7c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e7e:	d04c      	beq.n	8002f1a <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	0018      	movs	r0, r3
 8002e84:	f000 fec4 	bl	8003c10 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2240      	movs	r2, #64	@ 0x40
 8002e90:	4013      	ands	r3, r2
 8002e92:	2b40      	cmp	r3, #64	@ 0x40
 8002e94:	d13c      	bne.n	8002f10 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e96:	f3ef 8310 	mrs	r3, PRIMASK
 8002e9a:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002e9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e9e:	2090      	movs	r0, #144	@ 0x90
 8002ea0:	183a      	adds	r2, r7, r0
 8002ea2:	6013      	str	r3, [r2, #0]
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002eaa:	f383 8810 	msr	PRIMASK, r3
}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2140      	movs	r1, #64	@ 0x40
 8002ebc:	438a      	bics	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]
 8002ec0:	183b      	adds	r3, r7, r0
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ec8:	f383 8810 	msr	PRIMASK, r3
}
 8002ecc:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2280      	movs	r2, #128	@ 0x80
 8002ed2:	589b      	ldr	r3, [r3, r2]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d016      	beq.n	8002f06 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2280      	movs	r2, #128	@ 0x80
 8002edc:	589b      	ldr	r3, [r3, r2]
 8002ede:	4a17      	ldr	r2, [pc, #92]	@ (8002f3c <HAL_UART_IRQHandler+0x2c8>)
 8002ee0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2280      	movs	r2, #128	@ 0x80
 8002ee6:	589b      	ldr	r3, [r3, r2]
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f7fe f8b3 	bl	8001054 <HAL_DMA_Abort_IT>
 8002eee:	1e03      	subs	r3, r0, #0
 8002ef0:	d01c      	beq.n	8002f2c <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2280      	movs	r2, #128	@ 0x80
 8002ef6:	589b      	ldr	r3, [r3, r2]
 8002ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	2180      	movs	r1, #128	@ 0x80
 8002efe:	5852      	ldr	r2, [r2, r1]
 8002f00:	0010      	movs	r0, r2
 8002f02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f04:	e012      	b.n	8002f2c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f000 f9e1 	bl	80032d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f0e:	e00d      	b.n	8002f2c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	0018      	movs	r0, r3
 8002f14:	f000 f9dc 	bl	80032d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f18:	e008      	b.n	8002f2c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f000 f9d7 	bl	80032d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2290      	movs	r2, #144	@ 0x90
 8002f26:	2100      	movs	r1, #0
 8002f28:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002f2a:	e1b9      	b.n	80032a0 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f2c:	46c0      	nop			@ (mov r8, r8)
    return;
 8002f2e:	e1b7      	b.n	80032a0 <HAL_UART_IRQHandler+0x62c>
 8002f30:	0000080f 	.word	0x0000080f
 8002f34:	10000001 	.word	0x10000001
 8002f38:	04000120 	.word	0x04000120
 8002f3c:	08003cdd 	.word	0x08003cdd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d000      	beq.n	8002f4a <HAL_UART_IRQHandler+0x2d6>
 8002f48:	e13e      	b.n	80031c8 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002f4a:	23a4      	movs	r3, #164	@ 0xa4
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2210      	movs	r2, #16
 8002f52:	4013      	ands	r3, r2
 8002f54:	d100      	bne.n	8002f58 <HAL_UART_IRQHandler+0x2e4>
 8002f56:	e137      	b.n	80031c8 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002f58:	23a0      	movs	r3, #160	@ 0xa0
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2210      	movs	r2, #16
 8002f60:	4013      	ands	r3, r2
 8002f62:	d100      	bne.n	8002f66 <HAL_UART_IRQHandler+0x2f2>
 8002f64:	e130      	b.n	80031c8 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2210      	movs	r2, #16
 8002f6c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2240      	movs	r2, #64	@ 0x40
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b40      	cmp	r3, #64	@ 0x40
 8002f7a:	d000      	beq.n	8002f7e <HAL_UART_IRQHandler+0x30a>
 8002f7c:	e0a4      	b.n	80030c8 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2280      	movs	r2, #128	@ 0x80
 8002f82:	589b      	ldr	r3, [r3, r2]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	217e      	movs	r1, #126	@ 0x7e
 8002f8a:	187b      	adds	r3, r7, r1
 8002f8c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002f8e:	187b      	adds	r3, r7, r1
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d100      	bne.n	8002f98 <HAL_UART_IRQHandler+0x324>
 8002f96:	e185      	b.n	80032a4 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	225c      	movs	r2, #92	@ 0x5c
 8002f9c:	5a9b      	ldrh	r3, [r3, r2]
 8002f9e:	187a      	adds	r2, r7, r1
 8002fa0:	8812      	ldrh	r2, [r2, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d300      	bcc.n	8002fa8 <HAL_UART_IRQHandler+0x334>
 8002fa6:	e17d      	b.n	80032a4 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	187a      	adds	r2, r7, r1
 8002fac:	215e      	movs	r1, #94	@ 0x5e
 8002fae:	8812      	ldrh	r2, [r2, #0]
 8002fb0:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2280      	movs	r2, #128	@ 0x80
 8002fb6:	589b      	ldr	r3, [r3, r2]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2220      	movs	r2, #32
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d170      	bne.n	80030a4 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8002fc6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fca:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fcc:	2301      	movs	r3, #1
 8002fce:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fd2:	f383 8810 	msr	PRIMASK, r3
}
 8002fd6:	46c0      	nop			@ (mov r8, r8)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	49b4      	ldr	r1, [pc, #720]	@ (80032b4 <HAL_UART_IRQHandler+0x640>)
 8002fe4:	400a      	ands	r2, r1
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fea:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fee:	f383 8810 	msr	PRIMASK, r3
}
 8002ff2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ffc:	677b      	str	r3, [r7, #116]	@ 0x74
 8002ffe:	2301      	movs	r3, #1
 8003000:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003004:	f383 8810 	msr	PRIMASK, r3
}
 8003008:	46c0      	nop			@ (mov r8, r8)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2101      	movs	r1, #1
 8003016:	438a      	bics	r2, r1
 8003018:	609a      	str	r2, [r3, #8]
 800301a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800301c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800301e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003020:	f383 8810 	msr	PRIMASK, r3
}
 8003024:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003026:	f3ef 8310 	mrs	r3, PRIMASK
 800302a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800302c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800302e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003030:	2301      	movs	r3, #1
 8003032:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003036:	f383 8810 	msr	PRIMASK, r3
}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2140      	movs	r1, #64	@ 0x40
 8003048:	438a      	bics	r2, r1
 800304a:	609a      	str	r2, [r3, #8]
 800304c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800304e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003052:	f383 8810 	msr	PRIMASK, r3
}
 8003056:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	228c      	movs	r2, #140	@ 0x8c
 800305c:	2120      	movs	r1, #32
 800305e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003066:	f3ef 8310 	mrs	r3, PRIMASK
 800306a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800306c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800306e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003070:	2301      	movs	r3, #1
 8003072:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003074:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003076:	f383 8810 	msr	PRIMASK, r3
}
 800307a:	46c0      	nop			@ (mov r8, r8)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2110      	movs	r1, #16
 8003088:	438a      	bics	r2, r1
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800308e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003090:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003092:	f383 8810 	msr	PRIMASK, r3
}
 8003096:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2280      	movs	r2, #128	@ 0x80
 800309c:	589b      	ldr	r3, [r3, r2]
 800309e:	0018      	movs	r0, r3
 80030a0:	f7fd ff76 	bl	8000f90 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2202      	movs	r2, #2
 80030a8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	225c      	movs	r2, #92	@ 0x5c
 80030ae:	5a9a      	ldrh	r2, [r3, r2]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	215e      	movs	r1, #94	@ 0x5e
 80030b4:	5a5b      	ldrh	r3, [r3, r1]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	0011      	movs	r1, r2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f000 f90d 	bl	80032e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030c6:	e0ed      	b.n	80032a4 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	225c      	movs	r2, #92	@ 0x5c
 80030cc:	5a99      	ldrh	r1, [r3, r2]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	225e      	movs	r2, #94	@ 0x5e
 80030d2:	5a9b      	ldrh	r3, [r3, r2]
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	208e      	movs	r0, #142	@ 0x8e
 80030d8:	183b      	adds	r3, r7, r0
 80030da:	1a8a      	subs	r2, r1, r2
 80030dc:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	225e      	movs	r2, #94	@ 0x5e
 80030e2:	5a9b      	ldrh	r3, [r3, r2]
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d100      	bne.n	80030ec <HAL_UART_IRQHandler+0x478>
 80030ea:	e0dd      	b.n	80032a8 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80030ec:	183b      	adds	r3, r7, r0
 80030ee:	881b      	ldrh	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d100      	bne.n	80030f6 <HAL_UART_IRQHandler+0x482>
 80030f4:	e0d8      	b.n	80032a8 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030f6:	f3ef 8310 	mrs	r3, PRIMASK
 80030fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80030fc:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80030fe:	2488      	movs	r4, #136	@ 0x88
 8003100:	193a      	adds	r2, r7, r4
 8003102:	6013      	str	r3, [r2, #0]
 8003104:	2301      	movs	r3, #1
 8003106:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	f383 8810 	msr	PRIMASK, r3
}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4967      	ldr	r1, [pc, #412]	@ (80032b8 <HAL_UART_IRQHandler+0x644>)
 800311c:	400a      	ands	r2, r1
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	193b      	adds	r3, r7, r4
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f383 8810 	msr	PRIMASK, r3
}
 800312c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312e:	f3ef 8310 	mrs	r3, PRIMASK
 8003132:	61bb      	str	r3, [r7, #24]
  return(result);
 8003134:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003136:	2484      	movs	r4, #132	@ 0x84
 8003138:	193a      	adds	r2, r7, r4
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	2301      	movs	r3, #1
 800313e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	f383 8810 	msr	PRIMASK, r3
}
 8003146:	46c0      	nop			@ (mov r8, r8)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	495a      	ldr	r1, [pc, #360]	@ (80032bc <HAL_UART_IRQHandler+0x648>)
 8003154:	400a      	ands	r2, r1
 8003156:	609a      	str	r2, [r3, #8]
 8003158:	193b      	adds	r3, r7, r4
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	f383 8810 	msr	PRIMASK, r3
}
 8003164:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	228c      	movs	r2, #140	@ 0x8c
 800316a:	2120      	movs	r1, #32
 800316c:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800317a:	f3ef 8310 	mrs	r3, PRIMASK
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003182:	2480      	movs	r4, #128	@ 0x80
 8003184:	193a      	adds	r2, r7, r4
 8003186:	6013      	str	r3, [r2, #0]
 8003188:	2301      	movs	r3, #1
 800318a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800318c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800318e:	f383 8810 	msr	PRIMASK, r3
}
 8003192:	46c0      	nop			@ (mov r8, r8)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2110      	movs	r1, #16
 80031a0:	438a      	bics	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	193b      	adds	r3, r7, r4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ac:	f383 8810 	msr	PRIMASK, r3
}
 80031b0:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2202      	movs	r2, #2
 80031b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031b8:	183b      	adds	r3, r7, r0
 80031ba:	881a      	ldrh	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	0011      	movs	r1, r2
 80031c0:	0018      	movs	r0, r3
 80031c2:	f000 f88d 	bl	80032e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80031c6:	e06f      	b.n	80032a8 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80031c8:	23a4      	movs	r3, #164	@ 0xa4
 80031ca:	18fb      	adds	r3, r7, r3
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	2380      	movs	r3, #128	@ 0x80
 80031d0:	035b      	lsls	r3, r3, #13
 80031d2:	4013      	ands	r3, r2
 80031d4:	d010      	beq.n	80031f8 <HAL_UART_IRQHandler+0x584>
 80031d6:	239c      	movs	r3, #156	@ 0x9c
 80031d8:	18fb      	adds	r3, r7, r3
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	2380      	movs	r3, #128	@ 0x80
 80031de:	03db      	lsls	r3, r3, #15
 80031e0:	4013      	ands	r3, r2
 80031e2:	d009      	beq.n	80031f8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2280      	movs	r2, #128	@ 0x80
 80031ea:	0352      	lsls	r2, r2, #13
 80031ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	0018      	movs	r0, r3
 80031f2:	f000 fdb6 	bl	8003d62 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80031f6:	e05a      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80031f8:	23a4      	movs	r3, #164	@ 0xa4
 80031fa:	18fb      	adds	r3, r7, r3
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2280      	movs	r2, #128	@ 0x80
 8003200:	4013      	ands	r3, r2
 8003202:	d016      	beq.n	8003232 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003204:	23a0      	movs	r3, #160	@ 0xa0
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2280      	movs	r2, #128	@ 0x80
 800320c:	4013      	ands	r3, r2
 800320e:	d106      	bne.n	800321e <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003210:	239c      	movs	r3, #156	@ 0x9c
 8003212:	18fb      	adds	r3, r7, r3
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	2380      	movs	r3, #128	@ 0x80
 8003218:	041b      	lsls	r3, r3, #16
 800321a:	4013      	ands	r3, r2
 800321c:	d009      	beq.n	8003232 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003222:	2b00      	cmp	r3, #0
 8003224:	d042      	beq.n	80032ac <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	0010      	movs	r0, r2
 800322e:	4798      	blx	r3
    }
    return;
 8003230:	e03c      	b.n	80032ac <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003232:	23a4      	movs	r3, #164	@ 0xa4
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2240      	movs	r2, #64	@ 0x40
 800323a:	4013      	ands	r3, r2
 800323c:	d00a      	beq.n	8003254 <HAL_UART_IRQHandler+0x5e0>
 800323e:	23a0      	movs	r3, #160	@ 0xa0
 8003240:	18fb      	adds	r3, r7, r3
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2240      	movs	r2, #64	@ 0x40
 8003246:	4013      	ands	r3, r2
 8003248:	d004      	beq.n	8003254 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	0018      	movs	r0, r3
 800324e:	f000 fd5c 	bl	8003d0a <UART_EndTransmit_IT>
    return;
 8003252:	e02c      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003254:	23a4      	movs	r3, #164	@ 0xa4
 8003256:	18fb      	adds	r3, r7, r3
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	041b      	lsls	r3, r3, #16
 800325e:	4013      	ands	r3, r2
 8003260:	d00b      	beq.n	800327a <HAL_UART_IRQHandler+0x606>
 8003262:	23a0      	movs	r3, #160	@ 0xa0
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	2380      	movs	r3, #128	@ 0x80
 800326a:	05db      	lsls	r3, r3, #23
 800326c:	4013      	ands	r3, r2
 800326e:	d004      	beq.n	800327a <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	0018      	movs	r0, r3
 8003274:	f000 fd85 	bl	8003d82 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003278:	e019      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800327a:	23a4      	movs	r3, #164	@ 0xa4
 800327c:	18fb      	adds	r3, r7, r3
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	2380      	movs	r3, #128	@ 0x80
 8003282:	045b      	lsls	r3, r3, #17
 8003284:	4013      	ands	r3, r2
 8003286:	d012      	beq.n	80032ae <HAL_UART_IRQHandler+0x63a>
 8003288:	23a0      	movs	r3, #160	@ 0xa0
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	da0d      	bge.n	80032ae <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 fd6c 	bl	8003d72 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800329a:	e008      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
      return;
 800329c:	46c0      	nop			@ (mov r8, r8)
 800329e:	e006      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
    return;
 80032a0:	46c0      	nop			@ (mov r8, r8)
 80032a2:	e004      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
      return;
 80032a4:	46c0      	nop			@ (mov r8, r8)
 80032a6:	e002      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
      return;
 80032a8:	46c0      	nop			@ (mov r8, r8)
 80032aa:	e000      	b.n	80032ae <HAL_UART_IRQHandler+0x63a>
    return;
 80032ac:	46c0      	nop			@ (mov r8, r8)
  }
}
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b02a      	add	sp, #168	@ 0xa8
 80032b2:	bdb0      	pop	{r4, r5, r7, pc}
 80032b4:	fffffeff 	.word	0xfffffeff
 80032b8:	fffffedf 	.word	0xfffffedf
 80032bc:	effffffe 	.word	0xeffffffe

080032c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80032c8:	46c0      	nop			@ (mov r8, r8)
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b002      	add	sp, #8
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80032d8:	46c0      	nop			@ (mov r8, r8)
 80032da:	46bd      	mov	sp, r7
 80032dc:	b002      	add	sp, #8
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	000a      	movs	r2, r1
 80032ea:	1cbb      	adds	r3, r7, #2
 80032ec:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80032ee:	46c0      	nop			@ (mov r8, r8)
 80032f0:	46bd      	mov	sp, r7
 80032f2:	b002      	add	sp, #8
 80032f4:	bd80      	pop	{r7, pc}
	...

080032f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032f8:	b5b0      	push	{r4, r5, r7, lr}
 80032fa:	b090      	sub	sp, #64	@ 0x40
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003300:	231a      	movs	r3, #26
 8003302:	2220      	movs	r2, #32
 8003304:	189b      	adds	r3, r3, r2
 8003306:	19db      	adds	r3, r3, r7
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800330c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	431a      	orrs	r2, r3
 8003316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	431a      	orrs	r2, r3
 800331c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	4313      	orrs	r3, r2
 8003322:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4aaf      	ldr	r2, [pc, #700]	@ (80035e8 <UART_SetConfig+0x2f0>)
 800332c:	4013      	ands	r3, r2
 800332e:	0019      	movs	r1, r3
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003336:	430b      	orrs	r3, r1
 8003338:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800333a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	4aaa      	ldr	r2, [pc, #680]	@ (80035ec <UART_SetConfig+0x2f4>)
 8003342:	4013      	ands	r3, r2
 8003344:	0018      	movs	r0, r3
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	68d9      	ldr	r1, [r3, #12]
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	0003      	movs	r3, r0
 8003350:	430b      	orrs	r3, r1
 8003352:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4aa4      	ldr	r2, [pc, #656]	@ (80035f0 <UART_SetConfig+0x2f8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d004      	beq.n	800336e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800336a:	4313      	orrs	r3, r2
 800336c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	4a9f      	ldr	r2, [pc, #636]	@ (80035f4 <UART_SetConfig+0x2fc>)
 8003376:	4013      	ands	r3, r2
 8003378:	0019      	movs	r1, r3
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003380:	430b      	orrs	r3, r1
 8003382:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338a:	220f      	movs	r2, #15
 800338c:	4393      	bics	r3, r2
 800338e:	0018      	movs	r0, r3
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	0003      	movs	r3, r0
 800339a:	430b      	orrs	r3, r1
 800339c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a95      	ldr	r2, [pc, #596]	@ (80035f8 <UART_SetConfig+0x300>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d131      	bne.n	800340c <UART_SetConfig+0x114>
 80033a8:	4b94      	ldr	r3, [pc, #592]	@ (80035fc <UART_SetConfig+0x304>)
 80033aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ac:	2203      	movs	r2, #3
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d01d      	beq.n	80033f0 <UART_SetConfig+0xf8>
 80033b4:	d823      	bhi.n	80033fe <UART_SetConfig+0x106>
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d00c      	beq.n	80033d4 <UART_SetConfig+0xdc>
 80033ba:	d820      	bhi.n	80033fe <UART_SetConfig+0x106>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d002      	beq.n	80033c6 <UART_SetConfig+0xce>
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d00e      	beq.n	80033e2 <UART_SetConfig+0xea>
 80033c4:	e01b      	b.n	80033fe <UART_SetConfig+0x106>
 80033c6:	231b      	movs	r3, #27
 80033c8:	2220      	movs	r2, #32
 80033ca:	189b      	adds	r3, r3, r2
 80033cc:	19db      	adds	r3, r3, r7
 80033ce:	2200      	movs	r2, #0
 80033d0:	701a      	strb	r2, [r3, #0]
 80033d2:	e0b4      	b.n	800353e <UART_SetConfig+0x246>
 80033d4:	231b      	movs	r3, #27
 80033d6:	2220      	movs	r2, #32
 80033d8:	189b      	adds	r3, r3, r2
 80033da:	19db      	adds	r3, r3, r7
 80033dc:	2202      	movs	r2, #2
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	e0ad      	b.n	800353e <UART_SetConfig+0x246>
 80033e2:	231b      	movs	r3, #27
 80033e4:	2220      	movs	r2, #32
 80033e6:	189b      	adds	r3, r3, r2
 80033e8:	19db      	adds	r3, r3, r7
 80033ea:	2204      	movs	r2, #4
 80033ec:	701a      	strb	r2, [r3, #0]
 80033ee:	e0a6      	b.n	800353e <UART_SetConfig+0x246>
 80033f0:	231b      	movs	r3, #27
 80033f2:	2220      	movs	r2, #32
 80033f4:	189b      	adds	r3, r3, r2
 80033f6:	19db      	adds	r3, r3, r7
 80033f8:	2208      	movs	r2, #8
 80033fa:	701a      	strb	r2, [r3, #0]
 80033fc:	e09f      	b.n	800353e <UART_SetConfig+0x246>
 80033fe:	231b      	movs	r3, #27
 8003400:	2220      	movs	r2, #32
 8003402:	189b      	adds	r3, r3, r2
 8003404:	19db      	adds	r3, r3, r7
 8003406:	2210      	movs	r2, #16
 8003408:	701a      	strb	r2, [r3, #0]
 800340a:	e098      	b.n	800353e <UART_SetConfig+0x246>
 800340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a7b      	ldr	r2, [pc, #492]	@ (8003600 <UART_SetConfig+0x308>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d131      	bne.n	800347a <UART_SetConfig+0x182>
 8003416:	4b79      	ldr	r3, [pc, #484]	@ (80035fc <UART_SetConfig+0x304>)
 8003418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341a:	220c      	movs	r2, #12
 800341c:	4013      	ands	r3, r2
 800341e:	2b0c      	cmp	r3, #12
 8003420:	d01d      	beq.n	800345e <UART_SetConfig+0x166>
 8003422:	d823      	bhi.n	800346c <UART_SetConfig+0x174>
 8003424:	2b08      	cmp	r3, #8
 8003426:	d00c      	beq.n	8003442 <UART_SetConfig+0x14a>
 8003428:	d820      	bhi.n	800346c <UART_SetConfig+0x174>
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <UART_SetConfig+0x13c>
 800342e:	2b04      	cmp	r3, #4
 8003430:	d00e      	beq.n	8003450 <UART_SetConfig+0x158>
 8003432:	e01b      	b.n	800346c <UART_SetConfig+0x174>
 8003434:	231b      	movs	r3, #27
 8003436:	2220      	movs	r2, #32
 8003438:	189b      	adds	r3, r3, r2
 800343a:	19db      	adds	r3, r3, r7
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
 8003440:	e07d      	b.n	800353e <UART_SetConfig+0x246>
 8003442:	231b      	movs	r3, #27
 8003444:	2220      	movs	r2, #32
 8003446:	189b      	adds	r3, r3, r2
 8003448:	19db      	adds	r3, r3, r7
 800344a:	2202      	movs	r2, #2
 800344c:	701a      	strb	r2, [r3, #0]
 800344e:	e076      	b.n	800353e <UART_SetConfig+0x246>
 8003450:	231b      	movs	r3, #27
 8003452:	2220      	movs	r2, #32
 8003454:	189b      	adds	r3, r3, r2
 8003456:	19db      	adds	r3, r3, r7
 8003458:	2204      	movs	r2, #4
 800345a:	701a      	strb	r2, [r3, #0]
 800345c:	e06f      	b.n	800353e <UART_SetConfig+0x246>
 800345e:	231b      	movs	r3, #27
 8003460:	2220      	movs	r2, #32
 8003462:	189b      	adds	r3, r3, r2
 8003464:	19db      	adds	r3, r3, r7
 8003466:	2208      	movs	r2, #8
 8003468:	701a      	strb	r2, [r3, #0]
 800346a:	e068      	b.n	800353e <UART_SetConfig+0x246>
 800346c:	231b      	movs	r3, #27
 800346e:	2220      	movs	r2, #32
 8003470:	189b      	adds	r3, r3, r2
 8003472:	19db      	adds	r3, r3, r7
 8003474:	2210      	movs	r2, #16
 8003476:	701a      	strb	r2, [r3, #0]
 8003478:	e061      	b.n	800353e <UART_SetConfig+0x246>
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a61      	ldr	r2, [pc, #388]	@ (8003604 <UART_SetConfig+0x30c>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d106      	bne.n	8003492 <UART_SetConfig+0x19a>
 8003484:	231b      	movs	r3, #27
 8003486:	2220      	movs	r2, #32
 8003488:	189b      	adds	r3, r3, r2
 800348a:	19db      	adds	r3, r3, r7
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	e055      	b.n	800353e <UART_SetConfig+0x246>
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a5c      	ldr	r2, [pc, #368]	@ (8003608 <UART_SetConfig+0x310>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d106      	bne.n	80034aa <UART_SetConfig+0x1b2>
 800349c:	231b      	movs	r3, #27
 800349e:	2220      	movs	r2, #32
 80034a0:	189b      	adds	r3, r3, r2
 80034a2:	19db      	adds	r3, r3, r7
 80034a4:	2200      	movs	r2, #0
 80034a6:	701a      	strb	r2, [r3, #0]
 80034a8:	e049      	b.n	800353e <UART_SetConfig+0x246>
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a50      	ldr	r2, [pc, #320]	@ (80035f0 <UART_SetConfig+0x2f8>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d13e      	bne.n	8003532 <UART_SetConfig+0x23a>
 80034b4:	4b51      	ldr	r3, [pc, #324]	@ (80035fc <UART_SetConfig+0x304>)
 80034b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034b8:	23c0      	movs	r3, #192	@ 0xc0
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	4013      	ands	r3, r2
 80034be:	22c0      	movs	r2, #192	@ 0xc0
 80034c0:	0112      	lsls	r2, r2, #4
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d027      	beq.n	8003516 <UART_SetConfig+0x21e>
 80034c6:	22c0      	movs	r2, #192	@ 0xc0
 80034c8:	0112      	lsls	r2, r2, #4
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d82a      	bhi.n	8003524 <UART_SetConfig+0x22c>
 80034ce:	2280      	movs	r2, #128	@ 0x80
 80034d0:	0112      	lsls	r2, r2, #4
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d011      	beq.n	80034fa <UART_SetConfig+0x202>
 80034d6:	2280      	movs	r2, #128	@ 0x80
 80034d8:	0112      	lsls	r2, r2, #4
 80034da:	4293      	cmp	r3, r2
 80034dc:	d822      	bhi.n	8003524 <UART_SetConfig+0x22c>
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d004      	beq.n	80034ec <UART_SetConfig+0x1f4>
 80034e2:	2280      	movs	r2, #128	@ 0x80
 80034e4:	00d2      	lsls	r2, r2, #3
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00e      	beq.n	8003508 <UART_SetConfig+0x210>
 80034ea:	e01b      	b.n	8003524 <UART_SetConfig+0x22c>
 80034ec:	231b      	movs	r3, #27
 80034ee:	2220      	movs	r2, #32
 80034f0:	189b      	adds	r3, r3, r2
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	2200      	movs	r2, #0
 80034f6:	701a      	strb	r2, [r3, #0]
 80034f8:	e021      	b.n	800353e <UART_SetConfig+0x246>
 80034fa:	231b      	movs	r3, #27
 80034fc:	2220      	movs	r2, #32
 80034fe:	189b      	adds	r3, r3, r2
 8003500:	19db      	adds	r3, r3, r7
 8003502:	2202      	movs	r2, #2
 8003504:	701a      	strb	r2, [r3, #0]
 8003506:	e01a      	b.n	800353e <UART_SetConfig+0x246>
 8003508:	231b      	movs	r3, #27
 800350a:	2220      	movs	r2, #32
 800350c:	189b      	adds	r3, r3, r2
 800350e:	19db      	adds	r3, r3, r7
 8003510:	2204      	movs	r2, #4
 8003512:	701a      	strb	r2, [r3, #0]
 8003514:	e013      	b.n	800353e <UART_SetConfig+0x246>
 8003516:	231b      	movs	r3, #27
 8003518:	2220      	movs	r2, #32
 800351a:	189b      	adds	r3, r3, r2
 800351c:	19db      	adds	r3, r3, r7
 800351e:	2208      	movs	r2, #8
 8003520:	701a      	strb	r2, [r3, #0]
 8003522:	e00c      	b.n	800353e <UART_SetConfig+0x246>
 8003524:	231b      	movs	r3, #27
 8003526:	2220      	movs	r2, #32
 8003528:	189b      	adds	r3, r3, r2
 800352a:	19db      	adds	r3, r3, r7
 800352c:	2210      	movs	r2, #16
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	e005      	b.n	800353e <UART_SetConfig+0x246>
 8003532:	231b      	movs	r3, #27
 8003534:	2220      	movs	r2, #32
 8003536:	189b      	adds	r3, r3, r2
 8003538:	19db      	adds	r3, r3, r7
 800353a:	2210      	movs	r2, #16
 800353c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a2b      	ldr	r2, [pc, #172]	@ (80035f0 <UART_SetConfig+0x2f8>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d000      	beq.n	800354a <UART_SetConfig+0x252>
 8003548:	e0a9      	b.n	800369e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800354a:	231b      	movs	r3, #27
 800354c:	2220      	movs	r2, #32
 800354e:	189b      	adds	r3, r3, r2
 8003550:	19db      	adds	r3, r3, r7
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b08      	cmp	r3, #8
 8003556:	d015      	beq.n	8003584 <UART_SetConfig+0x28c>
 8003558:	dc18      	bgt.n	800358c <UART_SetConfig+0x294>
 800355a:	2b04      	cmp	r3, #4
 800355c:	d00d      	beq.n	800357a <UART_SetConfig+0x282>
 800355e:	dc15      	bgt.n	800358c <UART_SetConfig+0x294>
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <UART_SetConfig+0x272>
 8003564:	2b02      	cmp	r3, #2
 8003566:	d005      	beq.n	8003574 <UART_SetConfig+0x27c>
 8003568:	e010      	b.n	800358c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800356a:	f7fe fc59 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 800356e:	0003      	movs	r3, r0
 8003570:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003572:	e014      	b.n	800359e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003574:	4b25      	ldr	r3, [pc, #148]	@ (800360c <UART_SetConfig+0x314>)
 8003576:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003578:	e011      	b.n	800359e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800357a:	f7fe fbc5 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 800357e:	0003      	movs	r3, r0
 8003580:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003582:	e00c      	b.n	800359e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003584:	2380      	movs	r3, #128	@ 0x80
 8003586:	021b      	lsls	r3, r3, #8
 8003588:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800358a:	e008      	b.n	800359e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003590:	231a      	movs	r3, #26
 8003592:	2220      	movs	r2, #32
 8003594:	189b      	adds	r3, r3, r2
 8003596:	19db      	adds	r3, r3, r7
 8003598:	2201      	movs	r2, #1
 800359a:	701a      	strb	r2, [r3, #0]
        break;
 800359c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800359e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d100      	bne.n	80035a6 <UART_SetConfig+0x2ae>
 80035a4:	e14b      	b.n	800383e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035aa:	4b19      	ldr	r3, [pc, #100]	@ (8003610 <UART_SetConfig+0x318>)
 80035ac:	0052      	lsls	r2, r2, #1
 80035ae:	5ad3      	ldrh	r3, [r2, r3]
 80035b0:	0019      	movs	r1, r3
 80035b2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80035b4:	f7fc fdb0 	bl	8000118 <__udivsi3>
 80035b8:	0003      	movs	r3, r0
 80035ba:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	0013      	movs	r3, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	189b      	adds	r3, r3, r2
 80035c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d305      	bcc.n	80035d8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d91d      	bls.n	8003614 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80035d8:	231a      	movs	r3, #26
 80035da:	2220      	movs	r2, #32
 80035dc:	189b      	adds	r3, r3, r2
 80035de:	19db      	adds	r3, r3, r7
 80035e0:	2201      	movs	r2, #1
 80035e2:	701a      	strb	r2, [r3, #0]
 80035e4:	e12b      	b.n	800383e <UART_SetConfig+0x546>
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	cfff69f3 	.word	0xcfff69f3
 80035ec:	ffffcfff 	.word	0xffffcfff
 80035f0:	40008000 	.word	0x40008000
 80035f4:	11fff4ff 	.word	0x11fff4ff
 80035f8:	40013800 	.word	0x40013800
 80035fc:	40021000 	.word	0x40021000
 8003600:	40004400 	.word	0x40004400
 8003604:	40004800 	.word	0x40004800
 8003608:	40004c00 	.word	0x40004c00
 800360c:	00f42400 	.word	0x00f42400
 8003610:	08004f10 	.word	0x08004f10
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003616:	61bb      	str	r3, [r7, #24]
 8003618:	2300      	movs	r3, #0
 800361a:	61fb      	str	r3, [r7, #28]
 800361c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003620:	4b92      	ldr	r3, [pc, #584]	@ (800386c <UART_SetConfig+0x574>)
 8003622:	0052      	lsls	r2, r2, #1
 8003624:	5ad3      	ldrh	r3, [r2, r3]
 8003626:	613b      	str	r3, [r7, #16]
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	69b8      	ldr	r0, [r7, #24]
 8003632:	69f9      	ldr	r1, [r7, #28]
 8003634:	f7fc fee6 	bl	8000404 <__aeabi_uldivmod>
 8003638:	0002      	movs	r2, r0
 800363a:	000b      	movs	r3, r1
 800363c:	0e11      	lsrs	r1, r2, #24
 800363e:	021d      	lsls	r5, r3, #8
 8003640:	430d      	orrs	r5, r1
 8003642:	0214      	lsls	r4, r2, #8
 8003644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	085b      	lsrs	r3, r3, #1
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68b8      	ldr	r0, [r7, #8]
 8003652:	68f9      	ldr	r1, [r7, #12]
 8003654:	1900      	adds	r0, r0, r4
 8003656:	4169      	adcs	r1, r5
 8003658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	603b      	str	r3, [r7, #0]
 800365e:	2300      	movs	r3, #0
 8003660:	607b      	str	r3, [r7, #4]
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f7fc fecd 	bl	8000404 <__aeabi_uldivmod>
 800366a:	0002      	movs	r2, r0
 800366c:	000b      	movs	r3, r1
 800366e:	0013      	movs	r3, r2
 8003670:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003674:	23c0      	movs	r3, #192	@ 0xc0
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	429a      	cmp	r2, r3
 800367a:	d309      	bcc.n	8003690 <UART_SetConfig+0x398>
 800367c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800367e:	2380      	movs	r3, #128	@ 0x80
 8003680:	035b      	lsls	r3, r3, #13
 8003682:	429a      	cmp	r2, r3
 8003684:	d204      	bcs.n	8003690 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	e0d6      	b.n	800383e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003690:	231a      	movs	r3, #26
 8003692:	2220      	movs	r2, #32
 8003694:	189b      	adds	r3, r3, r2
 8003696:	19db      	adds	r3, r3, r7
 8003698:	2201      	movs	r2, #1
 800369a:	701a      	strb	r2, [r3, #0]
 800369c:	e0cf      	b.n	800383e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800369e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a0:	69da      	ldr	r2, [r3, #28]
 80036a2:	2380      	movs	r3, #128	@ 0x80
 80036a4:	021b      	lsls	r3, r3, #8
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d000      	beq.n	80036ac <UART_SetConfig+0x3b4>
 80036aa:	e070      	b.n	800378e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80036ac:	231b      	movs	r3, #27
 80036ae:	2220      	movs	r2, #32
 80036b0:	189b      	adds	r3, r3, r2
 80036b2:	19db      	adds	r3, r3, r7
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	d015      	beq.n	80036e6 <UART_SetConfig+0x3ee>
 80036ba:	dc18      	bgt.n	80036ee <UART_SetConfig+0x3f6>
 80036bc:	2b04      	cmp	r3, #4
 80036be:	d00d      	beq.n	80036dc <UART_SetConfig+0x3e4>
 80036c0:	dc15      	bgt.n	80036ee <UART_SetConfig+0x3f6>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <UART_SetConfig+0x3d4>
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d005      	beq.n	80036d6 <UART_SetConfig+0x3de>
 80036ca:	e010      	b.n	80036ee <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036cc:	f7fe fba8 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 80036d0:	0003      	movs	r3, r0
 80036d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80036d4:	e014      	b.n	8003700 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036d6:	4b66      	ldr	r3, [pc, #408]	@ (8003870 <UART_SetConfig+0x578>)
 80036d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80036da:	e011      	b.n	8003700 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036dc:	f7fe fb14 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 80036e0:	0003      	movs	r3, r0
 80036e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80036e4:	e00c      	b.n	8003700 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036e6:	2380      	movs	r3, #128	@ 0x80
 80036e8:	021b      	lsls	r3, r3, #8
 80036ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80036ec:	e008      	b.n	8003700 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80036f2:	231a      	movs	r3, #26
 80036f4:	2220      	movs	r2, #32
 80036f6:	189b      	adds	r3, r3, r2
 80036f8:	19db      	adds	r3, r3, r7
 80036fa:	2201      	movs	r2, #1
 80036fc:	701a      	strb	r2, [r3, #0]
        break;
 80036fe:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003702:	2b00      	cmp	r3, #0
 8003704:	d100      	bne.n	8003708 <UART_SetConfig+0x410>
 8003706:	e09a      	b.n	800383e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800370c:	4b57      	ldr	r3, [pc, #348]	@ (800386c <UART_SetConfig+0x574>)
 800370e:	0052      	lsls	r2, r2, #1
 8003710:	5ad3      	ldrh	r3, [r2, r3]
 8003712:	0019      	movs	r1, r3
 8003714:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003716:	f7fc fcff 	bl	8000118 <__udivsi3>
 800371a:	0003      	movs	r3, r0
 800371c:	005a      	lsls	r2, r3, #1
 800371e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	085b      	lsrs	r3, r3, #1
 8003724:	18d2      	adds	r2, r2, r3
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	0019      	movs	r1, r3
 800372c:	0010      	movs	r0, r2
 800372e:	f7fc fcf3 	bl	8000118 <__udivsi3>
 8003732:	0003      	movs	r3, r0
 8003734:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003738:	2b0f      	cmp	r3, #15
 800373a:	d921      	bls.n	8003780 <UART_SetConfig+0x488>
 800373c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800373e:	2380      	movs	r3, #128	@ 0x80
 8003740:	025b      	lsls	r3, r3, #9
 8003742:	429a      	cmp	r2, r3
 8003744:	d21c      	bcs.n	8003780 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003748:	b29a      	uxth	r2, r3
 800374a:	200e      	movs	r0, #14
 800374c:	2420      	movs	r4, #32
 800374e:	1903      	adds	r3, r0, r4
 8003750:	19db      	adds	r3, r3, r7
 8003752:	210f      	movs	r1, #15
 8003754:	438a      	bics	r2, r1
 8003756:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800375a:	085b      	lsrs	r3, r3, #1
 800375c:	b29b      	uxth	r3, r3
 800375e:	2207      	movs	r2, #7
 8003760:	4013      	ands	r3, r2
 8003762:	b299      	uxth	r1, r3
 8003764:	1903      	adds	r3, r0, r4
 8003766:	19db      	adds	r3, r3, r7
 8003768:	1902      	adds	r2, r0, r4
 800376a:	19d2      	adds	r2, r2, r7
 800376c:	8812      	ldrh	r2, [r2, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	1902      	adds	r2, r0, r4
 8003778:	19d2      	adds	r2, r2, r7
 800377a:	8812      	ldrh	r2, [r2, #0]
 800377c:	60da      	str	r2, [r3, #12]
 800377e:	e05e      	b.n	800383e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003780:	231a      	movs	r3, #26
 8003782:	2220      	movs	r2, #32
 8003784:	189b      	adds	r3, r3, r2
 8003786:	19db      	adds	r3, r3, r7
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]
 800378c:	e057      	b.n	800383e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800378e:	231b      	movs	r3, #27
 8003790:	2220      	movs	r2, #32
 8003792:	189b      	adds	r3, r3, r2
 8003794:	19db      	adds	r3, r3, r7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b08      	cmp	r3, #8
 800379a:	d015      	beq.n	80037c8 <UART_SetConfig+0x4d0>
 800379c:	dc18      	bgt.n	80037d0 <UART_SetConfig+0x4d8>
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d00d      	beq.n	80037be <UART_SetConfig+0x4c6>
 80037a2:	dc15      	bgt.n	80037d0 <UART_SetConfig+0x4d8>
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d002      	beq.n	80037ae <UART_SetConfig+0x4b6>
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d005      	beq.n	80037b8 <UART_SetConfig+0x4c0>
 80037ac:	e010      	b.n	80037d0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037ae:	f7fe fb37 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 80037b2:	0003      	movs	r3, r0
 80037b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037b6:	e014      	b.n	80037e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003870 <UART_SetConfig+0x578>)
 80037ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037bc:	e011      	b.n	80037e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037be:	f7fe faa3 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 80037c2:	0003      	movs	r3, r0
 80037c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037c6:	e00c      	b.n	80037e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037c8:	2380      	movs	r3, #128	@ 0x80
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80037ce:	e008      	b.n	80037e2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80037d4:	231a      	movs	r3, #26
 80037d6:	2220      	movs	r2, #32
 80037d8:	189b      	adds	r3, r3, r2
 80037da:	19db      	adds	r3, r3, r7
 80037dc:	2201      	movs	r2, #1
 80037de:	701a      	strb	r2, [r3, #0]
        break;
 80037e0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80037e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d02a      	beq.n	800383e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037ec:	4b1f      	ldr	r3, [pc, #124]	@ (800386c <UART_SetConfig+0x574>)
 80037ee:	0052      	lsls	r2, r2, #1
 80037f0:	5ad3      	ldrh	r3, [r2, r3]
 80037f2:	0019      	movs	r1, r3
 80037f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80037f6:	f7fc fc8f 	bl	8000118 <__udivsi3>
 80037fa:	0003      	movs	r3, r0
 80037fc:	001a      	movs	r2, r3
 80037fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	085b      	lsrs	r3, r3, #1
 8003804:	18d2      	adds	r2, r2, r3
 8003806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	0019      	movs	r1, r3
 800380c:	0010      	movs	r0, r2
 800380e:	f7fc fc83 	bl	8000118 <__udivsi3>
 8003812:	0003      	movs	r3, r0
 8003814:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003818:	2b0f      	cmp	r3, #15
 800381a:	d90a      	bls.n	8003832 <UART_SetConfig+0x53a>
 800381c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800381e:	2380      	movs	r3, #128	@ 0x80
 8003820:	025b      	lsls	r3, r3, #9
 8003822:	429a      	cmp	r2, r3
 8003824:	d205      	bcs.n	8003832 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003828:	b29a      	uxth	r2, r3
 800382a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	e005      	b.n	800383e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003832:	231a      	movs	r3, #26
 8003834:	2220      	movs	r2, #32
 8003836:	189b      	adds	r3, r3, r2
 8003838:	19db      	adds	r3, r3, r7
 800383a:	2201      	movs	r2, #1
 800383c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	226a      	movs	r2, #106	@ 0x6a
 8003842:	2101      	movs	r1, #1
 8003844:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	2268      	movs	r2, #104	@ 0x68
 800384a:	2101      	movs	r1, #1
 800384c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	2200      	movs	r2, #0
 8003852:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	2200      	movs	r2, #0
 8003858:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800385a:	231a      	movs	r3, #26
 800385c:	2220      	movs	r2, #32
 800385e:	189b      	adds	r3, r3, r2
 8003860:	19db      	adds	r3, r3, r7
 8003862:	781b      	ldrb	r3, [r3, #0]
}
 8003864:	0018      	movs	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	b010      	add	sp, #64	@ 0x40
 800386a:	bdb0      	pop	{r4, r5, r7, pc}
 800386c:	08004f10 	.word	0x08004f10
 8003870:	00f42400 	.word	0x00f42400

08003874 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003880:	2208      	movs	r2, #8
 8003882:	4013      	ands	r3, r2
 8003884:	d00b      	beq.n	800389e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	4a4a      	ldr	r2, [pc, #296]	@ (80039b8 <UART_AdvFeatureConfig+0x144>)
 800388e:	4013      	ands	r3, r2
 8003890:	0019      	movs	r1, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a2:	2201      	movs	r2, #1
 80038a4:	4013      	ands	r3, r2
 80038a6:	d00b      	beq.n	80038c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4a43      	ldr	r2, [pc, #268]	@ (80039bc <UART_AdvFeatureConfig+0x148>)
 80038b0:	4013      	ands	r3, r2
 80038b2:	0019      	movs	r1, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c4:	2202      	movs	r2, #2
 80038c6:	4013      	ands	r3, r2
 80038c8:	d00b      	beq.n	80038e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	4a3b      	ldr	r2, [pc, #236]	@ (80039c0 <UART_AdvFeatureConfig+0x14c>)
 80038d2:	4013      	ands	r3, r2
 80038d4:	0019      	movs	r1, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e6:	2204      	movs	r2, #4
 80038e8:	4013      	ands	r3, r2
 80038ea:	d00b      	beq.n	8003904 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	4a34      	ldr	r2, [pc, #208]	@ (80039c4 <UART_AdvFeatureConfig+0x150>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	0019      	movs	r1, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003908:	2210      	movs	r2, #16
 800390a:	4013      	ands	r3, r2
 800390c:	d00b      	beq.n	8003926 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	4a2c      	ldr	r2, [pc, #176]	@ (80039c8 <UART_AdvFeatureConfig+0x154>)
 8003916:	4013      	ands	r3, r2
 8003918:	0019      	movs	r1, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	430a      	orrs	r2, r1
 8003924:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392a:	2220      	movs	r2, #32
 800392c:	4013      	ands	r3, r2
 800392e:	d00b      	beq.n	8003948 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	4a25      	ldr	r2, [pc, #148]	@ (80039cc <UART_AdvFeatureConfig+0x158>)
 8003938:	4013      	ands	r3, r2
 800393a:	0019      	movs	r1, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394c:	2240      	movs	r2, #64	@ 0x40
 800394e:	4013      	ands	r3, r2
 8003950:	d01d      	beq.n	800398e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	4a1d      	ldr	r2, [pc, #116]	@ (80039d0 <UART_AdvFeatureConfig+0x15c>)
 800395a:	4013      	ands	r3, r2
 800395c:	0019      	movs	r1, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800396e:	2380      	movs	r3, #128	@ 0x80
 8003970:	035b      	lsls	r3, r3, #13
 8003972:	429a      	cmp	r2, r3
 8003974:	d10b      	bne.n	800398e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	4a15      	ldr	r2, [pc, #84]	@ (80039d4 <UART_AdvFeatureConfig+0x160>)
 800397e:	4013      	ands	r3, r2
 8003980:	0019      	movs	r1, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003992:	2280      	movs	r2, #128	@ 0x80
 8003994:	4013      	ands	r3, r2
 8003996:	d00b      	beq.n	80039b0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	4a0e      	ldr	r2, [pc, #56]	@ (80039d8 <UART_AdvFeatureConfig+0x164>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	0019      	movs	r1, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	605a      	str	r2, [r3, #4]
  }
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b002      	add	sp, #8
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	ffff7fff 	.word	0xffff7fff
 80039bc:	fffdffff 	.word	0xfffdffff
 80039c0:	fffeffff 	.word	0xfffeffff
 80039c4:	fffbffff 	.word	0xfffbffff
 80039c8:	ffffefff 	.word	0xffffefff
 80039cc:	ffffdfff 	.word	0xffffdfff
 80039d0:	ffefffff 	.word	0xffefffff
 80039d4:	ff9fffff 	.word	0xff9fffff
 80039d8:	fff7ffff 	.word	0xfff7ffff

080039dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b092      	sub	sp, #72	@ 0x48
 80039e0:	af02      	add	r7, sp, #8
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2290      	movs	r2, #144	@ 0x90
 80039e8:	2100      	movs	r1, #0
 80039ea:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80039ec:	f7fd f9e8 	bl	8000dc0 <HAL_GetTick>
 80039f0:	0003      	movs	r3, r0
 80039f2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2208      	movs	r2, #8
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b08      	cmp	r3, #8
 8003a00:	d12d      	bne.n	8003a5e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a04:	2280      	movs	r2, #128	@ 0x80
 8003a06:	0391      	lsls	r1, r2, #14
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	4a47      	ldr	r2, [pc, #284]	@ (8003b28 <UART_CheckIdleState+0x14c>)
 8003a0c:	9200      	str	r2, [sp, #0]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f000 f88e 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8003a14:	1e03      	subs	r3, r0, #0
 8003a16:	d022      	beq.n	8003a5e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a18:	f3ef 8310 	mrs	r3, PRIMASK
 8003a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003a20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a22:	2301      	movs	r3, #1
 8003a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a28:	f383 8810 	msr	PRIMASK, r3
}
 8003a2c:	46c0      	nop			@ (mov r8, r8)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2180      	movs	r1, #128	@ 0x80
 8003a3a:	438a      	bics	r2, r1
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a44:	f383 8810 	msr	PRIMASK, r3
}
 8003a48:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2288      	movs	r2, #136	@ 0x88
 8003a4e:	2120      	movs	r1, #32
 8003a50:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2284      	movs	r2, #132	@ 0x84
 8003a56:	2100      	movs	r1, #0
 8003a58:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e060      	b.n	8003b20 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2204      	movs	r2, #4
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d146      	bne.n	8003afa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a6e:	2280      	movs	r2, #128	@ 0x80
 8003a70:	03d1      	lsls	r1, r2, #15
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	4a2c      	ldr	r2, [pc, #176]	@ (8003b28 <UART_CheckIdleState+0x14c>)
 8003a76:	9200      	str	r2, [sp, #0]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f000 f859 	bl	8003b30 <UART_WaitOnFlagUntilTimeout>
 8003a7e:	1e03      	subs	r3, r0, #0
 8003a80:	d03b      	beq.n	8003afa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a82:	f3ef 8310 	mrs	r3, PRIMASK
 8003a86:	60fb      	str	r3, [r7, #12]
  return(result);
 8003a88:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	f383 8810 	msr	PRIMASK, r3
}
 8003a96:	46c0      	nop			@ (mov r8, r8)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4922      	ldr	r1, [pc, #136]	@ (8003b2c <UART_CheckIdleState+0x150>)
 8003aa4:	400a      	ands	r2, r1
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aaa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f383 8810 	msr	PRIMASK, r3
}
 8003ab2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ab4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ab8:	61bb      	str	r3, [r7, #24]
  return(result);
 8003aba:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003abc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003abe:	2301      	movs	r3, #1
 8003ac0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	f383 8810 	msr	PRIMASK, r3
}
 8003ac8:	46c0      	nop			@ (mov r8, r8)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	438a      	bics	r2, r1
 8003ad8:	609a      	str	r2, [r3, #8]
 8003ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003adc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ade:	6a3b      	ldr	r3, [r7, #32]
 8003ae0:	f383 8810 	msr	PRIMASK, r3
}
 8003ae4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	228c      	movs	r2, #140	@ 0x8c
 8003aea:	2120      	movs	r1, #32
 8003aec:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2284      	movs	r2, #132	@ 0x84
 8003af2:	2100      	movs	r1, #0
 8003af4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e012      	b.n	8003b20 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2288      	movs	r2, #136	@ 0x88
 8003afe:	2120      	movs	r1, #32
 8003b00:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	228c      	movs	r2, #140	@ 0x8c
 8003b06:	2120      	movs	r1, #32
 8003b08:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2284      	movs	r2, #132	@ 0x84
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	0018      	movs	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	b010      	add	sp, #64	@ 0x40
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	01ffffff 	.word	0x01ffffff
 8003b2c:	fffffedf 	.word	0xfffffedf

08003b30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	603b      	str	r3, [r7, #0]
 8003b3c:	1dfb      	adds	r3, r7, #7
 8003b3e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b40:	e051      	b.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	3301      	adds	r3, #1
 8003b46:	d04e      	beq.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b48:	f7fd f93a 	bl	8000dc0 <HAL_GetTick>
 8003b4c:	0002      	movs	r2, r0
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d302      	bcc.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e051      	b.n	8003c06 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2204      	movs	r2, #4
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	d03b      	beq.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2b80      	cmp	r3, #128	@ 0x80
 8003b72:	d038      	beq.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b40      	cmp	r3, #64	@ 0x40
 8003b78:	d035      	beq.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	2208      	movs	r2, #8
 8003b82:	4013      	ands	r3, r2
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d111      	bne.n	8003bac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2208      	movs	r2, #8
 8003b8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	0018      	movs	r0, r3
 8003b94:	f000 f83c 	bl	8003c10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2290      	movs	r2, #144	@ 0x90
 8003b9c:	2108      	movs	r1, #8
 8003b9e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2284      	movs	r2, #132	@ 0x84
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e02c      	b.n	8003c06 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	69da      	ldr	r2, [r3, #28]
 8003bb2:	2380      	movs	r3, #128	@ 0x80
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	401a      	ands	r2, r3
 8003bb8:	2380      	movs	r3, #128	@ 0x80
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d112      	bne.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2280      	movs	r2, #128	@ 0x80
 8003bc6:	0112      	lsls	r2, r2, #4
 8003bc8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f000 f81f 	bl	8003c10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2290      	movs	r2, #144	@ 0x90
 8003bd6:	2120      	movs	r1, #32
 8003bd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2284      	movs	r2, #132	@ 0x84
 8003bde:	2100      	movs	r1, #0
 8003be0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e00f      	b.n	8003c06 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	425a      	negs	r2, r3
 8003bf6:	4153      	adcs	r3, r2
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	001a      	movs	r2, r3
 8003bfc:	1dfb      	adds	r3, r7, #7
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d09e      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	0018      	movs	r0, r3
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	b004      	add	sp, #16
 8003c0c:	bd80      	pop	{r7, pc}
	...

08003c10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b08e      	sub	sp, #56	@ 0x38
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c18:	f3ef 8310 	mrs	r3, PRIMASK
 8003c1c:	617b      	str	r3, [r7, #20]
  return(result);
 8003c1e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c22:	2301      	movs	r3, #1
 8003c24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	f383 8810 	msr	PRIMASK, r3
}
 8003c2c:	46c0      	nop			@ (mov r8, r8)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4926      	ldr	r1, [pc, #152]	@ (8003cd4 <UART_EndRxTransfer+0xc4>)
 8003c3a:	400a      	ands	r2, r1
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	f383 8810 	msr	PRIMASK, r3
}
 8003c48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c4e:	623b      	str	r3, [r7, #32]
  return(result);
 8003c50:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c52:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c54:	2301      	movs	r3, #1
 8003c56:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5a:	f383 8810 	msr	PRIMASK, r3
}
 8003c5e:	46c0      	nop			@ (mov r8, r8)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689a      	ldr	r2, [r3, #8]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	491b      	ldr	r1, [pc, #108]	@ (8003cd8 <UART_EndRxTransfer+0xc8>)
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c76:	f383 8810 	msr	PRIMASK, r3
}
 8003c7a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d118      	bne.n	8003cb6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c84:	f3ef 8310 	mrs	r3, PRIMASK
 8003c88:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c8a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c8e:	2301      	movs	r3, #1
 8003c90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f383 8810 	msr	PRIMASK, r3
}
 8003c98:	46c0      	nop			@ (mov r8, r8)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2110      	movs	r1, #16
 8003ca6:	438a      	bics	r2, r1
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f383 8810 	msr	PRIMASK, r3
}
 8003cb4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	228c      	movs	r2, #140	@ 0x8c
 8003cba:	2120      	movs	r1, #32
 8003cbc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b00e      	add	sp, #56	@ 0x38
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	fffffedf 	.word	0xfffffedf
 8003cd8:	effffffe 	.word	0xeffffffe

08003cdc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	225e      	movs	r2, #94	@ 0x5e
 8003cee:	2100      	movs	r1, #0
 8003cf0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2256      	movs	r2, #86	@ 0x56
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f7ff fae7 	bl	80032d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d02:	46c0      	nop			@ (mov r8, r8)
 8003d04:	46bd      	mov	sp, r7
 8003d06:	b004      	add	sp, #16
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b086      	sub	sp, #24
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d12:	f3ef 8310 	mrs	r3, PRIMASK
 8003d16:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d18:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f383 8810 	msr	PRIMASK, r3
}
 8003d26:	46c0      	nop			@ (mov r8, r8)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2140      	movs	r1, #64	@ 0x40
 8003d34:	438a      	bics	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f383 8810 	msr	PRIMASK, r3
}
 8003d42:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2288      	movs	r2, #136	@ 0x88
 8003d48:	2120      	movs	r1, #32
 8003d4a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	0018      	movs	r0, r3
 8003d56:	f7ff fab3 	bl	80032c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d5a:	46c0      	nop			@ (mov r8, r8)
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	b006      	add	sp, #24
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003d62:	b580      	push	{r7, lr}
 8003d64:	b082      	sub	sp, #8
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003d6a:	46c0      	nop			@ (mov r8, r8)
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	b002      	add	sp, #8
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b002      	add	sp, #8
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b002      	add	sp, #8
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2284      	movs	r2, #132	@ 0x84
 8003da0:	5c9b      	ldrb	r3, [r3, r2]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d101      	bne.n	8003daa <HAL_UARTEx_DisableFifoMode+0x16>
 8003da6:	2302      	movs	r3, #2
 8003da8:	e027      	b.n	8003dfa <HAL_UARTEx_DisableFifoMode+0x66>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2284      	movs	r2, #132	@ 0x84
 8003dae:	2101      	movs	r1, #1
 8003db0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2288      	movs	r2, #136	@ 0x88
 8003db6:	2124      	movs	r1, #36	@ 0x24
 8003db8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	438a      	bics	r2, r1
 8003dd0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4a0b      	ldr	r2, [pc, #44]	@ (8003e04 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2288      	movs	r2, #136	@ 0x88
 8003dec:	2120      	movs	r1, #32
 8003dee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2284      	movs	r2, #132	@ 0x84
 8003df4:	2100      	movs	r1, #0
 8003df6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	b004      	add	sp, #16
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	dfffffff 	.word	0xdfffffff

08003e08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2284      	movs	r2, #132	@ 0x84
 8003e16:	5c9b      	ldrb	r3, [r3, r2]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d101      	bne.n	8003e20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	e02e      	b.n	8003e7e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2284      	movs	r2, #132	@ 0x84
 8003e24:	2101      	movs	r1, #1
 8003e26:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2288      	movs	r2, #136	@ 0x88
 8003e2c:	2124      	movs	r1, #36	@ 0x24
 8003e2e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2101      	movs	r1, #1
 8003e44:	438a      	bics	r2, r1
 8003e46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	08d9      	lsrs	r1, r3, #3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f000 f854 	bl	8003f0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2288      	movs	r2, #136	@ 0x88
 8003e70:	2120      	movs	r1, #32
 8003e72:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2284      	movs	r2, #132	@ 0x84
 8003e78:	2100      	movs	r1, #0
 8003e7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	0018      	movs	r0, r3
 8003e80:	46bd      	mov	sp, r7
 8003e82:	b004      	add	sp, #16
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2284      	movs	r2, #132	@ 0x84
 8003e96:	5c9b      	ldrb	r3, [r3, r2]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d101      	bne.n	8003ea0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003e9c:	2302      	movs	r3, #2
 8003e9e:	e02f      	b.n	8003f00 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2284      	movs	r2, #132	@ 0x84
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2288      	movs	r2, #136	@ 0x88
 8003eac:	2124      	movs	r1, #36	@ 0x24
 8003eae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	438a      	bics	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	4a0e      	ldr	r2, [pc, #56]	@ (8003f08 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	0019      	movs	r1, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	f000 f813 	bl	8003f0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2288      	movs	r2, #136	@ 0x88
 8003ef2:	2120      	movs	r1, #32
 8003ef4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2284      	movs	r2, #132	@ 0x84
 8003efa:	2100      	movs	r1, #0
 8003efc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	0018      	movs	r0, r3
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b004      	add	sp, #16
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	f1ffffff 	.word	0xf1ffffff

08003f0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d108      	bne.n	8003f2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	226a      	movs	r2, #106	@ 0x6a
 8003f20:	2101      	movs	r1, #1
 8003f22:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2268      	movs	r2, #104	@ 0x68
 8003f28:	2101      	movs	r1, #1
 8003f2a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003f2c:	e043      	b.n	8003fb6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003f2e:	260f      	movs	r6, #15
 8003f30:	19bb      	adds	r3, r7, r6
 8003f32:	2208      	movs	r2, #8
 8003f34:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003f36:	200e      	movs	r0, #14
 8003f38:	183b      	adds	r3, r7, r0
 8003f3a:	2208      	movs	r2, #8
 8003f3c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	0e5b      	lsrs	r3, r3, #25
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	240d      	movs	r4, #13
 8003f4a:	193b      	adds	r3, r7, r4
 8003f4c:	2107      	movs	r1, #7
 8003f4e:	400a      	ands	r2, r1
 8003f50:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	0f5b      	lsrs	r3, r3, #29
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	250c      	movs	r5, #12
 8003f5e:	197b      	adds	r3, r7, r5
 8003f60:	2107      	movs	r1, #7
 8003f62:	400a      	ands	r2, r1
 8003f64:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f66:	183b      	adds	r3, r7, r0
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	197a      	adds	r2, r7, r5
 8003f6c:	7812      	ldrb	r2, [r2, #0]
 8003f6e:	4914      	ldr	r1, [pc, #80]	@ (8003fc0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003f70:	5c8a      	ldrb	r2, [r1, r2]
 8003f72:	435a      	muls	r2, r3
 8003f74:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003f76:	197b      	adds	r3, r7, r5
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	4a12      	ldr	r2, [pc, #72]	@ (8003fc4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003f7c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f7e:	0019      	movs	r1, r3
 8003f80:	f7fc f954 	bl	800022c <__divsi3>
 8003f84:	0003      	movs	r3, r0
 8003f86:	b299      	uxth	r1, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	226a      	movs	r2, #106	@ 0x6a
 8003f8c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f8e:	19bb      	adds	r3, r7, r6
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	193a      	adds	r2, r7, r4
 8003f94:	7812      	ldrb	r2, [r2, #0]
 8003f96:	490a      	ldr	r1, [pc, #40]	@ (8003fc0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003f98:	5c8a      	ldrb	r2, [r1, r2]
 8003f9a:	435a      	muls	r2, r3
 8003f9c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003f9e:	193b      	adds	r3, r7, r4
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	4a08      	ldr	r2, [pc, #32]	@ (8003fc4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003fa4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003fa6:	0019      	movs	r1, r3
 8003fa8:	f7fc f940 	bl	800022c <__divsi3>
 8003fac:	0003      	movs	r3, r0
 8003fae:	b299      	uxth	r1, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2268      	movs	r2, #104	@ 0x68
 8003fb4:	5299      	strh	r1, [r3, r2]
}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	b005      	add	sp, #20
 8003fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	08004f28 	.word	0x08004f28
 8003fc4:	08004f30 	.word	0x08004f30

08003fc8 <std>:
 8003fc8:	2300      	movs	r3, #0
 8003fca:	b510      	push	{r4, lr}
 8003fcc:	0004      	movs	r4, r0
 8003fce:	6003      	str	r3, [r0, #0]
 8003fd0:	6043      	str	r3, [r0, #4]
 8003fd2:	6083      	str	r3, [r0, #8]
 8003fd4:	8181      	strh	r1, [r0, #12]
 8003fd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003fd8:	81c2      	strh	r2, [r0, #14]
 8003fda:	6103      	str	r3, [r0, #16]
 8003fdc:	6143      	str	r3, [r0, #20]
 8003fde:	6183      	str	r3, [r0, #24]
 8003fe0:	0019      	movs	r1, r3
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	305c      	adds	r0, #92	@ 0x5c
 8003fe6:	f000 f90f 	bl	8004208 <memset>
 8003fea:	4b0b      	ldr	r3, [pc, #44]	@ (8004018 <std+0x50>)
 8003fec:	6224      	str	r4, [r4, #32]
 8003fee:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800401c <std+0x54>)
 8003ff2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <std+0x58>)
 8003ff6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8004024 <std+0x5c>)
 8003ffa:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8004028 <std+0x60>)
 8003ffe:	429c      	cmp	r4, r3
 8004000:	d005      	beq.n	800400e <std+0x46>
 8004002:	4b0a      	ldr	r3, [pc, #40]	@ (800402c <std+0x64>)
 8004004:	429c      	cmp	r4, r3
 8004006:	d002      	beq.n	800400e <std+0x46>
 8004008:	4b09      	ldr	r3, [pc, #36]	@ (8004030 <std+0x68>)
 800400a:	429c      	cmp	r4, r3
 800400c:	d103      	bne.n	8004016 <std+0x4e>
 800400e:	0020      	movs	r0, r4
 8004010:	3058      	adds	r0, #88	@ 0x58
 8004012:	f000 f979 	bl	8004308 <__retarget_lock_init_recursive>
 8004016:	bd10      	pop	{r4, pc}
 8004018:	08004171 	.word	0x08004171
 800401c:	08004199 	.word	0x08004199
 8004020:	080041d1 	.word	0x080041d1
 8004024:	080041fd 	.word	0x080041fd
 8004028:	20000178 	.word	0x20000178
 800402c:	200001e0 	.word	0x200001e0
 8004030:	20000248 	.word	0x20000248

08004034 <stdio_exit_handler>:
 8004034:	b510      	push	{r4, lr}
 8004036:	4a03      	ldr	r2, [pc, #12]	@ (8004044 <stdio_exit_handler+0x10>)
 8004038:	4903      	ldr	r1, [pc, #12]	@ (8004048 <stdio_exit_handler+0x14>)
 800403a:	4804      	ldr	r0, [pc, #16]	@ (800404c <stdio_exit_handler+0x18>)
 800403c:	f000 f86c 	bl	8004118 <_fwalk_sglue>
 8004040:	bd10      	pop	{r4, pc}
 8004042:	46c0      	nop			@ (mov r8, r8)
 8004044:	2000000c 	.word	0x2000000c
 8004048:	08004b99 	.word	0x08004b99
 800404c:	2000001c 	.word	0x2000001c

08004050 <cleanup_stdio>:
 8004050:	6841      	ldr	r1, [r0, #4]
 8004052:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <cleanup_stdio+0x30>)
 8004054:	b510      	push	{r4, lr}
 8004056:	0004      	movs	r4, r0
 8004058:	4299      	cmp	r1, r3
 800405a:	d001      	beq.n	8004060 <cleanup_stdio+0x10>
 800405c:	f000 fd9c 	bl	8004b98 <_fflush_r>
 8004060:	68a1      	ldr	r1, [r4, #8]
 8004062:	4b08      	ldr	r3, [pc, #32]	@ (8004084 <cleanup_stdio+0x34>)
 8004064:	4299      	cmp	r1, r3
 8004066:	d002      	beq.n	800406e <cleanup_stdio+0x1e>
 8004068:	0020      	movs	r0, r4
 800406a:	f000 fd95 	bl	8004b98 <_fflush_r>
 800406e:	68e1      	ldr	r1, [r4, #12]
 8004070:	4b05      	ldr	r3, [pc, #20]	@ (8004088 <cleanup_stdio+0x38>)
 8004072:	4299      	cmp	r1, r3
 8004074:	d002      	beq.n	800407c <cleanup_stdio+0x2c>
 8004076:	0020      	movs	r0, r4
 8004078:	f000 fd8e 	bl	8004b98 <_fflush_r>
 800407c:	bd10      	pop	{r4, pc}
 800407e:	46c0      	nop			@ (mov r8, r8)
 8004080:	20000178 	.word	0x20000178
 8004084:	200001e0 	.word	0x200001e0
 8004088:	20000248 	.word	0x20000248

0800408c <global_stdio_init.part.0>:
 800408c:	b510      	push	{r4, lr}
 800408e:	4b09      	ldr	r3, [pc, #36]	@ (80040b4 <global_stdio_init.part.0+0x28>)
 8004090:	4a09      	ldr	r2, [pc, #36]	@ (80040b8 <global_stdio_init.part.0+0x2c>)
 8004092:	2104      	movs	r1, #4
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	4809      	ldr	r0, [pc, #36]	@ (80040bc <global_stdio_init.part.0+0x30>)
 8004098:	2200      	movs	r2, #0
 800409a:	f7ff ff95 	bl	8003fc8 <std>
 800409e:	2201      	movs	r2, #1
 80040a0:	2109      	movs	r1, #9
 80040a2:	4807      	ldr	r0, [pc, #28]	@ (80040c0 <global_stdio_init.part.0+0x34>)
 80040a4:	f7ff ff90 	bl	8003fc8 <std>
 80040a8:	2202      	movs	r2, #2
 80040aa:	2112      	movs	r1, #18
 80040ac:	4805      	ldr	r0, [pc, #20]	@ (80040c4 <global_stdio_init.part.0+0x38>)
 80040ae:	f7ff ff8b 	bl	8003fc8 <std>
 80040b2:	bd10      	pop	{r4, pc}
 80040b4:	200002b0 	.word	0x200002b0
 80040b8:	08004035 	.word	0x08004035
 80040bc:	20000178 	.word	0x20000178
 80040c0:	200001e0 	.word	0x200001e0
 80040c4:	20000248 	.word	0x20000248

080040c8 <__sfp_lock_acquire>:
 80040c8:	b510      	push	{r4, lr}
 80040ca:	4802      	ldr	r0, [pc, #8]	@ (80040d4 <__sfp_lock_acquire+0xc>)
 80040cc:	f000 f91d 	bl	800430a <__retarget_lock_acquire_recursive>
 80040d0:	bd10      	pop	{r4, pc}
 80040d2:	46c0      	nop			@ (mov r8, r8)
 80040d4:	200002b9 	.word	0x200002b9

080040d8 <__sfp_lock_release>:
 80040d8:	b510      	push	{r4, lr}
 80040da:	4802      	ldr	r0, [pc, #8]	@ (80040e4 <__sfp_lock_release+0xc>)
 80040dc:	f000 f916 	bl	800430c <__retarget_lock_release_recursive>
 80040e0:	bd10      	pop	{r4, pc}
 80040e2:	46c0      	nop			@ (mov r8, r8)
 80040e4:	200002b9 	.word	0x200002b9

080040e8 <__sinit>:
 80040e8:	b510      	push	{r4, lr}
 80040ea:	0004      	movs	r4, r0
 80040ec:	f7ff ffec 	bl	80040c8 <__sfp_lock_acquire>
 80040f0:	6a23      	ldr	r3, [r4, #32]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <__sinit+0x14>
 80040f6:	f7ff ffef 	bl	80040d8 <__sfp_lock_release>
 80040fa:	bd10      	pop	{r4, pc}
 80040fc:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <__sinit+0x28>)
 80040fe:	6223      	str	r3, [r4, #32]
 8004100:	4b04      	ldr	r3, [pc, #16]	@ (8004114 <__sinit+0x2c>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1f6      	bne.n	80040f6 <__sinit+0xe>
 8004108:	f7ff ffc0 	bl	800408c <global_stdio_init.part.0>
 800410c:	e7f3      	b.n	80040f6 <__sinit+0xe>
 800410e:	46c0      	nop			@ (mov r8, r8)
 8004110:	08004051 	.word	0x08004051
 8004114:	200002b0 	.word	0x200002b0

08004118 <_fwalk_sglue>:
 8004118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800411a:	0014      	movs	r4, r2
 800411c:	2600      	movs	r6, #0
 800411e:	9000      	str	r0, [sp, #0]
 8004120:	9101      	str	r1, [sp, #4]
 8004122:	68a5      	ldr	r5, [r4, #8]
 8004124:	6867      	ldr	r7, [r4, #4]
 8004126:	3f01      	subs	r7, #1
 8004128:	d504      	bpl.n	8004134 <_fwalk_sglue+0x1c>
 800412a:	6824      	ldr	r4, [r4, #0]
 800412c:	2c00      	cmp	r4, #0
 800412e:	d1f8      	bne.n	8004122 <_fwalk_sglue+0xa>
 8004130:	0030      	movs	r0, r6
 8004132:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004134:	89ab      	ldrh	r3, [r5, #12]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d908      	bls.n	800414c <_fwalk_sglue+0x34>
 800413a:	220e      	movs	r2, #14
 800413c:	5eab      	ldrsh	r3, [r5, r2]
 800413e:	3301      	adds	r3, #1
 8004140:	d004      	beq.n	800414c <_fwalk_sglue+0x34>
 8004142:	0029      	movs	r1, r5
 8004144:	9800      	ldr	r0, [sp, #0]
 8004146:	9b01      	ldr	r3, [sp, #4]
 8004148:	4798      	blx	r3
 800414a:	4306      	orrs	r6, r0
 800414c:	3568      	adds	r5, #104	@ 0x68
 800414e:	e7ea      	b.n	8004126 <_fwalk_sglue+0xe>

08004150 <iprintf>:
 8004150:	b40f      	push	{r0, r1, r2, r3}
 8004152:	b507      	push	{r0, r1, r2, lr}
 8004154:	4905      	ldr	r1, [pc, #20]	@ (800416c <iprintf+0x1c>)
 8004156:	ab04      	add	r3, sp, #16
 8004158:	6808      	ldr	r0, [r1, #0]
 800415a:	cb04      	ldmia	r3!, {r2}
 800415c:	6881      	ldr	r1, [r0, #8]
 800415e:	9301      	str	r3, [sp, #4]
 8004160:	f000 f9fa 	bl	8004558 <_vfiprintf_r>
 8004164:	b003      	add	sp, #12
 8004166:	bc08      	pop	{r3}
 8004168:	b004      	add	sp, #16
 800416a:	4718      	bx	r3
 800416c:	20000018 	.word	0x20000018

08004170 <__sread>:
 8004170:	b570      	push	{r4, r5, r6, lr}
 8004172:	000c      	movs	r4, r1
 8004174:	250e      	movs	r5, #14
 8004176:	5f49      	ldrsh	r1, [r1, r5]
 8004178:	f000 f874 	bl	8004264 <_read_r>
 800417c:	2800      	cmp	r0, #0
 800417e:	db03      	blt.n	8004188 <__sread+0x18>
 8004180:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004182:	181b      	adds	r3, r3, r0
 8004184:	6563      	str	r3, [r4, #84]	@ 0x54
 8004186:	bd70      	pop	{r4, r5, r6, pc}
 8004188:	89a3      	ldrh	r3, [r4, #12]
 800418a:	4a02      	ldr	r2, [pc, #8]	@ (8004194 <__sread+0x24>)
 800418c:	4013      	ands	r3, r2
 800418e:	81a3      	strh	r3, [r4, #12]
 8004190:	e7f9      	b.n	8004186 <__sread+0x16>
 8004192:	46c0      	nop			@ (mov r8, r8)
 8004194:	ffffefff 	.word	0xffffefff

08004198 <__swrite>:
 8004198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800419a:	001f      	movs	r7, r3
 800419c:	898b      	ldrh	r3, [r1, #12]
 800419e:	0005      	movs	r5, r0
 80041a0:	000c      	movs	r4, r1
 80041a2:	0016      	movs	r6, r2
 80041a4:	05db      	lsls	r3, r3, #23
 80041a6:	d505      	bpl.n	80041b4 <__swrite+0x1c>
 80041a8:	230e      	movs	r3, #14
 80041aa:	5ec9      	ldrsh	r1, [r1, r3]
 80041ac:	2200      	movs	r2, #0
 80041ae:	2302      	movs	r3, #2
 80041b0:	f000 f844 	bl	800423c <_lseek_r>
 80041b4:	89a3      	ldrh	r3, [r4, #12]
 80041b6:	4a05      	ldr	r2, [pc, #20]	@ (80041cc <__swrite+0x34>)
 80041b8:	0028      	movs	r0, r5
 80041ba:	4013      	ands	r3, r2
 80041bc:	81a3      	strh	r3, [r4, #12]
 80041be:	0032      	movs	r2, r6
 80041c0:	230e      	movs	r3, #14
 80041c2:	5ee1      	ldrsh	r1, [r4, r3]
 80041c4:	003b      	movs	r3, r7
 80041c6:	f000 f861 	bl	800428c <_write_r>
 80041ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041cc:	ffffefff 	.word	0xffffefff

080041d0 <__sseek>:
 80041d0:	b570      	push	{r4, r5, r6, lr}
 80041d2:	000c      	movs	r4, r1
 80041d4:	250e      	movs	r5, #14
 80041d6:	5f49      	ldrsh	r1, [r1, r5]
 80041d8:	f000 f830 	bl	800423c <_lseek_r>
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	1c42      	adds	r2, r0, #1
 80041e0:	d103      	bne.n	80041ea <__sseek+0x1a>
 80041e2:	4a05      	ldr	r2, [pc, #20]	@ (80041f8 <__sseek+0x28>)
 80041e4:	4013      	ands	r3, r2
 80041e6:	81a3      	strh	r3, [r4, #12]
 80041e8:	bd70      	pop	{r4, r5, r6, pc}
 80041ea:	2280      	movs	r2, #128	@ 0x80
 80041ec:	0152      	lsls	r2, r2, #5
 80041ee:	4313      	orrs	r3, r2
 80041f0:	81a3      	strh	r3, [r4, #12]
 80041f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80041f4:	e7f8      	b.n	80041e8 <__sseek+0x18>
 80041f6:	46c0      	nop			@ (mov r8, r8)
 80041f8:	ffffefff 	.word	0xffffefff

080041fc <__sclose>:
 80041fc:	b510      	push	{r4, lr}
 80041fe:	230e      	movs	r3, #14
 8004200:	5ec9      	ldrsh	r1, [r1, r3]
 8004202:	f000 f809 	bl	8004218 <_close_r>
 8004206:	bd10      	pop	{r4, pc}

08004208 <memset>:
 8004208:	0003      	movs	r3, r0
 800420a:	1882      	adds	r2, r0, r2
 800420c:	4293      	cmp	r3, r2
 800420e:	d100      	bne.n	8004212 <memset+0xa>
 8004210:	4770      	bx	lr
 8004212:	7019      	strb	r1, [r3, #0]
 8004214:	3301      	adds	r3, #1
 8004216:	e7f9      	b.n	800420c <memset+0x4>

08004218 <_close_r>:
 8004218:	2300      	movs	r3, #0
 800421a:	b570      	push	{r4, r5, r6, lr}
 800421c:	4d06      	ldr	r5, [pc, #24]	@ (8004238 <_close_r+0x20>)
 800421e:	0004      	movs	r4, r0
 8004220:	0008      	movs	r0, r1
 8004222:	602b      	str	r3, [r5, #0]
 8004224:	f7fc fcbd 	bl	8000ba2 <_close>
 8004228:	1c43      	adds	r3, r0, #1
 800422a:	d103      	bne.n	8004234 <_close_r+0x1c>
 800422c:	682b      	ldr	r3, [r5, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d000      	beq.n	8004234 <_close_r+0x1c>
 8004232:	6023      	str	r3, [r4, #0]
 8004234:	bd70      	pop	{r4, r5, r6, pc}
 8004236:	46c0      	nop			@ (mov r8, r8)
 8004238:	200002b4 	.word	0x200002b4

0800423c <_lseek_r>:
 800423c:	b570      	push	{r4, r5, r6, lr}
 800423e:	0004      	movs	r4, r0
 8004240:	0008      	movs	r0, r1
 8004242:	0011      	movs	r1, r2
 8004244:	001a      	movs	r2, r3
 8004246:	2300      	movs	r3, #0
 8004248:	4d05      	ldr	r5, [pc, #20]	@ (8004260 <_lseek_r+0x24>)
 800424a:	602b      	str	r3, [r5, #0]
 800424c:	f7fc fcca 	bl	8000be4 <_lseek>
 8004250:	1c43      	adds	r3, r0, #1
 8004252:	d103      	bne.n	800425c <_lseek_r+0x20>
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d000      	beq.n	800425c <_lseek_r+0x20>
 800425a:	6023      	str	r3, [r4, #0]
 800425c:	bd70      	pop	{r4, r5, r6, pc}
 800425e:	46c0      	nop			@ (mov r8, r8)
 8004260:	200002b4 	.word	0x200002b4

08004264 <_read_r>:
 8004264:	b570      	push	{r4, r5, r6, lr}
 8004266:	0004      	movs	r4, r0
 8004268:	0008      	movs	r0, r1
 800426a:	0011      	movs	r1, r2
 800426c:	001a      	movs	r2, r3
 800426e:	2300      	movs	r3, #0
 8004270:	4d05      	ldr	r5, [pc, #20]	@ (8004288 <_read_r+0x24>)
 8004272:	602b      	str	r3, [r5, #0]
 8004274:	f7fc fc78 	bl	8000b68 <_read>
 8004278:	1c43      	adds	r3, r0, #1
 800427a:	d103      	bne.n	8004284 <_read_r+0x20>
 800427c:	682b      	ldr	r3, [r5, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d000      	beq.n	8004284 <_read_r+0x20>
 8004282:	6023      	str	r3, [r4, #0]
 8004284:	bd70      	pop	{r4, r5, r6, pc}
 8004286:	46c0      	nop			@ (mov r8, r8)
 8004288:	200002b4 	.word	0x200002b4

0800428c <_write_r>:
 800428c:	b570      	push	{r4, r5, r6, lr}
 800428e:	0004      	movs	r4, r0
 8004290:	0008      	movs	r0, r1
 8004292:	0011      	movs	r1, r2
 8004294:	001a      	movs	r2, r3
 8004296:	2300      	movs	r3, #0
 8004298:	4d05      	ldr	r5, [pc, #20]	@ (80042b0 <_write_r+0x24>)
 800429a:	602b      	str	r3, [r5, #0]
 800429c:	f7fc f9c8 	bl	8000630 <_write>
 80042a0:	1c43      	adds	r3, r0, #1
 80042a2:	d103      	bne.n	80042ac <_write_r+0x20>
 80042a4:	682b      	ldr	r3, [r5, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d000      	beq.n	80042ac <_write_r+0x20>
 80042aa:	6023      	str	r3, [r4, #0]
 80042ac:	bd70      	pop	{r4, r5, r6, pc}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	200002b4 	.word	0x200002b4

080042b4 <__errno>:
 80042b4:	4b01      	ldr	r3, [pc, #4]	@ (80042bc <__errno+0x8>)
 80042b6:	6818      	ldr	r0, [r3, #0]
 80042b8:	4770      	bx	lr
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	20000018 	.word	0x20000018

080042c0 <__libc_init_array>:
 80042c0:	b570      	push	{r4, r5, r6, lr}
 80042c2:	2600      	movs	r6, #0
 80042c4:	4c0c      	ldr	r4, [pc, #48]	@ (80042f8 <__libc_init_array+0x38>)
 80042c6:	4d0d      	ldr	r5, [pc, #52]	@ (80042fc <__libc_init_array+0x3c>)
 80042c8:	1b64      	subs	r4, r4, r5
 80042ca:	10a4      	asrs	r4, r4, #2
 80042cc:	42a6      	cmp	r6, r4
 80042ce:	d109      	bne.n	80042e4 <__libc_init_array+0x24>
 80042d0:	2600      	movs	r6, #0
 80042d2:	f000 fddb 	bl	8004e8c <_init>
 80042d6:	4c0a      	ldr	r4, [pc, #40]	@ (8004300 <__libc_init_array+0x40>)
 80042d8:	4d0a      	ldr	r5, [pc, #40]	@ (8004304 <__libc_init_array+0x44>)
 80042da:	1b64      	subs	r4, r4, r5
 80042dc:	10a4      	asrs	r4, r4, #2
 80042de:	42a6      	cmp	r6, r4
 80042e0:	d105      	bne.n	80042ee <__libc_init_array+0x2e>
 80042e2:	bd70      	pop	{r4, r5, r6, pc}
 80042e4:	00b3      	lsls	r3, r6, #2
 80042e6:	58eb      	ldr	r3, [r5, r3]
 80042e8:	4798      	blx	r3
 80042ea:	3601      	adds	r6, #1
 80042ec:	e7ee      	b.n	80042cc <__libc_init_array+0xc>
 80042ee:	00b3      	lsls	r3, r6, #2
 80042f0:	58eb      	ldr	r3, [r5, r3]
 80042f2:	4798      	blx	r3
 80042f4:	3601      	adds	r6, #1
 80042f6:	e7f2      	b.n	80042de <__libc_init_array+0x1e>
 80042f8:	08004f74 	.word	0x08004f74
 80042fc:	08004f74 	.word	0x08004f74
 8004300:	08004f78 	.word	0x08004f78
 8004304:	08004f74 	.word	0x08004f74

08004308 <__retarget_lock_init_recursive>:
 8004308:	4770      	bx	lr

0800430a <__retarget_lock_acquire_recursive>:
 800430a:	4770      	bx	lr

0800430c <__retarget_lock_release_recursive>:
 800430c:	4770      	bx	lr
	...

08004310 <_free_r>:
 8004310:	b570      	push	{r4, r5, r6, lr}
 8004312:	0005      	movs	r5, r0
 8004314:	1e0c      	subs	r4, r1, #0
 8004316:	d010      	beq.n	800433a <_free_r+0x2a>
 8004318:	3c04      	subs	r4, #4
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	da00      	bge.n	8004322 <_free_r+0x12>
 8004320:	18e4      	adds	r4, r4, r3
 8004322:	0028      	movs	r0, r5
 8004324:	f000 f8e0 	bl	80044e8 <__malloc_lock>
 8004328:	4a1d      	ldr	r2, [pc, #116]	@ (80043a0 <_free_r+0x90>)
 800432a:	6813      	ldr	r3, [r2, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d105      	bne.n	800433c <_free_r+0x2c>
 8004330:	6063      	str	r3, [r4, #4]
 8004332:	6014      	str	r4, [r2, #0]
 8004334:	0028      	movs	r0, r5
 8004336:	f000 f8df 	bl	80044f8 <__malloc_unlock>
 800433a:	bd70      	pop	{r4, r5, r6, pc}
 800433c:	42a3      	cmp	r3, r4
 800433e:	d908      	bls.n	8004352 <_free_r+0x42>
 8004340:	6820      	ldr	r0, [r4, #0]
 8004342:	1821      	adds	r1, r4, r0
 8004344:	428b      	cmp	r3, r1
 8004346:	d1f3      	bne.n	8004330 <_free_r+0x20>
 8004348:	6819      	ldr	r1, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	1809      	adds	r1, r1, r0
 800434e:	6021      	str	r1, [r4, #0]
 8004350:	e7ee      	b.n	8004330 <_free_r+0x20>
 8004352:	001a      	movs	r2, r3
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <_free_r+0x4e>
 800435a:	42a3      	cmp	r3, r4
 800435c:	d9f9      	bls.n	8004352 <_free_r+0x42>
 800435e:	6811      	ldr	r1, [r2, #0]
 8004360:	1850      	adds	r0, r2, r1
 8004362:	42a0      	cmp	r0, r4
 8004364:	d10b      	bne.n	800437e <_free_r+0x6e>
 8004366:	6820      	ldr	r0, [r4, #0]
 8004368:	1809      	adds	r1, r1, r0
 800436a:	1850      	adds	r0, r2, r1
 800436c:	6011      	str	r1, [r2, #0]
 800436e:	4283      	cmp	r3, r0
 8004370:	d1e0      	bne.n	8004334 <_free_r+0x24>
 8004372:	6818      	ldr	r0, [r3, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	1841      	adds	r1, r0, r1
 8004378:	6011      	str	r1, [r2, #0]
 800437a:	6053      	str	r3, [r2, #4]
 800437c:	e7da      	b.n	8004334 <_free_r+0x24>
 800437e:	42a0      	cmp	r0, r4
 8004380:	d902      	bls.n	8004388 <_free_r+0x78>
 8004382:	230c      	movs	r3, #12
 8004384:	602b      	str	r3, [r5, #0]
 8004386:	e7d5      	b.n	8004334 <_free_r+0x24>
 8004388:	6820      	ldr	r0, [r4, #0]
 800438a:	1821      	adds	r1, r4, r0
 800438c:	428b      	cmp	r3, r1
 800438e:	d103      	bne.n	8004398 <_free_r+0x88>
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	1809      	adds	r1, r1, r0
 8004396:	6021      	str	r1, [r4, #0]
 8004398:	6063      	str	r3, [r4, #4]
 800439a:	6054      	str	r4, [r2, #4]
 800439c:	e7ca      	b.n	8004334 <_free_r+0x24>
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	200002c0 	.word	0x200002c0

080043a4 <sbrk_aligned>:
 80043a4:	b570      	push	{r4, r5, r6, lr}
 80043a6:	4e0f      	ldr	r6, [pc, #60]	@ (80043e4 <sbrk_aligned+0x40>)
 80043a8:	000d      	movs	r5, r1
 80043aa:	6831      	ldr	r1, [r6, #0]
 80043ac:	0004      	movs	r4, r0
 80043ae:	2900      	cmp	r1, #0
 80043b0:	d102      	bne.n	80043b8 <sbrk_aligned+0x14>
 80043b2:	f000 fcbd 	bl	8004d30 <_sbrk_r>
 80043b6:	6030      	str	r0, [r6, #0]
 80043b8:	0029      	movs	r1, r5
 80043ba:	0020      	movs	r0, r4
 80043bc:	f000 fcb8 	bl	8004d30 <_sbrk_r>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d103      	bne.n	80043cc <sbrk_aligned+0x28>
 80043c4:	2501      	movs	r5, #1
 80043c6:	426d      	negs	r5, r5
 80043c8:	0028      	movs	r0, r5
 80043ca:	bd70      	pop	{r4, r5, r6, pc}
 80043cc:	2303      	movs	r3, #3
 80043ce:	1cc5      	adds	r5, r0, #3
 80043d0:	439d      	bics	r5, r3
 80043d2:	42a8      	cmp	r0, r5
 80043d4:	d0f8      	beq.n	80043c8 <sbrk_aligned+0x24>
 80043d6:	1a29      	subs	r1, r5, r0
 80043d8:	0020      	movs	r0, r4
 80043da:	f000 fca9 	bl	8004d30 <_sbrk_r>
 80043de:	3001      	adds	r0, #1
 80043e0:	d1f2      	bne.n	80043c8 <sbrk_aligned+0x24>
 80043e2:	e7ef      	b.n	80043c4 <sbrk_aligned+0x20>
 80043e4:	200002bc 	.word	0x200002bc

080043e8 <_malloc_r>:
 80043e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ea:	2203      	movs	r2, #3
 80043ec:	1ccb      	adds	r3, r1, #3
 80043ee:	4393      	bics	r3, r2
 80043f0:	3308      	adds	r3, #8
 80043f2:	0005      	movs	r5, r0
 80043f4:	001f      	movs	r7, r3
 80043f6:	2b0c      	cmp	r3, #12
 80043f8:	d234      	bcs.n	8004464 <_malloc_r+0x7c>
 80043fa:	270c      	movs	r7, #12
 80043fc:	42b9      	cmp	r1, r7
 80043fe:	d833      	bhi.n	8004468 <_malloc_r+0x80>
 8004400:	0028      	movs	r0, r5
 8004402:	f000 f871 	bl	80044e8 <__malloc_lock>
 8004406:	4e37      	ldr	r6, [pc, #220]	@ (80044e4 <_malloc_r+0xfc>)
 8004408:	6833      	ldr	r3, [r6, #0]
 800440a:	001c      	movs	r4, r3
 800440c:	2c00      	cmp	r4, #0
 800440e:	d12f      	bne.n	8004470 <_malloc_r+0x88>
 8004410:	0039      	movs	r1, r7
 8004412:	0028      	movs	r0, r5
 8004414:	f7ff ffc6 	bl	80043a4 <sbrk_aligned>
 8004418:	0004      	movs	r4, r0
 800441a:	1c43      	adds	r3, r0, #1
 800441c:	d15f      	bne.n	80044de <_malloc_r+0xf6>
 800441e:	6834      	ldr	r4, [r6, #0]
 8004420:	9400      	str	r4, [sp, #0]
 8004422:	9b00      	ldr	r3, [sp, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d14a      	bne.n	80044be <_malloc_r+0xd6>
 8004428:	2c00      	cmp	r4, #0
 800442a:	d052      	beq.n	80044d2 <_malloc_r+0xea>
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	0028      	movs	r0, r5
 8004430:	18e3      	adds	r3, r4, r3
 8004432:	9900      	ldr	r1, [sp, #0]
 8004434:	9301      	str	r3, [sp, #4]
 8004436:	f000 fc7b 	bl	8004d30 <_sbrk_r>
 800443a:	9b01      	ldr	r3, [sp, #4]
 800443c:	4283      	cmp	r3, r0
 800443e:	d148      	bne.n	80044d2 <_malloc_r+0xea>
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	0028      	movs	r0, r5
 8004444:	1aff      	subs	r7, r7, r3
 8004446:	0039      	movs	r1, r7
 8004448:	f7ff ffac 	bl	80043a4 <sbrk_aligned>
 800444c:	3001      	adds	r0, #1
 800444e:	d040      	beq.n	80044d2 <_malloc_r+0xea>
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	19db      	adds	r3, r3, r7
 8004454:	6023      	str	r3, [r4, #0]
 8004456:	6833      	ldr	r3, [r6, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	2a00      	cmp	r2, #0
 800445c:	d133      	bne.n	80044c6 <_malloc_r+0xde>
 800445e:	9b00      	ldr	r3, [sp, #0]
 8004460:	6033      	str	r3, [r6, #0]
 8004462:	e019      	b.n	8004498 <_malloc_r+0xb0>
 8004464:	2b00      	cmp	r3, #0
 8004466:	dac9      	bge.n	80043fc <_malloc_r+0x14>
 8004468:	230c      	movs	r3, #12
 800446a:	602b      	str	r3, [r5, #0]
 800446c:	2000      	movs	r0, #0
 800446e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004470:	6821      	ldr	r1, [r4, #0]
 8004472:	1bc9      	subs	r1, r1, r7
 8004474:	d420      	bmi.n	80044b8 <_malloc_r+0xd0>
 8004476:	290b      	cmp	r1, #11
 8004478:	d90a      	bls.n	8004490 <_malloc_r+0xa8>
 800447a:	19e2      	adds	r2, r4, r7
 800447c:	6027      	str	r7, [r4, #0]
 800447e:	42a3      	cmp	r3, r4
 8004480:	d104      	bne.n	800448c <_malloc_r+0xa4>
 8004482:	6032      	str	r2, [r6, #0]
 8004484:	6863      	ldr	r3, [r4, #4]
 8004486:	6011      	str	r1, [r2, #0]
 8004488:	6053      	str	r3, [r2, #4]
 800448a:	e005      	b.n	8004498 <_malloc_r+0xb0>
 800448c:	605a      	str	r2, [r3, #4]
 800448e:	e7f9      	b.n	8004484 <_malloc_r+0x9c>
 8004490:	6862      	ldr	r2, [r4, #4]
 8004492:	42a3      	cmp	r3, r4
 8004494:	d10e      	bne.n	80044b4 <_malloc_r+0xcc>
 8004496:	6032      	str	r2, [r6, #0]
 8004498:	0028      	movs	r0, r5
 800449a:	f000 f82d 	bl	80044f8 <__malloc_unlock>
 800449e:	0020      	movs	r0, r4
 80044a0:	2207      	movs	r2, #7
 80044a2:	300b      	adds	r0, #11
 80044a4:	1d23      	adds	r3, r4, #4
 80044a6:	4390      	bics	r0, r2
 80044a8:	1ac2      	subs	r2, r0, r3
 80044aa:	4298      	cmp	r0, r3
 80044ac:	d0df      	beq.n	800446e <_malloc_r+0x86>
 80044ae:	1a1b      	subs	r3, r3, r0
 80044b0:	50a3      	str	r3, [r4, r2]
 80044b2:	e7dc      	b.n	800446e <_malloc_r+0x86>
 80044b4:	605a      	str	r2, [r3, #4]
 80044b6:	e7ef      	b.n	8004498 <_malloc_r+0xb0>
 80044b8:	0023      	movs	r3, r4
 80044ba:	6864      	ldr	r4, [r4, #4]
 80044bc:	e7a6      	b.n	800440c <_malloc_r+0x24>
 80044be:	9c00      	ldr	r4, [sp, #0]
 80044c0:	6863      	ldr	r3, [r4, #4]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	e7ad      	b.n	8004422 <_malloc_r+0x3a>
 80044c6:	001a      	movs	r2, r3
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	42a3      	cmp	r3, r4
 80044cc:	d1fb      	bne.n	80044c6 <_malloc_r+0xde>
 80044ce:	2300      	movs	r3, #0
 80044d0:	e7da      	b.n	8004488 <_malloc_r+0xa0>
 80044d2:	230c      	movs	r3, #12
 80044d4:	0028      	movs	r0, r5
 80044d6:	602b      	str	r3, [r5, #0]
 80044d8:	f000 f80e 	bl	80044f8 <__malloc_unlock>
 80044dc:	e7c6      	b.n	800446c <_malloc_r+0x84>
 80044de:	6007      	str	r7, [r0, #0]
 80044e0:	e7da      	b.n	8004498 <_malloc_r+0xb0>
 80044e2:	46c0      	nop			@ (mov r8, r8)
 80044e4:	200002c0 	.word	0x200002c0

080044e8 <__malloc_lock>:
 80044e8:	b510      	push	{r4, lr}
 80044ea:	4802      	ldr	r0, [pc, #8]	@ (80044f4 <__malloc_lock+0xc>)
 80044ec:	f7ff ff0d 	bl	800430a <__retarget_lock_acquire_recursive>
 80044f0:	bd10      	pop	{r4, pc}
 80044f2:	46c0      	nop			@ (mov r8, r8)
 80044f4:	200002b8 	.word	0x200002b8

080044f8 <__malloc_unlock>:
 80044f8:	b510      	push	{r4, lr}
 80044fa:	4802      	ldr	r0, [pc, #8]	@ (8004504 <__malloc_unlock+0xc>)
 80044fc:	f7ff ff06 	bl	800430c <__retarget_lock_release_recursive>
 8004500:	bd10      	pop	{r4, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	200002b8 	.word	0x200002b8

08004508 <__sfputc_r>:
 8004508:	6893      	ldr	r3, [r2, #8]
 800450a:	b510      	push	{r4, lr}
 800450c:	3b01      	subs	r3, #1
 800450e:	6093      	str	r3, [r2, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	da04      	bge.n	800451e <__sfputc_r+0x16>
 8004514:	6994      	ldr	r4, [r2, #24]
 8004516:	42a3      	cmp	r3, r4
 8004518:	db07      	blt.n	800452a <__sfputc_r+0x22>
 800451a:	290a      	cmp	r1, #10
 800451c:	d005      	beq.n	800452a <__sfputc_r+0x22>
 800451e:	6813      	ldr	r3, [r2, #0]
 8004520:	1c58      	adds	r0, r3, #1
 8004522:	6010      	str	r0, [r2, #0]
 8004524:	7019      	strb	r1, [r3, #0]
 8004526:	0008      	movs	r0, r1
 8004528:	bd10      	pop	{r4, pc}
 800452a:	f000 fb60 	bl	8004bee <__swbuf_r>
 800452e:	0001      	movs	r1, r0
 8004530:	e7f9      	b.n	8004526 <__sfputc_r+0x1e>

08004532 <__sfputs_r>:
 8004532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004534:	0006      	movs	r6, r0
 8004536:	000f      	movs	r7, r1
 8004538:	0014      	movs	r4, r2
 800453a:	18d5      	adds	r5, r2, r3
 800453c:	42ac      	cmp	r4, r5
 800453e:	d101      	bne.n	8004544 <__sfputs_r+0x12>
 8004540:	2000      	movs	r0, #0
 8004542:	e007      	b.n	8004554 <__sfputs_r+0x22>
 8004544:	7821      	ldrb	r1, [r4, #0]
 8004546:	003a      	movs	r2, r7
 8004548:	0030      	movs	r0, r6
 800454a:	f7ff ffdd 	bl	8004508 <__sfputc_r>
 800454e:	3401      	adds	r4, #1
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d1f3      	bne.n	800453c <__sfputs_r+0xa>
 8004554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004558 <_vfiprintf_r>:
 8004558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800455a:	b0a1      	sub	sp, #132	@ 0x84
 800455c:	000f      	movs	r7, r1
 800455e:	0015      	movs	r5, r2
 8004560:	001e      	movs	r6, r3
 8004562:	9003      	str	r0, [sp, #12]
 8004564:	2800      	cmp	r0, #0
 8004566:	d004      	beq.n	8004572 <_vfiprintf_r+0x1a>
 8004568:	6a03      	ldr	r3, [r0, #32]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <_vfiprintf_r+0x1a>
 800456e:	f7ff fdbb 	bl	80040e8 <__sinit>
 8004572:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004574:	07db      	lsls	r3, r3, #31
 8004576:	d405      	bmi.n	8004584 <_vfiprintf_r+0x2c>
 8004578:	89bb      	ldrh	r3, [r7, #12]
 800457a:	059b      	lsls	r3, r3, #22
 800457c:	d402      	bmi.n	8004584 <_vfiprintf_r+0x2c>
 800457e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004580:	f7ff fec3 	bl	800430a <__retarget_lock_acquire_recursive>
 8004584:	89bb      	ldrh	r3, [r7, #12]
 8004586:	071b      	lsls	r3, r3, #28
 8004588:	d502      	bpl.n	8004590 <_vfiprintf_r+0x38>
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d113      	bne.n	80045b8 <_vfiprintf_r+0x60>
 8004590:	0039      	movs	r1, r7
 8004592:	9803      	ldr	r0, [sp, #12]
 8004594:	f000 fb6e 	bl	8004c74 <__swsetup_r>
 8004598:	2800      	cmp	r0, #0
 800459a:	d00d      	beq.n	80045b8 <_vfiprintf_r+0x60>
 800459c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800459e:	07db      	lsls	r3, r3, #31
 80045a0:	d503      	bpl.n	80045aa <_vfiprintf_r+0x52>
 80045a2:	2001      	movs	r0, #1
 80045a4:	4240      	negs	r0, r0
 80045a6:	b021      	add	sp, #132	@ 0x84
 80045a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045aa:	89bb      	ldrh	r3, [r7, #12]
 80045ac:	059b      	lsls	r3, r3, #22
 80045ae:	d4f8      	bmi.n	80045a2 <_vfiprintf_r+0x4a>
 80045b0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80045b2:	f7ff feab 	bl	800430c <__retarget_lock_release_recursive>
 80045b6:	e7f4      	b.n	80045a2 <_vfiprintf_r+0x4a>
 80045b8:	2300      	movs	r3, #0
 80045ba:	ac08      	add	r4, sp, #32
 80045bc:	6163      	str	r3, [r4, #20]
 80045be:	3320      	adds	r3, #32
 80045c0:	7663      	strb	r3, [r4, #25]
 80045c2:	3310      	adds	r3, #16
 80045c4:	76a3      	strb	r3, [r4, #26]
 80045c6:	9607      	str	r6, [sp, #28]
 80045c8:	002e      	movs	r6, r5
 80045ca:	7833      	ldrb	r3, [r6, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d001      	beq.n	80045d4 <_vfiprintf_r+0x7c>
 80045d0:	2b25      	cmp	r3, #37	@ 0x25
 80045d2:	d148      	bne.n	8004666 <_vfiprintf_r+0x10e>
 80045d4:	1b73      	subs	r3, r6, r5
 80045d6:	9305      	str	r3, [sp, #20]
 80045d8:	42ae      	cmp	r6, r5
 80045da:	d00b      	beq.n	80045f4 <_vfiprintf_r+0x9c>
 80045dc:	002a      	movs	r2, r5
 80045de:	0039      	movs	r1, r7
 80045e0:	9803      	ldr	r0, [sp, #12]
 80045e2:	f7ff ffa6 	bl	8004532 <__sfputs_r>
 80045e6:	3001      	adds	r0, #1
 80045e8:	d100      	bne.n	80045ec <_vfiprintf_r+0x94>
 80045ea:	e0ae      	b.n	800474a <_vfiprintf_r+0x1f2>
 80045ec:	6963      	ldr	r3, [r4, #20]
 80045ee:	9a05      	ldr	r2, [sp, #20]
 80045f0:	189b      	adds	r3, r3, r2
 80045f2:	6163      	str	r3, [r4, #20]
 80045f4:	7833      	ldrb	r3, [r6, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d100      	bne.n	80045fc <_vfiprintf_r+0xa4>
 80045fa:	e0a6      	b.n	800474a <_vfiprintf_r+0x1f2>
 80045fc:	2201      	movs	r2, #1
 80045fe:	2300      	movs	r3, #0
 8004600:	4252      	negs	r2, r2
 8004602:	6062      	str	r2, [r4, #4]
 8004604:	a904      	add	r1, sp, #16
 8004606:	3254      	adds	r2, #84	@ 0x54
 8004608:	1852      	adds	r2, r2, r1
 800460a:	1c75      	adds	r5, r6, #1
 800460c:	6023      	str	r3, [r4, #0]
 800460e:	60e3      	str	r3, [r4, #12]
 8004610:	60a3      	str	r3, [r4, #8]
 8004612:	7013      	strb	r3, [r2, #0]
 8004614:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004616:	4b59      	ldr	r3, [pc, #356]	@ (800477c <_vfiprintf_r+0x224>)
 8004618:	2205      	movs	r2, #5
 800461a:	0018      	movs	r0, r3
 800461c:	7829      	ldrb	r1, [r5, #0]
 800461e:	9305      	str	r3, [sp, #20]
 8004620:	f000 fb98 	bl	8004d54 <memchr>
 8004624:	1c6e      	adds	r6, r5, #1
 8004626:	2800      	cmp	r0, #0
 8004628:	d11f      	bne.n	800466a <_vfiprintf_r+0x112>
 800462a:	6822      	ldr	r2, [r4, #0]
 800462c:	06d3      	lsls	r3, r2, #27
 800462e:	d504      	bpl.n	800463a <_vfiprintf_r+0xe2>
 8004630:	2353      	movs	r3, #83	@ 0x53
 8004632:	a904      	add	r1, sp, #16
 8004634:	185b      	adds	r3, r3, r1
 8004636:	2120      	movs	r1, #32
 8004638:	7019      	strb	r1, [r3, #0]
 800463a:	0713      	lsls	r3, r2, #28
 800463c:	d504      	bpl.n	8004648 <_vfiprintf_r+0xf0>
 800463e:	2353      	movs	r3, #83	@ 0x53
 8004640:	a904      	add	r1, sp, #16
 8004642:	185b      	adds	r3, r3, r1
 8004644:	212b      	movs	r1, #43	@ 0x2b
 8004646:	7019      	strb	r1, [r3, #0]
 8004648:	782b      	ldrb	r3, [r5, #0]
 800464a:	2b2a      	cmp	r3, #42	@ 0x2a
 800464c:	d016      	beq.n	800467c <_vfiprintf_r+0x124>
 800464e:	002e      	movs	r6, r5
 8004650:	2100      	movs	r1, #0
 8004652:	200a      	movs	r0, #10
 8004654:	68e3      	ldr	r3, [r4, #12]
 8004656:	7832      	ldrb	r2, [r6, #0]
 8004658:	1c75      	adds	r5, r6, #1
 800465a:	3a30      	subs	r2, #48	@ 0x30
 800465c:	2a09      	cmp	r2, #9
 800465e:	d950      	bls.n	8004702 <_vfiprintf_r+0x1aa>
 8004660:	2900      	cmp	r1, #0
 8004662:	d111      	bne.n	8004688 <_vfiprintf_r+0x130>
 8004664:	e017      	b.n	8004696 <_vfiprintf_r+0x13e>
 8004666:	3601      	adds	r6, #1
 8004668:	e7af      	b.n	80045ca <_vfiprintf_r+0x72>
 800466a:	9b05      	ldr	r3, [sp, #20]
 800466c:	6822      	ldr	r2, [r4, #0]
 800466e:	1ac0      	subs	r0, r0, r3
 8004670:	2301      	movs	r3, #1
 8004672:	4083      	lsls	r3, r0
 8004674:	4313      	orrs	r3, r2
 8004676:	0035      	movs	r5, r6
 8004678:	6023      	str	r3, [r4, #0]
 800467a:	e7cc      	b.n	8004616 <_vfiprintf_r+0xbe>
 800467c:	9b07      	ldr	r3, [sp, #28]
 800467e:	1d19      	adds	r1, r3, #4
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	9107      	str	r1, [sp, #28]
 8004684:	2b00      	cmp	r3, #0
 8004686:	db01      	blt.n	800468c <_vfiprintf_r+0x134>
 8004688:	930b      	str	r3, [sp, #44]	@ 0x2c
 800468a:	e004      	b.n	8004696 <_vfiprintf_r+0x13e>
 800468c:	425b      	negs	r3, r3
 800468e:	60e3      	str	r3, [r4, #12]
 8004690:	2302      	movs	r3, #2
 8004692:	4313      	orrs	r3, r2
 8004694:	6023      	str	r3, [r4, #0]
 8004696:	7833      	ldrb	r3, [r6, #0]
 8004698:	2b2e      	cmp	r3, #46	@ 0x2e
 800469a:	d10c      	bne.n	80046b6 <_vfiprintf_r+0x15e>
 800469c:	7873      	ldrb	r3, [r6, #1]
 800469e:	2b2a      	cmp	r3, #42	@ 0x2a
 80046a0:	d134      	bne.n	800470c <_vfiprintf_r+0x1b4>
 80046a2:	9b07      	ldr	r3, [sp, #28]
 80046a4:	3602      	adds	r6, #2
 80046a6:	1d1a      	adds	r2, r3, #4
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	9207      	str	r2, [sp, #28]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	da01      	bge.n	80046b4 <_vfiprintf_r+0x15c>
 80046b0:	2301      	movs	r3, #1
 80046b2:	425b      	negs	r3, r3
 80046b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046b6:	4d32      	ldr	r5, [pc, #200]	@ (8004780 <_vfiprintf_r+0x228>)
 80046b8:	2203      	movs	r2, #3
 80046ba:	0028      	movs	r0, r5
 80046bc:	7831      	ldrb	r1, [r6, #0]
 80046be:	f000 fb49 	bl	8004d54 <memchr>
 80046c2:	2800      	cmp	r0, #0
 80046c4:	d006      	beq.n	80046d4 <_vfiprintf_r+0x17c>
 80046c6:	2340      	movs	r3, #64	@ 0x40
 80046c8:	1b40      	subs	r0, r0, r5
 80046ca:	4083      	lsls	r3, r0
 80046cc:	6822      	ldr	r2, [r4, #0]
 80046ce:	3601      	adds	r6, #1
 80046d0:	4313      	orrs	r3, r2
 80046d2:	6023      	str	r3, [r4, #0]
 80046d4:	7831      	ldrb	r1, [r6, #0]
 80046d6:	2206      	movs	r2, #6
 80046d8:	482a      	ldr	r0, [pc, #168]	@ (8004784 <_vfiprintf_r+0x22c>)
 80046da:	1c75      	adds	r5, r6, #1
 80046dc:	7621      	strb	r1, [r4, #24]
 80046de:	f000 fb39 	bl	8004d54 <memchr>
 80046e2:	2800      	cmp	r0, #0
 80046e4:	d040      	beq.n	8004768 <_vfiprintf_r+0x210>
 80046e6:	4b28      	ldr	r3, [pc, #160]	@ (8004788 <_vfiprintf_r+0x230>)
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d122      	bne.n	8004732 <_vfiprintf_r+0x1da>
 80046ec:	2207      	movs	r2, #7
 80046ee:	9b07      	ldr	r3, [sp, #28]
 80046f0:	3307      	adds	r3, #7
 80046f2:	4393      	bics	r3, r2
 80046f4:	3308      	adds	r3, #8
 80046f6:	9307      	str	r3, [sp, #28]
 80046f8:	6963      	ldr	r3, [r4, #20]
 80046fa:	9a04      	ldr	r2, [sp, #16]
 80046fc:	189b      	adds	r3, r3, r2
 80046fe:	6163      	str	r3, [r4, #20]
 8004700:	e762      	b.n	80045c8 <_vfiprintf_r+0x70>
 8004702:	4343      	muls	r3, r0
 8004704:	002e      	movs	r6, r5
 8004706:	2101      	movs	r1, #1
 8004708:	189b      	adds	r3, r3, r2
 800470a:	e7a4      	b.n	8004656 <_vfiprintf_r+0xfe>
 800470c:	2300      	movs	r3, #0
 800470e:	200a      	movs	r0, #10
 8004710:	0019      	movs	r1, r3
 8004712:	3601      	adds	r6, #1
 8004714:	6063      	str	r3, [r4, #4]
 8004716:	7832      	ldrb	r2, [r6, #0]
 8004718:	1c75      	adds	r5, r6, #1
 800471a:	3a30      	subs	r2, #48	@ 0x30
 800471c:	2a09      	cmp	r2, #9
 800471e:	d903      	bls.n	8004728 <_vfiprintf_r+0x1d0>
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0c8      	beq.n	80046b6 <_vfiprintf_r+0x15e>
 8004724:	9109      	str	r1, [sp, #36]	@ 0x24
 8004726:	e7c6      	b.n	80046b6 <_vfiprintf_r+0x15e>
 8004728:	4341      	muls	r1, r0
 800472a:	002e      	movs	r6, r5
 800472c:	2301      	movs	r3, #1
 800472e:	1889      	adds	r1, r1, r2
 8004730:	e7f1      	b.n	8004716 <_vfiprintf_r+0x1be>
 8004732:	aa07      	add	r2, sp, #28
 8004734:	9200      	str	r2, [sp, #0]
 8004736:	0021      	movs	r1, r4
 8004738:	003a      	movs	r2, r7
 800473a:	4b14      	ldr	r3, [pc, #80]	@ (800478c <_vfiprintf_r+0x234>)
 800473c:	9803      	ldr	r0, [sp, #12]
 800473e:	e000      	b.n	8004742 <_vfiprintf_r+0x1ea>
 8004740:	bf00      	nop
 8004742:	9004      	str	r0, [sp, #16]
 8004744:	9b04      	ldr	r3, [sp, #16]
 8004746:	3301      	adds	r3, #1
 8004748:	d1d6      	bne.n	80046f8 <_vfiprintf_r+0x1a0>
 800474a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800474c:	07db      	lsls	r3, r3, #31
 800474e:	d405      	bmi.n	800475c <_vfiprintf_r+0x204>
 8004750:	89bb      	ldrh	r3, [r7, #12]
 8004752:	059b      	lsls	r3, r3, #22
 8004754:	d402      	bmi.n	800475c <_vfiprintf_r+0x204>
 8004756:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004758:	f7ff fdd8 	bl	800430c <__retarget_lock_release_recursive>
 800475c:	89bb      	ldrh	r3, [r7, #12]
 800475e:	065b      	lsls	r3, r3, #25
 8004760:	d500      	bpl.n	8004764 <_vfiprintf_r+0x20c>
 8004762:	e71e      	b.n	80045a2 <_vfiprintf_r+0x4a>
 8004764:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004766:	e71e      	b.n	80045a6 <_vfiprintf_r+0x4e>
 8004768:	aa07      	add	r2, sp, #28
 800476a:	9200      	str	r2, [sp, #0]
 800476c:	0021      	movs	r1, r4
 800476e:	003a      	movs	r2, r7
 8004770:	4b06      	ldr	r3, [pc, #24]	@ (800478c <_vfiprintf_r+0x234>)
 8004772:	9803      	ldr	r0, [sp, #12]
 8004774:	f000 f87c 	bl	8004870 <_printf_i>
 8004778:	e7e3      	b.n	8004742 <_vfiprintf_r+0x1ea>
 800477a:	46c0      	nop			@ (mov r8, r8)
 800477c:	08004f38 	.word	0x08004f38
 8004780:	08004f3e 	.word	0x08004f3e
 8004784:	08004f42 	.word	0x08004f42
 8004788:	00000000 	.word	0x00000000
 800478c:	08004533 	.word	0x08004533

08004790 <_printf_common>:
 8004790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004792:	0016      	movs	r6, r2
 8004794:	9301      	str	r3, [sp, #4]
 8004796:	688a      	ldr	r2, [r1, #8]
 8004798:	690b      	ldr	r3, [r1, #16]
 800479a:	000c      	movs	r4, r1
 800479c:	9000      	str	r0, [sp, #0]
 800479e:	4293      	cmp	r3, r2
 80047a0:	da00      	bge.n	80047a4 <_printf_common+0x14>
 80047a2:	0013      	movs	r3, r2
 80047a4:	0022      	movs	r2, r4
 80047a6:	6033      	str	r3, [r6, #0]
 80047a8:	3243      	adds	r2, #67	@ 0x43
 80047aa:	7812      	ldrb	r2, [r2, #0]
 80047ac:	2a00      	cmp	r2, #0
 80047ae:	d001      	beq.n	80047b4 <_printf_common+0x24>
 80047b0:	3301      	adds	r3, #1
 80047b2:	6033      	str	r3, [r6, #0]
 80047b4:	6823      	ldr	r3, [r4, #0]
 80047b6:	069b      	lsls	r3, r3, #26
 80047b8:	d502      	bpl.n	80047c0 <_printf_common+0x30>
 80047ba:	6833      	ldr	r3, [r6, #0]
 80047bc:	3302      	adds	r3, #2
 80047be:	6033      	str	r3, [r6, #0]
 80047c0:	6822      	ldr	r2, [r4, #0]
 80047c2:	2306      	movs	r3, #6
 80047c4:	0015      	movs	r5, r2
 80047c6:	401d      	ands	r5, r3
 80047c8:	421a      	tst	r2, r3
 80047ca:	d027      	beq.n	800481c <_printf_common+0x8c>
 80047cc:	0023      	movs	r3, r4
 80047ce:	3343      	adds	r3, #67	@ 0x43
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	1e5a      	subs	r2, r3, #1
 80047d4:	4193      	sbcs	r3, r2
 80047d6:	6822      	ldr	r2, [r4, #0]
 80047d8:	0692      	lsls	r2, r2, #26
 80047da:	d430      	bmi.n	800483e <_printf_common+0xae>
 80047dc:	0022      	movs	r2, r4
 80047de:	9901      	ldr	r1, [sp, #4]
 80047e0:	9800      	ldr	r0, [sp, #0]
 80047e2:	9d08      	ldr	r5, [sp, #32]
 80047e4:	3243      	adds	r2, #67	@ 0x43
 80047e6:	47a8      	blx	r5
 80047e8:	3001      	adds	r0, #1
 80047ea:	d025      	beq.n	8004838 <_printf_common+0xa8>
 80047ec:	2206      	movs	r2, #6
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	2500      	movs	r5, #0
 80047f2:	4013      	ands	r3, r2
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d105      	bne.n	8004804 <_printf_common+0x74>
 80047f8:	6833      	ldr	r3, [r6, #0]
 80047fa:	68e5      	ldr	r5, [r4, #12]
 80047fc:	1aed      	subs	r5, r5, r3
 80047fe:	43eb      	mvns	r3, r5
 8004800:	17db      	asrs	r3, r3, #31
 8004802:	401d      	ands	r5, r3
 8004804:	68a3      	ldr	r3, [r4, #8]
 8004806:	6922      	ldr	r2, [r4, #16]
 8004808:	4293      	cmp	r3, r2
 800480a:	dd01      	ble.n	8004810 <_printf_common+0x80>
 800480c:	1a9b      	subs	r3, r3, r2
 800480e:	18ed      	adds	r5, r5, r3
 8004810:	2600      	movs	r6, #0
 8004812:	42b5      	cmp	r5, r6
 8004814:	d120      	bne.n	8004858 <_printf_common+0xc8>
 8004816:	2000      	movs	r0, #0
 8004818:	e010      	b.n	800483c <_printf_common+0xac>
 800481a:	3501      	adds	r5, #1
 800481c:	68e3      	ldr	r3, [r4, #12]
 800481e:	6832      	ldr	r2, [r6, #0]
 8004820:	1a9b      	subs	r3, r3, r2
 8004822:	42ab      	cmp	r3, r5
 8004824:	ddd2      	ble.n	80047cc <_printf_common+0x3c>
 8004826:	0022      	movs	r2, r4
 8004828:	2301      	movs	r3, #1
 800482a:	9901      	ldr	r1, [sp, #4]
 800482c:	9800      	ldr	r0, [sp, #0]
 800482e:	9f08      	ldr	r7, [sp, #32]
 8004830:	3219      	adds	r2, #25
 8004832:	47b8      	blx	r7
 8004834:	3001      	adds	r0, #1
 8004836:	d1f0      	bne.n	800481a <_printf_common+0x8a>
 8004838:	2001      	movs	r0, #1
 800483a:	4240      	negs	r0, r0
 800483c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800483e:	2030      	movs	r0, #48	@ 0x30
 8004840:	18e1      	adds	r1, r4, r3
 8004842:	3143      	adds	r1, #67	@ 0x43
 8004844:	7008      	strb	r0, [r1, #0]
 8004846:	0021      	movs	r1, r4
 8004848:	1c5a      	adds	r2, r3, #1
 800484a:	3145      	adds	r1, #69	@ 0x45
 800484c:	7809      	ldrb	r1, [r1, #0]
 800484e:	18a2      	adds	r2, r4, r2
 8004850:	3243      	adds	r2, #67	@ 0x43
 8004852:	3302      	adds	r3, #2
 8004854:	7011      	strb	r1, [r2, #0]
 8004856:	e7c1      	b.n	80047dc <_printf_common+0x4c>
 8004858:	0022      	movs	r2, r4
 800485a:	2301      	movs	r3, #1
 800485c:	9901      	ldr	r1, [sp, #4]
 800485e:	9800      	ldr	r0, [sp, #0]
 8004860:	9f08      	ldr	r7, [sp, #32]
 8004862:	321a      	adds	r2, #26
 8004864:	47b8      	blx	r7
 8004866:	3001      	adds	r0, #1
 8004868:	d0e6      	beq.n	8004838 <_printf_common+0xa8>
 800486a:	3601      	adds	r6, #1
 800486c:	e7d1      	b.n	8004812 <_printf_common+0x82>
	...

08004870 <_printf_i>:
 8004870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004872:	b08b      	sub	sp, #44	@ 0x2c
 8004874:	9206      	str	r2, [sp, #24]
 8004876:	000a      	movs	r2, r1
 8004878:	3243      	adds	r2, #67	@ 0x43
 800487a:	9307      	str	r3, [sp, #28]
 800487c:	9005      	str	r0, [sp, #20]
 800487e:	9203      	str	r2, [sp, #12]
 8004880:	7e0a      	ldrb	r2, [r1, #24]
 8004882:	000c      	movs	r4, r1
 8004884:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004886:	2a78      	cmp	r2, #120	@ 0x78
 8004888:	d809      	bhi.n	800489e <_printf_i+0x2e>
 800488a:	2a62      	cmp	r2, #98	@ 0x62
 800488c:	d80b      	bhi.n	80048a6 <_printf_i+0x36>
 800488e:	2a00      	cmp	r2, #0
 8004890:	d100      	bne.n	8004894 <_printf_i+0x24>
 8004892:	e0bc      	b.n	8004a0e <_printf_i+0x19e>
 8004894:	497b      	ldr	r1, [pc, #492]	@ (8004a84 <_printf_i+0x214>)
 8004896:	9104      	str	r1, [sp, #16]
 8004898:	2a58      	cmp	r2, #88	@ 0x58
 800489a:	d100      	bne.n	800489e <_printf_i+0x2e>
 800489c:	e090      	b.n	80049c0 <_printf_i+0x150>
 800489e:	0025      	movs	r5, r4
 80048a0:	3542      	adds	r5, #66	@ 0x42
 80048a2:	702a      	strb	r2, [r5, #0]
 80048a4:	e022      	b.n	80048ec <_printf_i+0x7c>
 80048a6:	0010      	movs	r0, r2
 80048a8:	3863      	subs	r0, #99	@ 0x63
 80048aa:	2815      	cmp	r0, #21
 80048ac:	d8f7      	bhi.n	800489e <_printf_i+0x2e>
 80048ae:	f7fb fc29 	bl	8000104 <__gnu_thumb1_case_shi>
 80048b2:	0016      	.short	0x0016
 80048b4:	fff6001f 	.word	0xfff6001f
 80048b8:	fff6fff6 	.word	0xfff6fff6
 80048bc:	001ffff6 	.word	0x001ffff6
 80048c0:	fff6fff6 	.word	0xfff6fff6
 80048c4:	fff6fff6 	.word	0xfff6fff6
 80048c8:	003600a1 	.word	0x003600a1
 80048cc:	fff60080 	.word	0xfff60080
 80048d0:	00b2fff6 	.word	0x00b2fff6
 80048d4:	0036fff6 	.word	0x0036fff6
 80048d8:	fff6fff6 	.word	0xfff6fff6
 80048dc:	0084      	.short	0x0084
 80048de:	0025      	movs	r5, r4
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	3542      	adds	r5, #66	@ 0x42
 80048e4:	1d11      	adds	r1, r2, #4
 80048e6:	6019      	str	r1, [r3, #0]
 80048e8:	6813      	ldr	r3, [r2, #0]
 80048ea:	702b      	strb	r3, [r5, #0]
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0a0      	b.n	8004a32 <_printf_i+0x1c2>
 80048f0:	6818      	ldr	r0, [r3, #0]
 80048f2:	6809      	ldr	r1, [r1, #0]
 80048f4:	1d02      	adds	r2, r0, #4
 80048f6:	060d      	lsls	r5, r1, #24
 80048f8:	d50b      	bpl.n	8004912 <_printf_i+0xa2>
 80048fa:	6806      	ldr	r6, [r0, #0]
 80048fc:	601a      	str	r2, [r3, #0]
 80048fe:	2e00      	cmp	r6, #0
 8004900:	da03      	bge.n	800490a <_printf_i+0x9a>
 8004902:	232d      	movs	r3, #45	@ 0x2d
 8004904:	9a03      	ldr	r2, [sp, #12]
 8004906:	4276      	negs	r6, r6
 8004908:	7013      	strb	r3, [r2, #0]
 800490a:	4b5e      	ldr	r3, [pc, #376]	@ (8004a84 <_printf_i+0x214>)
 800490c:	270a      	movs	r7, #10
 800490e:	9304      	str	r3, [sp, #16]
 8004910:	e018      	b.n	8004944 <_printf_i+0xd4>
 8004912:	6806      	ldr	r6, [r0, #0]
 8004914:	601a      	str	r2, [r3, #0]
 8004916:	0649      	lsls	r1, r1, #25
 8004918:	d5f1      	bpl.n	80048fe <_printf_i+0x8e>
 800491a:	b236      	sxth	r6, r6
 800491c:	e7ef      	b.n	80048fe <_printf_i+0x8e>
 800491e:	6808      	ldr	r0, [r1, #0]
 8004920:	6819      	ldr	r1, [r3, #0]
 8004922:	c940      	ldmia	r1!, {r6}
 8004924:	0605      	lsls	r5, r0, #24
 8004926:	d402      	bmi.n	800492e <_printf_i+0xbe>
 8004928:	0640      	lsls	r0, r0, #25
 800492a:	d500      	bpl.n	800492e <_printf_i+0xbe>
 800492c:	b2b6      	uxth	r6, r6
 800492e:	6019      	str	r1, [r3, #0]
 8004930:	4b54      	ldr	r3, [pc, #336]	@ (8004a84 <_printf_i+0x214>)
 8004932:	270a      	movs	r7, #10
 8004934:	9304      	str	r3, [sp, #16]
 8004936:	2a6f      	cmp	r2, #111	@ 0x6f
 8004938:	d100      	bne.n	800493c <_printf_i+0xcc>
 800493a:	3f02      	subs	r7, #2
 800493c:	0023      	movs	r3, r4
 800493e:	2200      	movs	r2, #0
 8004940:	3343      	adds	r3, #67	@ 0x43
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	6863      	ldr	r3, [r4, #4]
 8004946:	60a3      	str	r3, [r4, #8]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db03      	blt.n	8004954 <_printf_i+0xe4>
 800494c:	2104      	movs	r1, #4
 800494e:	6822      	ldr	r2, [r4, #0]
 8004950:	438a      	bics	r2, r1
 8004952:	6022      	str	r2, [r4, #0]
 8004954:	2e00      	cmp	r6, #0
 8004956:	d102      	bne.n	800495e <_printf_i+0xee>
 8004958:	9d03      	ldr	r5, [sp, #12]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00c      	beq.n	8004978 <_printf_i+0x108>
 800495e:	9d03      	ldr	r5, [sp, #12]
 8004960:	0030      	movs	r0, r6
 8004962:	0039      	movs	r1, r7
 8004964:	f7fb fc5e 	bl	8000224 <__aeabi_uidivmod>
 8004968:	9b04      	ldr	r3, [sp, #16]
 800496a:	3d01      	subs	r5, #1
 800496c:	5c5b      	ldrb	r3, [r3, r1]
 800496e:	702b      	strb	r3, [r5, #0]
 8004970:	0033      	movs	r3, r6
 8004972:	0006      	movs	r6, r0
 8004974:	429f      	cmp	r7, r3
 8004976:	d9f3      	bls.n	8004960 <_printf_i+0xf0>
 8004978:	2f08      	cmp	r7, #8
 800497a:	d109      	bne.n	8004990 <_printf_i+0x120>
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	07db      	lsls	r3, r3, #31
 8004980:	d506      	bpl.n	8004990 <_printf_i+0x120>
 8004982:	6862      	ldr	r2, [r4, #4]
 8004984:	6923      	ldr	r3, [r4, #16]
 8004986:	429a      	cmp	r2, r3
 8004988:	dc02      	bgt.n	8004990 <_printf_i+0x120>
 800498a:	2330      	movs	r3, #48	@ 0x30
 800498c:	3d01      	subs	r5, #1
 800498e:	702b      	strb	r3, [r5, #0]
 8004990:	9b03      	ldr	r3, [sp, #12]
 8004992:	1b5b      	subs	r3, r3, r5
 8004994:	6123      	str	r3, [r4, #16]
 8004996:	9b07      	ldr	r3, [sp, #28]
 8004998:	0021      	movs	r1, r4
 800499a:	9300      	str	r3, [sp, #0]
 800499c:	9805      	ldr	r0, [sp, #20]
 800499e:	9b06      	ldr	r3, [sp, #24]
 80049a0:	aa09      	add	r2, sp, #36	@ 0x24
 80049a2:	f7ff fef5 	bl	8004790 <_printf_common>
 80049a6:	3001      	adds	r0, #1
 80049a8:	d148      	bne.n	8004a3c <_printf_i+0x1cc>
 80049aa:	2001      	movs	r0, #1
 80049ac:	4240      	negs	r0, r0
 80049ae:	b00b      	add	sp, #44	@ 0x2c
 80049b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049b2:	2220      	movs	r2, #32
 80049b4:	6809      	ldr	r1, [r1, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	6022      	str	r2, [r4, #0]
 80049ba:	2278      	movs	r2, #120	@ 0x78
 80049bc:	4932      	ldr	r1, [pc, #200]	@ (8004a88 <_printf_i+0x218>)
 80049be:	9104      	str	r1, [sp, #16]
 80049c0:	0021      	movs	r1, r4
 80049c2:	3145      	adds	r1, #69	@ 0x45
 80049c4:	700a      	strb	r2, [r1, #0]
 80049c6:	6819      	ldr	r1, [r3, #0]
 80049c8:	6822      	ldr	r2, [r4, #0]
 80049ca:	c940      	ldmia	r1!, {r6}
 80049cc:	0610      	lsls	r0, r2, #24
 80049ce:	d402      	bmi.n	80049d6 <_printf_i+0x166>
 80049d0:	0650      	lsls	r0, r2, #25
 80049d2:	d500      	bpl.n	80049d6 <_printf_i+0x166>
 80049d4:	b2b6      	uxth	r6, r6
 80049d6:	6019      	str	r1, [r3, #0]
 80049d8:	07d3      	lsls	r3, r2, #31
 80049da:	d502      	bpl.n	80049e2 <_printf_i+0x172>
 80049dc:	2320      	movs	r3, #32
 80049de:	4313      	orrs	r3, r2
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	2e00      	cmp	r6, #0
 80049e4:	d001      	beq.n	80049ea <_printf_i+0x17a>
 80049e6:	2710      	movs	r7, #16
 80049e8:	e7a8      	b.n	800493c <_printf_i+0xcc>
 80049ea:	2220      	movs	r2, #32
 80049ec:	6823      	ldr	r3, [r4, #0]
 80049ee:	4393      	bics	r3, r2
 80049f0:	6023      	str	r3, [r4, #0]
 80049f2:	e7f8      	b.n	80049e6 <_printf_i+0x176>
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	680d      	ldr	r5, [r1, #0]
 80049f8:	1d10      	adds	r0, r2, #4
 80049fa:	6949      	ldr	r1, [r1, #20]
 80049fc:	6018      	str	r0, [r3, #0]
 80049fe:	6813      	ldr	r3, [r2, #0]
 8004a00:	062e      	lsls	r6, r5, #24
 8004a02:	d501      	bpl.n	8004a08 <_printf_i+0x198>
 8004a04:	6019      	str	r1, [r3, #0]
 8004a06:	e002      	b.n	8004a0e <_printf_i+0x19e>
 8004a08:	066d      	lsls	r5, r5, #25
 8004a0a:	d5fb      	bpl.n	8004a04 <_printf_i+0x194>
 8004a0c:	8019      	strh	r1, [r3, #0]
 8004a0e:	2300      	movs	r3, #0
 8004a10:	9d03      	ldr	r5, [sp, #12]
 8004a12:	6123      	str	r3, [r4, #16]
 8004a14:	e7bf      	b.n	8004996 <_printf_i+0x126>
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	1d11      	adds	r1, r2, #4
 8004a1a:	6019      	str	r1, [r3, #0]
 8004a1c:	6815      	ldr	r5, [r2, #0]
 8004a1e:	2100      	movs	r1, #0
 8004a20:	0028      	movs	r0, r5
 8004a22:	6862      	ldr	r2, [r4, #4]
 8004a24:	f000 f996 	bl	8004d54 <memchr>
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d001      	beq.n	8004a30 <_printf_i+0x1c0>
 8004a2c:	1b40      	subs	r0, r0, r5
 8004a2e:	6060      	str	r0, [r4, #4]
 8004a30:	6863      	ldr	r3, [r4, #4]
 8004a32:	6123      	str	r3, [r4, #16]
 8004a34:	2300      	movs	r3, #0
 8004a36:	9a03      	ldr	r2, [sp, #12]
 8004a38:	7013      	strb	r3, [r2, #0]
 8004a3a:	e7ac      	b.n	8004996 <_printf_i+0x126>
 8004a3c:	002a      	movs	r2, r5
 8004a3e:	6923      	ldr	r3, [r4, #16]
 8004a40:	9906      	ldr	r1, [sp, #24]
 8004a42:	9805      	ldr	r0, [sp, #20]
 8004a44:	9d07      	ldr	r5, [sp, #28]
 8004a46:	47a8      	blx	r5
 8004a48:	3001      	adds	r0, #1
 8004a4a:	d0ae      	beq.n	80049aa <_printf_i+0x13a>
 8004a4c:	6823      	ldr	r3, [r4, #0]
 8004a4e:	079b      	lsls	r3, r3, #30
 8004a50:	d415      	bmi.n	8004a7e <_printf_i+0x20e>
 8004a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a54:	68e0      	ldr	r0, [r4, #12]
 8004a56:	4298      	cmp	r0, r3
 8004a58:	daa9      	bge.n	80049ae <_printf_i+0x13e>
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	e7a7      	b.n	80049ae <_printf_i+0x13e>
 8004a5e:	0022      	movs	r2, r4
 8004a60:	2301      	movs	r3, #1
 8004a62:	9906      	ldr	r1, [sp, #24]
 8004a64:	9805      	ldr	r0, [sp, #20]
 8004a66:	9e07      	ldr	r6, [sp, #28]
 8004a68:	3219      	adds	r2, #25
 8004a6a:	47b0      	blx	r6
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	d09c      	beq.n	80049aa <_printf_i+0x13a>
 8004a70:	3501      	adds	r5, #1
 8004a72:	68e3      	ldr	r3, [r4, #12]
 8004a74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	42ab      	cmp	r3, r5
 8004a7a:	dcf0      	bgt.n	8004a5e <_printf_i+0x1ee>
 8004a7c:	e7e9      	b.n	8004a52 <_printf_i+0x1e2>
 8004a7e:	2500      	movs	r5, #0
 8004a80:	e7f7      	b.n	8004a72 <_printf_i+0x202>
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	08004f49 	.word	0x08004f49
 8004a88:	08004f5a 	.word	0x08004f5a

08004a8c <__sflush_r>:
 8004a8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a8e:	220c      	movs	r2, #12
 8004a90:	5e8b      	ldrsh	r3, [r1, r2]
 8004a92:	0005      	movs	r5, r0
 8004a94:	000c      	movs	r4, r1
 8004a96:	071a      	lsls	r2, r3, #28
 8004a98:	d456      	bmi.n	8004b48 <__sflush_r+0xbc>
 8004a9a:	684a      	ldr	r2, [r1, #4]
 8004a9c:	2a00      	cmp	r2, #0
 8004a9e:	dc02      	bgt.n	8004aa6 <__sflush_r+0x1a>
 8004aa0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004aa2:	2a00      	cmp	r2, #0
 8004aa4:	dd4e      	ble.n	8004b44 <__sflush_r+0xb8>
 8004aa6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004aa8:	2f00      	cmp	r7, #0
 8004aaa:	d04b      	beq.n	8004b44 <__sflush_r+0xb8>
 8004aac:	2200      	movs	r2, #0
 8004aae:	2080      	movs	r0, #128	@ 0x80
 8004ab0:	682e      	ldr	r6, [r5, #0]
 8004ab2:	602a      	str	r2, [r5, #0]
 8004ab4:	001a      	movs	r2, r3
 8004ab6:	0140      	lsls	r0, r0, #5
 8004ab8:	6a21      	ldr	r1, [r4, #32]
 8004aba:	4002      	ands	r2, r0
 8004abc:	4203      	tst	r3, r0
 8004abe:	d033      	beq.n	8004b28 <__sflush_r+0x9c>
 8004ac0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ac2:	89a3      	ldrh	r3, [r4, #12]
 8004ac4:	075b      	lsls	r3, r3, #29
 8004ac6:	d506      	bpl.n	8004ad6 <__sflush_r+0x4a>
 8004ac8:	6863      	ldr	r3, [r4, #4]
 8004aca:	1ad2      	subs	r2, r2, r3
 8004acc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <__sflush_r+0x4a>
 8004ad2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ad4:	1ad2      	subs	r2, r2, r3
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	0028      	movs	r0, r5
 8004ada:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004adc:	6a21      	ldr	r1, [r4, #32]
 8004ade:	47b8      	blx	r7
 8004ae0:	89a2      	ldrh	r2, [r4, #12]
 8004ae2:	1c43      	adds	r3, r0, #1
 8004ae4:	d106      	bne.n	8004af4 <__sflush_r+0x68>
 8004ae6:	6829      	ldr	r1, [r5, #0]
 8004ae8:	291d      	cmp	r1, #29
 8004aea:	d846      	bhi.n	8004b7a <__sflush_r+0xee>
 8004aec:	4b29      	ldr	r3, [pc, #164]	@ (8004b94 <__sflush_r+0x108>)
 8004aee:	410b      	asrs	r3, r1
 8004af0:	07db      	lsls	r3, r3, #31
 8004af2:	d442      	bmi.n	8004b7a <__sflush_r+0xee>
 8004af4:	2300      	movs	r3, #0
 8004af6:	6063      	str	r3, [r4, #4]
 8004af8:	6923      	ldr	r3, [r4, #16]
 8004afa:	6023      	str	r3, [r4, #0]
 8004afc:	04d2      	lsls	r2, r2, #19
 8004afe:	d505      	bpl.n	8004b0c <__sflush_r+0x80>
 8004b00:	1c43      	adds	r3, r0, #1
 8004b02:	d102      	bne.n	8004b0a <__sflush_r+0x7e>
 8004b04:	682b      	ldr	r3, [r5, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d100      	bne.n	8004b0c <__sflush_r+0x80>
 8004b0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b0e:	602e      	str	r6, [r5, #0]
 8004b10:	2900      	cmp	r1, #0
 8004b12:	d017      	beq.n	8004b44 <__sflush_r+0xb8>
 8004b14:	0023      	movs	r3, r4
 8004b16:	3344      	adds	r3, #68	@ 0x44
 8004b18:	4299      	cmp	r1, r3
 8004b1a:	d002      	beq.n	8004b22 <__sflush_r+0x96>
 8004b1c:	0028      	movs	r0, r5
 8004b1e:	f7ff fbf7 	bl	8004310 <_free_r>
 8004b22:	2300      	movs	r3, #0
 8004b24:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b26:	e00d      	b.n	8004b44 <__sflush_r+0xb8>
 8004b28:	2301      	movs	r3, #1
 8004b2a:	0028      	movs	r0, r5
 8004b2c:	47b8      	blx	r7
 8004b2e:	0002      	movs	r2, r0
 8004b30:	1c43      	adds	r3, r0, #1
 8004b32:	d1c6      	bne.n	8004ac2 <__sflush_r+0x36>
 8004b34:	682b      	ldr	r3, [r5, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0c3      	beq.n	8004ac2 <__sflush_r+0x36>
 8004b3a:	2b1d      	cmp	r3, #29
 8004b3c:	d001      	beq.n	8004b42 <__sflush_r+0xb6>
 8004b3e:	2b16      	cmp	r3, #22
 8004b40:	d11a      	bne.n	8004b78 <__sflush_r+0xec>
 8004b42:	602e      	str	r6, [r5, #0]
 8004b44:	2000      	movs	r0, #0
 8004b46:	e01e      	b.n	8004b86 <__sflush_r+0xfa>
 8004b48:	690e      	ldr	r6, [r1, #16]
 8004b4a:	2e00      	cmp	r6, #0
 8004b4c:	d0fa      	beq.n	8004b44 <__sflush_r+0xb8>
 8004b4e:	680f      	ldr	r7, [r1, #0]
 8004b50:	600e      	str	r6, [r1, #0]
 8004b52:	1bba      	subs	r2, r7, r6
 8004b54:	9201      	str	r2, [sp, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	079b      	lsls	r3, r3, #30
 8004b5a:	d100      	bne.n	8004b5e <__sflush_r+0xd2>
 8004b5c:	694a      	ldr	r2, [r1, #20]
 8004b5e:	60a2      	str	r2, [r4, #8]
 8004b60:	9b01      	ldr	r3, [sp, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	ddee      	ble.n	8004b44 <__sflush_r+0xb8>
 8004b66:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004b68:	0032      	movs	r2, r6
 8004b6a:	001f      	movs	r7, r3
 8004b6c:	0028      	movs	r0, r5
 8004b6e:	9b01      	ldr	r3, [sp, #4]
 8004b70:	6a21      	ldr	r1, [r4, #32]
 8004b72:	47b8      	blx	r7
 8004b74:	2800      	cmp	r0, #0
 8004b76:	dc07      	bgt.n	8004b88 <__sflush_r+0xfc>
 8004b78:	89a2      	ldrh	r2, [r4, #12]
 8004b7a:	2340      	movs	r3, #64	@ 0x40
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	b21b      	sxth	r3, r3
 8004b82:	81a3      	strh	r3, [r4, #12]
 8004b84:	4240      	negs	r0, r0
 8004b86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b88:	9b01      	ldr	r3, [sp, #4]
 8004b8a:	1836      	adds	r6, r6, r0
 8004b8c:	1a1b      	subs	r3, r3, r0
 8004b8e:	9301      	str	r3, [sp, #4]
 8004b90:	e7e6      	b.n	8004b60 <__sflush_r+0xd4>
 8004b92:	46c0      	nop			@ (mov r8, r8)
 8004b94:	dfbffffe 	.word	0xdfbffffe

08004b98 <_fflush_r>:
 8004b98:	690b      	ldr	r3, [r1, #16]
 8004b9a:	b570      	push	{r4, r5, r6, lr}
 8004b9c:	0005      	movs	r5, r0
 8004b9e:	000c      	movs	r4, r1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d102      	bne.n	8004baa <_fflush_r+0x12>
 8004ba4:	2500      	movs	r5, #0
 8004ba6:	0028      	movs	r0, r5
 8004ba8:	bd70      	pop	{r4, r5, r6, pc}
 8004baa:	2800      	cmp	r0, #0
 8004bac:	d004      	beq.n	8004bb8 <_fflush_r+0x20>
 8004bae:	6a03      	ldr	r3, [r0, #32]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <_fflush_r+0x20>
 8004bb4:	f7ff fa98 	bl	80040e8 <__sinit>
 8004bb8:	220c      	movs	r2, #12
 8004bba:	5ea3      	ldrsh	r3, [r4, r2]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0f1      	beq.n	8004ba4 <_fflush_r+0xc>
 8004bc0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004bc2:	07d2      	lsls	r2, r2, #31
 8004bc4:	d404      	bmi.n	8004bd0 <_fflush_r+0x38>
 8004bc6:	059b      	lsls	r3, r3, #22
 8004bc8:	d402      	bmi.n	8004bd0 <_fflush_r+0x38>
 8004bca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bcc:	f7ff fb9d 	bl	800430a <__retarget_lock_acquire_recursive>
 8004bd0:	0028      	movs	r0, r5
 8004bd2:	0021      	movs	r1, r4
 8004bd4:	f7ff ff5a 	bl	8004a8c <__sflush_r>
 8004bd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bda:	0005      	movs	r5, r0
 8004bdc:	07db      	lsls	r3, r3, #31
 8004bde:	d4e2      	bmi.n	8004ba6 <_fflush_r+0xe>
 8004be0:	89a3      	ldrh	r3, [r4, #12]
 8004be2:	059b      	lsls	r3, r3, #22
 8004be4:	d4df      	bmi.n	8004ba6 <_fflush_r+0xe>
 8004be6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004be8:	f7ff fb90 	bl	800430c <__retarget_lock_release_recursive>
 8004bec:	e7db      	b.n	8004ba6 <_fflush_r+0xe>

08004bee <__swbuf_r>:
 8004bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bf0:	0006      	movs	r6, r0
 8004bf2:	000d      	movs	r5, r1
 8004bf4:	0014      	movs	r4, r2
 8004bf6:	2800      	cmp	r0, #0
 8004bf8:	d004      	beq.n	8004c04 <__swbuf_r+0x16>
 8004bfa:	6a03      	ldr	r3, [r0, #32]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <__swbuf_r+0x16>
 8004c00:	f7ff fa72 	bl	80040e8 <__sinit>
 8004c04:	69a3      	ldr	r3, [r4, #24]
 8004c06:	60a3      	str	r3, [r4, #8]
 8004c08:	89a3      	ldrh	r3, [r4, #12]
 8004c0a:	071b      	lsls	r3, r3, #28
 8004c0c:	d502      	bpl.n	8004c14 <__swbuf_r+0x26>
 8004c0e:	6923      	ldr	r3, [r4, #16]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d109      	bne.n	8004c28 <__swbuf_r+0x3a>
 8004c14:	0021      	movs	r1, r4
 8004c16:	0030      	movs	r0, r6
 8004c18:	f000 f82c 	bl	8004c74 <__swsetup_r>
 8004c1c:	2800      	cmp	r0, #0
 8004c1e:	d003      	beq.n	8004c28 <__swbuf_r+0x3a>
 8004c20:	2501      	movs	r5, #1
 8004c22:	426d      	negs	r5, r5
 8004c24:	0028      	movs	r0, r5
 8004c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c28:	6923      	ldr	r3, [r4, #16]
 8004c2a:	6820      	ldr	r0, [r4, #0]
 8004c2c:	b2ef      	uxtb	r7, r5
 8004c2e:	1ac0      	subs	r0, r0, r3
 8004c30:	6963      	ldr	r3, [r4, #20]
 8004c32:	b2ed      	uxtb	r5, r5
 8004c34:	4283      	cmp	r3, r0
 8004c36:	dc05      	bgt.n	8004c44 <__swbuf_r+0x56>
 8004c38:	0021      	movs	r1, r4
 8004c3a:	0030      	movs	r0, r6
 8004c3c:	f7ff ffac 	bl	8004b98 <_fflush_r>
 8004c40:	2800      	cmp	r0, #0
 8004c42:	d1ed      	bne.n	8004c20 <__swbuf_r+0x32>
 8004c44:	68a3      	ldr	r3, [r4, #8]
 8004c46:	3001      	adds	r0, #1
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	60a3      	str	r3, [r4, #8]
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	6022      	str	r2, [r4, #0]
 8004c52:	701f      	strb	r7, [r3, #0]
 8004c54:	6963      	ldr	r3, [r4, #20]
 8004c56:	4283      	cmp	r3, r0
 8004c58:	d004      	beq.n	8004c64 <__swbuf_r+0x76>
 8004c5a:	89a3      	ldrh	r3, [r4, #12]
 8004c5c:	07db      	lsls	r3, r3, #31
 8004c5e:	d5e1      	bpl.n	8004c24 <__swbuf_r+0x36>
 8004c60:	2d0a      	cmp	r5, #10
 8004c62:	d1df      	bne.n	8004c24 <__swbuf_r+0x36>
 8004c64:	0021      	movs	r1, r4
 8004c66:	0030      	movs	r0, r6
 8004c68:	f7ff ff96 	bl	8004b98 <_fflush_r>
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	d0d9      	beq.n	8004c24 <__swbuf_r+0x36>
 8004c70:	e7d6      	b.n	8004c20 <__swbuf_r+0x32>
	...

08004c74 <__swsetup_r>:
 8004c74:	4b2d      	ldr	r3, [pc, #180]	@ (8004d2c <__swsetup_r+0xb8>)
 8004c76:	b570      	push	{r4, r5, r6, lr}
 8004c78:	0005      	movs	r5, r0
 8004c7a:	6818      	ldr	r0, [r3, #0]
 8004c7c:	000c      	movs	r4, r1
 8004c7e:	2800      	cmp	r0, #0
 8004c80:	d004      	beq.n	8004c8c <__swsetup_r+0x18>
 8004c82:	6a03      	ldr	r3, [r0, #32]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d101      	bne.n	8004c8c <__swsetup_r+0x18>
 8004c88:	f7ff fa2e 	bl	80040e8 <__sinit>
 8004c8c:	230c      	movs	r3, #12
 8004c8e:	5ee2      	ldrsh	r2, [r4, r3]
 8004c90:	0713      	lsls	r3, r2, #28
 8004c92:	d423      	bmi.n	8004cdc <__swsetup_r+0x68>
 8004c94:	06d3      	lsls	r3, r2, #27
 8004c96:	d407      	bmi.n	8004ca8 <__swsetup_r+0x34>
 8004c98:	2309      	movs	r3, #9
 8004c9a:	602b      	str	r3, [r5, #0]
 8004c9c:	2340      	movs	r3, #64	@ 0x40
 8004c9e:	2001      	movs	r0, #1
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	81a3      	strh	r3, [r4, #12]
 8004ca4:	4240      	negs	r0, r0
 8004ca6:	e03a      	b.n	8004d1e <__swsetup_r+0xaa>
 8004ca8:	0752      	lsls	r2, r2, #29
 8004caa:	d513      	bpl.n	8004cd4 <__swsetup_r+0x60>
 8004cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cae:	2900      	cmp	r1, #0
 8004cb0:	d008      	beq.n	8004cc4 <__swsetup_r+0x50>
 8004cb2:	0023      	movs	r3, r4
 8004cb4:	3344      	adds	r3, #68	@ 0x44
 8004cb6:	4299      	cmp	r1, r3
 8004cb8:	d002      	beq.n	8004cc0 <__swsetup_r+0x4c>
 8004cba:	0028      	movs	r0, r5
 8004cbc:	f7ff fb28 	bl	8004310 <_free_r>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cc4:	2224      	movs	r2, #36	@ 0x24
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	4393      	bics	r3, r2
 8004cca:	81a3      	strh	r3, [r4, #12]
 8004ccc:	2300      	movs	r3, #0
 8004cce:	6063      	str	r3, [r4, #4]
 8004cd0:	6923      	ldr	r3, [r4, #16]
 8004cd2:	6023      	str	r3, [r4, #0]
 8004cd4:	2308      	movs	r3, #8
 8004cd6:	89a2      	ldrh	r2, [r4, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	81a3      	strh	r3, [r4, #12]
 8004cdc:	6923      	ldr	r3, [r4, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10b      	bne.n	8004cfa <__swsetup_r+0x86>
 8004ce2:	21a0      	movs	r1, #160	@ 0xa0
 8004ce4:	2280      	movs	r2, #128	@ 0x80
 8004ce6:	89a3      	ldrh	r3, [r4, #12]
 8004ce8:	0089      	lsls	r1, r1, #2
 8004cea:	0092      	lsls	r2, r2, #2
 8004cec:	400b      	ands	r3, r1
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d003      	beq.n	8004cfa <__swsetup_r+0x86>
 8004cf2:	0021      	movs	r1, r4
 8004cf4:	0028      	movs	r0, r5
 8004cf6:	f000 f863 	bl	8004dc0 <__smakebuf_r>
 8004cfa:	230c      	movs	r3, #12
 8004cfc:	5ee2      	ldrsh	r2, [r4, r3]
 8004cfe:	2101      	movs	r1, #1
 8004d00:	0013      	movs	r3, r2
 8004d02:	400b      	ands	r3, r1
 8004d04:	420a      	tst	r2, r1
 8004d06:	d00b      	beq.n	8004d20 <__swsetup_r+0xac>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60a3      	str	r3, [r4, #8]
 8004d0c:	6963      	ldr	r3, [r4, #20]
 8004d0e:	425b      	negs	r3, r3
 8004d10:	61a3      	str	r3, [r4, #24]
 8004d12:	2000      	movs	r0, #0
 8004d14:	6923      	ldr	r3, [r4, #16]
 8004d16:	4283      	cmp	r3, r0
 8004d18:	d101      	bne.n	8004d1e <__swsetup_r+0xaa>
 8004d1a:	0613      	lsls	r3, r2, #24
 8004d1c:	d4be      	bmi.n	8004c9c <__swsetup_r+0x28>
 8004d1e:	bd70      	pop	{r4, r5, r6, pc}
 8004d20:	0791      	lsls	r1, r2, #30
 8004d22:	d400      	bmi.n	8004d26 <__swsetup_r+0xb2>
 8004d24:	6963      	ldr	r3, [r4, #20]
 8004d26:	60a3      	str	r3, [r4, #8]
 8004d28:	e7f3      	b.n	8004d12 <__swsetup_r+0x9e>
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	20000018 	.word	0x20000018

08004d30 <_sbrk_r>:
 8004d30:	2300      	movs	r3, #0
 8004d32:	b570      	push	{r4, r5, r6, lr}
 8004d34:	4d06      	ldr	r5, [pc, #24]	@ (8004d50 <_sbrk_r+0x20>)
 8004d36:	0004      	movs	r4, r0
 8004d38:	0008      	movs	r0, r1
 8004d3a:	602b      	str	r3, [r5, #0]
 8004d3c:	f7fb ff5e 	bl	8000bfc <_sbrk>
 8004d40:	1c43      	adds	r3, r0, #1
 8004d42:	d103      	bne.n	8004d4c <_sbrk_r+0x1c>
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d000      	beq.n	8004d4c <_sbrk_r+0x1c>
 8004d4a:	6023      	str	r3, [r4, #0]
 8004d4c:	bd70      	pop	{r4, r5, r6, pc}
 8004d4e:	46c0      	nop			@ (mov r8, r8)
 8004d50:	200002b4 	.word	0x200002b4

08004d54 <memchr>:
 8004d54:	b2c9      	uxtb	r1, r1
 8004d56:	1882      	adds	r2, r0, r2
 8004d58:	4290      	cmp	r0, r2
 8004d5a:	d101      	bne.n	8004d60 <memchr+0xc>
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	4770      	bx	lr
 8004d60:	7803      	ldrb	r3, [r0, #0]
 8004d62:	428b      	cmp	r3, r1
 8004d64:	d0fb      	beq.n	8004d5e <memchr+0xa>
 8004d66:	3001      	adds	r0, #1
 8004d68:	e7f6      	b.n	8004d58 <memchr+0x4>
	...

08004d6c <__swhatbuf_r>:
 8004d6c:	b570      	push	{r4, r5, r6, lr}
 8004d6e:	000e      	movs	r6, r1
 8004d70:	001d      	movs	r5, r3
 8004d72:	230e      	movs	r3, #14
 8004d74:	5ec9      	ldrsh	r1, [r1, r3]
 8004d76:	0014      	movs	r4, r2
 8004d78:	b096      	sub	sp, #88	@ 0x58
 8004d7a:	2900      	cmp	r1, #0
 8004d7c:	da0c      	bge.n	8004d98 <__swhatbuf_r+0x2c>
 8004d7e:	89b2      	ldrh	r2, [r6, #12]
 8004d80:	2380      	movs	r3, #128	@ 0x80
 8004d82:	0011      	movs	r1, r2
 8004d84:	4019      	ands	r1, r3
 8004d86:	421a      	tst	r2, r3
 8004d88:	d114      	bne.n	8004db4 <__swhatbuf_r+0x48>
 8004d8a:	2380      	movs	r3, #128	@ 0x80
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	2000      	movs	r0, #0
 8004d90:	6029      	str	r1, [r5, #0]
 8004d92:	6023      	str	r3, [r4, #0]
 8004d94:	b016      	add	sp, #88	@ 0x58
 8004d96:	bd70      	pop	{r4, r5, r6, pc}
 8004d98:	466a      	mov	r2, sp
 8004d9a:	f000 f853 	bl	8004e44 <_fstat_r>
 8004d9e:	2800      	cmp	r0, #0
 8004da0:	dbed      	blt.n	8004d7e <__swhatbuf_r+0x12>
 8004da2:	23f0      	movs	r3, #240	@ 0xf0
 8004da4:	9901      	ldr	r1, [sp, #4]
 8004da6:	021b      	lsls	r3, r3, #8
 8004da8:	4019      	ands	r1, r3
 8004daa:	4b04      	ldr	r3, [pc, #16]	@ (8004dbc <__swhatbuf_r+0x50>)
 8004dac:	18c9      	adds	r1, r1, r3
 8004dae:	424b      	negs	r3, r1
 8004db0:	4159      	adcs	r1, r3
 8004db2:	e7ea      	b.n	8004d8a <__swhatbuf_r+0x1e>
 8004db4:	2100      	movs	r1, #0
 8004db6:	2340      	movs	r3, #64	@ 0x40
 8004db8:	e7e9      	b.n	8004d8e <__swhatbuf_r+0x22>
 8004dba:	46c0      	nop			@ (mov r8, r8)
 8004dbc:	ffffe000 	.word	0xffffe000

08004dc0 <__smakebuf_r>:
 8004dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dc2:	2602      	movs	r6, #2
 8004dc4:	898b      	ldrh	r3, [r1, #12]
 8004dc6:	0005      	movs	r5, r0
 8004dc8:	000c      	movs	r4, r1
 8004dca:	b085      	sub	sp, #20
 8004dcc:	4233      	tst	r3, r6
 8004dce:	d007      	beq.n	8004de0 <__smakebuf_r+0x20>
 8004dd0:	0023      	movs	r3, r4
 8004dd2:	3347      	adds	r3, #71	@ 0x47
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	6123      	str	r3, [r4, #16]
 8004dd8:	2301      	movs	r3, #1
 8004dda:	6163      	str	r3, [r4, #20]
 8004ddc:	b005      	add	sp, #20
 8004dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004de0:	ab03      	add	r3, sp, #12
 8004de2:	aa02      	add	r2, sp, #8
 8004de4:	f7ff ffc2 	bl	8004d6c <__swhatbuf_r>
 8004de8:	9f02      	ldr	r7, [sp, #8]
 8004dea:	9001      	str	r0, [sp, #4]
 8004dec:	0039      	movs	r1, r7
 8004dee:	0028      	movs	r0, r5
 8004df0:	f7ff fafa 	bl	80043e8 <_malloc_r>
 8004df4:	2800      	cmp	r0, #0
 8004df6:	d108      	bne.n	8004e0a <__smakebuf_r+0x4a>
 8004df8:	220c      	movs	r2, #12
 8004dfa:	5ea3      	ldrsh	r3, [r4, r2]
 8004dfc:	059a      	lsls	r2, r3, #22
 8004dfe:	d4ed      	bmi.n	8004ddc <__smakebuf_r+0x1c>
 8004e00:	2203      	movs	r2, #3
 8004e02:	4393      	bics	r3, r2
 8004e04:	431e      	orrs	r6, r3
 8004e06:	81a6      	strh	r6, [r4, #12]
 8004e08:	e7e2      	b.n	8004dd0 <__smakebuf_r+0x10>
 8004e0a:	2380      	movs	r3, #128	@ 0x80
 8004e0c:	89a2      	ldrh	r2, [r4, #12]
 8004e0e:	6020      	str	r0, [r4, #0]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	81a3      	strh	r3, [r4, #12]
 8004e14:	9b03      	ldr	r3, [sp, #12]
 8004e16:	6120      	str	r0, [r4, #16]
 8004e18:	6167      	str	r7, [r4, #20]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00c      	beq.n	8004e38 <__smakebuf_r+0x78>
 8004e1e:	0028      	movs	r0, r5
 8004e20:	230e      	movs	r3, #14
 8004e22:	5ee1      	ldrsh	r1, [r4, r3]
 8004e24:	f000 f820 	bl	8004e68 <_isatty_r>
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	d005      	beq.n	8004e38 <__smakebuf_r+0x78>
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	89a2      	ldrh	r2, [r4, #12]
 8004e30:	439a      	bics	r2, r3
 8004e32:	3b02      	subs	r3, #2
 8004e34:	4313      	orrs	r3, r2
 8004e36:	81a3      	strh	r3, [r4, #12]
 8004e38:	89a3      	ldrh	r3, [r4, #12]
 8004e3a:	9a01      	ldr	r2, [sp, #4]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	81a3      	strh	r3, [r4, #12]
 8004e40:	e7cc      	b.n	8004ddc <__smakebuf_r+0x1c>
	...

08004e44 <_fstat_r>:
 8004e44:	2300      	movs	r3, #0
 8004e46:	b570      	push	{r4, r5, r6, lr}
 8004e48:	4d06      	ldr	r5, [pc, #24]	@ (8004e64 <_fstat_r+0x20>)
 8004e4a:	0004      	movs	r4, r0
 8004e4c:	0008      	movs	r0, r1
 8004e4e:	0011      	movs	r1, r2
 8004e50:	602b      	str	r3, [r5, #0]
 8004e52:	f7fb feb0 	bl	8000bb6 <_fstat>
 8004e56:	1c43      	adds	r3, r0, #1
 8004e58:	d103      	bne.n	8004e62 <_fstat_r+0x1e>
 8004e5a:	682b      	ldr	r3, [r5, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d000      	beq.n	8004e62 <_fstat_r+0x1e>
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	bd70      	pop	{r4, r5, r6, pc}
 8004e64:	200002b4 	.word	0x200002b4

08004e68 <_isatty_r>:
 8004e68:	2300      	movs	r3, #0
 8004e6a:	b570      	push	{r4, r5, r6, lr}
 8004e6c:	4d06      	ldr	r5, [pc, #24]	@ (8004e88 <_isatty_r+0x20>)
 8004e6e:	0004      	movs	r4, r0
 8004e70:	0008      	movs	r0, r1
 8004e72:	602b      	str	r3, [r5, #0]
 8004e74:	f7fb fead 	bl	8000bd2 <_isatty>
 8004e78:	1c43      	adds	r3, r0, #1
 8004e7a:	d103      	bne.n	8004e84 <_isatty_r+0x1c>
 8004e7c:	682b      	ldr	r3, [r5, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d000      	beq.n	8004e84 <_isatty_r+0x1c>
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	bd70      	pop	{r4, r5, r6, pc}
 8004e86:	46c0      	nop			@ (mov r8, r8)
 8004e88:	200002b4 	.word	0x200002b4

08004e8c <_init>:
 8004e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8e:	46c0      	nop			@ (mov r8, r8)
 8004e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e92:	bc08      	pop	{r3}
 8004e94:	469e      	mov	lr, r3
 8004e96:	4770      	bx	lr

08004e98 <_fini>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	46c0      	nop			@ (mov r8, r8)
 8004e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9e:	bc08      	pop	{r3}
 8004ea0:	469e      	mov	lr, r3
 8004ea2:	4770      	bx	lr
