1707761495 0 1707761495 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/top" "lvsbrowser" "" "" "" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/top/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/top/lay_cellMap.txt" "" "" "" "" true
1707759471 0 1707759471 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/ioring3" "lvsbrowser" "" "" "" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/ioring3/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/ioring3/lay_cellMap.txt" "" "" "" "" true
1707740578 0 1707740578 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/top/top_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1707717587 0 1707717587 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/ioring3/ioring3_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1707527074 0 1707527074 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/ioring" "lvsbrowser" "" "" "" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/ioring/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/ioring/lay_cellMap.txt" "" "" "" "" true
1707525915 0 1707525915 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/ioring/ioring_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1707211229 0 1707211229 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/HV_lay_test1/HV_lay_test1_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1707135550 0 1707135550 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/inv_hv" "lvsbrowser" "" "" "" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/inv_hv/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/inv_hv/lay_cellMap.txt" "" "" "" "" true
1707120823 0 1707120823 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/inv_hv/inv_hv_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
