Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_Unit_behav xil_defaultlib.tb_ALU_Unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Unit.v" Line 1. Module ALU_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Register.v" Line 1. Module ALU_Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Immediate.v" Line 1. Module ALU_Immediate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Word.v" Line 1. Module ALU_Word doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Branch.v" Line 1. Module ALU_Branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Jump.v" Line 1. Module ALU_Jump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_UType.v" Line 1. Module ALU_UType doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_LoadStore.v" Line 1. Module ALU_LoadStore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Unit.v" Line 1. Module ALU_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Register.v" Line 1. Module ALU_Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Immediate.v" Line 1. Module ALU_Immediate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Word.v" Line 1. Module ALU_Word doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Branch.v" Line 1. Module ALU_Branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_Jump.v" Line 1. Module ALU_Jump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_UType.v" Line 1. Module ALU_UType doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/new/ALU_LoadStore.v" Line 1. Module ALU_LoadStore doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_Register
Compiling module xil_defaultlib.ALU_Immediate
Compiling module xil_defaultlib.ALU_Word
Compiling module xil_defaultlib.ALU_Branch
Compiling module xil_defaultlib.ALU_Jump
Compiling module xil_defaultlib.ALU_UType
Compiling module xil_defaultlib.ALU_LoadStore
Compiling module xil_defaultlib.ALU_Unit
Compiling module xil_defaultlib.tb_ALU_Unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_Unit_behav
