m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Eram_128x8
Z0 w1686211653
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 4
Z4 dC:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/modelsim/RAM
Z5 8C:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/src/RAM.vhd
Z6 FC:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/src/RAM.vhd
l0
L7 1
VbDz2FoX[jIAEC`cc4ZI<:1
!s100 [^ee<0^hS]SFi@CziEYiE3
Z7 OV;C;2020.1;71
32
Z8 !s110 1686332479
!i10b 1
Z9 !s108 1686332478.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/src/RAM.vhd|
Z11 !s107 C:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/src/RAM.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 9 ram_128x8 0 22 bDz2FoX[jIAEC`cc4ZI<:1
!i122 4
l26
L17 27
VUn];3G1_OOEgSf>[LXz1c3
!s100 3gX2S@BnO=59zNX`;^Udm3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eram_tb
Z14 w1686125181
R2
R3
!i122 5
R4
Z15 8C:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/tb/RAM_tb.vhd
Z16 FC:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/tb/RAM_tb.vhd
l0
L6 1
V=LBIZlHDR@U0MeAl;nbfa0
!s100 mO;^@Uom6_Zb[Q=E1C?9Z2
R7
32
R8
!i10b 1
Z17 !s108 1686332479.000000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/tb/RAM_tb.vhd|
Z19 !s107 C:/Users/betta/Documents/WORKSPACE/PSM/DIGITALE/Project_AMBA_APB/tb/RAM_tb.vhd|
!i113 1
R12
R13
Abeh
R2
R3
Z20 DEx4 work 6 ram_tb 0 22 =LBIZlHDR@U0MeAl;nbfa0
!i122 5
l36
Z21 L9 167
Z22 VBSRk7Kh1?4NX<3]87@nX12
Z23 !s100 okcE@W^?XhLjDL:m8PUE`1
R7
32
R8
!i10b 1
R17
R18
R19
!i113 1
R12
R13
