$date
	Mon Sep 11 16:23:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controlunit_tb $end
$var wire 4 ! ALU_C [3:0] $end
$var wire 1 " branch $end
$var wire 2 # imm_sel [0:1] $end
$var wire 1 $ load $end
$var wire 1 % mem_reg $end
$var wire 2 & next_sel [0:1] $end
$var wire 2 ' opA [0:1] $end
$var wire 1 ( opB $end
$var wire 1 ) reg_write $end
$var wire 1 * store $end
$var reg 3 + func3 [2:0] $end
$var reg 1 , func7 $end
$var reg 7 - opcode [6:0] $end
$scope module test $end
$var wire 3 . func3 [2:0] $end
$var wire 1 / func7 $end
$var wire 7 0 opcode [6:0] $end
$var reg 4 1 ALU_C [3:0] $end
$var reg 1 2 branch $end
$var reg 2 3 imm_sel [0:1] $end
$var reg 1 4 load $end
$var reg 1 5 mem_reg $end
$var reg 2 6 next_sel [0:1] $end
$var reg 2 7 opA [0:1] $end
$var reg 1 8 opB $end
$var reg 1 9 reg_write $end
$var reg 1 : store $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
19
08
b0 7
b0 6
05
04
b0 3
02
b101 1
b100001 0
0/
b1 .
b100001 -
0,
b1 +
0*
1)
0(
b0 '
b0 &
0%
0$
b0 #
0"
b101 !
$end
#6
b0 1
b0 !
18
1(
1:
1*
09
0)
b10111 -
b10111 0
#12
b10 3
b10 #
15
1%
14
1$
0:
0*
19
1)
b11 -
b11 0
#18
