#include "base/trace.hh"
#include "dev/x86/cxl_mem_ctrl.hh"
#include "debug/CXLMemCtrl.hh"
#include "debug/CXLRange.hh"

namespace gem5
{

CXLMemCtrl::CXLResponsePort::CXLResponsePort(const std::string& _name,
                                        CXLMemCtrl& _ctrl,
                                        CXLRequestPort& _memReqPort,
                                        Cycles _protoProcLat, int _resp_limit,
                                        AddrRange _devMemRange)
    : ResponsePort(_name), ctrl(_ctrl),
    memReqPort(_memReqPort), protoProcLat(_protoProcLat),
    devMemRange(_devMemRange), outstandingResponses(0), 
    retryReq(false), respQueueLimit(_resp_limit),
    sendEvent([this]{ trySendTiming(); }, _name)
{
}

CXLMemCtrl::CXLRequestPort::CXLRequestPort(const std::string& _name,
                                    CXLMemCtrl& _ctrl,
                                    CXLResponsePort& _cxlRspPort,
                                    Cycles _protoProcLat, int _req_limit)
    : RequestPort(_name), ctrl(_ctrl),
    cxlRspPort(_cxlRspPort),
    protoProcLat(_protoProcLat), reqQueueLimit(_req_limit),
    sendEvent([this]{ trySendTiming(); }, _name)
{
}

CXLMemCtrl::CXLMemCtrl(const Params &p)
    : PciDevice(p),
    cxlRspPort(p.name + ".cxl_rsp_port", *this, memReqPort,
            ticksToCycles(p.proto_proc_lat), p.rsp_size, p.cxl_mem_range),
    memReqPort(p.name + ".mem_req_port", *this, cxlRspPort,
            ticksToCycles(p.proto_proc_lat), p.req_size),
    devMemRange(p.cxl_mem_range),
    protoProcLat(ticksToCycles(p.proto_proc_lat)),
    preRspTick(0),        
    stats(*this)
    {
        DPRINTF(CXLMemCtrl, "BAR0_addr:0x%lx, BAR0_size:0x%lx\n",
            p.BAR0->addr(), p.BAR0->size());
    }

CXLMemCtrl::CXLCtrlStats::CXLCtrlStats(CXLMemCtrl &_ctrl)
    : statistics::Group(&_ctrl),

      ADD_STAT(reqQueFullEvents, statistics::units::Count::get(),
               "Number of times the request queue has become full"),
      ADD_STAT(reqRetryCounts, statistics::units::Count::get(),
               "Number of times the request was sent for retry"),
      ADD_STAT(rspQueFullEvents, statistics::units::Count::get(),
               "Number of times the response queue has become full"),
      ADD_STAT(reqSendFaild, statistics::units::Count::get(),
               "Number of times the request send failed"),
      ADD_STAT(rspSendFaild, statistics::units::Count::get(),
               "Number of times the response send failed"),
      ADD_STAT(reqSendSucceed, statistics::units::Count::get(),
               "Number of times the request send succeeded"),
      ADD_STAT(rspSendSucceed, statistics::units::Count::get(),
               "Number of times the response send succeeded"),
      ADD_STAT(reqQueueLenDist, "Request queue length distribution (Count)"),
      ADD_STAT(rspQueueLenDist, "Response queue length distribution (Count)"),
      ADD_STAT(rspOutStandDist, "outstandingResponses distribution (Count)"),
      ADD_STAT(reqQueueLatDist, "Response queue latency distribution (Tick)"),
      ADD_STAT(rspQueueLatDist, "Response queue latency distribution (Tick)"),
      ADD_STAT(memToCXLCtrlRsp, "Distribution of the time intervals between "
               "consecutive mem responses from the memory media to the CXLCtrl (Cycle)")
{
    reqQueueLenDist
        .init(0, 49, 10)
        .flags(statistics::nozero);
    rspQueueLenDist
        .init(0, 49, 10)
        .flags(statistics::nozero);
    rspOutStandDist
        .init(0, 49, 10)
        .flags(statistics::nozero);
    reqQueueLatDist
        .init(12000, 41999, 1000)
        .flags(statistics::nozero);
    rspQueueLatDist
        .init(12000, 41999, 1000)
        .flags(statistics::nozero);
    memToCXLCtrlRsp
        .init(0, 299, 10)
        .flags(statistics::nozero);
}

Port & 
CXLMemCtrl::getPort(const std::string &if_name, PortID idx)
{
    if (if_name == "cxl_rsp_port")
        return cxlRspPort;
    else if (if_name == "mem_req_port")
        return memReqPort;
    else if (if_name == "dma")
        return dmaPort;
    else
        return PioDevice::getPort(if_name, idx);
}

void
CXLMemCtrl::init()
{
    if (!cxlRspPort.isConnected() || !memReqPort.isConnected()
         || !pioPort.isConnected())
        panic("CXL port of %s not connected to anything!", name());

    pioPort.sendRangeChange();
    cxlRspPort.sendRangeChange();
}

Tick
CXLMemCtrl::read(PacketPtr pkt)
{
    Addr addr = pkt->getAddr();
    DPRINTF(CXLRange, "PIO read addr %#lx size %u\n",
            addr, pkt->getSize());

    int bar_num = -1;
    Addr bar_offset = 0;
    if (getBAR(addr, bar_num, bar_offset) && bar_num == 0 &&
        bar_offset + pkt->getSize() <= devMemRange.size()) {
        pkt->setAddr(devMemRange.start() + bar_offset);
        pkt->cxl_cmd = MemCmd::M2SReq;
        Tick access_delay = memReqPort.sendAtomic(pkt);
        pkt->setAddr(addr);
        return pioDelay + protoProcLat * clockPeriod() + access_delay;
    }

    pkt->setUintX(0, ByteOrder::little);
    pkt->makeResponse();
    return pioDelay;
}

Tick
CXLMemCtrl::write(PacketPtr pkt)
{
    Addr addr = pkt->getAddr();
    uint64_t data = pkt->getUintX(ByteOrder::little);

    DPRINTF(CXLRange, "PIO write addr %#lx data %#lx\n",
            addr, data);

    int bar_num = -1;
    Addr bar_offset = 0;
    if (getBAR(addr, bar_num, bar_offset) && bar_num == 0 &&
        bar_offset + pkt->getSize() <= devMemRange.size()) {
        pkt->setAddr(devMemRange.start() + bar_offset);
        pkt->cxl_cmd = MemCmd::M2SRwD;
        Tick access_delay = memReqPort.sendAtomic(pkt);
        pkt->setAddr(addr);
        return pioDelay + protoProcLat * clockPeriod() + access_delay;
    }

    pkt->makeResponse();
    return pioDelay;
}

AddrRangeList
CXLMemCtrl::getAddrRanges() const
{
    DPRINTF(CXLRange, "PIO base AddrRanges:\n");
    AddrRangeList ranges = PciDevice::getAddrRanges();
    for (const auto &r : ranges) {
        DPRINTF(CXLRange,
                "  range [%#lx - %#lx) size %#lx\n",
                r.start(), r.end(), r.size());
    }
    return ranges;
}

bool
CXLMemCtrl::CXLResponsePort::respQueueFull() const
{
    if (outstandingResponses == respQueueLimit) {
        ctrl.stats.rspQueFullEvents++;
        return true;
    } else {
        return false;
    }
}

bool
CXLMemCtrl::CXLRequestPort::reqQueueFull() const
{
    if (transmitList.size() == reqQueueLimit) {
        ctrl.stats.reqQueFullEvents++;
        return true;
    } else {
        return false;
    }
}

bool
CXLMemCtrl::CXLRequestPort::recvTimingResp(PacketPtr pkt)
{
    // all checks are done when the request is accepted on the response
    // side, so we are guaranteed to have space for the response
    DPRINTF(CXLMemCtrl, "recvTimingResp: %s addr 0x%x\n",
            pkt->cmdString(), pkt->getAddr());

    DPRINTF(CXLMemCtrl, "Request queue size: %d\n", transmitList.size());

    if (ctrl.preRspTick == -1) {
        ctrl.preRspTick = ctrl.clockEdge();
    } else {
        ctrl.stats.memToCXLCtrlRsp.sample(
            ctrl.ticksToCycles(ctrl.clockEdge() - ctrl.preRspTick));
        ctrl.preRspTick = ctrl.clockEdge();
    }

    // technically the packet only reaches us after the header delay,
    // and typically we also need to deserialise any payload
    Tick receive_delay = pkt->headerDelay + pkt->payloadDelay;
    pkt->headerDelay = pkt->payloadDelay = 0;

    cxlRspPort.schedTimingResp(pkt, ctrl.clockEdge(protoProcLat) +
                              receive_delay);

    return true;
}

bool
CXLMemCtrl::CXLResponsePort::recvTimingReq(PacketPtr pkt)
{
    DPRINTF(CXLMemCtrl, "recvTimingReq: %s addr 0x%x\n",
            pkt->cmdString(), pkt->getAddr());

    panic_if(pkt->cacheResponding(), "Should not see packets where cache "
             "is responding");

    if (retryReq)
        return false;

    DPRINTF(CXLMemCtrl, "Response queue size: %d outresp: %d\n",
            transmitList.size(), outstandingResponses);

    // if the request queue is full then there is no hope
    if (memReqPort.reqQueueFull()) {
        DPRINTF(CXLMemCtrl, "Request queue full\n");
        retryReq = true;
    } else {
        // look at the response queue if we expect to see a response
        bool expects_response = pkt->needsResponse();
        if (expects_response) {
            if (respQueueFull()) {
                DPRINTF(CXLMemCtrl, "Response queue full\n");
                retryReq = true;
            } else {
                // ok to send the request with space for the response
                DPRINTF(CXLMemCtrl, "Reserving space for response\n");
                assert(outstandingResponses != respQueueLimit);
                ++outstandingResponses;

                // no need to set retryReq to false as this is already the
                // case
                ctrl.stats.rspOutStandDist.sample(outstandingResponses);
            }
        }

        if (!retryReq) {
            Tick receive_delay = pkt->headerDelay + pkt->payloadDelay;
            pkt->headerDelay = pkt->payloadDelay = 0;

            memReqPort.schedTimingReq(pkt, ctrl.clockEdge(protoProcLat) +
                                      receive_delay);
        }
    }

    // remember that we are now stalling a packet and that we have to
    // tell the sending requestor to retry once space becomes available,
    // we make no distinction whether the stalling is due to the
    // request queue or response queue being full
    return !retryReq;
}

void
CXLMemCtrl::CXLResponsePort::retryStalledReq()
{
    if (retryReq) {
        DPRINTF(CXLMemCtrl, "Request waiting for retry, now retrying\n");
        retryReq = false;
        sendRetryReq();
        ctrl.stats.reqRetryCounts++;
    }
}

void
CXLMemCtrl::CXLRequestPort::schedTimingReq(PacketPtr pkt, Tick when)
{
    // If we're about to put this packet at the head of the queue, we
    // need to schedule an event to do the transmit.  Otherwise there
    // should already be an event scheduled for sending the head
    // packet.
    if (transmitList.empty()) {
        ctrl.schedule(sendEvent, when);
    }

    assert(transmitList.size() != reqQueueLimit);

    transmitList.emplace_back(pkt, when);

    ctrl.stats.reqQueueLenDist.sample(transmitList.size());
}

void
CXLMemCtrl::CXLResponsePort::schedTimingResp(PacketPtr pkt, Tick when)
{
    if (transmitList.empty()) {
        ctrl.schedule(sendEvent, when);
    }

    transmitList.emplace_back(pkt, when);

    ctrl.stats.rspQueueLenDist.sample(transmitList.size());
}

void
CXLMemCtrl::CXLRequestPort::trySendTiming()
{
    assert(!transmitList.empty());

    DeferredPacket req = transmitList.front();

    assert(req.tick <= curTick());

    PacketPtr pkt = req.pkt;

    DPRINTF(CXLMemCtrl, "trySend request addr 0x%x, queue size %d\n",
            pkt->getAddr(), transmitList.size());

    if (sendTimingReq(pkt)) {
        // send successful
        ctrl.stats.reqSendSucceed++;
        ctrl.stats.reqQueueLatDist.sample(curTick() - req.entryTime);

        transmitList.pop_front();

        ctrl.stats.reqQueueLenDist.sample(transmitList.size());
        DPRINTF(CXLMemCtrl, "trySend request successful\n");

        // If there are more packets to send, schedule event to try again.
        if (!transmitList.empty()) {
            DeferredPacket next_req = transmitList.front();
            DPRINTF(CXLMemCtrl, "Scheduling next send\n");
            ctrl.schedule(sendEvent, std::max(next_req.tick,
                                                ctrl.clockEdge()));
        }

        // if we have stalled a request due to a full request queue,
        // then send a retry at this point, also note that if the
        // request we stalled was waiting for the response queue
        // rather than the request queue we might stall it again
        cxlRspPort.retryStalledReq();
    } else {
        ctrl.stats.reqSendFaild++;
    }

    // if the send failed, then we try again once we receive a retry,
    // and therefore there is no need to take any action
}

void
CXLMemCtrl::CXLResponsePort::trySendTiming()
{
    assert(!transmitList.empty());

    DeferredPacket resp = transmitList.front();

    assert(resp.tick <= curTick());

    PacketPtr pkt = resp.pkt;

    DPRINTF(CXLMemCtrl, "trySend response addr 0x%x, outstanding %d\n",
            pkt->getAddr(), outstandingResponses);

    if (sendTimingResp(pkt)) {
        // send successful
        ctrl.stats.rspSendSucceed++;
        ctrl.stats.rspQueueLatDist.sample(curTick() - resp.entryTime);

        transmitList.pop_front();

        ctrl.stats.rspQueueLenDist.sample(transmitList.size());
        DPRINTF(CXLMemCtrl, "trySend response successful\n");

        assert(outstandingResponses != 0);
        --outstandingResponses;

        ctrl.stats.rspOutStandDist.sample(outstandingResponses);

        // If there are more packets to send, schedule event to try again.
        if (!transmitList.empty()) {
            DeferredPacket next_resp = transmitList.front();
            DPRINTF(CXLMemCtrl, "Scheduling next send\n");
            ctrl.schedule(sendEvent, std::max(next_resp.tick,
                                                ctrl.clockEdge()));
        }

        // if there is space in the request queue and we were stalling
        // a request, it will definitely be possible to accept it now
        // since there is guaranteed space in the response queue
        if (!memReqPort.reqQueueFull() && retryReq) {
            DPRINTF(CXLMemCtrl, "Request waiting for retry, now retrying\n");
            retryReq = false;
            sendRetryReq();
            ctrl.stats.reqRetryCounts++;
        }
    } else {
        ctrl.stats.rspSendFaild++;
    }

    // if the send failed, then we try again once we receive a retry,
    // and therefore there is no need to take any action
}

void
CXLMemCtrl::CXLRequestPort::recvReqRetry()
{
    trySendTiming();
}

void
CXLMemCtrl::CXLResponsePort::recvRespRetry()
{
    trySendTiming();
}

Tick
CXLMemCtrl::CXLResponsePort::recvAtomic(PacketPtr pkt)
{
    DPRINTF(CXLMemCtrl, "CXLMemCtrl recvAtomic: %s AddrRange: %s\n",
            pkt->cmdString(), pkt->getAddrRange().to_string());
    panic_if(pkt->cacheResponding(), "Should not see packets where cache "
             "is responding");
    
    Cycles delay = processCXLMem(pkt);

    Tick access_delay = memReqPort.sendAtomic(pkt);

    DPRINTF(CXLMemCtrl, "access_delay=%ld, proto_proc_lat=%ld, total=%ld\n",
            access_delay, delay, delay * ctrl.clockPeriod() + access_delay);
    return delay * ctrl.clockPeriod() + access_delay;
}

Tick
CXLMemCtrl::CXLResponsePort::recvAtomicBackdoor(
    PacketPtr pkt, MemBackdoorPtr &backdoor)
{
    Cycles delay = processCXLMem(pkt);

    return delay * ctrl.clockPeriod() + memReqPort.sendAtomicBackdoor(
        pkt, backdoor);
}

Cycles
CXLMemCtrl::CXLResponsePort::processCXLMem(PacketPtr pkt) {
    if (pkt->cxl_cmd == MemCmd::M2SReq) {
        assert(pkt->isRead());
    } else if (pkt->cxl_cmd == MemCmd::M2SRwD) {
        assert(pkt->isWrite());
    }
    return protoProcLat + protoProcLat;
}

AddrRangeList
CXLMemCtrl::CXLResponsePort::getAddrRanges() const
{
    AddrRangeList ranges;
    ranges.push_back(devMemRange);
    DPRINTF(CXLRange, "CXLResponsePort base AddrRanges:\n");
    for (const auto &r : ranges) {
        DPRINTF(CXLRange,
                "  range [%#lx - %#lx) size %#lx\n",
                r.start(), r.end(), r.size());
    }

    DPRINTF(CXLRange,
            "CXLResponsePort adds devMemRange [%#lx - %#lx) size %#lx\n",
            devMemRange.start(), devMemRange.end(), devMemRange.size());
    return ranges;
}

} // namespace gem5
