
large_rescuer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000614  0800abe0  0800abe0  0001abe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1f4  0800b1f4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1f4  0800b1f4  0001b1f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1fc  0800b1fc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1fc  0800b1fc  0001b1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b200  0800b200  0001b200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b204  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  200001dc  0800b3e0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  0800b3e0  000205d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028a34  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004121  00000000  00000000  00048c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  0004cd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f90  00000000  00000000  0004de68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002511d  00000000  00000000  0004edf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001adac  00000000  00000000  00073f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1b60  00000000  00000000  0008ecc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00160821  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055c4  00000000  00000000  00160874  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800abc4 	.word	0x0800abc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800abc4 	.word	0x0800abc4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <Usart_Receivecheck>:
 * @param  void
 * @retval 0:,
 */

uint8_t Usart_Receivecheck(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
	uint8_t len;
	if (USART_RX_STA & 0X8000)
 8000f86:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <Usart_Receivecheck+0x30>)
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	da0a      	bge.n	8000fa6 <Usart_Receivecheck+0x26>
	{
		len = USART_RX_STA & 0x3fff;
 8000f90:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <Usart_Receivecheck+0x30>)
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	71fb      	strb	r3, [r7, #7]
		USART_RX_STA = 0;
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <Usart_Receivecheck+0x30>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	801a      	strh	r2, [r3, #0]
		printf("Usart receive succesfully!\r\n");
 8000f9c:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <Usart_Receivecheck+0x34>)
 8000f9e:	f007 fda3 	bl	8008ae8 <puts>
		return len;
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	e000      	b.n	8000fa8 <Usart_Receivecheck+0x28>
	}
	else
	{
		return 0;
 8000fa6:	2300      	movs	r3, #0
	}
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000212 	.word	0x20000212
 8000fb4:	0800abe0 	.word	0x0800abe0

08000fb8 <FSM>:
 *         mode:ID
 * @retval 0:,
 */

uint8_t FSM(uint8_t len, uint8_t *msg1, uint8_t *mode) //
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	73fb      	strb	r3, [r7, #15]
	uint8_t n = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	75fb      	strb	r3, [r7, #23]
	uint8_t lenth, i;
	uint8_t rx_data_;
	receive_state = WAITING_FF1;
 8000fca:	4b5f      	ldr	r3, [pc, #380]	; (8001148 <FSM+0x190>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		rx_data_ = USART_RX_BUF[n++];
 8000fd0:	7dfb      	ldrb	r3, [r7, #23]
 8000fd2:	1c5a      	adds	r2, r3, #1
 8000fd4:	75fa      	strb	r2, [r7, #23]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	4b5c      	ldr	r3, [pc, #368]	; (800114c <FSM+0x194>)
 8000fda:	5c9b      	ldrb	r3, [r3, r2]
 8000fdc:	753b      	strb	r3, [r7, #20]
		switch (receive_state)
 8000fde:	4b5a      	ldr	r3, [pc, #360]	; (8001148 <FSM+0x190>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b05      	cmp	r3, #5
 8000fe4:	f200 809e 	bhi.w	8001124 <FSM+0x16c>
 8000fe8:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <FSM+0x38>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	0800102b 	.word	0x0800102b
 8000ff8:	08001077 	.word	0x08001077
 8000ffc:	08001087 	.word	0x08001087
 8001000:	080010a7 	.word	0x080010a7
 8001004:	080010d1 	.word	0x080010d1
		{
			case WAITING_FF1:
				if (rx_data_ == 0xff)
 8001008:	7d3b      	ldrb	r3, [r7, #20]
 800100a:	2bff      	cmp	r3, #255	; 0xff
 800100c:	d103      	bne.n	8001016 <FSM+0x5e>
				{
					receive_state = RECEIVER1_ID;
 800100e:	4b4e      	ldr	r3, [pc, #312]	; (8001148 <FSM+0x190>)
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]
				{
					printf("ERROR1\r\n ");
					n--;
					receive_state = ERRORR;
				}
				break;
 8001014:	e08c      	b.n	8001130 <FSM+0x178>
					printf("ERROR1\r\n ");
 8001016:	484e      	ldr	r0, [pc, #312]	; (8001150 <FSM+0x198>)
 8001018:	f007 fce0 	bl	80089dc <iprintf>
					n--;
 800101c:	7dfb      	ldrb	r3, [r7, #23]
 800101e:	3b01      	subs	r3, #1
 8001020:	75fb      	strb	r3, [r7, #23]
					receive_state = ERRORR;
 8001022:	4b49      	ldr	r3, [pc, #292]	; (8001148 <FSM+0x190>)
 8001024:	2205      	movs	r2, #5
 8001026:	701a      	strb	r2, [r3, #0]
				break;
 8001028:	e082      	b.n	8001130 <FSM+0x178>

			case RECEIVER1_ID:
				if (rx_data_ == 0xFF || rx_data_ == 0xFE || rx_data_ == 0xFD || rx_data_ == 0xFC || rx_data_ == 0xFB || rx_data_ == 0xFA || rx_data_ == 0xF9)
 800102a:	7d3b      	ldrb	r3, [r7, #20]
 800102c:	2bff      	cmp	r3, #255	; 0xff
 800102e:	d011      	beq.n	8001054 <FSM+0x9c>
 8001030:	7d3b      	ldrb	r3, [r7, #20]
 8001032:	2bfe      	cmp	r3, #254	; 0xfe
 8001034:	d00e      	beq.n	8001054 <FSM+0x9c>
 8001036:	7d3b      	ldrb	r3, [r7, #20]
 8001038:	2bfd      	cmp	r3, #253	; 0xfd
 800103a:	d00b      	beq.n	8001054 <FSM+0x9c>
 800103c:	7d3b      	ldrb	r3, [r7, #20]
 800103e:	2bfc      	cmp	r3, #252	; 0xfc
 8001040:	d008      	beq.n	8001054 <FSM+0x9c>
 8001042:	7d3b      	ldrb	r3, [r7, #20]
 8001044:	2bfb      	cmp	r3, #251	; 0xfb
 8001046:	d005      	beq.n	8001054 <FSM+0x9c>
 8001048:	7d3b      	ldrb	r3, [r7, #20]
 800104a:	2bfa      	cmp	r3, #250	; 0xfa
 800104c:	d002      	beq.n	8001054 <FSM+0x9c>
 800104e:	7d3b      	ldrb	r3, [r7, #20]
 8001050:	2bf9      	cmp	r3, #249	; 0xf9
 8001052:	d106      	bne.n	8001062 <FSM+0xaa>
				{
					receive_state = LENTH1;
 8001054:	4b3c      	ldr	r3, [pc, #240]	; (8001148 <FSM+0x190>)
 8001056:	2202      	movs	r2, #2
 8001058:	701a      	strb	r2, [r3, #0]
					*mode = rx_data_;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	7d3a      	ldrb	r2, [r7, #20]
 800105e:	701a      	strb	r2, [r3, #0]
				{
					printf("ERROR2\r\n ");
					n--;
					receive_state = ERRORR;
				}
				break;
 8001060:	e066      	b.n	8001130 <FSM+0x178>
					printf("ERROR2\r\n ");
 8001062:	483c      	ldr	r0, [pc, #240]	; (8001154 <FSM+0x19c>)
 8001064:	f007 fcba 	bl	80089dc <iprintf>
					n--;
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	3b01      	subs	r3, #1
 800106c:	75fb      	strb	r3, [r7, #23]
					receive_state = ERRORR;
 800106e:	4b36      	ldr	r3, [pc, #216]	; (8001148 <FSM+0x190>)
 8001070:	2205      	movs	r2, #5
 8001072:	701a      	strb	r2, [r3, #0]
				break;
 8001074:	e05c      	b.n	8001130 <FSM+0x178>

			case LENTH1:
				lenth = rx_data_;
 8001076:	7d3b      	ldrb	r3, [r7, #20]
 8001078:	75bb      	strb	r3, [r7, #22]
				receive_state = MESSAGE1;
 800107a:	4b33      	ldr	r3, [pc, #204]	; (8001148 <FSM+0x190>)
 800107c:	2203      	movs	r2, #3
 800107e:	701a      	strb	r2, [r3, #0]
				i = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	757b      	strb	r3, [r7, #21]
				break;
 8001084:	e054      	b.n	8001130 <FSM+0x178>

			case MESSAGE1:
				msg1[i] = rx_data_;
 8001086:	7d7b      	ldrb	r3, [r7, #21]
 8001088:	68ba      	ldr	r2, [r7, #8]
 800108a:	4413      	add	r3, r2
 800108c:	7d3a      	ldrb	r2, [r7, #20]
 800108e:	701a      	strb	r2, [r3, #0]
				i++;
 8001090:	7d7b      	ldrb	r3, [r7, #21]
 8001092:	3301      	adds	r3, #1
 8001094:	757b      	strb	r3, [r7, #21]
				if (i == lenth)
 8001096:	7d7a      	ldrb	r2, [r7, #21]
 8001098:	7dbb      	ldrb	r3, [r7, #22]
 800109a:	429a      	cmp	r2, r3
 800109c:	d147      	bne.n	800112e <FSM+0x176>
					receive_state = END; //RECEIVER2_ID;
 800109e:	4b2a      	ldr	r3, [pc, #168]	; (8001148 <FSM+0x190>)
 80010a0:	2204      	movs	r2, #4
 80010a2:	701a      	strb	r2, [r3, #0]
				break;
 80010a4:	e043      	b.n	800112e <FSM+0x176>

			case END:
				if (rx_data_ == 0xfe)
 80010a6:	7d3b      	ldrb	r3, [r7, #20]
 80010a8:	2bfe      	cmp	r3, #254	; 0xfe
 80010aa:	d107      	bne.n	80010bc <FSM+0x104>
				{
					printf("FSM is OK!\r\n ");
 80010ac:	482a      	ldr	r0, [pc, #168]	; (8001158 <FSM+0x1a0>)
 80010ae:	f007 fc95 	bl	80089dc <iprintf>
					receive_state = WAITING_FF1;
 80010b2:	4b25      	ldr	r3, [pc, #148]	; (8001148 <FSM+0x190>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
					return lenth;
 80010b8:	7dbb      	ldrb	r3, [r7, #22]
 80010ba:	e040      	b.n	800113e <FSM+0x186>
				}
				else
				{
					printf("ERROR3\r\n ");
 80010bc:	4827      	ldr	r0, [pc, #156]	; (800115c <FSM+0x1a4>)
 80010be:	f007 fc8d 	bl	80089dc <iprintf>
					n--;
 80010c2:	7dfb      	ldrb	r3, [r7, #23]
 80010c4:	3b01      	subs	r3, #1
 80010c6:	75fb      	strb	r3, [r7, #23]
					receive_state = ERRORR;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <FSM+0x190>)
 80010ca:	2205      	movs	r2, #5
 80010cc:	701a      	strb	r2, [r3, #0]
				}
				break;
 80010ce:	e02f      	b.n	8001130 <FSM+0x178>

			case ERRORR:
				for (i = 0; i < 2; i++)
 80010d0:	2300      	movs	r3, #0
 80010d2:	757b      	strb	r3, [r7, #21]
 80010d4:	e007      	b.n	80010e6 <FSM+0x12e>
					MAXON_MOTOR[i] = 0;
 80010d6:	7d7b      	ldrb	r3, [r7, #21]
 80010d8:	4a21      	ldr	r2, [pc, #132]	; (8001160 <FSM+0x1a8>)
 80010da:	2100      	movs	r1, #0
 80010dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (i = 0; i < 2; i++)
 80010e0:	7d7b      	ldrb	r3, [r7, #21]
 80010e2:	3301      	adds	r3, #1
 80010e4:	757b      	strb	r3, [r7, #21]
 80010e6:	7d7b      	ldrb	r3, [r7, #21]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d9f4      	bls.n	80010d6 <FSM+0x11e>
				for (i = 0; i < 4; i++)
 80010ec:	2300      	movs	r3, #0
 80010ee:	757b      	strb	r3, [r7, #21]
 80010f0:	e010      	b.n	8001114 <FSM+0x15c>
				{
					M3508[i].Stop_Flag = 10;
 80010f2:	7d7b      	ldrb	r3, [r7, #21]
 80010f4:	4a1b      	ldr	r2, [pc, #108]	; (8001164 <FSM+0x1ac>)
 80010f6:	019b      	lsls	r3, r3, #6
 80010f8:	4413      	add	r3, r2
 80010fa:	3314      	adds	r3, #20
 80010fc:	220a      	movs	r2, #10
 80010fe:	701a      	strb	r2, [r3, #0]
					M3508[i].PID.Goal_Speed = 0;
 8001100:	7d7b      	ldrb	r3, [r7, #21]
 8001102:	4a18      	ldr	r2, [pc, #96]	; (8001164 <FSM+0x1ac>)
 8001104:	019b      	lsls	r3, r3, #6
 8001106:	4413      	add	r3, r2
 8001108:	333a      	adds	r3, #58	; 0x3a
 800110a:	2200      	movs	r2, #0
 800110c:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < 4; i++)
 800110e:	7d7b      	ldrb	r3, [r7, #21]
 8001110:	3301      	adds	r3, #1
 8001112:	757b      	strb	r3, [r7, #21]
 8001114:	7d7b      	ldrb	r3, [r7, #21]
 8001116:	2b03      	cmp	r3, #3
 8001118:	d9eb      	bls.n	80010f2 <FSM+0x13a>
				}
				receive_state = WAITING_FF1;
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <FSM+0x190>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
				return 0;
 8001120:	2300      	movs	r3, #0
 8001122:	e00c      	b.n	800113e <FSM+0x186>

			default:
				receive_state = WAITING_FF1;
 8001124:	4b08      	ldr	r3, [pc, #32]	; (8001148 <FSM+0x190>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
				return 0;
 800112a:	2300      	movs	r3, #0
 800112c:	e007      	b.n	800113e <FSM+0x186>
				break;
 800112e:	bf00      	nop
		}
		if (n == len)
 8001130:	7dfa      	ldrb	r2, [r7, #23]
 8001132:	7bfb      	ldrb	r3, [r7, #15]
 8001134:	429a      	cmp	r2, r3
 8001136:	d000      	beq.n	800113a <FSM+0x182>
		rx_data_ = USART_RX_BUF[n++];
 8001138:	e74a      	b.n	8000fd0 <FSM+0x18>
			break;
 800113a:	bf00      	nop
	}
	return 0;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2000021c 	.word	0x2000021c
 800114c:	200004fc 	.word	0x200004fc
 8001150:	0800abfc 	.word	0x0800abfc
 8001154:	0800ac08 	.word	0x0800ac08
 8001158:	0800ac14 	.word	0x0800ac14
 800115c:	0800ac24 	.word	0x0800ac24
 8001160:	20000220 	.word	0x20000220
 8001164:	20000224 	.word	0x20000224

08001168 <Maxon_Speed_Control>:
  */

int16_t MAXON_MOTOR[2]; //MAXON

void Maxon_Speed_Control(void)  // pwm10Hz--5kHz
{
 8001168:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
	uint16_t pwm = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	80fb      	strh	r3, [r7, #6]

	pwm = 50 + fabs(MAXON_MOTOR[0]) / 10;
 8001174:	4b46      	ldr	r3, [pc, #280]	; (8001290 <Maxon_Speed_Control+0x128>)
 8001176:	f9b3 3000 	ldrsh.w	r3, [r3]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff f9d2 	bl	8000524 <__aeabi_i2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	4690      	mov	r8, r2
 8001186:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	4b41      	ldr	r3, [pc, #260]	; (8001294 <Maxon_Speed_Control+0x12c>)
 8001190:	4640      	mov	r0, r8
 8001192:	4649      	mov	r1, r9
 8001194:	f7ff fb5a 	bl	800084c <__aeabi_ddiv>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	4b3c      	ldr	r3, [pc, #240]	; (8001298 <Maxon_Speed_Control+0x130>)
 80011a6:	f7ff f871 	bl	800028c <__adddf3>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	4610      	mov	r0, r2
 80011b0:	4619      	mov	r1, r3
 80011b2:	f7ff fcf9 	bl	8000ba8 <__aeabi_d2uiz>
 80011b6:	4603      	mov	r3, r0
 80011b8:	80fb      	strh	r3, [r7, #6]

	if (pwm > 450)
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 80011c0:	d903      	bls.n	80011ca <Maxon_Speed_Control+0x62>
		pwm = 450;
 80011c2:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 80011c6:	80fb      	strh	r3, [r7, #6]
 80011c8:	e004      	b.n	80011d4 <Maxon_Speed_Control+0x6c>
	else if (pwm < 50)
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	2b31      	cmp	r3, #49	; 0x31
 80011ce:	d801      	bhi.n	80011d4 <Maxon_Speed_Control+0x6c>
		pwm = 50;
 80011d0:	2332      	movs	r3, #50	; 0x32
 80011d2:	80fb      	strh	r3, [r7, #6]

	if (MAXON_MOTOR[0] >= 0)
 80011d4:	4b2e      	ldr	r3, [pc, #184]	; (8001290 <Maxon_Speed_Control+0x128>)
 80011d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	db05      	blt.n	80011ea <Maxon_Speed_Control+0x82>
		HAL_GPIO_WritePin(LEFT_GPIO_Port, LEFT_Pin, GPIO_PIN_SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2102      	movs	r1, #2
 80011e2:	482e      	ldr	r0, [pc, #184]	; (800129c <Maxon_Speed_Control+0x134>)
 80011e4:	f004 fade 	bl	80057a4 <HAL_GPIO_WritePin>
 80011e8:	e004      	b.n	80011f4 <Maxon_Speed_Control+0x8c>
	else
		HAL_GPIO_WritePin(LEFT_GPIO_Port, LEFT_Pin, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2102      	movs	r1, #2
 80011ee:	482b      	ldr	r0, [pc, #172]	; (800129c <Maxon_Speed_Control+0x134>)
 80011f0:	f004 fad8 	bl	80057a4 <HAL_GPIO_WritePin>

	LEFT_Speed(pwm);
 80011f4:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <Maxon_Speed_Control+0x138>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	88fa      	ldrh	r2, [r7, #6]
 80011fa:	641a      	str	r2, [r3, #64]	; 0x40

	pwm = 50 + fabs(MAXON_MOTOR[1]) / 10;
 80011fc:	4b24      	ldr	r3, [pc, #144]	; (8001290 <Maxon_Speed_Control+0x128>)
 80011fe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f98e 	bl	8000524 <__aeabi_i2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4614      	mov	r4, r2
 800120e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b1f      	ldr	r3, [pc, #124]	; (8001294 <Maxon_Speed_Control+0x12c>)
 8001218:	4620      	mov	r0, r4
 800121a:	4629      	mov	r1, r5
 800121c:	f7ff fb16 	bl	800084c <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <Maxon_Speed_Control+0x130>)
 800122e:	f7ff f82d 	bl	800028c <__adddf3>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fcb5 	bl	8000ba8 <__aeabi_d2uiz>
 800123e:	4603      	mov	r3, r0
 8001240:	80fb      	strh	r3, [r7, #6]
	if (pwm > 450)
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8001248:	d903      	bls.n	8001252 <Maxon_Speed_Control+0xea>
		pwm = 450;
 800124a:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 800124e:	80fb      	strh	r3, [r7, #6]
 8001250:	e004      	b.n	800125c <Maxon_Speed_Control+0xf4>
	else if (pwm < 50)
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	2b31      	cmp	r3, #49	; 0x31
 8001256:	d801      	bhi.n	800125c <Maxon_Speed_Control+0xf4>
		pwm = 50;
 8001258:	2332      	movs	r3, #50	; 0x32
 800125a:	80fb      	strh	r3, [r7, #6]

	if (MAXON_MOTOR[1] >= 0)
 800125c:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <Maxon_Speed_Control+0x128>)
 800125e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001262:	2b00      	cmp	r3, #0
 8001264:	db05      	blt.n	8001272 <Maxon_Speed_Control+0x10a>
		HAL_GPIO_WritePin(RIGHT_GPIO_Port, RIGHT_Pin, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	2102      	movs	r1, #2
 800126a:	480e      	ldr	r0, [pc, #56]	; (80012a4 <Maxon_Speed_Control+0x13c>)
 800126c:	f004 fa9a 	bl	80057a4 <HAL_GPIO_WritePin>
 8001270:	e004      	b.n	800127c <Maxon_Speed_Control+0x114>
	else
		HAL_GPIO_WritePin(RIGHT_GPIO_Port, RIGHT_Pin, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	2102      	movs	r1, #2
 8001276:	480b      	ldr	r0, [pc, #44]	; (80012a4 <Maxon_Speed_Control+0x13c>)
 8001278:	f004 fa94 	bl	80057a4 <HAL_GPIO_WritePin>

	RIGHT_Speed(pwm);
 800127c:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <Maxon_Speed_Control+0x138>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	88fa      	ldrh	r2, [r7, #6]
 8001282:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800128e:	bf00      	nop
 8001290:	20000220 	.word	0x20000220
 8001294:	40240000 	.word	0x40240000
 8001298:	40490000 	.word	0x40490000
 800129c:	40020800 	.word	0x40020800
 80012a0:	2000046c 	.word	0x2000046c
 80012a4:	40020000 	.word	0x40020000

080012a8 <Control_Initialize>:
 * @param  void
 * @retval void
 */

void Control_Initialize(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 4; i++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	71fb      	strb	r3, [r7, #7]
 80012b2:	e071      	b.n	8001398 <Control_Initialize+0xf0>
	{
		// 
		M3508[i].Current_angle = 0;
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	4a3d      	ldr	r2, [pc, #244]	; (80013ac <Control_Initialize+0x104>)
 80012b8:	019b      	lsls	r3, r3, #6
 80012ba:	4413      	add	r3, r2
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
		// 
		M3508[i].Angle = 0;
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4a39      	ldr	r2, [pc, #228]	; (80013ac <Control_Initialize+0x104>)
 80012c6:	019b      	lsls	r3, r3, #6
 80012c8:	4413      	add	r3, r2
 80012ca:	3304      	adds	r3, #4
 80012cc:	2200      	movs	r2, #0
 80012ce:	801a      	strh	r2, [r3, #0]
		// 
		M3508[i].Moment = 0;
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	4a36      	ldr	r2, [pc, #216]	; (80013ac <Control_Initialize+0x104>)
 80012d4:	019b      	lsls	r3, r3, #6
 80012d6:	4413      	add	r3, r2
 80012d8:	3308      	adds	r3, #8
 80012da:	2200      	movs	r2, #0
 80012dc:	801a      	strh	r2, [r3, #0]
		// 
		M3508[i].Speed = 0;
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	4a32      	ldr	r2, [pc, #200]	; (80013ac <Control_Initialize+0x104>)
 80012e2:	019b      	lsls	r3, r3, #6
 80012e4:	4413      	add	r3, r2
 80012e6:	3306      	adds	r3, #6
 80012e8:	2200      	movs	r2, #0
 80012ea:	801a      	strh	r2, [r3, #0]
		// 
		M3508[i].Control_Current = 0;
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4a2f      	ldr	r2, [pc, #188]	; (80013ac <Control_Initialize+0x104>)
 80012f0:	019b      	lsls	r3, r3, #6
 80012f2:	4413      	add	r3, r2
 80012f4:	3312      	adds	r3, #18
 80012f6:	2200      	movs	r2, #0
 80012f8:	801a      	strh	r2, [r3, #0]
//		M3508[i].Last_Control_Current=0;
//		M3508[i].Stop_On = 0;
		// 
		M3508[i].Stop_Flag = 0;
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	4a2b      	ldr	r2, [pc, #172]	; (80013ac <Control_Initialize+0x104>)
 80012fe:	019b      	lsls	r3, r3, #6
 8001300:	4413      	add	r3, r2
 8001302:	3314      	adds	r3, #20
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
		// ()
		M3508[i].Current_Limit = 15000;
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	4a28      	ldr	r2, [pc, #160]	; (80013ac <Control_Initialize+0x104>)
 800130c:	019b      	lsls	r3, r3, #6
 800130e:	4413      	add	r3, r2
 8001310:	3316      	adds	r3, #22
 8001312:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001316:	801a      	strh	r2, [r3, #0]
//		M3508[i].Round = 0;
		M3508[i].Motor_Length = 0;
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4a24      	ldr	r2, [pc, #144]	; (80013ac <Control_Initialize+0x104>)
 800131c:	019b      	lsls	r3, r3, #6
 800131e:	4413      	add	r3, r2
 8001320:	3318      	adds	r3, #24
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
//		M3508[i].Last_Angle = 0;
		// PID
		M3508[i].PID.Kp = 9;
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	4a20      	ldr	r2, [pc, #128]	; (80013ac <Control_Initialize+0x104>)
 800132c:	019b      	lsls	r3, r3, #6
 800132e:	4413      	add	r3, r2
 8001330:	331c      	adds	r3, #28
 8001332:	4a1f      	ldr	r2, [pc, #124]	; (80013b0 <Control_Initialize+0x108>)
 8001334:	601a      	str	r2, [r3, #0]
		M3508[i].PID.Ki = 0.7;		//0.5
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	4a1c      	ldr	r2, [pc, #112]	; (80013ac <Control_Initialize+0x104>)
 800133a:	019b      	lsls	r3, r3, #6
 800133c:	4413      	add	r3, r2
 800133e:	3320      	adds	r3, #32
 8001340:	4a1c      	ldr	r2, [pc, #112]	; (80013b4 <Control_Initialize+0x10c>)
 8001342:	601a      	str	r2, [r3, #0]
		M3508[i].PID.Kd = 0;
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4a19      	ldr	r2, [pc, #100]	; (80013ac <Control_Initialize+0x104>)
 8001348:	019b      	lsls	r3, r3, #6
 800134a:	4413      	add	r3, r2
 800134c:	3324      	adds	r3, #36	; 0x24
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
		M3508[i].PID.Last_Error = 0;
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4a15      	ldr	r2, [pc, #84]	; (80013ac <Control_Initialize+0x104>)
 8001358:	019b      	lsls	r3, r3, #6
 800135a:	4413      	add	r3, r2
 800135c:	3328      	adds	r3, #40	; 0x28
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
		M3508[i].PID.Goal_Speed = 0;
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4a11      	ldr	r2, [pc, #68]	; (80013ac <Control_Initialize+0x104>)
 8001368:	019b      	lsls	r3, r3, #6
 800136a:	4413      	add	r3, r2
 800136c:	333a      	adds	r3, #58	; 0x3a
 800136e:	2200      	movs	r2, #0
 8001370:	801a      	strh	r2, [r3, #0]
		M3508[i].PID.Error_Sum = 0;
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	4a0d      	ldr	r2, [pc, #52]	; (80013ac <Control_Initialize+0x104>)
 8001376:	019b      	lsls	r3, r3, #6
 8001378:	4413      	add	r3, r2
 800137a:	3334      	adds	r3, #52	; 0x34
 800137c:	f04f 0200 	mov.w	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
		M3508[i].PID.Error_Sum_Limit = 15000;  //5000
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4a09      	ldr	r2, [pc, #36]	; (80013ac <Control_Initialize+0x104>)
 8001386:	019b      	lsls	r3, r3, #6
 8001388:	4413      	add	r3, r2
 800138a:	3338      	adds	r3, #56	; 0x38
 800138c:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001390:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++)
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	3301      	adds	r3, #1
 8001396:	71fb      	strb	r3, [r7, #7]
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b03      	cmp	r3, #3
 800139c:	d98a      	bls.n	80012b4 <Control_Initialize+0xc>
	}
}
 800139e:	bf00      	nop
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	20000224 	.word	0x20000224
 80013b0:	41100000 	.word	0x41100000
 80013b4:	3f333333 	.word	0x3f333333

080013b8 <Data_Convert>:
 * @param  (1, 2, 3, 4, 5, 6)
 * @retval void
 */

void Data_Convert(uint8_t Motor_ID)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
	M3508[Motor_ID].Angle = (int16_t)((M3508[Motor_ID].Original_Data[0] << 8) + M3508[Motor_ID].Original_Data[1]);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4a29      	ldr	r2, [pc, #164]	; (800146c <Data_Convert+0xb4>)
 80013c6:	019b      	lsls	r3, r3, #6
 80013c8:	4413      	add	r3, r2
 80013ca:	330a      	adds	r3, #10
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	4925      	ldr	r1, [pc, #148]	; (800146c <Data_Convert+0xb4>)
 80013d8:	019b      	lsls	r3, r3, #6
 80013da:	440b      	add	r3, r1
 80013dc:	330b      	adds	r3, #11
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	4413      	add	r3, r2
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	b211      	sxth	r1, r2
 80013ea:	4a20      	ldr	r2, [pc, #128]	; (800146c <Data_Convert+0xb4>)
 80013ec:	019b      	lsls	r3, r3, #6
 80013ee:	4413      	add	r3, r2
 80013f0:	3304      	adds	r3, #4
 80013f2:	460a      	mov	r2, r1
 80013f4:	801a      	strh	r2, [r3, #0]
	M3508[Motor_ID].Speed = (int16_t)((M3508[Motor_ID].Original_Data[2] << 8) + M3508[Motor_ID].Original_Data[3]);
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	4a1c      	ldr	r2, [pc, #112]	; (800146c <Data_Convert+0xb4>)
 80013fa:	019b      	lsls	r3, r3, #6
 80013fc:	4413      	add	r3, r2
 80013fe:	330c      	adds	r3, #12
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	b29b      	uxth	r3, r3
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	b29a      	uxth	r2, r3
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	4918      	ldr	r1, [pc, #96]	; (800146c <Data_Convert+0xb4>)
 800140c:	019b      	lsls	r3, r3, #6
 800140e:	440b      	add	r3, r1
 8001410:	330d      	adds	r3, #13
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b29b      	uxth	r3, r3
 8001416:	4413      	add	r3, r2
 8001418:	b29a      	uxth	r2, r3
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	b211      	sxth	r1, r2
 800141e:	4a13      	ldr	r2, [pc, #76]	; (800146c <Data_Convert+0xb4>)
 8001420:	019b      	lsls	r3, r3, #6
 8001422:	4413      	add	r3, r2
 8001424:	3306      	adds	r3, #6
 8001426:	460a      	mov	r2, r1
 8001428:	801a      	strh	r2, [r3, #0]
	M3508[Motor_ID].Moment = (int16_t)((M3508[Motor_ID].Original_Data[4] << 8) + M3508[Motor_ID].Original_Data[5]);
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4a0f      	ldr	r2, [pc, #60]	; (800146c <Data_Convert+0xb4>)
 800142e:	019b      	lsls	r3, r3, #6
 8001430:	4413      	add	r3, r2
 8001432:	330e      	adds	r3, #14
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	b29b      	uxth	r3, r3
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	b29a      	uxth	r2, r3
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	490b      	ldr	r1, [pc, #44]	; (800146c <Data_Convert+0xb4>)
 8001440:	019b      	lsls	r3, r3, #6
 8001442:	440b      	add	r3, r1
 8001444:	330f      	adds	r3, #15
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b29b      	uxth	r3, r3
 800144a:	4413      	add	r3, r2
 800144c:	b29a      	uxth	r2, r3
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	b211      	sxth	r1, r2
 8001452:	4a06      	ldr	r2, [pc, #24]	; (800146c <Data_Convert+0xb4>)
 8001454:	019b      	lsls	r3, r3, #6
 8001456:	4413      	add	r3, r2
 8001458:	3308      	adds	r3, #8
 800145a:	460a      	mov	r2, r1
 800145c:	801a      	strh	r2, [r3, #0]
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000224 	.word	0x20000224

08001470 <CAN2_Send_Control_Value>:
 * @param  (1, 2, 3, 4, 5, 6)
 * @retval void
 */

void CAN2_Send_Control_Value(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	static uint8_t Motor14_Current[8];
	// CAN
	Motor14_Current[0] = (uint8_t) (((M3508[0].Control_Current) & 0xFF00) >> 8);
 8001474:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 8001476:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800147a:	121b      	asrs	r3, r3, #8
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 8001480:	701a      	strb	r2, [r3, #0]
	Motor14_Current[1] = (uint8_t) ((M3508[0].Control_Current) & 0x00FF);
 8001482:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 8001484:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 800148c:	705a      	strb	r2, [r3, #1]

	Motor14_Current[2] = (uint8_t) (((M3508[1].Control_Current) & 0xFF00) >> 8);
 800148e:	4b17      	ldr	r3, [pc, #92]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 8001490:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 8001494:	121b      	asrs	r3, r3, #8
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 800149a:	709a      	strb	r2, [r3, #2]
	Motor14_Current[3] = (uint8_t) ((M3508[1].Control_Current) & 0x00FF);
 800149c:	4b13      	ldr	r3, [pc, #76]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 800149e:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 80014a6:	70da      	strb	r2, [r3, #3]

	Motor14_Current[4] = (uint8_t) (((M3508[2].Control_Current) & 0xFF00) >> 8);
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 80014aa:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 80014ae:	121b      	asrs	r3, r3, #8
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b0f      	ldr	r3, [pc, #60]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 80014b4:	711a      	strb	r2, [r3, #4]
	Motor14_Current[5] = (uint8_t) ((M3508[2].Control_Current) & 0x00FF);
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 80014b8:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 80014c0:	715a      	strb	r2, [r3, #5]

	Motor14_Current[6] = (uint8_t) (((M3508[3].Control_Current) & 0xFF00) >> 8);
 80014c2:	4b0a      	ldr	r3, [pc, #40]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 80014c4:	f9b3 30d2 	ldrsh.w	r3, [r3, #210]	; 0xd2
 80014c8:	121b      	asrs	r3, r3, #8
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 80014ce:	719a      	strb	r2, [r3, #6]
	Motor14_Current[7] = (uint8_t) ((M3508[3].Control_Current) & 0x00FF);
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <CAN2_Send_Control_Value+0x7c>)
 80014d2:	f9b3 30d2 	ldrsh.w	r3, [r3, #210]	; 0xd2
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 80014da:	71da      	strb	r2, [r3, #7]

	//  1 ~ 4 0x200
	CAN2_Send_Msg(Motor14_Current, 0x200);
 80014dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014e0:	4803      	ldr	r0, [pc, #12]	; (80014f0 <CAN2_Send_Control_Value+0x80>)
 80014e2:	f000 fe51 	bl	8002188 <CAN2_Send_Msg>
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000224 	.word	0x20000224
 80014f0:	200001f8 	.word	0x200001f8
 80014f4:	00000000 	.word	0x00000000

080014f8 <Motor_Speed_Control>:
 *         Goal_Speed:
 * @retval void
 */

void Motor_Speed_Control(int16_t Goal_Speed, uint8_t Motor_ID)
{
 80014f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014fc:	b089      	sub	sp, #36	; 0x24
 80014fe:	af00      	add	r7, sp, #0
 8001500:	4603      	mov	r3, r0
 8001502:	460a      	mov	r2, r1
 8001504:	81fb      	strh	r3, [r7, #14]
 8001506:	4613      	mov	r3, r2
 8001508:	737b      	strb	r3, [r7, #13]
	double Error;
	double Control_Current = 0;
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	e9c7 2304 	strd	r2, r3, [r7, #16]
	// 
	Error = Goal_Speed - M3508[Motor_ID].Speed;
 8001516:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800151a:	7b7a      	ldrb	r2, [r7, #13]
 800151c:	49be      	ldr	r1, [pc, #760]	; (8001818 <Motor_Speed_Control+0x320>)
 800151e:	0192      	lsls	r2, r2, #6
 8001520:	440a      	add	r2, r1
 8001522:	3206      	adds	r2, #6
 8001524:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001528:	1a9b      	subs	r3, r3, r2
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fffa 	bl	8000524 <__aeabi_i2d>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	e9c7 2306 	strd	r2, r3, [r7, #24]
	if (Error > 5000)
 8001538:	a3b3      	add	r3, pc, #716	; (adr r3, 8001808 <Motor_Speed_Control+0x310>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001542:	f7ff fae9 	bl	8000b18 <__aeabi_dcmpgt>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d005      	beq.n	8001558 <Motor_Speed_Control+0x60>
	{
		Error = 5000;
 800154c:	a3ae      	add	r3, pc, #696	; (adr r3, 8001808 <Motor_Speed_Control+0x310>)
 800154e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001552:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001556:	e00e      	b.n	8001576 <Motor_Speed_Control+0x7e>
	}
	else if (Error < -5000)
 8001558:	a3ad      	add	r3, pc, #692	; (adr r3, 8001810 <Motor_Speed_Control+0x318>)
 800155a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001562:	f7ff fabb 	bl	8000adc <__aeabi_dcmplt>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d004      	beq.n	8001576 <Motor_Speed_Control+0x7e>
	{
		Error = -5000;
 800156c:	a3a8      	add	r3, pc, #672	; (adr r3, 8001810 <Motor_Speed_Control+0x318>)
 800156e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001572:	e9c7 2306 	strd	r2, r3, [r7, #24]
	}

	M3508[Motor_ID].PID.Error_Sum += Error;
 8001576:	7b7b      	ldrb	r3, [r7, #13]
 8001578:	4aa7      	ldr	r2, [pc, #668]	; (8001818 <Motor_Speed_Control+0x320>)
 800157a:	019b      	lsls	r3, r3, #6
 800157c:	4413      	add	r3, r2
 800157e:	3334      	adds	r3, #52	; 0x34
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe ffe0 	bl	8000548 <__aeabi_f2d>
 8001588:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800158c:	f7fe fe7e 	bl	800028c <__adddf3>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	7b7e      	ldrb	r6, [r7, #13]
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	f7ff fb25 	bl	8000be8 <__aeabi_d2f>
 800159e:	4602      	mov	r2, r0
 80015a0:	499d      	ldr	r1, [pc, #628]	; (8001818 <Motor_Speed_Control+0x320>)
 80015a2:	01b3      	lsls	r3, r6, #6
 80015a4:	440b      	add	r3, r1
 80015a6:	3334      	adds	r3, #52	; 0x34
 80015a8:	601a      	str	r2, [r3, #0]
	// PID
	if (fabs(M3508[Motor_ID].PID.Error_Sum) > M3508[Motor_ID].PID.Error_Sum_Limit)
 80015aa:	7b7b      	ldrb	r3, [r7, #13]
 80015ac:	4a9a      	ldr	r2, [pc, #616]	; (8001818 <Motor_Speed_Control+0x320>)
 80015ae:	019b      	lsls	r3, r3, #6
 80015b0:	4413      	add	r3, r2
 80015b2:	3334      	adds	r3, #52	; 0x34
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	eef0 7ae7 	vabs.f32	s15, s15
 80015bc:	ee17 0a90 	vmov	r0, s15
 80015c0:	f7fe ffc2 	bl	8000548 <__aeabi_f2d>
 80015c4:	4680      	mov	r8, r0
 80015c6:	4689      	mov	r9, r1
 80015c8:	7b7b      	ldrb	r3, [r7, #13]
 80015ca:	4a93      	ldr	r2, [pc, #588]	; (8001818 <Motor_Speed_Control+0x320>)
 80015cc:	019b      	lsls	r3, r3, #6
 80015ce:	4413      	add	r3, r2
 80015d0:	3338      	adds	r3, #56	; 0x38
 80015d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7fe ffa4 	bl	8000524 <__aeabi_i2d>
 80015dc:	4602      	mov	r2, r0
 80015de:	460b      	mov	r3, r1
 80015e0:	4640      	mov	r0, r8
 80015e2:	4649      	mov	r1, r9
 80015e4:	f7ff fa98 	bl	8000b18 <__aeabi_dcmpgt>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d031      	beq.n	8001652 <Motor_Speed_Control+0x15a>
	{
		if (M3508[Motor_ID].PID.Error_Sum > 0)
 80015ee:	7b7b      	ldrb	r3, [r7, #13]
 80015f0:	4a89      	ldr	r2, [pc, #548]	; (8001818 <Motor_Speed_Control+0x320>)
 80015f2:	019b      	lsls	r3, r3, #6
 80015f4:	4413      	add	r3, r2
 80015f6:	3334      	adds	r3, #52	; 0x34
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001604:	dd12      	ble.n	800162c <Motor_Speed_Control+0x134>
			M3508[Motor_ID].PID.Error_Sum = M3508[Motor_ID].PID.Error_Sum_Limit;
 8001606:	7b7b      	ldrb	r3, [r7, #13]
 8001608:	4a83      	ldr	r2, [pc, #524]	; (8001818 <Motor_Speed_Control+0x320>)
 800160a:	019b      	lsls	r3, r3, #6
 800160c:	4413      	add	r3, r2
 800160e:	3338      	adds	r3, #56	; 0x38
 8001610:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001614:	7b7b      	ldrb	r3, [r7, #13]
 8001616:	ee07 2a90 	vmov	s15, r2
 800161a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800161e:	4a7e      	ldr	r2, [pc, #504]	; (8001818 <Motor_Speed_Control+0x320>)
 8001620:	019b      	lsls	r3, r3, #6
 8001622:	4413      	add	r3, r2
 8001624:	3334      	adds	r3, #52	; 0x34
 8001626:	edc3 7a00 	vstr	s15, [r3]
 800162a:	e012      	b.n	8001652 <Motor_Speed_Control+0x15a>
		else
			M3508[Motor_ID].PID.Error_Sum = -1 * M3508[Motor_ID].PID.Error_Sum_Limit;
 800162c:	7b7b      	ldrb	r3, [r7, #13]
 800162e:	4a7a      	ldr	r2, [pc, #488]	; (8001818 <Motor_Speed_Control+0x320>)
 8001630:	019b      	lsls	r3, r3, #6
 8001632:	4413      	add	r3, r2
 8001634:	3338      	adds	r3, #56	; 0x38
 8001636:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163a:	425a      	negs	r2, r3
 800163c:	7b7b      	ldrb	r3, [r7, #13]
 800163e:	ee07 2a90 	vmov	s15, r2
 8001642:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001646:	4a74      	ldr	r2, [pc, #464]	; (8001818 <Motor_Speed_Control+0x320>)
 8001648:	019b      	lsls	r3, r3, #6
 800164a:	4413      	add	r3, r2
 800164c:	3334      	adds	r3, #52	; 0x34
 800164e:	edc3 7a00 	vstr	s15, [r3]
	}
	// 
	Control_Current = M3508[Motor_ID].PID.Kp * Error + M3508[Motor_ID].PID.Ki * M3508[Motor_ID].PID.Error_Sum + M3508[Motor_ID].PID.Kd * (Error - M3508[Motor_ID].PID.Last_Error);
 8001652:	7b7b      	ldrb	r3, [r7, #13]
 8001654:	4a70      	ldr	r2, [pc, #448]	; (8001818 <Motor_Speed_Control+0x320>)
 8001656:	019b      	lsls	r3, r3, #6
 8001658:	4413      	add	r3, r2
 800165a:	331c      	adds	r3, #28
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff72 	bl	8000548 <__aeabi_f2d>
 8001664:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001668:	f7fe ffc6 	bl	80005f8 <__aeabi_dmul>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4690      	mov	r8, r2
 8001672:	4699      	mov	r9, r3
 8001674:	7b7b      	ldrb	r3, [r7, #13]
 8001676:	4a68      	ldr	r2, [pc, #416]	; (8001818 <Motor_Speed_Control+0x320>)
 8001678:	019b      	lsls	r3, r3, #6
 800167a:	4413      	add	r3, r2
 800167c:	3320      	adds	r3, #32
 800167e:	ed93 7a00 	vldr	s14, [r3]
 8001682:	7b7b      	ldrb	r3, [r7, #13]
 8001684:	4a64      	ldr	r2, [pc, #400]	; (8001818 <Motor_Speed_Control+0x320>)
 8001686:	019b      	lsls	r3, r3, #6
 8001688:	4413      	add	r3, r2
 800168a:	3334      	adds	r3, #52	; 0x34
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	ee17 0a90 	vmov	r0, s15
 8001698:	f7fe ff56 	bl	8000548 <__aeabi_f2d>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4640      	mov	r0, r8
 80016a2:	4649      	mov	r1, r9
 80016a4:	f7fe fdf2 	bl	800028c <__adddf3>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4692      	mov	sl, r2
 80016ae:	469b      	mov	fp, r3
 80016b0:	7b7b      	ldrb	r3, [r7, #13]
 80016b2:	4a59      	ldr	r2, [pc, #356]	; (8001818 <Motor_Speed_Control+0x320>)
 80016b4:	019b      	lsls	r3, r3, #6
 80016b6:	4413      	add	r3, r2
 80016b8:	3324      	adds	r3, #36	; 0x24
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe ff43 	bl	8000548 <__aeabi_f2d>
 80016c2:	4680      	mov	r8, r0
 80016c4:	4689      	mov	r9, r1
 80016c6:	7b7b      	ldrb	r3, [r7, #13]
 80016c8:	4a53      	ldr	r2, [pc, #332]	; (8001818 <Motor_Speed_Control+0x320>)
 80016ca:	019b      	lsls	r3, r3, #6
 80016cc:	4413      	add	r3, r2
 80016ce:	3328      	adds	r3, #40	; 0x28
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe ff38 	bl	8000548 <__aeabi_f2d>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016e0:	f7fe fdd2 	bl	8000288 <__aeabi_dsub>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4640      	mov	r0, r8
 80016ea:	4649      	mov	r1, r9
 80016ec:	f7fe ff84 	bl	80005f8 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4650      	mov	r0, sl
 80016f6:	4659      	mov	r1, fp
 80016f8:	f7fe fdc8 	bl	800028c <__adddf3>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	e9c7 2304 	strd	r2, r3, [r7, #16]
	M3508[Motor_ID].PID.Last_Error = Error;
 8001704:	7b7e      	ldrb	r6, [r7, #13]
 8001706:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800170a:	f7ff fa6d 	bl	8000be8 <__aeabi_d2f>
 800170e:	4602      	mov	r2, r0
 8001710:	4941      	ldr	r1, [pc, #260]	; (8001818 <Motor_Speed_Control+0x320>)
 8001712:	01b3      	lsls	r3, r6, #6
 8001714:	440b      	add	r3, r1
 8001716:	3328      	adds	r3, #40	; 0x28
 8001718:	601a      	str	r2, [r3, #0]
	// 
	if (fabs(Control_Current) < 1)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	603b      	str	r3, [r7, #0]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	4b3c      	ldr	r3, [pc, #240]	; (800181c <Motor_Speed_Control+0x324>)
 800172c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001730:	f7ff f9d4 	bl	8000adc <__aeabi_dcmplt>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d006      	beq.n	8001748 <Motor_Speed_Control+0x250>
		Control_Current = 0;
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001746:	e04d      	b.n	80017e4 <Motor_Speed_Control+0x2ec>
	else
	{
		// 
		if (fabs(Control_Current) > M3508[Motor_ID].Current_Limit)
 8001748:	693c      	ldr	r4, [r7, #16]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001750:	7b7b      	ldrb	r3, [r7, #13]
 8001752:	4a31      	ldr	r2, [pc, #196]	; (8001818 <Motor_Speed_Control+0x320>)
 8001754:	019b      	lsls	r3, r3, #6
 8001756:	4413      	add	r3, r2
 8001758:	3316      	adds	r3, #22
 800175a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe fee0 	bl	8000524 <__aeabi_i2d>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4620      	mov	r0, r4
 800176a:	4629      	mov	r1, r5
 800176c:	f7ff f9d4 	bl	8000b18 <__aeabi_dcmpgt>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d029      	beq.n	80017ca <Motor_Speed_Control+0x2d2>
		{
			if (Control_Current > 0)
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001782:	f7ff f9c9 	bl	8000b18 <__aeabi_dcmpgt>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d00e      	beq.n	80017aa <Motor_Speed_Control+0x2b2>
				Control_Current = M3508[Motor_ID].Current_Limit;
 800178c:	7b7b      	ldrb	r3, [r7, #13]
 800178e:	4a22      	ldr	r2, [pc, #136]	; (8001818 <Motor_Speed_Control+0x320>)
 8001790:	019b      	lsls	r3, r3, #6
 8001792:	4413      	add	r3, r2
 8001794:	3316      	adds	r3, #22
 8001796:	f9b3 3000 	ldrsh.w	r3, [r3]
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fec2 	bl	8000524 <__aeabi_i2d>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80017a8:	e01c      	b.n	80017e4 <Motor_Speed_Control+0x2ec>
			else
				Control_Current = -M3508[Motor_ID].Current_Limit;
 80017aa:	7b7b      	ldrb	r3, [r7, #13]
 80017ac:	4a1a      	ldr	r2, [pc, #104]	; (8001818 <Motor_Speed_Control+0x320>)
 80017ae:	019b      	lsls	r3, r3, #6
 80017b0:	4413      	add	r3, r2
 80017b2:	3316      	adds	r3, #22
 80017b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017b8:	425b      	negs	r3, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe feb2 	bl	8000524 <__aeabi_i2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80017c8:	e00c      	b.n	80017e4 <Motor_Speed_Control+0x2ec>
		}
		else
		{
			Control_Current = (int16_t) (Control_Current);
 80017ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017ce:	f7ff f9c3 	bl	8000b58 <__aeabi_d2iz>
 80017d2:	4603      	mov	r3, r0
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe fea4 	bl	8000524 <__aeabi_i2d>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}
	}
	M3508[Motor_ID].Control_Current = Control_Current;
 80017e4:	7b7c      	ldrb	r4, [r7, #13]
 80017e6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017ea:	f7ff f9b5 	bl	8000b58 <__aeabi_d2iz>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b219      	sxth	r1, r3
 80017f2:	4a09      	ldr	r2, [pc, #36]	; (8001818 <Motor_Speed_Control+0x320>)
 80017f4:	01a3      	lsls	r3, r4, #6
 80017f6:	4413      	add	r3, r2
 80017f8:	3312      	adds	r3, #18
 80017fa:	460a      	mov	r2, r1
 80017fc:	801a      	strh	r2, [r3, #0]
}
 80017fe:	bf00      	nop
 8001800:	3724      	adds	r7, #36	; 0x24
 8001802:	46bd      	mov	sp, r7
 8001804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001808:	00000000 	.word	0x00000000
 800180c:	40b38800 	.word	0x40b38800
 8001810:	00000000 	.word	0x00000000
 8001814:	c0b38800 	.word	0xc0b38800
 8001818:	20000224 	.word	0x20000224
 800181c:	3ff00000 	.word	0x3ff00000

08001820 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001826:	463b      	mov	r3, r7
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001832:	4b39      	ldr	r3, [pc, #228]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001834:	4a39      	ldr	r2, [pc, #228]	; (800191c <MX_ADC1_Init+0xfc>)
 8001836:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001838:	4b37      	ldr	r3, [pc, #220]	; (8001918 <MX_ADC1_Init+0xf8>)
 800183a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800183e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001840:	4b35      	ldr	r3, [pc, #212]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001846:	4b34      	ldr	r3, [pc, #208]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001848:	2201      	movs	r2, #1
 800184a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800184c:	4b32      	ldr	r3, [pc, #200]	; (8001918 <MX_ADC1_Init+0xf8>)
 800184e:	2201      	movs	r2, #1
 8001850:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001852:	4b31      	ldr	r3, [pc, #196]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800185a:	4b2f      	ldr	r3, [pc, #188]	; (8001918 <MX_ADC1_Init+0xf8>)
 800185c:	2200      	movs	r2, #0
 800185e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001860:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001862:	4a2f      	ldr	r2, [pc, #188]	; (8001920 <MX_ADC1_Init+0x100>)
 8001864:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001866:	4b2c      	ldr	r3, [pc, #176]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800186c:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <MX_ADC1_Init+0xf8>)
 800186e:	2204      	movs	r2, #4
 8001870:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001872:	4b29      	ldr	r3, [pc, #164]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800187a:	4b27      	ldr	r3, [pc, #156]	; (8001918 <MX_ADC1_Init+0xf8>)
 800187c:	2201      	movs	r2, #1
 800187e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001880:	4825      	ldr	r0, [pc, #148]	; (8001918 <MX_ADC1_Init+0xf8>)
 8001882:	f001 fe75 	bl	8003570 <HAL_ADC_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800188c:	f001 f85a 	bl	8002944 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001890:	2304      	movs	r3, #4
 8001892:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001894:	2301      	movs	r3, #1
 8001896:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001898:	2306      	movs	r3, #6
 800189a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800189c:	463b      	mov	r3, r7
 800189e:	4619      	mov	r1, r3
 80018a0:	481d      	ldr	r0, [pc, #116]	; (8001918 <MX_ADC1_Init+0xf8>)
 80018a2:	f001 ffd7 	bl	8003854 <HAL_ADC_ConfigChannel>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018ac:	f001 f84a 	bl	8002944 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80018b0:	2305      	movs	r3, #5
 80018b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80018b4:	2302      	movs	r3, #2
 80018b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b8:	463b      	mov	r3, r7
 80018ba:	4619      	mov	r1, r3
 80018bc:	4816      	ldr	r0, [pc, #88]	; (8001918 <MX_ADC1_Init+0xf8>)
 80018be:	f001 ffc9 	bl	8003854 <HAL_ADC_ConfigChannel>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80018c8:	f001 f83c 	bl	8002944 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80018cc:	2306      	movs	r3, #6
 80018ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80018d0:	2303      	movs	r3, #3
 80018d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018d4:	463b      	mov	r3, r7
 80018d6:	4619      	mov	r1, r3
 80018d8:	480f      	ldr	r0, [pc, #60]	; (8001918 <MX_ADC1_Init+0xf8>)
 80018da:	f001 ffbb 	bl	8003854 <HAL_ADC_ConfigChannel>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80018e4:	f001 f82e 	bl	8002944 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80018e8:	2307      	movs	r3, #7
 80018ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80018ec:	2304      	movs	r3, #4
 80018ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018f0:	463b      	mov	r3, r7
 80018f2:	4619      	mov	r1, r3
 80018f4:	4808      	ldr	r0, [pc, #32]	; (8001918 <MX_ADC1_Init+0xf8>)
 80018f6:	f001 ffad 	bl	8003854 <HAL_ADC_ConfigChannel>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001900:	f001 f820 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 4);
 8001904:	2204      	movs	r2, #4
 8001906:	4907      	ldr	r1, [pc, #28]	; (8001924 <MX_ADC1_Init+0x104>)
 8001908:	4803      	ldr	r0, [pc, #12]	; (8001918 <MX_ADC1_Init+0xf8>)
 800190a:	f001 fe75 	bl	80035f8 <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000324 	.word	0x20000324
 800191c:	40012000 	.word	0x40012000
 8001920:	0f000001 	.word	0x0f000001
 8001924:	200003cc 	.word	0x200003cc

08001928 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08a      	sub	sp, #40	; 0x28
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a2f      	ldr	r2, [pc, #188]	; (8001a04 <HAL_ADC_MspInit+0xdc>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d157      	bne.n	80019fa <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	4b2e      	ldr	r3, [pc, #184]	; (8001a08 <HAL_ADC_MspInit+0xe0>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	4a2d      	ldr	r2, [pc, #180]	; (8001a08 <HAL_ADC_MspInit+0xe0>)
 8001954:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
 800195a:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_ADC_MspInit+0xe0>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	4b27      	ldr	r3, [pc, #156]	; (8001a08 <HAL_ADC_MspInit+0xe0>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a26      	ldr	r2, [pc, #152]	; (8001a08 <HAL_ADC_MspInit+0xe0>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b24      	ldr	r3, [pc, #144]	; (8001a08 <HAL_ADC_MspInit+0xe0>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001982:	23f0      	movs	r3, #240	; 0xf0
 8001984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001986:	2303      	movs	r3, #3
 8001988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	481d      	ldr	r0, [pc, #116]	; (8001a0c <HAL_ADC_MspInit+0xe4>)
 8001996:	f003 fd69 	bl	800546c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800199a:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 800199c:	4a1d      	ldr	r2, [pc, #116]	; (8001a14 <HAL_ADC_MspInit+0xec>)
 800199e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80019a0:	4b1b      	ldr	r3, [pc, #108]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019a6:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ac:	4b18      	ldr	r3, [pc, #96]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019b2:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019d2:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019d8:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019da:	2200      	movs	r2, #0
 80019dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019de:	480c      	ldr	r0, [pc, #48]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019e0:	f003 f942 	bl	8004c68 <HAL_DMA_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80019ea:	f000 ffab 	bl	8002944 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019f2:	639a      	str	r2, [r3, #56]	; 0x38
 80019f4:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <HAL_ADC_MspInit+0xe8>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80019fa:	bf00      	nop
 80019fc:	3728      	adds	r7, #40	; 0x28
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40012000 	.word	0x40012000
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	2000036c 	.word	0x2000036c
 8001a14:	40026410 	.word	0x40026410

08001a18 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a1c:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a1e:	4a19      	ldr	r2, [pc, #100]	; (8001a84 <MX_CAN1_Init+0x6c>)
 8001a20:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001a22:	4b17      	ldr	r3, [pc, #92]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a24:	2203      	movs	r2, #3
 8001a26:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a28:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a2e:	4b14      	ldr	r3, [pc, #80]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001a34:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a36:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001a3a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_6TQ;
 8001a3c:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a3e:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 8001a42:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a44:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a50:	4b0b      	ldr	r3, [pc, #44]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a56:	4b0a      	ldr	r3, [pc, #40]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a5c:	4b08      	ldr	r3, [pc, #32]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a62:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a68:	4805      	ldr	r0, [pc, #20]	; (8001a80 <MX_CAN1_Init+0x68>)
 8001a6a:	f002 f993 	bl	8003d94 <HAL_CAN_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001a74:	f000 ff66 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
	CAN1Filter_Config();
 8001a78:	f000 f8f0 	bl	8001c5c <CAN1Filter_Config>
  /* USER CODE END CAN1_Init 2 */

}
 8001a7c:	bf00      	nop
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	200003fc 	.word	0x200003fc
 8001a84:	40006400 	.word	0x40006400

08001a88 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001a8c:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001a8e:	4a19      	ldr	r2, [pc, #100]	; (8001af4 <MX_CAN2_Init+0x6c>)
 8001a90:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8001a92:	4b17      	ldr	r3, [pc, #92]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001a94:	2203      	movs	r2, #3
 8001a96:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001a98:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a9e:	4b14      	ldr	r3, [pc, #80]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001aa6:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001aaa:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_6TQ;
 8001aac:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001aae:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 8001ab2:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001ad2:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001ad8:	4805      	ldr	r0, [pc, #20]	; (8001af0 <MX_CAN2_Init+0x68>)
 8001ada:	f002 f95b 	bl	8003d94 <HAL_CAN_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001ae4:	f000 ff2e 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
	CAN2Filter_Config();
 8001ae8:	f000 f8f4 	bl	8001cd4 <CAN2Filter_Config>
  /* USER CODE END CAN2_Init 2 */

}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	200003d4 	.word	0x200003d4
 8001af4:	40006800 	.word	0x40006800

08001af8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08c      	sub	sp, #48	; 0x30
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a4b      	ldr	r2, [pc, #300]	; (8001c44 <HAL_CAN_MspInit+0x14c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d13e      	bne.n	8001b98 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001b1a:	4b4b      	ldr	r3, [pc, #300]	; (8001c48 <HAL_CAN_MspInit+0x150>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	4a49      	ldr	r2, [pc, #292]	; (8001c48 <HAL_CAN_MspInit+0x150>)
 8001b22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001b24:	4b48      	ldr	r3, [pc, #288]	; (8001c48 <HAL_CAN_MspInit+0x150>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d10d      	bne.n	8001b48 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	4b46      	ldr	r3, [pc, #280]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	4a45      	ldr	r2, [pc, #276]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001b36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3c:	4b43      	ldr	r3, [pc, #268]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	4b3f      	ldr	r3, [pc, #252]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b50:	4a3e      	ldr	r2, [pc, #248]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6313      	str	r3, [r2, #48]	; 0x30
 8001b58:	4b3c      	ldr	r3, [pc, #240]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b64:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b76:	2309      	movs	r3, #9
 8001b78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	f107 031c 	add.w	r3, r7, #28
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4833      	ldr	r0, [pc, #204]	; (8001c50 <HAL_CAN_MspInit+0x158>)
 8001b82:	f003 fc73 	bl	800546c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2101      	movs	r1, #1
 8001b8a:	2014      	movs	r0, #20
 8001b8c:	f003 f835 	bl	8004bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001b90:	2014      	movs	r0, #20
 8001b92:	f003 f84e 	bl	8004c32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001b96:	e050      	b.n	8001c3a <HAL_CAN_MspInit+0x142>
  else if(canHandle->Instance==CAN2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a2d      	ldr	r2, [pc, #180]	; (8001c54 <HAL_CAN_MspInit+0x15c>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d14b      	bne.n	8001c3a <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	4b29      	ldr	r3, [pc, #164]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	4a28      	ldr	r2, [pc, #160]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bb2:	4b26      	ldr	r3, [pc, #152]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001bbe:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <HAL_CAN_MspInit+0x150>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	4a20      	ldr	r2, [pc, #128]	; (8001c48 <HAL_CAN_MspInit+0x150>)
 8001bc6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <HAL_CAN_MspInit+0x150>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d10d      	bne.n	8001bec <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bde:	6413      	str	r3, [r2, #64]	; 0x40
 8001be0:	4b1a      	ldr	r3, [pc, #104]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bec:	2300      	movs	r3, #0
 8001bee:	60bb      	str	r3, [r7, #8]
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf4:	4a15      	ldr	r2, [pc, #84]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bf6:	f043 0302 	orr.w	r3, r3, #2
 8001bfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <HAL_CAN_MspInit+0x154>)
 8001bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c08:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c16:	2303      	movs	r3, #3
 8001c18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001c1a:	2309      	movs	r3, #9
 8001c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1e:	f107 031c 	add.w	r3, r7, #28
 8001c22:	4619      	mov	r1, r3
 8001c24:	480c      	ldr	r0, [pc, #48]	; (8001c58 <HAL_CAN_MspInit+0x160>)
 8001c26:	f003 fc21 	bl	800546c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 3, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2103      	movs	r1, #3
 8001c2e:	2041      	movs	r0, #65	; 0x41
 8001c30:	f002 ffe3 	bl	8004bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8001c34:	2041      	movs	r0, #65	; 0x41
 8001c36:	f002 fffc 	bl	8004c32 <HAL_NVIC_EnableIRQ>
}
 8001c3a:	bf00      	nop
 8001c3c:	3730      	adds	r7, #48	; 0x30
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40006400 	.word	0x40006400
 8001c48:	20000200 	.word	0x20000200
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40020000 	.word	0x40020000
 8001c54:	40006800 	.word	0x40006800
 8001c58:	40020400 	.word	0x40020400

08001c5c <CAN1Filter_Config>:
  }
}

/* USER CODE BEGIN 1 */
void CAN1Filter_Config(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	; 0x28
 8001c60:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;                       //CAN0-27
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;   //CAN
 8001c66:	2301      	movs	r3, #1
 8001c68:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;  //CAN1632
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = (0x01e0 >> 5) << 5;
 8001c6e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001c72:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = (0x0be0 >> 5) << 5;
 8001c74:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
 8001c78:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = (0x03e0 >> 5) << 5;
 8001c7a:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001c7e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = (0x04e0 >> 5) << 5;
 8001c80:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 8001c84:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;				//FIFO
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;    		//
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001c92:	463b      	mov	r3, r7
 8001c94:	4619      	mov	r1, r3
 8001c96:	480e      	ldr	r0, [pc, #56]	; (8001cd0 <CAN1Filter_Config+0x74>)
 8001c98:	f002 f978 	bl	8003f8c <HAL_CAN_ConfigFilter>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <CAN1Filter_Config+0x4a>
	{
		Error_Handler();
 8001ca2:	f000 fe4f 	bl	8002944 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001ca6:	480a      	ldr	r0, [pc, #40]	; (8001cd0 <CAN1Filter_Config+0x74>)
 8001ca8:	f002 fa50 	bl	800414c <HAL_CAN_Start>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <CAN1Filter_Config+0x5a>
	{
		Error_Handler();
 8001cb2:	f000 fe47 	bl	8002944 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001cb6:	2102      	movs	r1, #2
 8001cb8:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <CAN1Filter_Config+0x74>)
 8001cba:	f002 fc78 	bl	80045ae <HAL_CAN_ActivateNotification>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <CAN1Filter_Config+0x6c>
	{
		Error_Handler();
 8001cc4:	f000 fe3e 	bl	8002944 <Error_Handler>
	}
}
 8001cc8:	bf00      	nop
 8001cca:	3728      	adds	r7, #40	; 0x28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	200003fc 	.word	0x200003fc

08001cd4 <CAN2Filter_Config>:

void CAN2Filter_Config(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 14;                       //CAN0-27
 8001cda:	230e      	movs	r3, #14
 8001cdc:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;   //CAN
 8001cde:	2301      	movs	r3, #1
 8001ce0:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;  //CAN1632
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0201 << 5;
 8001ce6:	f244 0320 	movw	r3, #16416	; 0x4020
 8001cea:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0202 << 5;
 8001cec:	f244 0340 	movw	r3, #16448	; 0x4040
 8001cf0:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0203 << 5;
 8001cf2:	f244 0360 	movw	r3, #16480	; 0x4060
 8001cf6:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0204 << 5;
 8001cf8:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001cfc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;				//FIFO
 8001cfe:	2301      	movs	r3, #1
 8001d00:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;    		//
 8001d02:	2301      	movs	r3, #1
 8001d04:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8001d06:	230e      	movs	r3, #14
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK)
 8001d0a:	463b      	mov	r3, r7
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	480e      	ldr	r0, [pc, #56]	; (8001d48 <CAN2Filter_Config+0x74>)
 8001d10:	f002 f93c 	bl	8003f8c <HAL_CAN_ConfigFilter>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <CAN2Filter_Config+0x4a>
	{
		Error_Handler();
 8001d1a:	f000 fe13 	bl	8002944 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan2) != HAL_OK)
 8001d1e:	480a      	ldr	r0, [pc, #40]	; (8001d48 <CAN2Filter_Config+0x74>)
 8001d20:	f002 fa14 	bl	800414c <HAL_CAN_Start>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <CAN2Filter_Config+0x5a>
	{
		Error_Handler();
 8001d2a:	f000 fe0b 	bl	8002944 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8001d2e:	2110      	movs	r1, #16
 8001d30:	4805      	ldr	r0, [pc, #20]	; (8001d48 <CAN2Filter_Config+0x74>)
 8001d32:	f002 fc3c 	bl	80045ae <HAL_CAN_ActivateNotification>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <CAN2Filter_Config+0x6c>
	{
		Error_Handler();
 8001d3c:	f000 fe02 	bl	8002944 <Error_Handler>
	}
}
 8001d40:	bf00      	nop
 8001d42:	3728      	adds	r7, #40	; 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	200003d4 	.word	0x200003d4

08001d4c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08c      	sub	sp, #48	; 0x30
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4aa9      	ldr	r2, [pc, #676]	; (8001ffc <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	f040 814b 	bne.w	8001ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>
	{
		CAN_RxHeaderTypeDef RxMessage;
		uint8_t data[8];

		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, data) != HAL_OK)
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	f107 0214 	add.w	r2, r7, #20
 8001d66:	2100      	movs	r1, #0
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f002 fb0e 	bl	800438a <HAL_CAN_GetRxMessage>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>
		{
			Error_Handler();
 8001d74:	f000 fde6 	bl	8002944 <Error_Handler>
		}

		static float Goal_Speed = 0;
		static float Goal_Position = 0;

		switch (RxMessage.StdId)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	2b27      	cmp	r3, #39	; 0x27
 8001d7c:	f000 80c2 	beq.w	8001f04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
 8001d80:	2b27      	cmp	r3, #39	; 0x27
 8001d82:	f200 8137 	bhi.w	8001ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>
 8001d86:	2b0f      	cmp	r3, #15
 8001d88:	d002      	beq.n	8001d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 8001d8a:	2b1f      	cmp	r3, #31
 8001d8c:	d046      	beq.n	8001e1c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>
				//			}
				//			break;
				//		}
		}
	}
}
 8001d8e:	e131      	b.n	8001ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>
 8001d90:	68fb      	ldr	r3, [r7, #12]
				memcpy(&Goal_Speed, data, 4);
 8001d92:	4a9b      	ldr	r2, [pc, #620]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001d94:	6013      	str	r3, [r2, #0]
				Goal_Speed *= SPEED_MULTIPLE;
 8001d96:	4b9a      	ldr	r3, [pc, #616]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8002004 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b8>
 8001da0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da4:	4b96      	ldr	r3, [pc, #600]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001da6:	edc3 7a00 	vstr	s15, [r3]
				MAXON_MOTOR[0] = (int16_t) Goal_Speed;
 8001daa:	4b95      	ldr	r3, [pc, #596]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001db4:	ee17 3a90 	vmov	r3, s15
 8001db8:	b21a      	sxth	r2, r3
 8001dba:	4b93      	ldr	r3, [pc, #588]	; (8002008 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8001dbc:	801a      	strh	r2, [r3, #0]
				printf(":%d\r\n", MAXON_MOTOR[0]);
 8001dbe:	4b92      	ldr	r3, [pc, #584]	; (8002008 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8001dc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4891      	ldr	r0, [pc, #580]	; (800200c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c0>)
 8001dc8:	f006 fe08 	bl	80089dc <iprintf>
				memcpy(&Goal_Speed, data + 4, 4);
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4b8a      	ldr	r3, [pc, #552]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001dd8:	601a      	str	r2, [r3, #0]
				Goal_Speed *= SPEED_MULTIPLE;
 8001dda:	4b89      	ldr	r3, [pc, #548]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001ddc:	edd3 7a00 	vldr	s15, [r3]
 8001de0:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8002004 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b8>
 8001de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de8:	4b85      	ldr	r3, [pc, #532]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001dea:	edc3 7a00 	vstr	s15, [r3]
				MAXON_MOTOR[1] = -(int16_t) Goal_Speed;
 8001dee:	4b84      	ldr	r3, [pc, #528]	; (8002000 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8001df0:	edd3 7a00 	vldr	s15, [r3]
 8001df4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001df8:	ee17 3a90 	vmov	r3, s15
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	425b      	negs	r3, r3
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	b21a      	sxth	r2, r3
 8001e06:	4b80      	ldr	r3, [pc, #512]	; (8002008 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8001e08:	805a      	strh	r2, [r3, #2]
				printf(":%d\r\n", -MAXON_MOTOR[1]);
 8001e0a:	4b7f      	ldr	r3, [pc, #508]	; (8002008 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8001e0c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e10:	425b      	negs	r3, r3
 8001e12:	4619      	mov	r1, r3
 8001e14:	487e      	ldr	r0, [pc, #504]	; (8002010 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8001e16:	f006 fde1 	bl	80089dc <iprintf>
				break;
 8001e1a:	e0eb      	b.n	8001ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
				memcpy(&Goal_Position, data, 4);
 8001e1e:	4a7d      	ldr	r2, [pc, #500]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001e20:	6013      	str	r3, [r2, #0]
				Goal_Position *= 60;
 8001e22:	4b7c      	ldr	r3, [pc, #496]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001e24:	edd3 7a00 	vldr	s15, [r3]
 8001e28:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8002018 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
 8001e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e30:	4b78      	ldr	r3, [pc, #480]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001e32:	edc3 7a00 	vstr	s15, [r3]
				M3508[0].PID.Goal_Position = Left_Front - (int32_t) Goal_Position;
 8001e36:	4b77      	ldr	r3, [pc, #476]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001e38:	edd3 7a00 	vldr	s15, [r3]
 8001e3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e40:	ee17 3a90 	vmov	r3, s15
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	f1c3 03c6 	rsb	r3, r3, #198	; 0xc6
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	b21a      	sxth	r2, r3
 8001e4e:	4b73      	ldr	r3, [pc, #460]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e50:	879a      	strh	r2, [r3, #60]	; 0x3c
				if (M3508[0].PID.Goal_Position > Left_Front)
 8001e52:	4b72      	ldr	r3, [pc, #456]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e54:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001e58:	2bc6      	cmp	r3, #198	; 0xc6
 8001e5a:	dd03      	ble.n	8001e64 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
					M3508[0].PID.Goal_Position = Left_Front;
 8001e5c:	4b6f      	ldr	r3, [pc, #444]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e5e:	22c6      	movs	r2, #198	; 0xc6
 8001e60:	879a      	strh	r2, [r3, #60]	; 0x3c
 8001e62:	e007      	b.n	8001e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>
				else if (M3508[0].PID.Goal_Position < 40)
 8001e64:	4b6d      	ldr	r3, [pc, #436]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e66:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001e6a:	2b27      	cmp	r3, #39	; 0x27
 8001e6c:	dc02      	bgt.n	8001e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>
					M3508[0].PID.Goal_Position = 40;
 8001e6e:	4b6b      	ldr	r3, [pc, #428]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e70:	2228      	movs	r2, #40	; 0x28
 8001e72:	879a      	strh	r2, [r3, #60]	; 0x3c
				M3508[0].Stop_Flag = 0;
 8001e74:	4b69      	ldr	r3, [pc, #420]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	751a      	strb	r2, [r3, #20]
				printf(":%d\r\n", M3508[0].PID.Goal_Position);
 8001e7a:	4b68      	ldr	r3, [pc, #416]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001e7c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001e80:	4619      	mov	r1, r3
 8001e82:	4867      	ldr	r0, [pc, #412]	; (8002020 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d4>)
 8001e84:	f006 fdaa 	bl	80089dc <iprintf>
				memcpy(&Goal_Position, data + 4, 4);
 8001e88:	f107 030c 	add.w	r3, r7, #12
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b60      	ldr	r3, [pc, #384]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001e94:	601a      	str	r2, [r3, #0]
				Goal_Position *= 60;
 8001e96:	4b5f      	ldr	r3, [pc, #380]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001e98:	edd3 7a00 	vldr	s15, [r3]
 8001e9c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002018 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
 8001ea0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea4:	4b5b      	ldr	r3, [pc, #364]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001ea6:	edc3 7a00 	vstr	s15, [r3]
				M3508[2].PID.Goal_Position = Right_Front + (int32_t) Goal_Position;
 8001eaa:	4b5a      	ldr	r3, [pc, #360]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001eac:	edd3 7a00 	vldr	s15, [r3]
 8001eb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eb4:	ee17 3a90 	vmov	r3, s15
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	335c      	adds	r3, #92	; 0x5c
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	b21a      	sxth	r2, r3
 8001ec0:	4b56      	ldr	r3, [pc, #344]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001ec2:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
				if (M3508[2].PID.Goal_Position < Right_Front)
 8001ec6:	4b55      	ldr	r3, [pc, #340]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001ec8:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	; 0xbc
 8001ecc:	2b5b      	cmp	r3, #91	; 0x5b
 8001ece:	dc04      	bgt.n	8001eda <HAL_CAN_RxFifo0MsgPendingCallback+0x18e>
					M3508[2].PID.Goal_Position = Right_Front;
 8001ed0:	4b52      	ldr	r3, [pc, #328]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001ed2:	225c      	movs	r2, #92	; 0x5c
 8001ed4:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 8001ed8:	e008      	b.n	8001eec <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>
				else if (M3508[2].PID.Goal_Position > 240)
 8001eda:	4b50      	ldr	r3, [pc, #320]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001edc:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	; 0xbc
 8001ee0:	2bf0      	cmp	r3, #240	; 0xf0
 8001ee2:	dd03      	ble.n	8001eec <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>
					M3508[2].PID.Goal_Position = 240;
 8001ee4:	4b4d      	ldr	r3, [pc, #308]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001ee6:	22f0      	movs	r2, #240	; 0xf0
 8001ee8:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
				M3508[2].Stop_Flag = 0;
 8001eec:	4b4b      	ldr	r3, [pc, #300]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
				printf(":%d\r\n", M3508[2].PID.Goal_Position);
 8001ef4:	4b49      	ldr	r3, [pc, #292]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001ef6:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	; 0xbc
 8001efa:	4619      	mov	r1, r3
 8001efc:	4849      	ldr	r0, [pc, #292]	; (8002024 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001efe:	f006 fd6d 	bl	80089dc <iprintf>
				break;
 8001f02:	e077      	b.n	8001ff4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>
 8001f04:	68fb      	ldr	r3, [r7, #12]
				memcpy(&Goal_Position, data, 4);
 8001f06:	4a43      	ldr	r2, [pc, #268]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f08:	6013      	str	r3, [r2, #0]
				Goal_Position *= 60;
 8001f0a:	4b42      	ldr	r3, [pc, #264]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f0c:	edd3 7a00 	vldr	s15, [r3]
 8001f10:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002018 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
 8001f14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f18:	4b3e      	ldr	r3, [pc, #248]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f1a:	edc3 7a00 	vstr	s15, [r3]
				M3508[1].PID.Goal_Position = Left_Rear + (int32_t) Goal_Position;
 8001f1e:	4b3d      	ldr	r3, [pc, #244]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f28:	ee17 3a90 	vmov	r3, s15
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	3350      	adds	r3, #80	; 0x50
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	b21a      	sxth	r2, r3
 8001f34:	4b39      	ldr	r3, [pc, #228]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f36:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
				if (M3508[1].PID.Goal_Position < Left_Rear)
 8001f3a:	4b38      	ldr	r3, [pc, #224]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f3c:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8001f40:	2b4f      	cmp	r3, #79	; 0x4f
 8001f42:	dc04      	bgt.n	8001f4e <HAL_CAN_RxFifo0MsgPendingCallback+0x202>
					M3508[1].PID.Goal_Position = Left_Rear;
 8001f44:	4b35      	ldr	r3, [pc, #212]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f46:	2250      	movs	r2, #80	; 0x50
 8001f48:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8001f4c:	e008      	b.n	8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>
				else if (M3508[1].PID.Goal_Position > 240)
 8001f4e:	4b33      	ldr	r3, [pc, #204]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f50:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8001f54:	2bf0      	cmp	r3, #240	; 0xf0
 8001f56:	dd03      	ble.n	8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>
					M3508[1].PID.Goal_Position = 240;
 8001f58:	4b30      	ldr	r3, [pc, #192]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f5a:	22f0      	movs	r2, #240	; 0xf0
 8001f5c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
				M3508[1].Stop_Flag = 0;
 8001f60:	4b2e      	ldr	r3, [pc, #184]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				printf(":%d\r\n", M3508[1].PID.Goal_Position);
 8001f68:	4b2c      	ldr	r3, [pc, #176]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001f6a:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8001f6e:	4619      	mov	r1, r3
 8001f70:	482d      	ldr	r0, [pc, #180]	; (8002028 <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 8001f72:	f006 fd33 	bl	80089dc <iprintf>
				memcpy(&Goal_Position, data + 4, 4);
 8001f76:	f107 030c 	add.w	r3, r7, #12
 8001f7a:	3304      	adds	r3, #4
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	4b24      	ldr	r3, [pc, #144]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f82:	601a      	str	r2, [r3, #0]
				Goal_Position *= 60;
 8001f84:	4b23      	ldr	r3, [pc, #140]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002018 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>
 8001f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f92:	4b20      	ldr	r3, [pc, #128]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f94:	edc3 7a00 	vstr	s15, [r3]
				M3508[3].PID.Goal_Position = Right_Rear - (int32_t) Goal_Position;
 8001f98:	4b1e      	ldr	r3, [pc, #120]	; (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa2:	ee17 3a90 	vmov	r3, s15
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	b21a      	sxth	r2, r3
 8001fb0:	4b1a      	ldr	r3, [pc, #104]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fb2:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
				if (M3508[3].PID.Goal_Position > Right_Rear)
 8001fb6:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fb8:	f9b3 30fc 	ldrsh.w	r3, [r3, #252]	; 0xfc
 8001fbc:	2bc8      	cmp	r3, #200	; 0xc8
 8001fbe:	dd04      	ble.n	8001fca <HAL_CAN_RxFifo0MsgPendingCallback+0x27e>
					M3508[3].PID.Goal_Position = Right_Rear;
 8001fc0:	4b16      	ldr	r3, [pc, #88]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fc2:	22c8      	movs	r2, #200	; 0xc8
 8001fc4:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
 8001fc8:	e008      	b.n	8001fdc <HAL_CAN_RxFifo0MsgPendingCallback+0x290>
				else if (M3508[3].PID.Goal_Position < 40)
 8001fca:	4b14      	ldr	r3, [pc, #80]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fcc:	f9b3 30fc 	ldrsh.w	r3, [r3, #252]	; 0xfc
 8001fd0:	2b27      	cmp	r3, #39	; 0x27
 8001fd2:	dc03      	bgt.n	8001fdc <HAL_CAN_RxFifo0MsgPendingCallback+0x290>
					M3508[3].PID.Goal_Position = 40;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fd6:	2228      	movs	r2, #40	; 0x28
 8001fd8:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
				M3508[3].Stop_Flag = 0;
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
				printf(":%d\r\n", M3508[3].PID.Goal_Position);
 8001fe4:	4b0d      	ldr	r3, [pc, #52]	; (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001fe6:	f9b3 30fc 	ldrsh.w	r3, [r3, #252]	; 0xfc
 8001fea:	4619      	mov	r1, r3
 8001fec:	480f      	ldr	r0, [pc, #60]	; (800202c <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>)
 8001fee:	f006 fcf5 	bl	80089dc <iprintf>
				break;
 8001ff2:	bf00      	nop
}
 8001ff4:	bf00      	nop
 8001ff6:	3730      	adds	r7, #48	; 0x30
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	200003fc 	.word	0x200003fc
 8002000:	20000204 	.word	0x20000204
 8002004:	43960000 	.word	0x43960000
 8002008:	20000220 	.word	0x20000220
 800200c:	0800ac30 	.word	0x0800ac30
 8002010:	0800ac48 	.word	0x0800ac48
 8002014:	20000208 	.word	0x20000208
 8002018:	42700000 	.word	0x42700000
 800201c:	20000224 	.word	0x20000224
 8002020:	0800ac60 	.word	0x0800ac60
 8002024:	0800ac7c 	.word	0x0800ac7c
 8002028:	0800ac98 	.word	0x0800ac98
 800202c:	0800acb4 	.word	0x0800acb4

08002030 <HAL_CAN_RxFifo1MsgPendingCallback>:
		Error_Handler();
	}
}

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	; 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan2)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a51      	ldr	r2, [pc, #324]	; (8002180 <HAL_CAN_RxFifo1MsgPendingCallback+0x150>)
 800203c:	4293      	cmp	r3, r2
 800203e:	f040 809a 	bne.w	8002176 <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
	{
		CAN_RxHeaderTypeDef RxMessage;
		uint8_t data[8];

		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxMessage, data) != HAL_OK)
 8002042:	f107 0308 	add.w	r3, r7, #8
 8002046:	f107 0210 	add.w	r2, r7, #16
 800204a:	2101      	movs	r1, #1
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f002 f99c 	bl	800438a <HAL_CAN_GetRxMessage>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_CAN_RxFifo1MsgPendingCallback+0x2c>
		{
			Error_Handler();
 8002058:	f000 fc74 	bl	8002944 <Error_Handler>
		}

		switch (RxMessage.StdId)
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8002062:	2b03      	cmp	r3, #3
 8002064:	f200 8087 	bhi.w	8002176 <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
 8002068:	a201      	add	r2, pc, #4	; (adr r2, 8002070 <HAL_CAN_RxFifo1MsgPendingCallback+0x40>)
 800206a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800206e:	bf00      	nop
 8002070:	08002081 	.word	0x08002081
 8002074:	080020bd 	.word	0x080020bd
 8002078:	080020fb 	.word	0x080020fb
 800207c:	08002139 	.word	0x08002139
		{
			case 0x0201:
			{
				for (uint8_t i = 0; i < 8; ++i)
 8002080:	2300      	movs	r3, #0
 8002082:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002086:	e011      	b.n	80020ac <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>
				{
					//
					M3508[0].Original_Data[i] = data[i];
 8002088:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800208c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002090:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002094:	440a      	add	r2, r1
 8002096:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 800209a:	4a3a      	ldr	r2, [pc, #232]	; (8002184 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 800209c:	4413      	add	r3, r2
 800209e:	460a      	mov	r2, r1
 80020a0:	729a      	strb	r2, [r3, #10]
				for (uint8_t i = 0; i < 8; ++i)
 80020a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020a6:	3301      	adds	r3, #1
 80020a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80020ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020b0:	2b07      	cmp	r3, #7
 80020b2:	d9e9      	bls.n	8002088 <HAL_CAN_RxFifo1MsgPendingCallback+0x58>
				}
				//
				Data_Convert(0);
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7ff f97f 	bl	80013b8 <Data_Convert>

				break;
 80020ba:	e05c      	b.n	8002176 <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
			}
			case 0x0202:
			{
				for (uint8_t i = 0; i < 8; ++i)
 80020bc:	2300      	movs	r3, #0
 80020be:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80020c2:	e012      	b.n	80020ea <HAL_CAN_RxFifo1MsgPendingCallback+0xba>
				{
					//
					M3508[1].Original_Data[i] = data[i];
 80020c4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80020c8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80020cc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80020d0:	440a      	add	r2, r1
 80020d2:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 80020d6:	4a2b      	ldr	r2, [pc, #172]	; (8002184 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 80020d8:	4413      	add	r3, r2
 80020da:	460a      	mov	r2, r1
 80020dc:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
				for (uint8_t i = 0; i < 8; ++i)
 80020e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80020e4:	3301      	adds	r3, #1
 80020e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80020ea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80020ee:	2b07      	cmp	r3, #7
 80020f0:	d9e8      	bls.n	80020c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>
				}
				//
				Data_Convert(1);
 80020f2:	2001      	movs	r0, #1
 80020f4:	f7ff f960 	bl	80013b8 <Data_Convert>

				break;
 80020f8:	e03d      	b.n	8002176 <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
			}
			case 0x0203:
			{
				for (uint8_t i = 0; i < 8; ++i)
 80020fa:	2300      	movs	r3, #0
 80020fc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002100:	e012      	b.n	8002128 <HAL_CAN_RxFifo1MsgPendingCallback+0xf8>
				{
					//
					M3508[2].Original_Data[i] = data[i];
 8002102:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002106:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800210a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800210e:	440a      	add	r2, r1
 8002110:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8002114:	4a1b      	ldr	r2, [pc, #108]	; (8002184 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 8002116:	4413      	add	r3, r2
 8002118:	460a      	mov	r2, r1
 800211a:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
				for (uint8_t i = 0; i < 8; ++i)
 800211e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002122:	3301      	adds	r3, #1
 8002124:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002128:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800212c:	2b07      	cmp	r3, #7
 800212e:	d9e8      	bls.n	8002102 <HAL_CAN_RxFifo1MsgPendingCallback+0xd2>
				}
				//
				Data_Convert(2);
 8002130:	2002      	movs	r0, #2
 8002132:	f7ff f941 	bl	80013b8 <Data_Convert>

				break;
 8002136:	e01e      	b.n	8002176 <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
			}
			case 0x0204:
			{
				for (uint8_t i = 0; i < 8; ++i)
 8002138:	2300      	movs	r3, #0
 800213a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800213e:	e012      	b.n	8002166 <HAL_CAN_RxFifo1MsgPendingCallback+0x136>
				{
					//
					M3508[3].Original_Data[i] = data[i];
 8002140:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002144:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002148:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800214c:	440a      	add	r2, r1
 800214e:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8002152:	4a0c      	ldr	r2, [pc, #48]	; (8002184 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 8002154:	4413      	add	r3, r2
 8002156:	460a      	mov	r2, r1
 8002158:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
				for (uint8_t i = 0; i < 8; ++i)
 800215c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002160:	3301      	adds	r3, #1
 8002162:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002166:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800216a:	2b07      	cmp	r3, #7
 800216c:	d9e8      	bls.n	8002140 <HAL_CAN_RxFifo1MsgPendingCallback+0x110>
				}
				//
				Data_Convert(3);
 800216e:	2003      	movs	r0, #3
 8002170:	f7ff f922 	bl	80013b8 <Data_Convert>

				break;
 8002174:	bf00      	nop
			}
		}
	}
}
 8002176:	bf00      	nop
 8002178:	3730      	adds	r7, #48	; 0x30
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200003d4 	.word	0x200003d4
 8002184:	20000224 	.word	0x20000224

08002188 <CAN2_Send_Msg>:

void CAN2_Send_Msg(uint8_t *msg, uint32_t id)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08c      	sub	sp, #48	; 0x30
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	CAN_TxHeaderTypeDef TxMessage;
	TxMessage.StdId = id;	 // 0
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	617b      	str	r3, [r7, #20]
	TxMessage.ExtId = 0x00;	 // 29
 8002196:	2300      	movs	r3, #0
 8002198:	61bb      	str	r3, [r7, #24]
	TxMessage.IDE = CAN_ID_STD;		  // 
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
	TxMessage.RTR = CAN_RTR_DATA;		  // 8
 800219e:	2300      	movs	r3, #0
 80021a0:	623b      	str	r3, [r7, #32]
	TxMessage.DLC = 8;							 // 
 80021a2:	2308      	movs	r3, #8
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
	TxMessage.TransmitGlobalTime = DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	uint8_t data[8];
	for (uint8_t i = 0; i < 8; i++)
 80021ac:	2300      	movs	r3, #0
 80021ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80021b2:	e010      	b.n	80021d6 <CAN2_Send_Msg+0x4e>
		data[i] = msg[i];
 80021b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	441a      	add	r2, r3
 80021bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021c0:	7812      	ldrb	r2, [r2, #0]
 80021c2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80021c6:	440b      	add	r3, r1
 80021c8:	f803 2c24 	strb.w	r2, [r3, #-36]
	for (uint8_t i = 0; i < 8; i++)
 80021cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021d0:	3301      	adds	r3, #1
 80021d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80021d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80021da:	2b07      	cmp	r3, #7
 80021dc:	d9ea      	bls.n	80021b4 <CAN2_Send_Msg+0x2c>

	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan2, &TxMessage, data, &TxMailbox) != HAL_OK)
 80021de:	f107 0308 	add.w	r3, r7, #8
 80021e2:	f107 020c 	add.w	r2, r7, #12
 80021e6:	f107 0114 	add.w	r1, r7, #20
 80021ea:	4806      	ldr	r0, [pc, #24]	; (8002204 <CAN2_Send_Msg+0x7c>)
 80021ec:	f001 fff2 	bl	80041d4 <HAL_CAN_AddTxMessage>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <CAN2_Send_Msg+0x72>
	{
		Error_Handler();
 80021f6:	f000 fba5 	bl	8002944 <Error_Handler>
	}
}
 80021fa:	bf00      	nop
 80021fc:	3730      	adds	r7, #48	; 0x30
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200003d4 	.word	0x200003d4

08002208 <Report_ADC>:
 * @param  void
 * @retval void
 */

void Report_ADC(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
	printf("= %f\r\n", M3508[0].Current_angle);
 800220c:	4b25      	ldr	r3, [pc, #148]	; (80022a4 <Report_ADC+0x9c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f999 	bl	8000548 <__aeabi_f2d>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4823      	ldr	r0, [pc, #140]	; (80022a8 <Report_ADC+0xa0>)
 800221c:	f006 fbde 	bl	80089dc <iprintf>
	printf("= %f\r\n", M3508[1].Current_angle);
 8002220:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <Report_ADC+0x9c>)
 8002222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe f98f 	bl	8000548 <__aeabi_f2d>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	481f      	ldr	r0, [pc, #124]	; (80022ac <Report_ADC+0xa4>)
 8002230:	f006 fbd4 	bl	80089dc <iprintf>
	printf("= %f\r\n", M3508[2].Current_angle);
 8002234:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <Report_ADC+0x9c>)
 8002236:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f984 	bl	8000548 <__aeabi_f2d>
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	481a      	ldr	r0, [pc, #104]	; (80022b0 <Report_ADC+0xa8>)
 8002246:	f006 fbc9 	bl	80089dc <iprintf>
	printf("= %f\r\n", M3508[3].Current_angle);
 800224a:	4b16      	ldr	r3, [pc, #88]	; (80022a4 <Report_ADC+0x9c>)
 800224c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe f979 	bl	8000548 <__aeabi_f2d>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4816      	ldr	r0, [pc, #88]	; (80022b4 <Report_ADC+0xac>)
 800225c:	f006 fbbe 	bl	80089dc <iprintf>
	printf("= %d\r\n", M3508[0].PID.Goal_Position);
 8002260:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <Report_ADC+0x9c>)
 8002262:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8002266:	4619      	mov	r1, r3
 8002268:	4813      	ldr	r0, [pc, #76]	; (80022b8 <Report_ADC+0xb0>)
 800226a:	f006 fbb7 	bl	80089dc <iprintf>
	printf("= %d\r\n", M3508[1].PID.Goal_Position);
 800226e:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <Report_ADC+0x9c>)
 8002270:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8002274:	4619      	mov	r1, r3
 8002276:	4811      	ldr	r0, [pc, #68]	; (80022bc <Report_ADC+0xb4>)
 8002278:	f006 fbb0 	bl	80089dc <iprintf>
	printf("= %d\r\n", M3508[2].PID.Goal_Position);
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <Report_ADC+0x9c>)
 800227e:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	; 0xbc
 8002282:	4619      	mov	r1, r3
 8002284:	480e      	ldr	r0, [pc, #56]	; (80022c0 <Report_ADC+0xb8>)
 8002286:	f006 fba9 	bl	80089dc <iprintf>
	printf(" %d\r\n", M3508[3].PID.Goal_Position);
 800228a:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <Report_ADC+0x9c>)
 800228c:	f9b3 30fc 	ldrsh.w	r3, [r3, #252]	; 0xfc
 8002290:	4619      	mov	r1, r3
 8002292:	480c      	ldr	r0, [pc, #48]	; (80022c4 <Report_ADC+0xbc>)
 8002294:	f006 fba2 	bl	80089dc <iprintf>
	printf("\r\n");
 8002298:	480b      	ldr	r0, [pc, #44]	; (80022c8 <Report_ADC+0xc0>)
 800229a:	f006 fc25 	bl	8008ae8 <puts>
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000224 	.word	0x20000224
 80022a8:	0800acf8 	.word	0x0800acf8
 80022ac:	0800ad08 	.word	0x0800ad08
 80022b0:	0800ad18 	.word	0x0800ad18
 80022b4:	0800ad28 	.word	0x0800ad28
 80022b8:	0800ad38 	.word	0x0800ad38
 80022bc:	0800ad48 	.word	0x0800ad48
 80022c0:	0800ad58 	.word	0x0800ad58
 80022c4:	0800ad68 	.word	0x0800ad68
 80022c8:	0800ace4 	.word	0x0800ace4
 80022cc:	00000000 	.word	0x00000000

080022d0 <debug>:
 * @param  void
 * @retval void
 */

void debug(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
	uint8_t usart_receive_message[20];
	uint8_t receive_length = Usart_Receivecheck();
 80022d6:	f7fe fe53 	bl	8000f80 <Usart_Receivecheck>
 80022da:	4603      	mov	r3, r0
 80022dc:	777b      	strb	r3, [r7, #29]
	if (receive_length)
 80022de:	7f7b      	ldrb	r3, [r7, #29]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f000 81bc 	beq.w	800265e <debug+0x38e>
	{
		printf("debug");
 80022e6:	48aa      	ldr	r0, [pc, #680]	; (8002590 <debug+0x2c0>)
 80022e8:	f006 fb78 	bl	80089dc <iprintf>
		uint8_t mode = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	71fb      	strb	r3, [r7, #7]
		uint8_t message_length = FSM(receive_length, usart_receive_message, &mode);
 80022f0:	1dfa      	adds	r2, r7, #7
 80022f2:	f107 0108 	add.w	r1, r7, #8
 80022f6:	7f7b      	ldrb	r3, [r7, #29]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe fe5d 	bl	8000fb8 <FSM>
 80022fe:	4603      	mov	r3, r0
 8002300:	773b      	strb	r3, [r7, #28]
		switch (mode)
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	3bf9      	subs	r3, #249	; 0xf9
 8002306:	2b06      	cmp	r3, #6
 8002308:	f200 81a6 	bhi.w	8002658 <debug+0x388>
 800230c:	a201      	add	r2, pc, #4	; (adr r2, 8002314 <debug+0x44>)
 800230e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002312:	bf00      	nop
 8002314:	0800264f 	.word	0x0800264f
 8002318:	08002467 	.word	0x08002467
 800231c:	08002399 	.word	0x08002399
 8002320:	08002659 	.word	0x08002659
 8002324:	08002659 	.word	0x08002659
 8002328:	08002659 	.word	0x08002659
 800232c:	08002331 	.word	0x08002331
		{
			case 0XFF:                          //  400
				MAXON_MOTOR[0] = (usart_receive_message[1] - 100) * 100 + (usart_receive_message[0] - 100) * 100;
 8002330:	7a7b      	ldrb	r3, [r7, #9]
 8002332:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002336:	7a3b      	ldrb	r3, [r7, #8]
 8002338:	3b64      	subs	r3, #100	; 0x64
 800233a:	4413      	add	r3, r2
 800233c:	b29b      	uxth	r3, r3
 800233e:	461a      	mov	r2, r3
 8002340:	0092      	lsls	r2, r2, #2
 8002342:	4413      	add	r3, r2
 8002344:	461a      	mov	r2, r3
 8002346:	0091      	lsls	r1, r2, #2
 8002348:	461a      	mov	r2, r3
 800234a:	460b      	mov	r3, r1
 800234c:	4413      	add	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	b29b      	uxth	r3, r3
 8002352:	b21a      	sxth	r2, r3
 8002354:	4b8f      	ldr	r3, [pc, #572]	; (8002594 <debug+0x2c4>)
 8002356:	801a      	strh	r2, [r3, #0]
				MAXON_MOTOR[1] = -((usart_receive_message[1] - 100) * 100 - (usart_receive_message[0] - 100) * 100);
 8002358:	7a7b      	ldrb	r3, [r7, #9]
 800235a:	461a      	mov	r2, r3
 800235c:	7a3b      	ldrb	r3, [r7, #8]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	b29b      	uxth	r3, r3
 8002362:	461a      	mov	r2, r3
 8002364:	0252      	lsls	r2, r2, #9
 8002366:	1ad2      	subs	r2, r2, r3
 8002368:	0092      	lsls	r2, r2, #2
 800236a:	441a      	add	r2, r3
 800236c:	00d2      	lsls	r2, r2, #3
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	b29b      	uxth	r3, r3
 8002374:	b21a      	sxth	r2, r3
 8002376:	4b87      	ldr	r3, [pc, #540]	; (8002594 <debug+0x2c4>)
 8002378:	805a      	strh	r2, [r3, #2]
				printf(":%d", MAXON_MOTOR[0]);
 800237a:	4b86      	ldr	r3, [pc, #536]	; (8002594 <debug+0x2c4>)
 800237c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002380:	4619      	mov	r1, r3
 8002382:	4885      	ldr	r0, [pc, #532]	; (8002598 <debug+0x2c8>)
 8002384:	f006 fb2a 	bl	80089dc <iprintf>
				printf(":%d", MAXON_MOTOR[1]);
 8002388:	4b82      	ldr	r3, [pc, #520]	; (8002594 <debug+0x2c4>)
 800238a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800238e:	4619      	mov	r1, r3
 8002390:	4882      	ldr	r0, [pc, #520]	; (800259c <debug+0x2cc>)
 8002392:	f006 fb23 	bl	80089dc <iprintf>
				break;
 8002396:	e160      	b.n	800265a <debug+0x38a>

			case 0XFB:							//PID
				if (message_length == 7)
 8002398:	7f3b      	ldrb	r3, [r7, #28]
 800239a:	2b07      	cmp	r3, #7
 800239c:	d15f      	bne.n	800245e <debug+0x18e>
				{
					for (uint8_t i = 0; i < 7; i++)
 800239e:	2300      	movs	r3, #0
 80023a0:	77fb      	strb	r3, [r7, #31]
 80023a2:	e055      	b.n	8002450 <debug+0x180>
					{
						M3508[i].PID.Kp = usart_receive_message[0] / 10;
 80023a4:	7a3b      	ldrb	r3, [r7, #8]
 80023a6:	4a7e      	ldr	r2, [pc, #504]	; (80025a0 <debug+0x2d0>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	08db      	lsrs	r3, r3, #3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	7ffb      	ldrb	r3, [r7, #31]
 80023b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ba:	4a7a      	ldr	r2, [pc, #488]	; (80025a4 <debug+0x2d4>)
 80023bc:	019b      	lsls	r3, r3, #6
 80023be:	4413      	add	r3, r2
 80023c0:	331c      	adds	r3, #28
 80023c2:	edc3 7a00 	vstr	s15, [r3]
						M3508[i].PID.Ki = usart_receive_message[1] / 10;
 80023c6:	7a7b      	ldrb	r3, [r7, #9]
 80023c8:	4a75      	ldr	r2, [pc, #468]	; (80025a0 <debug+0x2d0>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	08db      	lsrs	r3, r3, #3
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	7ffb      	ldrb	r3, [r7, #31]
 80023d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023dc:	4a71      	ldr	r2, [pc, #452]	; (80025a4 <debug+0x2d4>)
 80023de:	019b      	lsls	r3, r3, #6
 80023e0:	4413      	add	r3, r2
 80023e2:	3320      	adds	r3, #32
 80023e4:	edc3 7a00 	vstr	s15, [r3]
						M3508[i].PID.Kd = usart_receive_message[2] / 10;
 80023e8:	7abb      	ldrb	r3, [r7, #10]
 80023ea:	4a6d      	ldr	r2, [pc, #436]	; (80025a0 <debug+0x2d0>)
 80023ec:	fba2 2303 	umull	r2, r3, r2, r3
 80023f0:	08db      	lsrs	r3, r3, #3
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	ee07 3a90 	vmov	s15, r3
 80023f8:	7ffb      	ldrb	r3, [r7, #31]
 80023fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023fe:	4a69      	ldr	r2, [pc, #420]	; (80025a4 <debug+0x2d4>)
 8002400:	019b      	lsls	r3, r3, #6
 8002402:	4413      	add	r3, r2
 8002404:	3324      	adds	r3, #36	; 0x24
 8002406:	edc3 7a00 	vstr	s15, [r3]
						M3508[i].Current_Limit = ((usart_receive_message[3] << 8) + usart_receive_message[4]);
 800240a:	7afb      	ldrb	r3, [r7, #11]
 800240c:	b29b      	uxth	r3, r3
 800240e:	021b      	lsls	r3, r3, #8
 8002410:	b29a      	uxth	r2, r3
 8002412:	7b3b      	ldrb	r3, [r7, #12]
 8002414:	b29b      	uxth	r3, r3
 8002416:	4413      	add	r3, r2
 8002418:	b29a      	uxth	r2, r3
 800241a:	7ffb      	ldrb	r3, [r7, #31]
 800241c:	b211      	sxth	r1, r2
 800241e:	4a61      	ldr	r2, [pc, #388]	; (80025a4 <debug+0x2d4>)
 8002420:	019b      	lsls	r3, r3, #6
 8002422:	4413      	add	r3, r2
 8002424:	3316      	adds	r3, #22
 8002426:	460a      	mov	r2, r1
 8002428:	801a      	strh	r2, [r3, #0]
						M3508[i].PID.Error_Sum_Limit = ((usart_receive_message[5] << 8) + usart_receive_message[6]);
 800242a:	7b7b      	ldrb	r3, [r7, #13]
 800242c:	b29b      	uxth	r3, r3
 800242e:	021b      	lsls	r3, r3, #8
 8002430:	b29a      	uxth	r2, r3
 8002432:	7bbb      	ldrb	r3, [r7, #14]
 8002434:	b29b      	uxth	r3, r3
 8002436:	4413      	add	r3, r2
 8002438:	b29a      	uxth	r2, r3
 800243a:	7ffb      	ldrb	r3, [r7, #31]
 800243c:	b211      	sxth	r1, r2
 800243e:	4a59      	ldr	r2, [pc, #356]	; (80025a4 <debug+0x2d4>)
 8002440:	019b      	lsls	r3, r3, #6
 8002442:	4413      	add	r3, r2
 8002444:	3338      	adds	r3, #56	; 0x38
 8002446:	460a      	mov	r2, r1
 8002448:	801a      	strh	r2, [r3, #0]
					for (uint8_t i = 0; i < 7; i++)
 800244a:	7ffb      	ldrb	r3, [r7, #31]
 800244c:	3301      	adds	r3, #1
 800244e:	77fb      	strb	r3, [r7, #31]
 8002450:	7ffb      	ldrb	r3, [r7, #31]
 8002452:	2b06      	cmp	r3, #6
 8002454:	d9a6      	bls.n	80023a4 <debug+0xd4>
					}
					printf("PID\r\n");
 8002456:	4854      	ldr	r0, [pc, #336]	; (80025a8 <debug+0x2d8>)
 8002458:	f006 fb46 	bl	8008ae8 <puts>
				}
				else
				{
					printf("PID\r\n");
				}
				break;
 800245c:	e0fd      	b.n	800265a <debug+0x38a>
					printf("PID\r\n");
 800245e:	4853      	ldr	r0, [pc, #332]	; (80025ac <debug+0x2dc>)
 8002460:	f006 fb42 	bl	8008ae8 <puts>
				break;
 8002464:	e0f9      	b.n	800265a <debug+0x38a>

			case 0XFA:												//
				for (uint8_t i = 0; i < message_length; i = i + 2)
 8002466:	2300      	movs	r3, #0
 8002468:	77bb      	strb	r3, [r7, #30]
 800246a:	e0ea      	b.n	8002642 <debug+0x372>
				{
					//printf("%d\r\n",(usart_receive_message[i]<<8)+usart_receive_message[i+1]);
					if (i == 0)
 800246c:	7fbb      	ldrb	r3, [r7, #30]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d128      	bne.n	80024c4 <debug+0x1f4>
						M3508[0].PID.Goal_Position = Left_Front - ((usart_receive_message[i] << 8) + usart_receive_message[i + 1]) * 1.1111;
 8002472:	7fbb      	ldrb	r3, [r7, #30]
 8002474:	f107 0220 	add.w	r2, r7, #32
 8002478:	4413      	add	r3, r2
 800247a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800247e:	021b      	lsls	r3, r3, #8
 8002480:	7fba      	ldrb	r2, [r7, #30]
 8002482:	3201      	adds	r2, #1
 8002484:	f107 0120 	add.w	r1, r7, #32
 8002488:	440a      	add	r2, r1
 800248a:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800248e:	4413      	add	r3, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f7fe f847 	bl	8000524 <__aeabi_i2d>
 8002496:	a33a      	add	r3, pc, #232	; (adr r3, 8002580 <debug+0x2b0>)
 8002498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249c:	f7fe f8ac 	bl	80005f8 <__aeabi_dmul>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	a138      	add	r1, pc, #224	; (adr r1, 8002588 <debug+0x2b8>)
 80024a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024aa:	f7fd feed 	bl	8000288 <__aeabi_dsub>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4610      	mov	r0, r2
 80024b4:	4619      	mov	r1, r3
 80024b6:	f7fe fb4f 	bl	8000b58 <__aeabi_d2iz>
 80024ba:	4603      	mov	r3, r0
 80024bc:	b21a      	sxth	r2, r3
 80024be:	4b39      	ldr	r3, [pc, #228]	; (80025a4 <debug+0x2d4>)
 80024c0:	879a      	strh	r2, [r3, #60]	; 0x3c
 80024c2:	e0a5      	b.n	8002610 <debug+0x340>
					else if (i == 2)
 80024c4:	7fbb      	ldrb	r3, [r7, #30]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d12b      	bne.n	8002522 <debug+0x252>
						M3508[1].PID.Goal_Position = Left_Rear + ((usart_receive_message[i] << 8) + usart_receive_message[i + 1]) * 1.1111;
 80024ca:	7fbb      	ldrb	r3, [r7, #30]
 80024cc:	f107 0220 	add.w	r2, r7, #32
 80024d0:	4413      	add	r3, r2
 80024d2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80024d6:	021b      	lsls	r3, r3, #8
 80024d8:	7fba      	ldrb	r2, [r7, #30]
 80024da:	3201      	adds	r2, #1
 80024dc:	f107 0120 	add.w	r1, r7, #32
 80024e0:	440a      	add	r2, r1
 80024e2:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80024e6:	4413      	add	r3, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe f81b 	bl	8000524 <__aeabi_i2d>
 80024ee:	a324      	add	r3, pc, #144	; (adr r3, 8002580 <debug+0x2b0>)
 80024f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f4:	f7fe f880 	bl	80005f8 <__aeabi_dmul>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4610      	mov	r0, r2
 80024fe:	4619      	mov	r1, r3
 8002500:	f04f 0200 	mov.w	r2, #0
 8002504:	4b2a      	ldr	r3, [pc, #168]	; (80025b0 <debug+0x2e0>)
 8002506:	f7fd fec1 	bl	800028c <__adddf3>
 800250a:	4602      	mov	r2, r0
 800250c:	460b      	mov	r3, r1
 800250e:	4610      	mov	r0, r2
 8002510:	4619      	mov	r1, r3
 8002512:	f7fe fb21 	bl	8000b58 <__aeabi_d2iz>
 8002516:	4603      	mov	r3, r0
 8002518:	b21a      	sxth	r2, r3
 800251a:	4b22      	ldr	r3, [pc, #136]	; (80025a4 <debug+0x2d4>)
 800251c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8002520:	e076      	b.n	8002610 <debug+0x340>
					else if (i == 4)
 8002522:	7fbb      	ldrb	r3, [r7, #30]
 8002524:	2b04      	cmp	r3, #4
 8002526:	d147      	bne.n	80025b8 <debug+0x2e8>
						M3508[2].PID.Goal_Position = Right_Front + ((usart_receive_message[i] << 8) + usart_receive_message[i + 1]) * 1.1111;
 8002528:	7fbb      	ldrb	r3, [r7, #30]
 800252a:	f107 0220 	add.w	r2, r7, #32
 800252e:	4413      	add	r3, r2
 8002530:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	7fba      	ldrb	r2, [r7, #30]
 8002538:	3201      	adds	r2, #1
 800253a:	f107 0120 	add.w	r1, r7, #32
 800253e:	440a      	add	r2, r1
 8002540:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002544:	4413      	add	r3, r2
 8002546:	4618      	mov	r0, r3
 8002548:	f7fd ffec 	bl	8000524 <__aeabi_i2d>
 800254c:	a30c      	add	r3, pc, #48	; (adr r3, 8002580 <debug+0x2b0>)
 800254e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002552:	f7fe f851 	bl	80005f8 <__aeabi_dmul>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4610      	mov	r0, r2
 800255c:	4619      	mov	r1, r3
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	4b14      	ldr	r3, [pc, #80]	; (80025b4 <debug+0x2e4>)
 8002564:	f7fd fe92 	bl	800028c <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4610      	mov	r0, r2
 800256e:	4619      	mov	r1, r3
 8002570:	f7fe faf2 	bl	8000b58 <__aeabi_d2iz>
 8002574:	4603      	mov	r3, r0
 8002576:	b21a      	sxth	r2, r3
 8002578:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <debug+0x2d4>)
 800257a:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 800257e:	e047      	b.n	8002610 <debug+0x340>
 8002580:	cb295e9e 	.word	0xcb295e9e
 8002584:	3ff1c710 	.word	0x3ff1c710
 8002588:	00000000 	.word	0x00000000
 800258c:	4068c000 	.word	0x4068c000
 8002590:	0800ad78 	.word	0x0800ad78
 8002594:	20000220 	.word	0x20000220
 8002598:	0800ad80 	.word	0x0800ad80
 800259c:	0800ad88 	.word	0x0800ad88
 80025a0:	cccccccd 	.word	0xcccccccd
 80025a4:	20000224 	.word	0x20000224
 80025a8:	0800ad90 	.word	0x0800ad90
 80025ac:	0800ada0 	.word	0x0800ada0
 80025b0:	40540000 	.word	0x40540000
 80025b4:	40570000 	.word	0x40570000
					else if (i == 6)
 80025b8:	7fbb      	ldrb	r3, [r7, #30]
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d128      	bne.n	8002610 <debug+0x340>
						M3508[3].PID.Goal_Position = Right_Rear - ((usart_receive_message[i] << 8) + usart_receive_message[i + 1]) * 1.1111;
 80025be:	7fbb      	ldrb	r3, [r7, #30]
 80025c0:	f107 0220 	add.w	r2, r7, #32
 80025c4:	4413      	add	r3, r2
 80025c6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80025ca:	021b      	lsls	r3, r3, #8
 80025cc:	7fba      	ldrb	r2, [r7, #30]
 80025ce:	3201      	adds	r2, #1
 80025d0:	f107 0120 	add.w	r1, r7, #32
 80025d4:	440a      	add	r2, r1
 80025d6:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80025da:	4413      	add	r3, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fd ffa1 	bl	8000524 <__aeabi_i2d>
 80025e2:	a325      	add	r3, pc, #148	; (adr r3, 8002678 <debug+0x3a8>)
 80025e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e8:	f7fe f806 	bl	80005f8 <__aeabi_dmul>
 80025ec:	4602      	mov	r2, r0
 80025ee:	460b      	mov	r3, r1
 80025f0:	f04f 0000 	mov.w	r0, #0
 80025f4:	491c      	ldr	r1, [pc, #112]	; (8002668 <debug+0x398>)
 80025f6:	f7fd fe47 	bl	8000288 <__aeabi_dsub>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4610      	mov	r0, r2
 8002600:	4619      	mov	r1, r3
 8002602:	f7fe faa9 	bl	8000b58 <__aeabi_d2iz>
 8002606:	4603      	mov	r3, r0
 8002608:	b21a      	sxth	r2, r3
 800260a:	4b18      	ldr	r3, [pc, #96]	; (800266c <debug+0x39c>)
 800260c:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
					printf("%d\r\n", M3508[i / 2].PID.Goal_Position);
 8002610:	7fbb      	ldrb	r3, [r7, #30]
 8002612:	085b      	lsrs	r3, r3, #1
 8002614:	b2db      	uxtb	r3, r3
 8002616:	4a15      	ldr	r2, [pc, #84]	; (800266c <debug+0x39c>)
 8002618:	019b      	lsls	r3, r3, #6
 800261a:	4413      	add	r3, r2
 800261c:	333c      	adds	r3, #60	; 0x3c
 800261e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002622:	4619      	mov	r1, r3
 8002624:	4812      	ldr	r0, [pc, #72]	; (8002670 <debug+0x3a0>)
 8002626:	f006 f9d9 	bl	80089dc <iprintf>
					M3508[i / 2].Stop_Flag = 0;
 800262a:	7fbb      	ldrb	r3, [r7, #30]
 800262c:	085b      	lsrs	r3, r3, #1
 800262e:	b2db      	uxtb	r3, r3
 8002630:	4a0e      	ldr	r2, [pc, #56]	; (800266c <debug+0x39c>)
 8002632:	019b      	lsls	r3, r3, #6
 8002634:	4413      	add	r3, r2
 8002636:	3314      	adds	r3, #20
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < message_length; i = i + 2)
 800263c:	7fbb      	ldrb	r3, [r7, #30]
 800263e:	3302      	adds	r3, #2
 8002640:	77bb      	strb	r3, [r7, #30]
 8002642:	7fba      	ldrb	r2, [r7, #30]
 8002644:	7f3b      	ldrb	r3, [r7, #28]
 8002646:	429a      	cmp	r2, r3
 8002648:	f4ff af10 	bcc.w	800246c <debug+0x19c>
				}
				break;
 800264c:	e005      	b.n	800265a <debug+0x38a>

			case 0XF9:
				HAL_GPIO_TogglePin(REALY_GPIO_Port, REALY_Pin);
 800264e:	2120      	movs	r1, #32
 8002650:	4808      	ldr	r0, [pc, #32]	; (8002674 <debug+0x3a4>)
 8002652:	f003 f8c0 	bl	80057d6 <HAL_GPIO_TogglePin>
				break;
 8002656:	e000      	b.n	800265a <debug+0x38a>

			default:
				break;
 8002658:	bf00      	nop
		}
		receive_length = 0;
 800265a:	2300      	movs	r3, #0
 800265c:	777b      	strb	r3, [r7, #29]
	}
}
 800265e:	bf00      	nop
 8002660:	3720      	adds	r7, #32
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40690000 	.word	0x40690000
 800266c:	20000224 	.word	0x20000224
 8002670:	0800adb4 	.word	0x0800adb4
 8002674:	40020800 	.word	0x40020800
 8002678:	cb295e9e 	.word	0xcb295e9e
 800267c:	3ff1c710 	.word	0x3ff1c710

08002680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	607b      	str	r3, [r7, #4]
 800268a:	4b0c      	ldr	r3, [pc, #48]	; (80026bc <MX_DMA_Init+0x3c>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	4a0b      	ldr	r2, [pc, #44]	; (80026bc <MX_DMA_Init+0x3c>)
 8002690:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002694:	6313      	str	r3, [r2, #48]	; 0x30
 8002696:	4b09      	ldr	r3, [pc, #36]	; (80026bc <MX_DMA_Init+0x3c>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2100      	movs	r1, #0
 80026a6:	2038      	movs	r0, #56	; 0x38
 80026a8:	f002 faa7 	bl	8004bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80026ac:	2038      	movs	r0, #56	; 0x38
 80026ae:	f002 fac0 	bl	8004c32 <HAL_NVIC_EnableIRQ>

}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40023800 	.word	0x40023800

080026c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08a      	sub	sp, #40	; 0x28
 80026c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c6:	f107 0314 	add.w	r3, r7, #20
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	60da      	str	r2, [r3, #12]
 80026d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	4b4b      	ldr	r3, [pc, #300]	; (8002808 <MX_GPIO_Init+0x148>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	4a4a      	ldr	r2, [pc, #296]	; (8002808 <MX_GPIO_Init+0x148>)
 80026e0:	f043 0304 	orr.w	r3, r3, #4
 80026e4:	6313      	str	r3, [r2, #48]	; 0x30
 80026e6:	4b48      	ldr	r3, [pc, #288]	; (8002808 <MX_GPIO_Init+0x148>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	f003 0304 	and.w	r3, r3, #4
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	4b44      	ldr	r3, [pc, #272]	; (8002808 <MX_GPIO_Init+0x148>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	4a43      	ldr	r2, [pc, #268]	; (8002808 <MX_GPIO_Init+0x148>)
 80026fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002700:	6313      	str	r3, [r2, #48]	; 0x30
 8002702:	4b41      	ldr	r3, [pc, #260]	; (8002808 <MX_GPIO_Init+0x148>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	4b3d      	ldr	r3, [pc, #244]	; (8002808 <MX_GPIO_Init+0x148>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	4a3c      	ldr	r2, [pc, #240]	; (8002808 <MX_GPIO_Init+0x148>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6313      	str	r3, [r2, #48]	; 0x30
 800271e:	4b3a      	ldr	r3, [pc, #232]	; (8002808 <MX_GPIO_Init+0x148>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	607b      	str	r3, [r7, #4]
 800272e:	4b36      	ldr	r3, [pc, #216]	; (8002808 <MX_GPIO_Init+0x148>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a35      	ldr	r2, [pc, #212]	; (8002808 <MX_GPIO_Init+0x148>)
 8002734:	f043 0302 	orr.w	r3, r3, #2
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b33      	ldr	r3, [pc, #204]	; (8002808 <MX_GPIO_Init+0x148>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	607b      	str	r3, [r7, #4]
 8002744:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED0_Pin|LEFT_Pin|GPIO_PIN_2, GPIO_PIN_SET);
 8002746:	2201      	movs	r2, #1
 8002748:	f242 0106 	movw	r1, #8198	; 0x2006
 800274c:	482f      	ldr	r0, [pc, #188]	; (800280c <MX_GPIO_Init+0x14c>)
 800274e:	f003 f829 	bl	80057a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RIGHT_Pin|GPIO_PIN_2, GPIO_PIN_SET);
 8002752:	2201      	movs	r2, #1
 8002754:	2106      	movs	r1, #6
 8002756:	482e      	ldr	r0, [pc, #184]	; (8002810 <MX_GPIO_Init+0x150>)
 8002758:	f003 f824 	bl	80057a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(REALY_GPIO_Port, REALY_Pin, GPIO_PIN_RESET);
 800275c:	2200      	movs	r2, #0
 800275e:	2120      	movs	r1, #32
 8002760:	482a      	ldr	r0, [pc, #168]	; (800280c <MX_GPIO_Init+0x14c>)
 8002762:	f003 f81f 	bl	80057a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M0_Pin|M1_Pin, GPIO_PIN_RESET);
 8002766:	2200      	movs	r2, #0
 8002768:	2130      	movs	r1, #48	; 0x30
 800276a:	482a      	ldr	r0, [pc, #168]	; (8002814 <MX_GPIO_Init+0x154>)
 800276c:	f003 f81a 	bl	80057a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8002770:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002776:	2301      	movs	r3, #1
 8002778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800277a:	2302      	movs	r3, #2
 800277c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277e:	2300      	movs	r3, #0
 8002780:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	4619      	mov	r1, r3
 8002788:	4820      	ldr	r0, [pc, #128]	; (800280c <MX_GPIO_Init+0x14c>)
 800278a:	f002 fe6f 	bl	800546c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PC2 */
  GPIO_InitStruct.Pin = LEFT_Pin|GPIO_PIN_2;
 800278e:	2306      	movs	r3, #6
 8002790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002792:	2301      	movs	r3, #1
 8002794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002796:	2301      	movs	r3, #1
 8002798:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800279a:	2302      	movs	r3, #2
 800279c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800279e:	f107 0314 	add.w	r3, r7, #20
 80027a2:	4619      	mov	r1, r3
 80027a4:	4819      	ldr	r0, [pc, #100]	; (800280c <MX_GPIO_Init+0x14c>)
 80027a6:	f002 fe61 	bl	800546c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA2 */
  GPIO_InitStruct.Pin = RIGHT_Pin|GPIO_PIN_2;
 80027aa:	2306      	movs	r3, #6
 80027ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ae:	2301      	movs	r3, #1
 80027b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b2:	2301      	movs	r3, #1
 80027b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027b6:	2302      	movs	r3, #2
 80027b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ba:	f107 0314 	add.w	r3, r7, #20
 80027be:	4619      	mov	r1, r3
 80027c0:	4813      	ldr	r0, [pc, #76]	; (8002810 <MX_GPIO_Init+0x150>)
 80027c2:	f002 fe53 	bl	800546c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = REALY_Pin;
 80027c6:	2320      	movs	r3, #32
 80027c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ca:	2301      	movs	r3, #1
 80027cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027ce:	2302      	movs	r3, #2
 80027d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027d2:	2302      	movs	r3, #2
 80027d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(REALY_GPIO_Port, &GPIO_InitStruct);
 80027d6:	f107 0314 	add.w	r3, r7, #20
 80027da:	4619      	mov	r1, r3
 80027dc:	480b      	ldr	r0, [pc, #44]	; (800280c <MX_GPIO_Init+0x14c>)
 80027de:	f002 fe45 	bl	800546c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = M0_Pin|M1_Pin;
 80027e2:	2330      	movs	r3, #48	; 0x30
 80027e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e6:	2301      	movs	r3, #1
 80027e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027ea:	2302      	movs	r3, #2
 80027ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ee:	2302      	movs	r3, #2
 80027f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f2:	f107 0314 	add.w	r3, r7, #20
 80027f6:	4619      	mov	r1, r3
 80027f8:	4806      	ldr	r0, [pc, #24]	; (8002814 <MX_GPIO_Init+0x154>)
 80027fa:	f002 fe37 	bl	800546c <HAL_GPIO_Init>

}
 80027fe:	bf00      	nop
 8002800:	3728      	adds	r7, #40	; 0x28
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40020800 	.word	0x40020800
 8002810:	40020000 	.word	0x40020000
 8002814:	40020400 	.word	0x40020400

08002818 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800281c:	f000 fe36 	bl	800348c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002820:	f000 f826 	bl	8002870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002824:	f7ff ff4c 	bl	80026c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002828:	f7ff ff2a 	bl	8002680 <MX_DMA_Init>
  MX_ADC1_Init();
 800282c:	f7fe fff8 	bl	8001820 <MX_ADC1_Init>
  MX_CAN1_Init();
 8002830:	f7ff f8f2 	bl	8001a18 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002834:	f7ff f928 	bl	8001a88 <MX_CAN2_Init>
  MX_TIM4_Init();
 8002838:	f000 fbf4 	bl	8003024 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 800283c:	f000 fd22 	bl	8003284 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002840:	f000 fb68 	bl	8002f14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	Control_Initialize();
 8002844:	f7fe fd30 	bl	80012a8 <Control_Initialize>
	printf("start\r\n");
 8002848:	4807      	ldr	r0, [pc, #28]	; (8002868 <main+0x50>)
 800284a:	f006 f94d 	bl	8008ae8 <puts>
	Subtrack_Rest(); //
 800284e:	f000 f8df 	bl	8002a10 <Subtrack_Rest>
  /* USER CODE BEGIN WHILE */
	while (1)
	{
//		HAL_IWDG_Refresh(&hiwdg);

		debug();
 8002852:	f7ff fd3d 	bl	80022d0 <debug>
		Angle_Position_Control();
 8002856:	f000 f917 	bl	8002a88 <Angle_Position_Control>
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800285a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800285e:	4803      	ldr	r0, [pc, #12]	; (800286c <main+0x54>)
 8002860:	f002 ffb9 	bl	80057d6 <HAL_GPIO_TogglePin>
		debug();
 8002864:	e7f5      	b.n	8002852 <main+0x3a>
 8002866:	bf00      	nop
 8002868:	0800adcc 	.word	0x0800adcc
 800286c:	40020800 	.word	0x40020800

08002870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b094      	sub	sp, #80	; 0x50
 8002874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002876:	f107 0320 	add.w	r3, r7, #32
 800287a:	2230      	movs	r2, #48	; 0x30
 800287c:	2100      	movs	r1, #0
 800287e:	4618      	mov	r0, r3
 8002880:	f005 fc3a 	bl	80080f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002884:	f107 030c 	add.w	r3, r7, #12
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
 8002892:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002894:	2300      	movs	r3, #0
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	4b28      	ldr	r3, [pc, #160]	; (800293c <SystemClock_Config+0xcc>)
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	4a27      	ldr	r2, [pc, #156]	; (800293c <SystemClock_Config+0xcc>)
 800289e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a2:	6413      	str	r3, [r2, #64]	; 0x40
 80028a4:	4b25      	ldr	r3, [pc, #148]	; (800293c <SystemClock_Config+0xcc>)
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028b0:	2300      	movs	r3, #0
 80028b2:	607b      	str	r3, [r7, #4]
 80028b4:	4b22      	ldr	r3, [pc, #136]	; (8002940 <SystemClock_Config+0xd0>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a21      	ldr	r2, [pc, #132]	; (8002940 <SystemClock_Config+0xd0>)
 80028ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	4b1f      	ldr	r3, [pc, #124]	; (8002940 <SystemClock_Config+0xd0>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028cc:	2302      	movs	r3, #2
 80028ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028d0:	2301      	movs	r3, #1
 80028d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028d4:	2310      	movs	r3, #16
 80028d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028d8:	2302      	movs	r3, #2
 80028da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028dc:	2300      	movs	r3, #0
 80028de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028e0:	2308      	movs	r3, #8
 80028e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80028e4:	23a8      	movs	r3, #168	; 0xa8
 80028e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028e8:	2302      	movs	r3, #2
 80028ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80028ec:	2304      	movs	r3, #4
 80028ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028f0:	f107 0320 	add.w	r3, r7, #32
 80028f4:	4618      	mov	r0, r3
 80028f6:	f002 ff89 	bl	800580c <HAL_RCC_OscConfig>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002900:	f000 f820 	bl	8002944 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002904:	230f      	movs	r3, #15
 8002906:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002908:	2302      	movs	r3, #2
 800290a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002910:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002914:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002916:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800291a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800291c:	f107 030c 	add.w	r3, r7, #12
 8002920:	2105      	movs	r1, #5
 8002922:	4618      	mov	r0, r3
 8002924:	f003 f9ea 	bl	8005cfc <HAL_RCC_ClockConfig>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800292e:	f000 f809 	bl	8002944 <Error_Handler>
  }
}
 8002932:	bf00      	nop
 8002934:	3750      	adds	r7, #80	; 0x50
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40023800 	.word	0x40023800
 8002940:	40007000 	.word	0x40007000

08002944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002948:	b672      	cpsid	i
}
 800294a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
	{
		printf("Error\r\n");
 800294c:	4801      	ldr	r0, [pc, #4]	; (8002954 <Error_Handler+0x10>)
 800294e:	f006 f8cb 	bl	8008ae8 <puts>
 8002952:	e7fb      	b.n	800294c <Error_Handler+0x8>
 8002954:	0800add4 	.word	0x0800add4

08002958 <get_pot_adc_angle>:
 * @param  void
 * @retval void
 */

void get_pot_adc_angle(uint8_t ID)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	71fb      	strb	r3, [r7, #7]
	uint16_t adc = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	81fb      	strh	r3, [r7, #14]
	switch (ID)
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	2b03      	cmp	r3, #3
 800296a:	d81b      	bhi.n	80029a4 <get_pot_adc_angle+0x4c>
 800296c:	a201      	add	r2, pc, #4	; (adr r2, 8002974 <get_pot_adc_angle+0x1c>)
 800296e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002972:	bf00      	nop
 8002974:	08002985 	.word	0x08002985
 8002978:	0800298d 	.word	0x0800298d
 800297c:	08002995 	.word	0x08002995
 8002980:	0800299d 	.word	0x0800299d
	{
		case 0:
			adc = adc_buf[1];
 8002984:	4b1e      	ldr	r3, [pc, #120]	; (8002a00 <get_pot_adc_angle+0xa8>)
 8002986:	885b      	ldrh	r3, [r3, #2]
 8002988:	81fb      	strh	r3, [r7, #14]
			break;
 800298a:	e00b      	b.n	80029a4 <get_pot_adc_angle+0x4c>
		case 1:
			adc = adc_buf[3];
 800298c:	4b1c      	ldr	r3, [pc, #112]	; (8002a00 <get_pot_adc_angle+0xa8>)
 800298e:	88db      	ldrh	r3, [r3, #6]
 8002990:	81fb      	strh	r3, [r7, #14]
			break;
 8002992:	e007      	b.n	80029a4 <get_pot_adc_angle+0x4c>
		case 2:
			adc = adc_buf[2];
 8002994:	4b1a      	ldr	r3, [pc, #104]	; (8002a00 <get_pot_adc_angle+0xa8>)
 8002996:	889b      	ldrh	r3, [r3, #4]
 8002998:	81fb      	strh	r3, [r7, #14]
			break;
 800299a:	e003      	b.n	80029a4 <get_pot_adc_angle+0x4c>
		case 3:
			adc = adc_buf[0];
 800299c:	4b18      	ldr	r3, [pc, #96]	; (8002a00 <get_pot_adc_angle+0xa8>)
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	81fb      	strh	r3, [r7, #14]
			break;
 80029a2:	bf00      	nop
	}
	float v = (float) (adc) * (3.3 / 4096);
 80029a4:	89fb      	ldrh	r3, [r7, #14]
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ae:	ee17 0a90 	vmov	r0, s15
 80029b2:	f7fd fdc9 	bl	8000548 <__aeabi_f2d>
 80029b6:	a310      	add	r3, pc, #64	; (adr r3, 80029f8 <get_pot_adc_angle+0xa0>)
 80029b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029bc:	f7fd fe1c 	bl	80005f8 <__aeabi_dmul>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	4610      	mov	r0, r2
 80029c6:	4619      	mov	r1, r3
 80029c8:	f7fe f90e 	bl	8000be8 <__aeabi_d2f>
 80029cc:	4603      	mov	r3, r0
 80029ce:	60bb      	str	r3, [r7, #8]
	M3508[ID].Current_angle = v * 290 / 3.3f;
 80029d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80029d4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002a04 <get_pot_adc_angle+0xac>
 80029d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002a08 <get_pot_adc_angle+0xb0>
 80029e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029e6:	4a09      	ldr	r2, [pc, #36]	; (8002a0c <get_pot_adc_angle+0xb4>)
 80029e8:	019b      	lsls	r3, r3, #6
 80029ea:	4413      	add	r3, r2
 80029ec:	edc3 7a00 	vstr	s15, [r3]
}
 80029f0:	bf00      	nop
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	66666666 	.word	0x66666666
 80029fc:	3f4a6666 	.word	0x3f4a6666
 8002a00:	200003cc 	.word	0x200003cc
 8002a04:	43910000 	.word	0x43910000
 8002a08:	40533333 	.word	0x40533333
 8002a0c:	20000224 	.word	0x20000224

08002a10 <Subtrack_Rest>:
 * @param  void
 * @retval void
 */

void Subtrack_Rest(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 4; i++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	71fb      	strb	r3, [r7, #7]
 8002a1a:	e006      	b.n	8002a2a <Subtrack_Rest+0x1a>
	{
		get_pot_adc_angle(i);
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff9a 	bl	8002958 <get_pot_adc_angle>
	for (uint8_t i = 0; i < 4; i++)
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	3301      	adds	r3, #1
 8002a28:	71fb      	strb	r3, [r7, #7]
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	d9f5      	bls.n	8002a1c <Subtrack_Rest+0xc>
	}
	M3508[0].PID.Goal_Position = Left_Front + 35; //
 8002a30:	4b12      	ldr	r3, [pc, #72]	; (8002a7c <Subtrack_Rest+0x6c>)
 8002a32:	22e9      	movs	r2, #233	; 0xe9
 8002a34:	879a      	strh	r2, [r3, #60]	; 0x3c
	M3508[1].PID.Goal_Position = Left_Rear - 35; //
 8002a36:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <Subtrack_Rest+0x6c>)
 8002a38:	222d      	movs	r2, #45	; 0x2d
 8002a3a:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	M3508[2].PID.Goal_Position = Right_Front - 35; //
 8002a3e:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <Subtrack_Rest+0x6c>)
 8002a40:	2239      	movs	r2, #57	; 0x39
 8002a42:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
	M3508[3].PID.Goal_Position = Right_Rear + 35; //
 8002a46:	4b0d      	ldr	r3, [pc, #52]	; (8002a7c <Subtrack_Rest+0x6c>)
 8002a48:	22eb      	movs	r2, #235	; 0xeb
 8002a4a:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
	for (uint8_t i = 0; i < 4; i++)
 8002a4e:	2300      	movs	r3, #0
 8002a50:	71bb      	strb	r3, [r7, #6]
 8002a52:	e009      	b.n	8002a68 <Subtrack_Rest+0x58>
	{
		M3508[i].Stop_Flag = 0;
 8002a54:	79bb      	ldrb	r3, [r7, #6]
 8002a56:	4a09      	ldr	r2, [pc, #36]	; (8002a7c <Subtrack_Rest+0x6c>)
 8002a58:	019b      	lsls	r3, r3, #6
 8002a5a:	4413      	add	r3, r2
 8002a5c:	3314      	adds	r3, #20
 8002a5e:	2200      	movs	r2, #0
 8002a60:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++)
 8002a62:	79bb      	ldrb	r3, [r7, #6]
 8002a64:	3301      	adds	r3, #1
 8002a66:	71bb      	strb	r3, [r7, #6]
 8002a68:	79bb      	ldrb	r3, [r7, #6]
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d9f2      	bls.n	8002a54 <Subtrack_Rest+0x44>
	}
	printf("reset\r\n");
 8002a6e:	4804      	ldr	r0, [pc, #16]	; (8002a80 <Subtrack_Rest+0x70>)
 8002a70:	f006 f83a 	bl	8008ae8 <puts>
}
 8002a74:	bf00      	nop
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000224 	.word	0x20000224
 8002a80:	0800addc 	.word	0x0800addc
 8002a84:	00000000 	.word	0x00000000

08002a88 <Angle_Position_Control>:
 * @param  void
 * @retval void
 */

void Angle_Position_Control(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
	int16_t goal_speed = 0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 4; i++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	717b      	strb	r3, [r7, #5]
 8002a96:	e0ca      	b.n	8002c2e <Angle_Position_Control+0x1a6>
	{
		if (M3508[i].Stop_Flag < 5)  //
 8002a98:	797b      	ldrb	r3, [r7, #5]
 8002a9a:	4a6b      	ldr	r2, [pc, #428]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002a9c:	019b      	lsls	r3, r3, #6
 8002a9e:	4413      	add	r3, r2
 8002aa0:	3314      	adds	r3, #20
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	f200 80bf 	bhi.w	8002c28 <Angle_Position_Control+0x1a0>
		{
			get_pot_adc_angle(i);
 8002aaa:	797b      	ldrb	r3, [r7, #5]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ff53 	bl	8002958 <get_pot_adc_angle>
			if (fabs(M3508[i].Current_angle - M3508[i].PID.Goal_Position) > 8)  //
 8002ab2:	797b      	ldrb	r3, [r7, #5]
 8002ab4:	4a64      	ldr	r2, [pc, #400]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002ab6:	019b      	lsls	r3, r3, #6
 8002ab8:	4413      	add	r3, r2
 8002aba:	ed93 7a00 	vldr	s14, [r3]
 8002abe:	797b      	ldrb	r3, [r7, #5]
 8002ac0:	4a61      	ldr	r2, [pc, #388]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002ac2:	019b      	lsls	r3, r3, #6
 8002ac4:	4413      	add	r3, r2
 8002ac6:	333c      	adds	r3, #60	; 0x3c
 8002ac8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002acc:	ee07 3a90 	vmov	s15, r3
 8002ad0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad8:	eef0 7ae7 	vabs.f32	s15, s15
 8002adc:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae8:	dd03      	ble.n	8002af2 <Angle_Position_Control+0x6a>
				goal_speed = Max_Speed;     //   8
 8002aea:	f241 7370 	movw	r3, #6000	; 0x1770
 8002aee:	80fb      	strh	r3, [r7, #6]
 8002af0:	e04d      	b.n	8002b8e <Angle_Position_Control+0x106>
			else if (fabs(M3508[i].Current_angle - M3508[i].PID.Goal_Position) > 0.5)     //
 8002af2:	797b      	ldrb	r3, [r7, #5]
 8002af4:	4a54      	ldr	r2, [pc, #336]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002af6:	019b      	lsls	r3, r3, #6
 8002af8:	4413      	add	r3, r2
 8002afa:	ed93 7a00 	vldr	s14, [r3]
 8002afe:	797b      	ldrb	r3, [r7, #5]
 8002b00:	4a51      	ldr	r2, [pc, #324]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002b02:	019b      	lsls	r3, r3, #6
 8002b04:	4413      	add	r3, r2
 8002b06:	333c      	adds	r3, #60	; 0x3c
 8002b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b0c:	ee07 3a90 	vmov	s15, r3
 8002b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b18:	eef0 7ae7 	vabs.f32	s15, s15
 8002b1c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b28:	dd2f      	ble.n	8002b8a <Angle_Position_Control+0x102>
				goal_speed = fabs(M3508[i].Current_angle - M3508[i].PID.Goal_Position) * 200 + 1500;
 8002b2a:	797b      	ldrb	r3, [r7, #5]
 8002b2c:	4a46      	ldr	r2, [pc, #280]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002b2e:	019b      	lsls	r3, r3, #6
 8002b30:	4413      	add	r3, r2
 8002b32:	ed93 7a00 	vldr	s14, [r3]
 8002b36:	797b      	ldrb	r3, [r7, #5]
 8002b38:	4a43      	ldr	r2, [pc, #268]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002b3a:	019b      	lsls	r3, r3, #6
 8002b3c:	4413      	add	r3, r2
 8002b3e:	333c      	adds	r3, #60	; 0x3c
 8002b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b50:	eef0 7ae7 	vabs.f32	s15, s15
 8002b54:	ee17 0a90 	vmov	r0, s15
 8002b58:	f7fd fcf6 	bl	8000548 <__aeabi_f2d>
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	4b3a      	ldr	r3, [pc, #232]	; (8002c4c <Angle_Position_Control+0x1c4>)
 8002b62:	f7fd fd49 	bl	80005f8 <__aeabi_dmul>
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4610      	mov	r0, r2
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	a334      	add	r3, pc, #208	; (adr r3, 8002c40 <Angle_Position_Control+0x1b8>)
 8002b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b74:	f7fd fb8a 	bl	800028c <__adddf3>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	4610      	mov	r0, r2
 8002b7e:	4619      	mov	r1, r3
 8002b80:	f7fd ffea 	bl	8000b58 <__aeabi_d2iz>
 8002b84:	4603      	mov	r3, r0
 8002b86:	80fb      	strh	r3, [r7, #6]
 8002b88:	e001      	b.n	8002b8e <Angle_Position_Control+0x106>
			else
				//
				goal_speed = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	80fb      	strh	r3, [r7, #6]

			// 1423
			if (M3508[i].Current_angle > M3508[i].PID.Goal_Position)
 8002b8e:	797b      	ldrb	r3, [r7, #5]
 8002b90:	4a2d      	ldr	r2, [pc, #180]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002b92:	019b      	lsls	r3, r3, #6
 8002b94:	4413      	add	r3, r2
 8002b96:	ed93 7a00 	vldr	s14, [r3]
 8002b9a:	797b      	ldrb	r3, [r7, #5]
 8002b9c:	4a2a      	ldr	r2, [pc, #168]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002b9e:	019b      	lsls	r3, r3, #6
 8002ba0:	4413      	add	r3, r2
 8002ba2:	333c      	adds	r3, #60	; 0x3c
 8002ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba8:	ee07 3a90 	vmov	s15, r3
 8002bac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb8:	dd03      	ble.n	8002bc2 <Angle_Position_Control+0x13a>
				goal_speed = -goal_speed;
 8002bba:	88fb      	ldrh	r3, [r7, #6]
 8002bbc:	425b      	negs	r3, r3
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	80fb      	strh	r3, [r7, #6]
			else
				goal_speed = goal_speed;

			if (i == 1 || i == 2)
 8002bc2:	797b      	ldrb	r3, [r7, #5]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d002      	beq.n	8002bce <Angle_Position_Control+0x146>
 8002bc8:	797b      	ldrb	r3, [r7, #5]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d103      	bne.n	8002bd6 <Angle_Position_Control+0x14e>
				goal_speed = -goal_speed;
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	425b      	negs	r3, r3
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	80fb      	strh	r3, [r7, #6]
			else
				goal_speed = goal_speed;

			if (goal_speed == 0 && M3508[i].Stop_Flag < 10)
 8002bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d116      	bne.n	8002c0c <Angle_Position_Control+0x184>
 8002bde:	797b      	ldrb	r3, [r7, #5]
 8002be0:	4a19      	ldr	r2, [pc, #100]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002be2:	019b      	lsls	r3, r3, #6
 8002be4:	4413      	add	r3, r2
 8002be6:	3314      	adds	r3, #20
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	2b09      	cmp	r3, #9
 8002bec:	d80e      	bhi.n	8002c0c <Angle_Position_Control+0x184>
				M3508[i].Stop_Flag++;  //
 8002bee:	797b      	ldrb	r3, [r7, #5]
 8002bf0:	4915      	ldr	r1, [pc, #84]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002bf2:	019a      	lsls	r2, r3, #6
 8002bf4:	440a      	add	r2, r1
 8002bf6:	3214      	adds	r2, #20
 8002bf8:	7812      	ldrb	r2, [r2, #0]
 8002bfa:	3201      	adds	r2, #1
 8002bfc:	b2d1      	uxtb	r1, r2
 8002bfe:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002c00:	019b      	lsls	r3, r3, #6
 8002c02:	4413      	add	r3, r2
 8002c04:	3314      	adds	r3, #20
 8002c06:	460a      	mov	r2, r1
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	e006      	b.n	8002c1a <Angle_Position_Control+0x192>
			else
				M3508[i].Stop_Flag = 0;  //
 8002c0c:	797b      	ldrb	r3, [r7, #5]
 8002c0e:	4a0e      	ldr	r2, [pc, #56]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002c10:	019b      	lsls	r3, r3, #6
 8002c12:	4413      	add	r3, r2
 8002c14:	3314      	adds	r3, #20
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]

			M3508[i].PID.Goal_Speed = goal_speed;
 8002c1a:	797b      	ldrb	r3, [r7, #5]
 8002c1c:	4a0a      	ldr	r2, [pc, #40]	; (8002c48 <Angle_Position_Control+0x1c0>)
 8002c1e:	019b      	lsls	r3, r3, #6
 8002c20:	4413      	add	r3, r2
 8002c22:	333a      	adds	r3, #58	; 0x3a
 8002c24:	88fa      	ldrh	r2, [r7, #6]
 8002c26:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++)
 8002c28:	797b      	ldrb	r3, [r7, #5]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	717b      	strb	r3, [r7, #5]
 8002c2e:	797b      	ldrb	r3, [r7, #5]
 8002c30:	2b03      	cmp	r3, #3
 8002c32:	f67f af31 	bls.w	8002a98 <Angle_Position_Control+0x10>

//			HAL_IWDG_Refresh(&hiwdg);   //
		}
	}
}
 8002c36:	bf00      	nop
 8002c38:	bf00      	nop
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	00000000 	.word	0x00000000
 8002c44:	40977000 	.word	0x40977000
 8002c48:	20000224 	.word	0x20000224
 8002c4c:	40690000 	.word	0x40690000

08002c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	607b      	str	r3, [r7, #4]
 8002c5a:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	4a0f      	ldr	r2, [pc, #60]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c64:	6453      	str	r3, [r2, #68]	; 0x44
 8002c66:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c6e:	607b      	str	r3, [r7, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	603b      	str	r3, [r7, #0]
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	4a08      	ldr	r2, [pc, #32]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c80:	6413      	str	r3, [r2, #64]	; 0x40
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40023800 	.word	0x40023800

08002ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ca4:	e7fe      	b.n	8002ca4 <NMI_Handler+0x4>
	...

08002ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault\r\n");
 8002cac:	4801      	ldr	r0, [pc, #4]	; (8002cb4 <HardFault_Handler+0xc>)
 8002cae:	f005 ff1b 	bl	8008ae8 <puts>
 8002cb2:	e7fb      	b.n	8002cac <HardFault_Handler+0x4>
 8002cb4:	0800ade4 	.word	0x0800ade4

08002cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cbc:	e7fe      	b.n	8002cbc <MemManage_Handler+0x4>

08002cbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cc2:	e7fe      	b.n	8002cc2 <BusFault_Handler+0x4>

08002cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cc8:	e7fe      	b.n	8002cc8 <UsageFault_Handler+0x4>

08002cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cdc:	bf00      	nop
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cf8:	f000 fc1a 	bl	8003530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d04:	4802      	ldr	r0, [pc, #8]	; (8002d10 <CAN1_RX0_IRQHandler+0x10>)
 8002d06:	f001 fc78 	bl	80045fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	200003fc 	.word	0x200003fc

08002d14 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d18:	4802      	ldr	r0, [pc, #8]	; (8002d24 <TIM4_IRQHandler+0x10>)
 8002d1a:	f003 fba1 	bl	8006460 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000424 	.word	0x20000424

08002d28 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002d2c:	4802      	ldr	r0, [pc, #8]	; (8002d38 <USART3_IRQHandler+0x10>)
 8002d2e:	f004 fb01 	bl	8007334 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	200004b4 	.word	0x200004b4

08002d3c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d40:	4802      	ldr	r0, [pc, #8]	; (8002d4c <DMA2_Stream0_IRQHandler+0x10>)
 8002d42:	f002 f929 	bl	8004f98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	2000036c 	.word	0x2000036c

08002d50 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002d54:	4802      	ldr	r0, [pc, #8]	; (8002d60 <CAN2_RX1_IRQHandler+0x10>)
 8002d56:	f001 fc50 	bl	80045fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	200003d4 	.word	0x200003d4

08002d64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
	return 1;
 8002d68:	2301      	movs	r3, #1
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <_kill>:

int _kill(int pid, int sig)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d7e:	f005 f991 	bl	80080a4 <__errno>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2216      	movs	r2, #22
 8002d86:	601a      	str	r2, [r3, #0]
	return -1;
 8002d88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <_exit>:

void _exit (int status)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff ffe7 	bl	8002d74 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002da6:	e7fe      	b.n	8002da6 <_exit+0x12>

08002da8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	e00a      	b.n	8002dd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002dba:	f3af 8000 	nop.w
 8002dbe:	4601      	mov	r1, r0
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	1c5a      	adds	r2, r3, #1
 8002dc4:	60ba      	str	r2, [r7, #8]
 8002dc6:	b2ca      	uxtb	r2, r1
 8002dc8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	dbf0      	blt.n	8002dba <_read+0x12>
	}

return len;
 8002dd8:	687b      	ldr	r3, [r7, #4]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b086      	sub	sp, #24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	60b9      	str	r1, [r7, #8]
 8002dec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	e009      	b.n	8002e08 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	60ba      	str	r2, [r7, #8]
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 fa2f 	bl	8003260 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	3301      	adds	r3, #1
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	dbf1      	blt.n	8002df4 <_write+0x12>
	}
	return len;
 8002e10:	687b      	ldr	r3, [r7, #4]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3718      	adds	r7, #24
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <_close>:

int _close(int file)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
	return -1;
 8002e22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e42:	605a      	str	r2, [r3, #4]
	return 0;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <_isatty>:

int _isatty(int file)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
	return 1;
 8002e5a:	2301      	movs	r3, #1
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
	return 0;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
	...

08002e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e8c:	4a14      	ldr	r2, [pc, #80]	; (8002ee0 <_sbrk+0x5c>)
 8002e8e:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <_sbrk+0x60>)
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e98:	4b13      	ldr	r3, [pc, #76]	; (8002ee8 <_sbrk+0x64>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d102      	bne.n	8002ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ea0:	4b11      	ldr	r3, [pc, #68]	; (8002ee8 <_sbrk+0x64>)
 8002ea2:	4a12      	ldr	r2, [pc, #72]	; (8002eec <_sbrk+0x68>)
 8002ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ea6:	4b10      	ldr	r3, [pc, #64]	; (8002ee8 <_sbrk+0x64>)
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4413      	add	r3, r2
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d207      	bcs.n	8002ec4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eb4:	f005 f8f6 	bl	80080a4 <__errno>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	220c      	movs	r2, #12
 8002ebc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8002ec2:	e009      	b.n	8002ed8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ec4:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <_sbrk+0x64>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eca:	4b07      	ldr	r3, [pc, #28]	; (8002ee8 <_sbrk+0x64>)
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	4a05      	ldr	r2, [pc, #20]	; (8002ee8 <_sbrk+0x64>)
 8002ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3718      	adds	r7, #24
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	20020000 	.word	0x20020000
 8002ee4:	00000400 	.word	0x00000400
 8002ee8:	2000020c 	.word	0x2000020c
 8002eec:	200005d8 	.word	0x200005d8

08002ef0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ef4:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <SystemInit+0x20>)
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	4a05      	ldr	r2, [pc, #20]	; (8002f10 <SystemInit+0x20>)
 8002efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08e      	sub	sp, #56	; 0x38
 8002f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f28:	f107 0320 	add.w	r3, r7, #32
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f32:	1d3b      	adds	r3, r7, #4
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	611a      	str	r2, [r3, #16]
 8002f40:	615a      	str	r2, [r3, #20]
 8002f42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f44:	4b36      	ldr	r3, [pc, #216]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8002f4c:	4b34      	ldr	r3, [pc, #208]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f4e:	2253      	movs	r2, #83	; 0x53
 8002f50:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f52:	4b33      	ldr	r3, [pc, #204]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8002f58:	4b31      	ldr	r3, [pc, #196]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f5a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002f5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f60:	4b2f      	ldr	r3, [pc, #188]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f66:	4b2e      	ldr	r3, [pc, #184]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f68:	2280      	movs	r2, #128	; 0x80
 8002f6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f6c:	482c      	ldr	r0, [pc, #176]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f6e:	f003 f895 	bl	800609c <HAL_TIM_Base_Init>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002f78:	f7ff fce4 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f80:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f86:	4619      	mov	r1, r3
 8002f88:	4825      	ldr	r0, [pc, #148]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f8a:	f003 fc33 	bl	80067f4 <HAL_TIM_ConfigClockSource>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002f94:	f7ff fcd6 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f98:	4821      	ldr	r0, [pc, #132]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002f9a:	f003 f93f 	bl	800621c <HAL_TIM_PWM_Init>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002fa4:	f7ff fcce 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fac:	2300      	movs	r3, #0
 8002fae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fb0:	f107 0320 	add.w	r3, r7, #32
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	481a      	ldr	r0, [pc, #104]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002fb8:	f004 f81c 	bl	8006ff4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002fc2:	f7ff fcbf 	bl	8002944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fc6:	2360      	movs	r3, #96	; 0x60
 8002fc8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8002fca:	2332      	movs	r3, #50	; 0x32
 8002fcc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fd6:	1d3b      	adds	r3, r7, #4
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4810      	ldr	r0, [pc, #64]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002fde:	f003 fb47 	bl	8006670 <HAL_TIM_PWM_ConfigChannel>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002fe8:	f7ff fcac 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002fec:	1d3b      	adds	r3, r7, #4
 8002fee:	220c      	movs	r2, #12
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	480b      	ldr	r0, [pc, #44]	; (8003020 <MX_TIM2_Init+0x10c>)
 8002ff4:	f003 fb3c 	bl	8006670 <HAL_TIM_PWM_ConfigChannel>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002ffe:	f7ff fca1 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003002:	2100      	movs	r1, #0
 8003004:	4806      	ldr	r0, [pc, #24]	; (8003020 <MX_TIM2_Init+0x10c>)
 8003006:	f003 f963 	bl	80062d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800300a:	210c      	movs	r1, #12
 800300c:	4804      	ldr	r0, [pc, #16]	; (8003020 <MX_TIM2_Init+0x10c>)
 800300e:	f003 f95f 	bl	80062d0 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003012:	4803      	ldr	r0, [pc, #12]	; (8003020 <MX_TIM2_Init+0x10c>)
 8003014:	f000 f892 	bl	800313c <HAL_TIM_MspPostInit>

}
 8003018:	bf00      	nop
 800301a:	3738      	adds	r7, #56	; 0x38
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	2000046c 	.word	0x2000046c

08003024 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800302a:	f107 0308 	add.w	r3, r7, #8
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]
 8003032:	605a      	str	r2, [r3, #4]
 8003034:	609a      	str	r2, [r3, #8]
 8003036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003038:	463b      	mov	r3, r7
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003040:	4b1e      	ldr	r3, [pc, #120]	; (80030bc <MX_TIM4_Init+0x98>)
 8003042:	4a1f      	ldr	r2, [pc, #124]	; (80030c0 <MX_TIM4_Init+0x9c>)
 8003044:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 29;
 8003046:	4b1d      	ldr	r3, [pc, #116]	; (80030bc <MX_TIM4_Init+0x98>)
 8003048:	221d      	movs	r2, #29
 800304a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304c:	4b1b      	ldr	r3, [pc, #108]	; (80030bc <MX_TIM4_Init+0x98>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 41999;
 8003052:	4b1a      	ldr	r3, [pc, #104]	; (80030bc <MX_TIM4_Init+0x98>)
 8003054:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8003058:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800305a:	4b18      	ldr	r3, [pc, #96]	; (80030bc <MX_TIM4_Init+0x98>)
 800305c:	2200      	movs	r2, #0
 800305e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003060:	4b16      	ldr	r3, [pc, #88]	; (80030bc <MX_TIM4_Init+0x98>)
 8003062:	2280      	movs	r2, #128	; 0x80
 8003064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003066:	4815      	ldr	r0, [pc, #84]	; (80030bc <MX_TIM4_Init+0x98>)
 8003068:	f003 f818 	bl	800609c <HAL_TIM_Base_Init>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003072:	f7ff fc67 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800307a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800307c:	f107 0308 	add.w	r3, r7, #8
 8003080:	4619      	mov	r1, r3
 8003082:	480e      	ldr	r0, [pc, #56]	; (80030bc <MX_TIM4_Init+0x98>)
 8003084:	f003 fbb6 	bl	80067f4 <HAL_TIM_ConfigClockSource>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800308e:	f7ff fc59 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003092:	2300      	movs	r3, #0
 8003094:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003096:	2300      	movs	r3, #0
 8003098:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800309a:	463b      	mov	r3, r7
 800309c:	4619      	mov	r1, r3
 800309e:	4807      	ldr	r0, [pc, #28]	; (80030bc <MX_TIM4_Init+0x98>)
 80030a0:	f003 ffa8 	bl	8006ff4 <HAL_TIMEx_MasterConfigSynchronization>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80030aa:	f7ff fc4b 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
	HAL_TIM_Base_Start_IT(&htim4);
 80030ae:	4803      	ldr	r0, [pc, #12]	; (80030bc <MX_TIM4_Init+0x98>)
 80030b0:	f003 f844 	bl	800613c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM4_Init 2 */

}
 80030b4:	bf00      	nop
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20000424 	.word	0x20000424
 80030c0:	40000800 	.word	0x40000800

080030c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030d4:	d10e      	bne.n	80030f4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	4b16      	ldr	r3, [pc, #88]	; (8003134 <HAL_TIM_Base_MspInit+0x70>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	4a15      	ldr	r2, [pc, #84]	; (8003134 <HAL_TIM_Base_MspInit+0x70>)
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	6413      	str	r3, [r2, #64]	; 0x40
 80030e6:	4b13      	ldr	r3, [pc, #76]	; (8003134 <HAL_TIM_Base_MspInit+0x70>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80030f2:	e01a      	b.n	800312a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM4)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a0f      	ldr	r2, [pc, #60]	; (8003138 <HAL_TIM_Base_MspInit+0x74>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d115      	bne.n	800312a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]
 8003102:	4b0c      	ldr	r3, [pc, #48]	; (8003134 <HAL_TIM_Base_MspInit+0x70>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	4a0b      	ldr	r2, [pc, #44]	; (8003134 <HAL_TIM_Base_MspInit+0x70>)
 8003108:	f043 0304 	orr.w	r3, r3, #4
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <HAL_TIM_Base_MspInit+0x70>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 0304 	and.w	r3, r3, #4
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 800311a:	2200      	movs	r2, #0
 800311c:	2102      	movs	r1, #2
 800311e:	201e      	movs	r0, #30
 8003120:	f001 fd6b 	bl	8004bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003124:	201e      	movs	r0, #30
 8003126:	f001 fd84 	bl	8004c32 <HAL_NVIC_EnableIRQ>
}
 800312a:	bf00      	nop
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800
 8003138:	40000800 	.word	0x40000800

0800313c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08a      	sub	sp, #40	; 0x28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	f107 0314 	add.w	r3, r7, #20
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800315c:	d13c      	bne.n	80031d8 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	613b      	str	r3, [r7, #16]
 8003162:	4b1f      	ldr	r3, [pc, #124]	; (80031e0 <HAL_TIM_MspPostInit+0xa4>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	4a1e      	ldr	r2, [pc, #120]	; (80031e0 <HAL_TIM_MspPostInit+0xa4>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6313      	str	r3, [r2, #48]	; 0x30
 800316e:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <HAL_TIM_MspPostInit+0xa4>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	613b      	str	r3, [r7, #16]
 8003178:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	4b18      	ldr	r3, [pc, #96]	; (80031e0 <HAL_TIM_MspPostInit+0xa4>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003182:	4a17      	ldr	r2, [pc, #92]	; (80031e0 <HAL_TIM_MspPostInit+0xa4>)
 8003184:	f043 0302 	orr.w	r3, r3, #2
 8003188:	6313      	str	r3, [r2, #48]	; 0x30
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_TIM_MspPostInit+0xa4>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003196:	2301      	movs	r3, #1
 8003198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319a:	2302      	movs	r3, #2
 800319c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	2300      	movs	r3, #0
 80031a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80031a6:	2301      	movs	r3, #1
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031aa:	f107 0314 	add.w	r3, r7, #20
 80031ae:	4619      	mov	r1, r3
 80031b0:	480c      	ldr	r0, [pc, #48]	; (80031e4 <HAL_TIM_MspPostInit+0xa8>)
 80031b2:	f002 f95b 	bl	800546c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80031b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031bc:	2302      	movs	r3, #2
 80031be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c4:	2300      	movs	r3, #0
 80031c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80031c8:	2301      	movs	r3, #1
 80031ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031cc:	f107 0314 	add.w	r3, r7, #20
 80031d0:	4619      	mov	r1, r3
 80031d2:	4805      	ldr	r0, [pc, #20]	; (80031e8 <HAL_TIM_MspPostInit+0xac>)
 80031d4:	f002 f94a 	bl	800546c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80031d8:	bf00      	nop
 80031da:	3728      	adds	r7, #40	; 0x28
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40023800 	.word	0x40023800
 80031e4:	40020000 	.word	0x40020000
 80031e8:	40020400 	.word	0x40020400

080031ec <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a16      	ldr	r2, [pc, #88]	; (8003254 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d125      	bne.n	800324a <HAL_TIM_PeriodElapsedCallback+0x5e>
	{
		static uint8_t times = 0;
		Maxon_Speed_Control();
 80031fe:	f7fd ffb3 	bl	8001168 <Maxon_Speed_Control>

		for (uint8_t i = 0; i < 4; i++)
 8003202:	2300      	movs	r3, #0
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	e00e      	b.n	8003226 <HAL_TIM_PeriodElapsedCallback+0x3a>
		{
			Motor_Speed_Control(M3508[i].PID.Goal_Speed, i);
 8003208:	7bfb      	ldrb	r3, [r7, #15]
 800320a:	4a13      	ldr	r2, [pc, #76]	; (8003258 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800320c:	019b      	lsls	r3, r3, #6
 800320e:	4413      	add	r3, r2
 8003210:	333a      	adds	r3, #58	; 0x3a
 8003212:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003216:	7bfa      	ldrb	r2, [r7, #15]
 8003218:	4611      	mov	r1, r2
 800321a:	4618      	mov	r0, r3
 800321c:	f7fe f96c 	bl	80014f8 <Motor_Speed_Control>
		for (uint8_t i = 0; i < 4; i++)
 8003220:	7bfb      	ldrb	r3, [r7, #15]
 8003222:	3301      	adds	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
 8003226:	7bfb      	ldrb	r3, [r7, #15]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d9ed      	bls.n	8003208 <HAL_TIM_PeriodElapsedCallback+0x1c>
		}
		CAN2_Send_Control_Value();
 800322c:	f7fe f920 	bl	8001470 <CAN2_Send_Control_Value>

		if (times++ > 200)
 8003230:	4b0a      	ldr	r3, [pc, #40]	; (800325c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	b2d1      	uxtb	r1, r2
 8003238:	4a08      	ldr	r2, [pc, #32]	; (800325c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800323a:	7011      	strb	r1, [r2, #0]
 800323c:	2bc8      	cmp	r3, #200	; 0xc8
 800323e:	d904      	bls.n	800324a <HAL_TIM_PeriodElapsedCallback+0x5e>
		{
			times = 0;
 8003240:	4b06      	ldr	r3, [pc, #24]	; (800325c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003242:	2200      	movs	r2, #0
 8003244:	701a      	strb	r2, [r3, #0]
//			printf(":%d",MAXON_MOTOR[0]);
//			printf(":%d",MAXON_MOTOR[1]);
//            printf("\r\n");
//			Report_Current();
			Report_ADC();
 8003246:	f7fe ffdf 	bl	8002208 <Report_ADC>
		}
	}
}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40000800 	.word	0x40000800
 8003258:	20000224 	.word	0x20000224
 800325c:	20000210 	.word	0x20000210

08003260 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/*  */
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8003268:	1d39      	adds	r1, r7, #4
 800326a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800326e:	2201      	movs	r2, #1
 8003270:	4803      	ldr	r0, [pc, #12]	; (8003280 <__io_putchar+0x20>)
 8003272:	f003 ff9c 	bl	80071ae <HAL_UART_Transmit>
	return ch;
 8003276:	687b      	ldr	r3, [r7, #4]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	200004b4 	.word	0x200004b4

08003284 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003288:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 800328a:	4a14      	ldr	r2, [pc, #80]	; (80032dc <MX_USART3_UART_Init+0x58>)
 800328c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800328e:	4b12      	ldr	r3, [pc, #72]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 8003290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003294:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003296:	4b10      	ldr	r3, [pc, #64]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 8003298:	2200      	movs	r2, #0
 800329a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800329c:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 800329e:	2200      	movs	r2, #0
 80032a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032a2:	4b0d      	ldr	r3, [pc, #52]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032a8:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 80032aa:	220c      	movs	r2, #12
 80032ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ae:	4b0a      	ldr	r3, [pc, #40]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032b4:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032ba:	4807      	ldr	r0, [pc, #28]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 80032bc:	f003 ff2a 	bl	8007114 <HAL_UART_Init>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80032c6:	f7ff fb3d 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
	HAL_UART_Receive_IT(&huart3, aRxBuffer, 1);
 80032ca:	2201      	movs	r2, #1
 80032cc:	4904      	ldr	r1, [pc, #16]	; (80032e0 <MX_USART3_UART_Init+0x5c>)
 80032ce:	4802      	ldr	r0, [pc, #8]	; (80032d8 <MX_USART3_UART_Init+0x54>)
 80032d0:	f003 ffff 	bl	80072d2 <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */

}
 80032d4:	bf00      	nop
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	200004b4 	.word	0x200004b4
 80032dc:	40004800 	.word	0x40004800
 80032e0:	200004f8 	.word	0x200004f8

080032e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08a      	sub	sp, #40	; 0x28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ec:	f107 0314 	add.w	r3, r7, #20
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	605a      	str	r2, [r3, #4]
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	60da      	str	r2, [r3, #12]
 80032fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <HAL_UART_MspInit+0x94>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d134      	bne.n	8003370 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	4b1c      	ldr	r3, [pc, #112]	; (800337c <HAL_UART_MspInit+0x98>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	4a1b      	ldr	r2, [pc, #108]	; (800337c <HAL_UART_MspInit+0x98>)
 8003310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003314:	6413      	str	r3, [r2, #64]	; 0x40
 8003316:	4b19      	ldr	r3, [pc, #100]	; (800337c <HAL_UART_MspInit+0x98>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	4b15      	ldr	r3, [pc, #84]	; (800337c <HAL_UART_MspInit+0x98>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332a:	4a14      	ldr	r2, [pc, #80]	; (800337c <HAL_UART_MspInit+0x98>)
 800332c:	f043 0304 	orr.w	r3, r3, #4
 8003330:	6313      	str	r3, [r2, #48]	; 0x30
 8003332:	4b12      	ldr	r3, [pc, #72]	; (800337c <HAL_UART_MspInit+0x98>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003336:	f003 0304 	and.w	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800333e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003344:	2302      	movs	r3, #2
 8003346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003348:	2300      	movs	r3, #0
 800334a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800334c:	2303      	movs	r3, #3
 800334e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003350:	2307      	movs	r3, #7
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003354:	f107 0314 	add.w	r3, r7, #20
 8003358:	4619      	mov	r1, r3
 800335a:	4809      	ldr	r0, [pc, #36]	; (8003380 <HAL_UART_MspInit+0x9c>)
 800335c:	f002 f886 	bl	800546c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 8003360:	2200      	movs	r2, #0
 8003362:	2107      	movs	r1, #7
 8003364:	2027      	movs	r0, #39	; 0x27
 8003366:	f001 fc48 	bl	8004bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800336a:	2027      	movs	r0, #39	; 0x27
 800336c:	f001 fc61 	bl	8004c32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003370:	bf00      	nop
 8003372:	3728      	adds	r7, #40	; 0x28
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40004800 	.word	0x40004800
 800337c:	40023800 	.word	0x40023800
 8003380:	40020800 	.word	0x40020800

08003384 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)       //1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a24      	ldr	r2, [pc, #144]	; (8003424 <HAL_UART_RxCpltCallback+0xa0>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d13d      	bne.n	8003412 <HAL_UART_RxCpltCallback+0x8e>
	{
		if ((USART_RX_STA & 0x8000) == 0)       //
 8003396:	4b24      	ldr	r3, [pc, #144]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	b21b      	sxth	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	db38      	blt.n	8003412 <HAL_UART_RxCpltCallback+0x8e>
		{
			if (USART_RX_STA & 0x4000)       //0x0d
 80033a0:	4b21      	ldr	r3, [pc, #132]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d011      	beq.n	80033d0 <HAL_UART_RxCpltCallback+0x4c>
			{
				if (aRxBuffer[0] != 0x0a)
 80033ac:	4b1f      	ldr	r3, [pc, #124]	; (800342c <HAL_UART_RxCpltCallback+0xa8>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b0a      	cmp	r3, #10
 80033b2:	d003      	beq.n	80033bc <HAL_UART_RxCpltCallback+0x38>
					USART_RX_STA = 0;       //,
 80033b4:	4b1c      	ldr	r3, [pc, #112]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	801a      	strh	r2, [r3, #0]
 80033ba:	e02a      	b.n	8003412 <HAL_UART_RxCpltCallback+0x8e>
				else
					USART_RX_STA |= 0x8000;	//
 80033bc:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	4b17      	ldr	r3, [pc, #92]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033cc:	801a      	strh	r2, [r3, #0]
 80033ce:	e020      	b.n	8003412 <HAL_UART_RxCpltCallback+0x8e>
			}
			else //0X0D
			{
				if (aRxBuffer[0] == 0x0d)
 80033d0:	4b16      	ldr	r3, [pc, #88]	; (800342c <HAL_UART_RxCpltCallback+0xa8>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b0d      	cmp	r3, #13
 80033d6:	d107      	bne.n	80033e8 <HAL_UART_RxCpltCallback+0x64>
					USART_RX_STA |= 0x4000;
 80033d8:	4b13      	ldr	r3, [pc, #76]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	4b11      	ldr	r3, [pc, #68]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033e4:	801a      	strh	r2, [r3, #0]
 80033e6:	e014      	b.n	8003412 <HAL_UART_RxCpltCallback+0x8e>
				else
				{
					USART_RX_BUF[USART_RX_STA & 0X3FFF] = aRxBuffer[0];
 80033e8:	4b0f      	ldr	r3, [pc, #60]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80033f0:	4a0e      	ldr	r2, [pc, #56]	; (800342c <HAL_UART_RxCpltCallback+0xa8>)
 80033f2:	7811      	ldrb	r1, [r2, #0]
 80033f4:	4a0e      	ldr	r2, [pc, #56]	; (8003430 <HAL_UART_RxCpltCallback+0xac>)
 80033f6:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 80033f8:	4b0b      	ldr	r3, [pc, #44]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	3301      	adds	r3, #1
 80033fe:	b29a      	uxth	r2, r3
 8003400:	4b09      	ldr	r3, [pc, #36]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 8003402:	801a      	strh	r2, [r3, #0]
					if (USART_RX_STA > (USART_REC_LEN - 1))
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 8003406:	881b      	ldrh	r3, [r3, #0]
 8003408:	2bc7      	cmp	r3, #199	; 0xc7
 800340a:	d902      	bls.n	8003412 <HAL_UART_RxCpltCallback+0x8e>
						USART_RX_STA = 0; //,
 800340c:	4b06      	ldr	r3, [pc, #24]	; (8003428 <HAL_UART_RxCpltCallback+0xa4>)
 800340e:	2200      	movs	r2, #0
 8003410:	801a      	strh	r2, [r3, #0]
				}
			}
		}
	}
	HAL_UART_Receive_IT(&huart3, aRxBuffer, 1);
 8003412:	2201      	movs	r2, #1
 8003414:	4905      	ldr	r1, [pc, #20]	; (800342c <HAL_UART_RxCpltCallback+0xa8>)
 8003416:	4807      	ldr	r0, [pc, #28]	; (8003434 <HAL_UART_RxCpltCallback+0xb0>)
 8003418:	f003 ff5b 	bl	80072d2 <HAL_UART_Receive_IT>
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40004800 	.word	0x40004800
 8003428:	20000212 	.word	0x20000212
 800342c:	200004f8 	.word	0x200004f8
 8003430:	200004fc 	.word	0x200004fc
 8003434:	200004b4 	.word	0x200004b4

08003438 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003438:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003470 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800343c:	480d      	ldr	r0, [pc, #52]	; (8003474 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800343e:	490e      	ldr	r1, [pc, #56]	; (8003478 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003440:	4a0e      	ldr	r2, [pc, #56]	; (800347c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003444:	e002      	b.n	800344c <LoopCopyDataInit>

08003446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800344a:	3304      	adds	r3, #4

0800344c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800344c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800344e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003450:	d3f9      	bcc.n	8003446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003452:	4a0b      	ldr	r2, [pc, #44]	; (8003480 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003454:	4c0b      	ldr	r4, [pc, #44]	; (8003484 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003458:	e001      	b.n	800345e <LoopFillZerobss>

0800345a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800345a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800345c:	3204      	adds	r2, #4

0800345e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800345e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003460:	d3fb      	bcc.n	800345a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003462:	f7ff fd45 	bl	8002ef0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003466:	f004 fe23 	bl	80080b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800346a:	f7ff f9d5 	bl	8002818 <main>
  bx  lr    
 800346e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003470:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003478:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800347c:	0800b204 	.word	0x0800b204
  ldr r2, =_sbss
 8003480:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003484:	200005d8 	.word	0x200005d8

08003488 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003488:	e7fe      	b.n	8003488 <ADC_IRQHandler>
	...

0800348c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003490:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <HAL_Init+0x40>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a0d      	ldr	r2, [pc, #52]	; (80034cc <HAL_Init+0x40>)
 8003496:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800349a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800349c:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <HAL_Init+0x40>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a0a      	ldr	r2, [pc, #40]	; (80034cc <HAL_Init+0x40>)
 80034a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a8:	4b08      	ldr	r3, [pc, #32]	; (80034cc <HAL_Init+0x40>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a07      	ldr	r2, [pc, #28]	; (80034cc <HAL_Init+0x40>)
 80034ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b4:	2003      	movs	r0, #3
 80034b6:	f001 fb95 	bl	8004be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034ba:	2000      	movs	r0, #0
 80034bc:	f000 f808 	bl	80034d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034c0:	f7ff fbc6 	bl	8002c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	40023c00 	.word	0x40023c00

080034d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034d8:	4b12      	ldr	r3, [pc, #72]	; (8003524 <HAL_InitTick+0x54>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4b12      	ldr	r3, [pc, #72]	; (8003528 <HAL_InitTick+0x58>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	4619      	mov	r1, r3
 80034e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80034ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ee:	4618      	mov	r0, r3
 80034f0:	f001 fbad 	bl	8004c4e <HAL_SYSTICK_Config>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e00e      	b.n	800351c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b0f      	cmp	r3, #15
 8003502:	d80a      	bhi.n	800351a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003504:	2200      	movs	r2, #0
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	f04f 30ff 	mov.w	r0, #4294967295
 800350c:	f001 fb75 	bl	8004bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003510:	4a06      	ldr	r2, [pc, #24]	; (800352c <HAL_InitTick+0x5c>)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
 8003518:	e000      	b.n	800351c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
}
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	20000000 	.word	0x20000000
 8003528:	20000008 	.word	0x20000008
 800352c:	20000004 	.word	0x20000004

08003530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003534:	4b06      	ldr	r3, [pc, #24]	; (8003550 <HAL_IncTick+0x20>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	461a      	mov	r2, r3
 800353a:	4b06      	ldr	r3, [pc, #24]	; (8003554 <HAL_IncTick+0x24>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4413      	add	r3, r2
 8003540:	4a04      	ldr	r2, [pc, #16]	; (8003554 <HAL_IncTick+0x24>)
 8003542:	6013      	str	r3, [r2, #0]
}
 8003544:	bf00      	nop
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	20000008 	.word	0x20000008
 8003554:	200005c4 	.word	0x200005c4

08003558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  return uwTick;
 800355c:	4b03      	ldr	r3, [pc, #12]	; (800356c <HAL_GetTick+0x14>)
 800355e:	681b      	ldr	r3, [r3, #0]
}
 8003560:	4618      	mov	r0, r3
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	200005c4 	.word	0x200005c4

08003570 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e033      	b.n	80035ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d109      	bne.n	80035a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7fe f9ca 	bl	8001928 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	f003 0310 	and.w	r3, r3, #16
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d118      	bne.n	80035e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035b6:	f023 0302 	bic.w	r3, r3, #2
 80035ba:	f043 0202 	orr.w	r2, r3, #2
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 fa68 	bl	8003a98 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f023 0303 	bic.w	r3, r3, #3
 80035d6:	f043 0201 	orr.w	r2, r3, #1
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	641a      	str	r2, [r3, #64]	; 0x40
 80035de:	e001      	b.n	80035e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800360e:	2b01      	cmp	r3, #1
 8003610:	d101      	bne.n	8003616 <HAL_ADC_Start_DMA+0x1e>
 8003612:	2302      	movs	r3, #2
 8003614:	e0e9      	b.n	80037ea <HAL_ADC_Start_DMA+0x1f2>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b01      	cmp	r3, #1
 800362a:	d018      	beq.n	800365e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800363c:	4b6d      	ldr	r3, [pc, #436]	; (80037f4 <HAL_ADC_Start_DMA+0x1fc>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a6d      	ldr	r2, [pc, #436]	; (80037f8 <HAL_ADC_Start_DMA+0x200>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	0c9a      	lsrs	r2, r3, #18
 8003648:	4613      	mov	r3, r2
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	4413      	add	r3, r2
 800364e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003650:	e002      	b.n	8003658 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	3b01      	subs	r3, #1
 8003656:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f9      	bne.n	8003652 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800366c:	d107      	bne.n	800367e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800367c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b01      	cmp	r3, #1
 800368a:	f040 80a1 	bne.w	80037d0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003696:	f023 0301 	bic.w	r3, r3, #1
 800369a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d007      	beq.n	80036c0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036cc:	d106      	bne.n	80036dc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d2:	f023 0206 	bic.w	r2, r3, #6
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	645a      	str	r2, [r3, #68]	; 0x44
 80036da:	e002      	b.n	80036e2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036ea:	4b44      	ldr	r3, [pc, #272]	; (80037fc <HAL_ADC_Start_DMA+0x204>)
 80036ec:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f2:	4a43      	ldr	r2, [pc, #268]	; (8003800 <HAL_ADC_Start_DMA+0x208>)
 80036f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fa:	4a42      	ldr	r2, [pc, #264]	; (8003804 <HAL_ADC_Start_DMA+0x20c>)
 80036fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003702:	4a41      	ldr	r2, [pc, #260]	; (8003808 <HAL_ADC_Start_DMA+0x210>)
 8003704:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800370e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800371e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800372e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	334c      	adds	r3, #76	; 0x4c
 800373a:	4619      	mov	r1, r3
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f001 fb40 	bl	8004dc4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 031f 	and.w	r3, r3, #31
 800374c:	2b00      	cmp	r3, #0
 800374e:	d12a      	bne.n	80037a6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a2d      	ldr	r2, [pc, #180]	; (800380c <HAL_ADC_Start_DMA+0x214>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d015      	beq.n	8003786 <HAL_ADC_Start_DMA+0x18e>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a2c      	ldr	r2, [pc, #176]	; (8003810 <HAL_ADC_Start_DMA+0x218>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d105      	bne.n	8003770 <HAL_ADC_Start_DMA+0x178>
 8003764:	4b25      	ldr	r3, [pc, #148]	; (80037fc <HAL_ADC_Start_DMA+0x204>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 031f 	and.w	r3, r3, #31
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a27      	ldr	r2, [pc, #156]	; (8003814 <HAL_ADC_Start_DMA+0x21c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d136      	bne.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
 800377a:	4b20      	ldr	r3, [pc, #128]	; (80037fc <HAL_ADC_Start_DMA+0x204>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	d130      	bne.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d129      	bne.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	e020      	b.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a18      	ldr	r2, [pc, #96]	; (800380c <HAL_ADC_Start_DMA+0x214>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d11b      	bne.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d114      	bne.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80037cc:	609a      	str	r2, [r3, #8]
 80037ce:	e00b      	b.n	80037e8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d4:	f043 0210 	orr.w	r2, r3, #16
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e0:	f043 0201 	orr.w	r2, r3, #1
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3718      	adds	r7, #24
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	20000000 	.word	0x20000000
 80037f8:	431bde83 	.word	0x431bde83
 80037fc:	40012300 	.word	0x40012300
 8003800:	08003c91 	.word	0x08003c91
 8003804:	08003d4b 	.word	0x08003d4b
 8003808:	08003d67 	.word	0x08003d67
 800380c:	40012000 	.word	0x40012000
 8003810:	40012100 	.word	0x40012100
 8003814:	40012200 	.word	0x40012200

08003818 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800385e:	2300      	movs	r3, #0
 8003860:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x1c>
 800386c:	2302      	movs	r3, #2
 800386e:	e105      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x228>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b09      	cmp	r3, #9
 800387e:	d925      	bls.n	80038cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68d9      	ldr	r1, [r3, #12]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	4613      	mov	r3, r2
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	4413      	add	r3, r2
 8003894:	3b1e      	subs	r3, #30
 8003896:	2207      	movs	r2, #7
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43da      	mvns	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	400a      	ands	r2, r1
 80038a4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68d9      	ldr	r1, [r3, #12]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	4618      	mov	r0, r3
 80038b8:	4603      	mov	r3, r0
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	4403      	add	r3, r0
 80038be:	3b1e      	subs	r3, #30
 80038c0:	409a      	lsls	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e022      	b.n	8003912 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6919      	ldr	r1, [r3, #16]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	461a      	mov	r2, r3
 80038da:	4613      	mov	r3, r2
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	4413      	add	r3, r2
 80038e0:	2207      	movs	r2, #7
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	43da      	mvns	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	400a      	ands	r2, r1
 80038ee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6919      	ldr	r1, [r3, #16]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	b29b      	uxth	r3, r3
 8003900:	4618      	mov	r0, r3
 8003902:	4603      	mov	r3, r0
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	4403      	add	r3, r0
 8003908:	409a      	lsls	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b06      	cmp	r3, #6
 8003918:	d824      	bhi.n	8003964 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4413      	add	r3, r2
 800392a:	3b05      	subs	r3, #5
 800392c:	221f      	movs	r2, #31
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43da      	mvns	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	400a      	ands	r2, r1
 800393a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	b29b      	uxth	r3, r3
 8003948:	4618      	mov	r0, r3
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4413      	add	r3, r2
 8003954:	3b05      	subs	r3, #5
 8003956:	fa00 f203 	lsl.w	r2, r0, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	635a      	str	r2, [r3, #52]	; 0x34
 8003962:	e04c      	b.n	80039fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2b0c      	cmp	r3, #12
 800396a:	d824      	bhi.n	80039b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	3b23      	subs	r3, #35	; 0x23
 800397e:	221f      	movs	r2, #31
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43da      	mvns	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	400a      	ands	r2, r1
 800398c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	b29b      	uxth	r3, r3
 800399a:	4618      	mov	r0, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	3b23      	subs	r3, #35	; 0x23
 80039a8:	fa00 f203 	lsl.w	r2, r0, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	631a      	str	r2, [r3, #48]	; 0x30
 80039b4:	e023      	b.n	80039fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	4613      	mov	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4413      	add	r3, r2
 80039c6:	3b41      	subs	r3, #65	; 0x41
 80039c8:	221f      	movs	r2, #31
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43da      	mvns	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	400a      	ands	r2, r1
 80039d6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	4618      	mov	r0, r3
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	3b41      	subs	r3, #65	; 0x41
 80039f2:	fa00 f203 	lsl.w	r2, r0, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039fe:	4b22      	ldr	r3, [pc, #136]	; (8003a88 <HAL_ADC_ConfigChannel+0x234>)
 8003a00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a21      	ldr	r2, [pc, #132]	; (8003a8c <HAL_ADC_ConfigChannel+0x238>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d109      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x1cc>
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b12      	cmp	r3, #18
 8003a12:	d105      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a19      	ldr	r2, [pc, #100]	; (8003a8c <HAL_ADC_ConfigChannel+0x238>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d123      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x21e>
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2b10      	cmp	r3, #16
 8003a30:	d003      	beq.n	8003a3a <HAL_ADC_ConfigChannel+0x1e6>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b11      	cmp	r3, #17
 8003a38:	d11b      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b10      	cmp	r3, #16
 8003a4c:	d111      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a4e:	4b10      	ldr	r3, [pc, #64]	; (8003a90 <HAL_ADC_ConfigChannel+0x23c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a10      	ldr	r2, [pc, #64]	; (8003a94 <HAL_ADC_ConfigChannel+0x240>)
 8003a54:	fba2 2303 	umull	r2, r3, r2, r3
 8003a58:	0c9a      	lsrs	r2, r3, #18
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a64:	e002      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f9      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	40012300 	.word	0x40012300
 8003a8c:	40012000 	.word	0x40012000
 8003a90:	20000000 	.word	0x20000000
 8003a94:	431bde83 	.word	0x431bde83

08003a98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aa0:	4b79      	ldr	r3, [pc, #484]	; (8003c88 <ADC_Init+0x1f0>)
 8003aa2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003acc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6859      	ldr	r1, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	021a      	lsls	r2, r3, #8
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003af0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6859      	ldr	r1, [r3, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6899      	ldr	r1, [r3, #8]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2a:	4a58      	ldr	r2, [pc, #352]	; (8003c8c <ADC_Init+0x1f4>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d022      	beq.n	8003b76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6899      	ldr	r1, [r3, #8]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6899      	ldr	r1, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	e00f      	b.n	8003b96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689a      	ldr	r2, [r3, #8]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b94:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 0202 	bic.w	r2, r2, #2
 8003ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6899      	ldr	r1, [r3, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7e1b      	ldrb	r3, [r3, #24]
 8003bb0:	005a      	lsls	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d01b      	beq.n	8003bfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bd2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003be2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6859      	ldr	r1, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	035a      	lsls	r2, r3, #13
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	e007      	b.n	8003c0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	051a      	lsls	r2, r3, #20
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6899      	ldr	r1, [r3, #8]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c4e:	025a      	lsls	r2, r3, #9
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689a      	ldr	r2, [r3, #8]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6899      	ldr	r1, [r3, #8]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	029a      	lsls	r2, r3, #10
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	609a      	str	r2, [r3, #8]
}
 8003c7c:	bf00      	nop
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40012300 	.word	0x40012300
 8003c8c:	0f000001 	.word	0x0f000001

08003c90 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d13c      	bne.n	8003d24 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d12b      	bne.n	8003d1c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d127      	bne.n	8003d1c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d006      	beq.n	8003ce8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d119      	bne.n	8003d1c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0220 	bic.w	r2, r2, #32
 8003cf6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d105      	bne.n	8003d1c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d14:	f043 0201 	orr.w	r2, r3, #1
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f7ff fd7b 	bl	8003818 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d22:	e00e      	b.n	8003d42 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f7ff fd85 	bl	8003840 <HAL_ADC_ErrorCallback>
}
 8003d36:	e004      	b.n	8003d42 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	4798      	blx	r3
}
 8003d42:	bf00      	nop
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b084      	sub	sp, #16
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d56:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f7ff fd67 	bl	800382c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d5e:	bf00      	nop
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b084      	sub	sp, #16
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d72:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2240      	movs	r2, #64	; 0x40
 8003d78:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7e:	f043 0204 	orr.w	r2, r3, #4
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f7ff fd5a 	bl	8003840 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d8c:	bf00      	nop
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e0ed      	b.n	8003f82 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7fd fea0 	bl	8001af8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003dc8:	f7ff fbc6 	bl	8003558 <HAL_GetTick>
 8003dcc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003dce:	e012      	b.n	8003df6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003dd0:	f7ff fbc2 	bl	8003558 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b0a      	cmp	r3, #10
 8003ddc:	d90b      	bls.n	8003df6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2205      	movs	r2, #5
 8003dee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e0c5      	b.n	8003f82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0e5      	beq.n	8003dd0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0202 	bic.w	r2, r2, #2
 8003e12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e14:	f7ff fba0 	bl	8003558 <HAL_GetTick>
 8003e18:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e1a:	e012      	b.n	8003e42 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e1c:	f7ff fb9c 	bl	8003558 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	2b0a      	cmp	r3, #10
 8003e28:	d90b      	bls.n	8003e42 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2205      	movs	r2, #5
 8003e3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e09f      	b.n	8003f82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1e5      	bne.n	8003e1c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	7e1b      	ldrb	r3, [r3, #24]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d108      	bne.n	8003e6a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	e007      	b.n	8003e7a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	7e5b      	ldrb	r3, [r3, #25]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d108      	bne.n	8003e94 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	e007      	b.n	8003ea4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ea2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	7e9b      	ldrb	r3, [r3, #26]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d108      	bne.n	8003ebe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0220 	orr.w	r2, r2, #32
 8003eba:	601a      	str	r2, [r3, #0]
 8003ebc:	e007      	b.n	8003ece <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0220 	bic.w	r2, r2, #32
 8003ecc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	7edb      	ldrb	r3, [r3, #27]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d108      	bne.n	8003ee8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 0210 	bic.w	r2, r2, #16
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	e007      	b.n	8003ef8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0210 	orr.w	r2, r2, #16
 8003ef6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	7f1b      	ldrb	r3, [r3, #28]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d108      	bne.n	8003f12 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0208 	orr.w	r2, r2, #8
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	e007      	b.n	8003f22 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0208 	bic.w	r2, r2, #8
 8003f20:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	7f5b      	ldrb	r3, [r3, #29]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d108      	bne.n	8003f3c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f042 0204 	orr.w	r2, r2, #4
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	e007      	b.n	8003f4c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0204 	bic.w	r2, r2, #4
 8003f4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	431a      	orrs	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	ea42 0103 	orr.w	r1, r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	1e5a      	subs	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fa2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003fa4:	7cfb      	ldrb	r3, [r7, #19]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d003      	beq.n	8003fb2 <HAL_CAN_ConfigFilter+0x26>
 8003faa:	7cfb      	ldrb	r3, [r7, #19]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	f040 80be 	bne.w	800412e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003fb2:	4b65      	ldr	r3, [pc, #404]	; (8004148 <HAL_CAN_ConfigFilter+0x1bc>)
 8003fb4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003fbc:	f043 0201 	orr.w	r2, r3, #1
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003fcc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	021b      	lsls	r3, r3, #8
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	f003 031f 	and.w	r3, r3, #31
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	43db      	mvns	r3, r3
 8004004:	401a      	ands	r2, r3
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d123      	bne.n	800405c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	43db      	mvns	r3, r3
 800401e:	401a      	ands	r2, r3
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004036:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	3248      	adds	r2, #72	; 0x48
 800403c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004050:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004052:	6979      	ldr	r1, [r7, #20]
 8004054:	3348      	adds	r3, #72	; 0x48
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	440b      	add	r3, r1
 800405a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d122      	bne.n	80040aa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	431a      	orrs	r2, r3
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004084:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	3248      	adds	r2, #72	; 0x48
 800408a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800409e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80040a0:	6979      	ldr	r1, [r7, #20]
 80040a2:	3348      	adds	r3, #72	; 0x48
 80040a4:	00db      	lsls	r3, r3, #3
 80040a6:	440b      	add	r3, r1
 80040a8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	401a      	ands	r2, r3
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80040c4:	e007      	b.n	80040d6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	431a      	orrs	r2, r3
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d109      	bne.n	80040f2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	43db      	mvns	r3, r3
 80040e8:	401a      	ands	r2, r3
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80040f0:	e007      	b.n	8004102 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	431a      	orrs	r2, r3
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d107      	bne.n	800411a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	431a      	orrs	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004120:	f023 0201 	bic.w	r2, r3, #1
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800412a:	2300      	movs	r3, #0
 800412c:	e006      	b.n	800413c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004132:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
  }
}
 800413c:	4618      	mov	r0, r3
 800413e:	371c      	adds	r7, #28
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	40006400 	.word	0x40006400

0800414c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3020 	ldrb.w	r3, [r3, #32]
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b01      	cmp	r3, #1
 800415e:	d12e      	bne.n	80041be <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0201 	bic.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004178:	f7ff f9ee 	bl	8003558 <HAL_GetTick>
 800417c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800417e:	e012      	b.n	80041a6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004180:	f7ff f9ea 	bl	8003558 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b0a      	cmp	r3, #10
 800418c:	d90b      	bls.n	80041a6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004192:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2205      	movs	r2, #5
 800419e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e012      	b.n	80041cc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1e5      	bne.n	8004180 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80041ba:	2300      	movs	r3, #0
 80041bc:	e006      	b.n	80041cc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
  }
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b089      	sub	sp, #36	; 0x24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
 80041e0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041e8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80041f2:	7ffb      	ldrb	r3, [r7, #31]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d003      	beq.n	8004200 <HAL_CAN_AddTxMessage+0x2c>
 80041f8:	7ffb      	ldrb	r3, [r7, #31]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	f040 80b8 	bne.w	8004370 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10a      	bne.n	8004220 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004210:	2b00      	cmp	r3, #0
 8004212:	d105      	bne.n	8004220 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80a0 	beq.w	8004360 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	0e1b      	lsrs	r3, r3, #24
 8004224:	f003 0303 	and.w	r3, r3, #3
 8004228:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	2b02      	cmp	r3, #2
 800422e:	d907      	bls.n	8004240 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e09e      	b.n	800437e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004240:	2201      	movs	r2, #1
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	409a      	lsls	r2, r3
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10d      	bne.n	800426e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800425c:	68f9      	ldr	r1, [r7, #12]
 800425e:	6809      	ldr	r1, [r1, #0]
 8004260:	431a      	orrs	r2, r3
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	3318      	adds	r3, #24
 8004266:	011b      	lsls	r3, r3, #4
 8004268:	440b      	add	r3, r1
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	e00f      	b.n	800428e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004278:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800427e:	68f9      	ldr	r1, [r7, #12]
 8004280:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004282:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	3318      	adds	r3, #24
 8004288:	011b      	lsls	r3, r3, #4
 800428a:	440b      	add	r3, r1
 800428c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6819      	ldr	r1, [r3, #0]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	691a      	ldr	r2, [r3, #16]
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	3318      	adds	r3, #24
 800429a:	011b      	lsls	r3, r3, #4
 800429c:	440b      	add	r3, r1
 800429e:	3304      	adds	r3, #4
 80042a0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	7d1b      	ldrb	r3, [r3, #20]
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d111      	bne.n	80042ce <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	3318      	adds	r3, #24
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	4413      	add	r3, r2
 80042b6:	3304      	adds	r3, #4
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	6811      	ldr	r1, [r2, #0]
 80042be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	3318      	adds	r3, #24
 80042c6:	011b      	lsls	r3, r3, #4
 80042c8:	440b      	add	r3, r1
 80042ca:	3304      	adds	r3, #4
 80042cc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	3307      	adds	r3, #7
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	061a      	lsls	r2, r3, #24
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3306      	adds	r3, #6
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	041b      	lsls	r3, r3, #16
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3305      	adds	r3, #5
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	021b      	lsls	r3, r3, #8
 80042e8:	4313      	orrs	r3, r2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	3204      	adds	r2, #4
 80042ee:	7812      	ldrb	r2, [r2, #0]
 80042f0:	4610      	mov	r0, r2
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	6811      	ldr	r1, [r2, #0]
 80042f6:	ea43 0200 	orr.w	r2, r3, r0
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	440b      	add	r3, r1
 8004300:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004304:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	3303      	adds	r3, #3
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	061a      	lsls	r2, r3, #24
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	3302      	adds	r3, #2
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	041b      	lsls	r3, r3, #16
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	3301      	adds	r3, #1
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	4313      	orrs	r3, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	7812      	ldrb	r2, [r2, #0]
 8004326:	4610      	mov	r0, r2
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	6811      	ldr	r1, [r2, #0]
 800432c:	ea43 0200 	orr.w	r2, r3, r0
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	440b      	add	r3, r1
 8004336:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800433a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	3318      	adds	r3, #24
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	4413      	add	r3, r2
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	6811      	ldr	r1, [r2, #0]
 800434e:	f043 0201 	orr.w	r2, r3, #1
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	3318      	adds	r3, #24
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	440b      	add	r3, r1
 800435a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800435c:	2300      	movs	r3, #0
 800435e:	e00e      	b.n	800437e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e006      	b.n	800437e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004374:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
  }
}
 800437e:	4618      	mov	r0, r3
 8004380:	3724      	adds	r7, #36	; 0x24
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800438a:	b480      	push	{r7}
 800438c:	b087      	sub	sp, #28
 800438e:	af00      	add	r7, sp, #0
 8004390:	60f8      	str	r0, [r7, #12]
 8004392:	60b9      	str	r1, [r7, #8]
 8004394:	607a      	str	r2, [r7, #4]
 8004396:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800439e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80043a0:	7dfb      	ldrb	r3, [r7, #23]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d003      	beq.n	80043ae <HAL_CAN_GetRxMessage+0x24>
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	f040 80f3 	bne.w	8004594 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10e      	bne.n	80043d2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f003 0303 	and.w	r3, r3, #3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d116      	bne.n	80043f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e0e7      	b.n	80045a2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d107      	bne.n	80043f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0d8      	b.n	80045a2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	331b      	adds	r3, #27
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	4413      	add	r3, r2
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0204 	and.w	r2, r3, #4
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10c      	bne.n	8004428 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	331b      	adds	r3, #27
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	4413      	add	r3, r2
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	0d5b      	lsrs	r3, r3, #21
 800441e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	e00b      	b.n	8004440 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	331b      	adds	r3, #27
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	4413      	add	r3, r2
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	08db      	lsrs	r3, r3, #3
 8004438:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	331b      	adds	r3, #27
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	4413      	add	r3, r2
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0202 	and.w	r2, r3, #2
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	331b      	adds	r3, #27
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	4413      	add	r3, r2
 8004462:	3304      	adds	r3, #4
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 020f 	and.w	r2, r3, #15
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	331b      	adds	r3, #27
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	4413      	add	r3, r2
 800447a:	3304      	adds	r3, #4
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	0a1b      	lsrs	r3, r3, #8
 8004480:	b2da      	uxtb	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	331b      	adds	r3, #27
 800448e:	011b      	lsls	r3, r3, #4
 8004490:	4413      	add	r3, r2
 8004492:	3304      	adds	r3, #4
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	0c1b      	lsrs	r3, r3, #16
 8004498:	b29a      	uxth	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	011b      	lsls	r3, r3, #4
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	4413      	add	r3, r2
 80044be:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	0a1a      	lsrs	r2, r3, #8
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	3301      	adds	r3, #1
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	011b      	lsls	r3, r3, #4
 80044d6:	4413      	add	r3, r2
 80044d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	0c1a      	lsrs	r2, r3, #16
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	3302      	adds	r3, #2
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	011b      	lsls	r3, r3, #4
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	0e1a      	lsrs	r2, r3, #24
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	3303      	adds	r3, #3
 80044fe:	b2d2      	uxtb	r2, r2
 8004500:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	4413      	add	r3, r2
 800450c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	3304      	adds	r3, #4
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	011b      	lsls	r3, r3, #4
 8004522:	4413      	add	r3, r2
 8004524:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	0a1a      	lsrs	r2, r3, #8
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	3305      	adds	r3, #5
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	4413      	add	r3, r2
 800453e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	0c1a      	lsrs	r2, r3, #16
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	3306      	adds	r3, #6
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	4413      	add	r3, r2
 8004558:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	0e1a      	lsrs	r2, r3, #24
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	3307      	adds	r3, #7
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d108      	bne.n	8004580 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f042 0220 	orr.w	r2, r2, #32
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	e007      	b.n	8004590 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	691a      	ldr	r2, [r3, #16]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0220 	orr.w	r2, r2, #32
 800458e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004590:	2300      	movs	r3, #0
 8004592:	e006      	b.n	80045a2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004598:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
  }
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	371c      	adds	r7, #28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr

080045ae <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b085      	sub	sp, #20
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
 80045b6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045be:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d002      	beq.n	80045cc <HAL_CAN_ActivateNotification+0x1e>
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d109      	bne.n	80045e0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6959      	ldr	r1, [r3, #20]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80045dc:	2300      	movs	r3, #0
 80045de:	e006      	b.n	80045ee <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
  }
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b08a      	sub	sp, #40	; 0x28
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004602:	2300      	movs	r3, #0
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	d07c      	beq.n	800473a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	d023      	beq.n	8004692 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2201      	movs	r2, #1
 8004650:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 f983 	bl	8004968 <HAL_CAN_TxMailbox0CompleteCallback>
 8004662:	e016      	b.n	8004692 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	f003 0304 	and.w	r3, r3, #4
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004674:	627b      	str	r3, [r7, #36]	; 0x24
 8004676:	e00c      	b.n	8004692 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	f003 0308 	and.w	r3, r3, #8
 800467e:	2b00      	cmp	r3, #0
 8004680:	d004      	beq.n	800468c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004684:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004688:	627b      	str	r3, [r7, #36]	; 0x24
 800468a:	e002      	b.n	8004692 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f989 	bl	80049a4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d024      	beq.n	80046e6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046a4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f963 	bl	800497c <HAL_CAN_TxMailbox1CompleteCallback>
 80046b6:	e016      	b.n	80046e6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d004      	beq.n	80046cc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80046c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046c8:	627b      	str	r3, [r7, #36]	; 0x24
 80046ca:	e00c      	b.n	80046e6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d004      	beq.n	80046e0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80046d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046dc:	627b      	str	r3, [r7, #36]	; 0x24
 80046de:	e002      	b.n	80046e6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f969 	bl	80049b8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d024      	beq.n	800473a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80046f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d003      	beq.n	800470c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f943 	bl	8004990 <HAL_CAN_TxMailbox2CompleteCallback>
 800470a:	e016      	b.n	800473a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d004      	beq.n	8004720 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004718:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800471c:	627b      	str	r3, [r7, #36]	; 0x24
 800471e:	e00c      	b.n	800473a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d004      	beq.n	8004734 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800472a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
 8004732:	e002      	b.n	800473a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f949 	bl	80049cc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	f003 0308 	and.w	r3, r3, #8
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00c      	beq.n	800475e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f003 0310 	and.w	r3, r3, #16
 800474a:	2b00      	cmp	r3, #0
 800474c:	d007      	beq.n	800475e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800474e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004750:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004754:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2210      	movs	r2, #16
 800475c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800475e:	6a3b      	ldr	r3, [r7, #32]
 8004760:	f003 0304 	and.w	r3, r3, #4
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00b      	beq.n	8004780 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	f003 0308 	and.w	r3, r3, #8
 800476e:	2b00      	cmp	r3, #0
 8004770:	d006      	beq.n	8004780 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2208      	movs	r2, #8
 8004778:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f930 	bl	80049e0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d009      	beq.n	800479e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f003 0303 	and.w	r3, r3, #3
 8004794:	2b00      	cmp	r3, #0
 8004796:	d002      	beq.n	800479e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f7fd fad7 	bl	8001d4c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00c      	beq.n	80047c2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f003 0310 	and.w	r3, r3, #16
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047b8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2210      	movs	r2, #16
 80047c0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00b      	beq.n	80047e4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d006      	beq.n	80047e4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2208      	movs	r2, #8
 80047dc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f908 	bl	80049f4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80047e4:	6a3b      	ldr	r3, [r7, #32]
 80047e6:	f003 0310 	and.w	r3, r3, #16
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d009      	beq.n	8004802 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f7fd fc17 	bl	8002030 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00b      	beq.n	8004824 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d006      	beq.n	8004824 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2210      	movs	r2, #16
 800481c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f8f2 	bl	8004a08 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00b      	beq.n	8004846 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	f003 0308 	and.w	r3, r3, #8
 8004834:	2b00      	cmp	r3, #0
 8004836:	d006      	beq.n	8004846 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2208      	movs	r2, #8
 800483e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 f8eb 	bl	8004a1c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d07b      	beq.n	8004948 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	f003 0304 	and.w	r3, r3, #4
 8004856:	2b00      	cmp	r3, #0
 8004858:	d072      	beq.n	8004940 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800486e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004870:	f043 0301 	orr.w	r3, r3, #1
 8004874:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004876:	6a3b      	ldr	r3, [r7, #32]
 8004878:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487c:	2b00      	cmp	r3, #0
 800487e:	d008      	beq.n	8004892 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	f043 0302 	orr.w	r3, r3, #2
 8004890:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	f043 0304 	orr.w	r3, r3, #4
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d043      	beq.n	8004940 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d03e      	beq.n	8004940 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80048c8:	2b60      	cmp	r3, #96	; 0x60
 80048ca:	d02b      	beq.n	8004924 <HAL_CAN_IRQHandler+0x32a>
 80048cc:	2b60      	cmp	r3, #96	; 0x60
 80048ce:	d82e      	bhi.n	800492e <HAL_CAN_IRQHandler+0x334>
 80048d0:	2b50      	cmp	r3, #80	; 0x50
 80048d2:	d022      	beq.n	800491a <HAL_CAN_IRQHandler+0x320>
 80048d4:	2b50      	cmp	r3, #80	; 0x50
 80048d6:	d82a      	bhi.n	800492e <HAL_CAN_IRQHandler+0x334>
 80048d8:	2b40      	cmp	r3, #64	; 0x40
 80048da:	d019      	beq.n	8004910 <HAL_CAN_IRQHandler+0x316>
 80048dc:	2b40      	cmp	r3, #64	; 0x40
 80048de:	d826      	bhi.n	800492e <HAL_CAN_IRQHandler+0x334>
 80048e0:	2b30      	cmp	r3, #48	; 0x30
 80048e2:	d010      	beq.n	8004906 <HAL_CAN_IRQHandler+0x30c>
 80048e4:	2b30      	cmp	r3, #48	; 0x30
 80048e6:	d822      	bhi.n	800492e <HAL_CAN_IRQHandler+0x334>
 80048e8:	2b10      	cmp	r3, #16
 80048ea:	d002      	beq.n	80048f2 <HAL_CAN_IRQHandler+0x2f8>
 80048ec:	2b20      	cmp	r3, #32
 80048ee:	d005      	beq.n	80048fc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80048f0:	e01d      	b.n	800492e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	f043 0308 	orr.w	r3, r3, #8
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80048fa:	e019      	b.n	8004930 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80048fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fe:	f043 0310 	orr.w	r3, r3, #16
 8004902:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004904:	e014      	b.n	8004930 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	f043 0320 	orr.w	r3, r3, #32
 800490c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800490e:	e00f      	b.n	8004930 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004916:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004918:	e00a      	b.n	8004930 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004922:	e005      	b.n	8004930 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004926:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800492a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800492c:	e000      	b.n	8004930 <HAL_CAN_IRQHandler+0x336>
            break;
 800492e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699a      	ldr	r2, [r3, #24]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800493e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2204      	movs	r2, #4
 8004946:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	431a      	orrs	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f868 	bl	8004a30 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004960:	bf00      	nop
 8004962:	3728      	adds	r7, #40	; 0x28
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f003 0307 	and.w	r3, r3, #7
 8004a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a54:	4b0c      	ldr	r3, [pc, #48]	; (8004a88 <__NVIC_SetPriorityGrouping+0x44>)
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a60:	4013      	ands	r3, r2
 8004a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a76:	4a04      	ldr	r2, [pc, #16]	; (8004a88 <__NVIC_SetPriorityGrouping+0x44>)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	60d3      	str	r3, [r2, #12]
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	e000ed00 	.word	0xe000ed00

08004a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a90:	4b04      	ldr	r3, [pc, #16]	; (8004aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	0a1b      	lsrs	r3, r3, #8
 8004a96:	f003 0307 	and.w	r3, r3, #7
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	e000ed00 	.word	0xe000ed00

08004aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	db0b      	blt.n	8004ad2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004aba:	79fb      	ldrb	r3, [r7, #7]
 8004abc:	f003 021f 	and.w	r2, r3, #31
 8004ac0:	4907      	ldr	r1, [pc, #28]	; (8004ae0 <__NVIC_EnableIRQ+0x38>)
 8004ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2001      	movs	r0, #1
 8004aca:	fa00 f202 	lsl.w	r2, r0, r2
 8004ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	e000e100 	.word	0xe000e100

08004ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	6039      	str	r1, [r7, #0]
 8004aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	db0a      	blt.n	8004b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	490c      	ldr	r1, [pc, #48]	; (8004b30 <__NVIC_SetPriority+0x4c>)
 8004afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b02:	0112      	lsls	r2, r2, #4
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	440b      	add	r3, r1
 8004b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b0c:	e00a      	b.n	8004b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	b2da      	uxtb	r2, r3
 8004b12:	4908      	ldr	r1, [pc, #32]	; (8004b34 <__NVIC_SetPriority+0x50>)
 8004b14:	79fb      	ldrb	r3, [r7, #7]
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	3b04      	subs	r3, #4
 8004b1c:	0112      	lsls	r2, r2, #4
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	440b      	add	r3, r1
 8004b22:	761a      	strb	r2, [r3, #24]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	e000e100 	.word	0xe000e100
 8004b34:	e000ed00 	.word	0xe000ed00

08004b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b089      	sub	sp, #36	; 0x24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	f1c3 0307 	rsb	r3, r3, #7
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	bf28      	it	cs
 8004b56:	2304      	movcs	r3, #4
 8004b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	3304      	adds	r3, #4
 8004b5e:	2b06      	cmp	r3, #6
 8004b60:	d902      	bls.n	8004b68 <NVIC_EncodePriority+0x30>
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	3b03      	subs	r3, #3
 8004b66:	e000      	b.n	8004b6a <NVIC_EncodePriority+0x32>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	fa02 f303 	lsl.w	r3, r2, r3
 8004b76:	43da      	mvns	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	401a      	ands	r2, r3
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b80:	f04f 31ff 	mov.w	r1, #4294967295
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	fa01 f303 	lsl.w	r3, r1, r3
 8004b8a:	43d9      	mvns	r1, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b90:	4313      	orrs	r3, r2
         );
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3724      	adds	r7, #36	; 0x24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
	...

08004ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bb0:	d301      	bcc.n	8004bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e00f      	b.n	8004bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bb6:	4a0a      	ldr	r2, [pc, #40]	; (8004be0 <SysTick_Config+0x40>)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bbe:	210f      	movs	r1, #15
 8004bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc4:	f7ff ff8e 	bl	8004ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bc8:	4b05      	ldr	r3, [pc, #20]	; (8004be0 <SysTick_Config+0x40>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bce:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <SysTick_Config+0x40>)
 8004bd0:	2207      	movs	r2, #7
 8004bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	e000e010 	.word	0xe000e010

08004be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f7ff ff29 	bl	8004a44 <__NVIC_SetPriorityGrouping>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b086      	sub	sp, #24
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4603      	mov	r3, r0
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
 8004c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c0c:	f7ff ff3e 	bl	8004a8c <__NVIC_GetPriorityGrouping>
 8004c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	6978      	ldr	r0, [r7, #20]
 8004c18:	f7ff ff8e 	bl	8004b38 <NVIC_EncodePriority>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c22:	4611      	mov	r1, r2
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7ff ff5d 	bl	8004ae4 <__NVIC_SetPriority>
}
 8004c2a:	bf00      	nop
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c32:	b580      	push	{r7, lr}
 8004c34:	b082      	sub	sp, #8
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	4603      	mov	r3, r0
 8004c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff ff31 	bl	8004aa8 <__NVIC_EnableIRQ>
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b082      	sub	sp, #8
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7ff ffa2 	bl	8004ba0 <SysTick_Config>
 8004c5c:	4603      	mov	r3, r0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
	...

08004c68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b086      	sub	sp, #24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c74:	f7fe fc70 	bl	8003558 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e099      	b.n	8004db8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f022 0201 	bic.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ca4:	e00f      	b.n	8004cc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ca6:	f7fe fc57 	bl	8003558 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b05      	cmp	r3, #5
 8004cb2:	d908      	bls.n	8004cc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2203      	movs	r2, #3
 8004cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e078      	b.n	8004db8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e8      	bne.n	8004ca6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4b38      	ldr	r3, [pc, #224]	; (8004dc0 <HAL_DMA_Init+0x158>)
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d107      	bne.n	8004d30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f023 0307 	bic.w	r3, r3, #7
 8004d46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d117      	bne.n	8004d8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00e      	beq.n	8004d8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 fb01 	bl	8005374 <DMA_CheckFifoParam>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d008      	beq.n	8004d8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2240      	movs	r2, #64	; 0x40
 8004d7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d86:	2301      	movs	r3, #1
 8004d88:	e016      	b.n	8004db8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fab8 	bl	8005308 <DMA_CalcBaseAndBitshift>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da0:	223f      	movs	r2, #63	; 0x3f
 8004da2:	409a      	lsls	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3718      	adds	r7, #24
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	f010803f 	.word	0xf010803f

08004dc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b086      	sub	sp, #24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
 8004dd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d101      	bne.n	8004dea <HAL_DMA_Start_IT+0x26>
 8004de6:	2302      	movs	r3, #2
 8004de8:	e040      	b.n	8004e6c <HAL_DMA_Start_IT+0xa8>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d12f      	bne.n	8004e5e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2202      	movs	r2, #2
 8004e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	68b9      	ldr	r1, [r7, #8]
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 fa4a 	bl	80052ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e1c:	223f      	movs	r2, #63	; 0x3f
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0216 	orr.w	r2, r2, #22
 8004e32:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d007      	beq.n	8004e4c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0208 	orr.w	r2, r2, #8
 8004e4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]
 8004e5c:	e005      	b.n	8004e6a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e66:	2302      	movs	r3, #2
 8004e68:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e80:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e82:	f7fe fb69 	bl	8003558 <HAL_GetTick>
 8004e86:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d008      	beq.n	8004ea6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2280      	movs	r2, #128	; 0x80
 8004e98:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e052      	b.n	8004f4c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0216 	bic.w	r2, r2, #22
 8004eb4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695a      	ldr	r2, [r3, #20]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ec4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d103      	bne.n	8004ed6 <HAL_DMA_Abort+0x62>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0208 	bic.w	r2, r2, #8
 8004ee4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 0201 	bic.w	r2, r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ef6:	e013      	b.n	8004f20 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ef8:	f7fe fb2e 	bl	8003558 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b05      	cmp	r3, #5
 8004f04:	d90c      	bls.n	8004f20 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2203      	movs	r2, #3
 8004f10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e015      	b.n	8004f4c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1e4      	bne.n	8004ef8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f32:	223f      	movs	r2, #63	; 0x3f
 8004f34:	409a      	lsls	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d004      	beq.n	8004f72 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2280      	movs	r2, #128	; 0x80
 8004f6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e00c      	b.n	8004f8c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2205      	movs	r2, #5
 8004f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0201 	bic.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004fa4:	4b92      	ldr	r3, [pc, #584]	; (80051f0 <HAL_DMA_IRQHandler+0x258>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a92      	ldr	r2, [pc, #584]	; (80051f4 <HAL_DMA_IRQHandler+0x25c>)
 8004faa:	fba2 2303 	umull	r2, r3, r2, r3
 8004fae:	0a9b      	lsrs	r3, r3, #10
 8004fb0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc2:	2208      	movs	r2, #8
 8004fc4:	409a      	lsls	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d01a      	beq.n	8005004 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d013      	beq.n	8005004 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0204 	bic.w	r2, r2, #4
 8004fea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	409a      	lsls	r2, r3
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffc:	f043 0201 	orr.w	r2, r3, #1
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005008:	2201      	movs	r2, #1
 800500a:	409a      	lsls	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d012      	beq.n	800503a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00b      	beq.n	800503a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005026:	2201      	movs	r2, #1
 8005028:	409a      	lsls	r2, r3
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	f043 0202 	orr.w	r2, r3, #2
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800503e:	2204      	movs	r2, #4
 8005040:	409a      	lsls	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4013      	ands	r3, r2
 8005046:	2b00      	cmp	r3, #0
 8005048:	d012      	beq.n	8005070 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0302 	and.w	r3, r3, #2
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800505c:	2204      	movs	r2, #4
 800505e:	409a      	lsls	r2, r3
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	f043 0204 	orr.w	r2, r3, #4
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005074:	2210      	movs	r2, #16
 8005076:	409a      	lsls	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4013      	ands	r3, r2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d043      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d03c      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005092:	2210      	movs	r2, #16
 8005094:	409a      	lsls	r2, r3
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d018      	beq.n	80050da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d108      	bne.n	80050c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d024      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	4798      	blx	r3
 80050c6:	e01f      	b.n	8005108 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d01b      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	4798      	blx	r3
 80050d8:	e016      	b.n	8005108 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d107      	bne.n	80050f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0208 	bic.w	r2, r2, #8
 80050f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510c:	2220      	movs	r2, #32
 800510e:	409a      	lsls	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	4013      	ands	r3, r2
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 808e 	beq.w	8005236 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0310 	and.w	r3, r3, #16
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 8086 	beq.w	8005236 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800512e:	2220      	movs	r2, #32
 8005130:	409a      	lsls	r2, r3
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b05      	cmp	r3, #5
 8005140:	d136      	bne.n	80051b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0216 	bic.w	r2, r2, #22
 8005150:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695a      	ldr	r2, [r3, #20]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005160:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <HAL_DMA_IRQHandler+0x1da>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800516e:	2b00      	cmp	r3, #0
 8005170:	d007      	beq.n	8005182 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 0208 	bic.w	r2, r2, #8
 8005180:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005186:	223f      	movs	r2, #63	; 0x3f
 8005188:	409a      	lsls	r2, r3
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d07d      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	4798      	blx	r3
        }
        return;
 80051ae:	e078      	b.n	80052a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d01c      	beq.n	80051f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d108      	bne.n	80051de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d030      	beq.n	8005236 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	4798      	blx	r3
 80051dc:	e02b      	b.n	8005236 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d027      	beq.n	8005236 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	4798      	blx	r3
 80051ee:	e022      	b.n	8005236 <HAL_DMA_IRQHandler+0x29e>
 80051f0:	20000000 	.word	0x20000000
 80051f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10f      	bne.n	8005226 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0210 	bic.w	r2, r2, #16
 8005214:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	2b00      	cmp	r3, #0
 800522c:	d003      	beq.n	8005236 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800523a:	2b00      	cmp	r3, #0
 800523c:	d032      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d022      	beq.n	8005290 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2205      	movs	r2, #5
 800524e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 0201 	bic.w	r2, r2, #1
 8005260:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	3301      	adds	r3, #1
 8005266:	60bb      	str	r3, [r7, #8]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	429a      	cmp	r2, r3
 800526c:	d307      	bcc.n	800527e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f2      	bne.n	8005262 <HAL_DMA_IRQHandler+0x2ca>
 800527c:	e000      	b.n	8005280 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800527e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005294:	2b00      	cmp	r3, #0
 8005296:	d005      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	4798      	blx	r3
 80052a0:	e000      	b.n	80052a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80052a2:	bf00      	nop
    }
  }
}
 80052a4:	3718      	adds	r7, #24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop

080052ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80052c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b40      	cmp	r3, #64	; 0x40
 80052d8:	d108      	bne.n	80052ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80052ea:	e007      	b.n	80052fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	60da      	str	r2, [r3, #12]
}
 80052fc:	bf00      	nop
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	b2db      	uxtb	r3, r3
 8005316:	3b10      	subs	r3, #16
 8005318:	4a14      	ldr	r2, [pc, #80]	; (800536c <DMA_CalcBaseAndBitshift+0x64>)
 800531a:	fba2 2303 	umull	r2, r3, r2, r3
 800531e:	091b      	lsrs	r3, r3, #4
 8005320:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005322:	4a13      	ldr	r2, [pc, #76]	; (8005370 <DMA_CalcBaseAndBitshift+0x68>)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4413      	add	r3, r2
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	461a      	mov	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2b03      	cmp	r3, #3
 8005334:	d909      	bls.n	800534a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800533e:	f023 0303 	bic.w	r3, r3, #3
 8005342:	1d1a      	adds	r2, r3, #4
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	659a      	str	r2, [r3, #88]	; 0x58
 8005348:	e007      	b.n	800535a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005352:	f023 0303 	bic.w	r3, r3, #3
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800535e:	4618      	mov	r0, r3
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	aaaaaaab 	.word	0xaaaaaaab
 8005370:	0800ae08 	.word	0x0800ae08

08005374 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800537c:	2300      	movs	r3, #0
 800537e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005384:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d11f      	bne.n	80053ce <DMA_CheckFifoParam+0x5a>
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	2b03      	cmp	r3, #3
 8005392:	d856      	bhi.n	8005442 <DMA_CheckFifoParam+0xce>
 8005394:	a201      	add	r2, pc, #4	; (adr r2, 800539c <DMA_CheckFifoParam+0x28>)
 8005396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539a:	bf00      	nop
 800539c:	080053ad 	.word	0x080053ad
 80053a0:	080053bf 	.word	0x080053bf
 80053a4:	080053ad 	.word	0x080053ad
 80053a8:	08005443 	.word	0x08005443
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d046      	beq.n	8005446 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053bc:	e043      	b.n	8005446 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053c6:	d140      	bne.n	800544a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053cc:	e03d      	b.n	800544a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053d6:	d121      	bne.n	800541c <DMA_CheckFifoParam+0xa8>
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	2b03      	cmp	r3, #3
 80053dc:	d837      	bhi.n	800544e <DMA_CheckFifoParam+0xda>
 80053de:	a201      	add	r2, pc, #4	; (adr r2, 80053e4 <DMA_CheckFifoParam+0x70>)
 80053e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e4:	080053f5 	.word	0x080053f5
 80053e8:	080053fb 	.word	0x080053fb
 80053ec:	080053f5 	.word	0x080053f5
 80053f0:	0800540d 	.word	0x0800540d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	73fb      	strb	r3, [r7, #15]
      break;
 80053f8:	e030      	b.n	800545c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d025      	beq.n	8005452 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800540a:	e022      	b.n	8005452 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005410:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005414:	d11f      	bne.n	8005456 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800541a:	e01c      	b.n	8005456 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b02      	cmp	r3, #2
 8005420:	d903      	bls.n	800542a <DMA_CheckFifoParam+0xb6>
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2b03      	cmp	r3, #3
 8005426:	d003      	beq.n	8005430 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005428:	e018      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	73fb      	strb	r3, [r7, #15]
      break;
 800542e:	e015      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005434:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00e      	beq.n	800545a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	73fb      	strb	r3, [r7, #15]
      break;
 8005440:	e00b      	b.n	800545a <DMA_CheckFifoParam+0xe6>
      break;
 8005442:	bf00      	nop
 8005444:	e00a      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      break;
 8005446:	bf00      	nop
 8005448:	e008      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      break;
 800544a:	bf00      	nop
 800544c:	e006      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      break;
 800544e:	bf00      	nop
 8005450:	e004      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      break;
 8005452:	bf00      	nop
 8005454:	e002      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      break;   
 8005456:	bf00      	nop
 8005458:	e000      	b.n	800545c <DMA_CheckFifoParam+0xe8>
      break;
 800545a:	bf00      	nop
    }
  } 
  
  return status; 
 800545c:	7bfb      	ldrb	r3, [r7, #15]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop

0800546c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800546c:	b480      	push	{r7}
 800546e:	b089      	sub	sp, #36	; 0x24
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005476:	2300      	movs	r3, #0
 8005478:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800547a:	2300      	movs	r3, #0
 800547c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800547e:	2300      	movs	r3, #0
 8005480:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005482:	2300      	movs	r3, #0
 8005484:	61fb      	str	r3, [r7, #28]
 8005486:	e16b      	b.n	8005760 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005488:	2201      	movs	r2, #1
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	fa02 f303 	lsl.w	r3, r2, r3
 8005490:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	4013      	ands	r3, r2
 800549a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	f040 815a 	bne.w	800575a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f003 0303 	and.w	r3, r3, #3
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d005      	beq.n	80054be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d130      	bne.n	8005520 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	2203      	movs	r2, #3
 80054ca:	fa02 f303 	lsl.w	r3, r2, r3
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	4013      	ands	r3, r2
 80054d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	005b      	lsls	r3, r3, #1
 80054de:	fa02 f303 	lsl.w	r3, r2, r3
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054f4:	2201      	movs	r2, #1
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	fa02 f303 	lsl.w	r3, r2, r3
 80054fc:	43db      	mvns	r3, r3
 80054fe:	69ba      	ldr	r2, [r7, #24]
 8005500:	4013      	ands	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	091b      	lsrs	r3, r3, #4
 800550a:	f003 0201 	and.w	r2, r3, #1
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	69ba      	ldr	r2, [r7, #24]
 8005516:	4313      	orrs	r3, r2
 8005518:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f003 0303 	and.w	r3, r3, #3
 8005528:	2b03      	cmp	r3, #3
 800552a:	d017      	beq.n	800555c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	2203      	movs	r2, #3
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	43db      	mvns	r3, r3
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	4013      	ands	r3, r2
 8005542:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	689a      	ldr	r2, [r3, #8]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	fa02 f303 	lsl.w	r3, r2, r3
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	4313      	orrs	r3, r2
 8005554:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f003 0303 	and.w	r3, r3, #3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d123      	bne.n	80055b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	08da      	lsrs	r2, r3, #3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	3208      	adds	r2, #8
 8005570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005574:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	220f      	movs	r2, #15
 8005580:	fa02 f303 	lsl.w	r3, r2, r3
 8005584:	43db      	mvns	r3, r3
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	4013      	ands	r3, r2
 800558a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	691a      	ldr	r2, [r3, #16]
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	f003 0307 	and.w	r3, r3, #7
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	4313      	orrs	r3, r2
 80055a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	08da      	lsrs	r2, r3, #3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	3208      	adds	r2, #8
 80055aa:	69b9      	ldr	r1, [r7, #24]
 80055ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	2203      	movs	r2, #3
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	43db      	mvns	r3, r3
 80055c2:	69ba      	ldr	r2, [r7, #24]
 80055c4:	4013      	ands	r3, r2
 80055c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f003 0203 	and.w	r2, r3, #3
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	005b      	lsls	r3, r3, #1
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	4313      	orrs	r3, r2
 80055dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 80b4 	beq.w	800575a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	4b60      	ldr	r3, [pc, #384]	; (8005778 <HAL_GPIO_Init+0x30c>)
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	4a5f      	ldr	r2, [pc, #380]	; (8005778 <HAL_GPIO_Init+0x30c>)
 80055fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005600:	6453      	str	r3, [r2, #68]	; 0x44
 8005602:	4b5d      	ldr	r3, [pc, #372]	; (8005778 <HAL_GPIO_Init+0x30c>)
 8005604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800560e:	4a5b      	ldr	r2, [pc, #364]	; (800577c <HAL_GPIO_Init+0x310>)
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	089b      	lsrs	r3, r3, #2
 8005614:	3302      	adds	r3, #2
 8005616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800561a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	f003 0303 	and.w	r3, r3, #3
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	220f      	movs	r2, #15
 8005626:	fa02 f303 	lsl.w	r3, r2, r3
 800562a:	43db      	mvns	r3, r3
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	4013      	ands	r3, r2
 8005630:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a52      	ldr	r2, [pc, #328]	; (8005780 <HAL_GPIO_Init+0x314>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d02b      	beq.n	8005692 <HAL_GPIO_Init+0x226>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a51      	ldr	r2, [pc, #324]	; (8005784 <HAL_GPIO_Init+0x318>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d025      	beq.n	800568e <HAL_GPIO_Init+0x222>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a50      	ldr	r2, [pc, #320]	; (8005788 <HAL_GPIO_Init+0x31c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d01f      	beq.n	800568a <HAL_GPIO_Init+0x21e>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a4f      	ldr	r2, [pc, #316]	; (800578c <HAL_GPIO_Init+0x320>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d019      	beq.n	8005686 <HAL_GPIO_Init+0x21a>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a4e      	ldr	r2, [pc, #312]	; (8005790 <HAL_GPIO_Init+0x324>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d013      	beq.n	8005682 <HAL_GPIO_Init+0x216>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a4d      	ldr	r2, [pc, #308]	; (8005794 <HAL_GPIO_Init+0x328>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d00d      	beq.n	800567e <HAL_GPIO_Init+0x212>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a4c      	ldr	r2, [pc, #304]	; (8005798 <HAL_GPIO_Init+0x32c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d007      	beq.n	800567a <HAL_GPIO_Init+0x20e>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a4b      	ldr	r2, [pc, #300]	; (800579c <HAL_GPIO_Init+0x330>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d101      	bne.n	8005676 <HAL_GPIO_Init+0x20a>
 8005672:	2307      	movs	r3, #7
 8005674:	e00e      	b.n	8005694 <HAL_GPIO_Init+0x228>
 8005676:	2308      	movs	r3, #8
 8005678:	e00c      	b.n	8005694 <HAL_GPIO_Init+0x228>
 800567a:	2306      	movs	r3, #6
 800567c:	e00a      	b.n	8005694 <HAL_GPIO_Init+0x228>
 800567e:	2305      	movs	r3, #5
 8005680:	e008      	b.n	8005694 <HAL_GPIO_Init+0x228>
 8005682:	2304      	movs	r3, #4
 8005684:	e006      	b.n	8005694 <HAL_GPIO_Init+0x228>
 8005686:	2303      	movs	r3, #3
 8005688:	e004      	b.n	8005694 <HAL_GPIO_Init+0x228>
 800568a:	2302      	movs	r3, #2
 800568c:	e002      	b.n	8005694 <HAL_GPIO_Init+0x228>
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <HAL_GPIO_Init+0x228>
 8005692:	2300      	movs	r3, #0
 8005694:	69fa      	ldr	r2, [r7, #28]
 8005696:	f002 0203 	and.w	r2, r2, #3
 800569a:	0092      	lsls	r2, r2, #2
 800569c:	4093      	lsls	r3, r2
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056a4:	4935      	ldr	r1, [pc, #212]	; (800577c <HAL_GPIO_Init+0x310>)
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	089b      	lsrs	r3, r3, #2
 80056aa:	3302      	adds	r3, #2
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056b2:	4b3b      	ldr	r3, [pc, #236]	; (80057a0 <HAL_GPIO_Init+0x334>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	43db      	mvns	r3, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	4013      	ands	r3, r2
 80056c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056d6:	4a32      	ldr	r2, [pc, #200]	; (80057a0 <HAL_GPIO_Init+0x334>)
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80056dc:	4b30      	ldr	r3, [pc, #192]	; (80057a0 <HAL_GPIO_Init+0x334>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	43db      	mvns	r3, r3
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	4013      	ands	r3, r2
 80056ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d003      	beq.n	8005700 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005700:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <HAL_GPIO_Init+0x334>)
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005706:	4b26      	ldr	r3, [pc, #152]	; (80057a0 <HAL_GPIO_Init+0x334>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	43db      	mvns	r3, r3
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	4013      	ands	r3, r2
 8005714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	4313      	orrs	r3, r2
 8005728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800572a:	4a1d      	ldr	r2, [pc, #116]	; (80057a0 <HAL_GPIO_Init+0x334>)
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005730:	4b1b      	ldr	r3, [pc, #108]	; (80057a0 <HAL_GPIO_Init+0x334>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	43db      	mvns	r3, r3
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	4013      	ands	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005754:	4a12      	ldr	r2, [pc, #72]	; (80057a0 <HAL_GPIO_Init+0x334>)
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	3301      	adds	r3, #1
 800575e:	61fb      	str	r3, [r7, #28]
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b0f      	cmp	r3, #15
 8005764:	f67f ae90 	bls.w	8005488 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005768:	bf00      	nop
 800576a:	bf00      	nop
 800576c:	3724      	adds	r7, #36	; 0x24
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	40023800 	.word	0x40023800
 800577c:	40013800 	.word	0x40013800
 8005780:	40020000 	.word	0x40020000
 8005784:	40020400 	.word	0x40020400
 8005788:	40020800 	.word	0x40020800
 800578c:	40020c00 	.word	0x40020c00
 8005790:	40021000 	.word	0x40021000
 8005794:	40021400 	.word	0x40021400
 8005798:	40021800 	.word	0x40021800
 800579c:	40021c00 	.word	0x40021c00
 80057a0:	40013c00 	.word	0x40013c00

080057a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	460b      	mov	r3, r1
 80057ae:	807b      	strh	r3, [r7, #2]
 80057b0:	4613      	mov	r3, r2
 80057b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057b4:	787b      	ldrb	r3, [r7, #1]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057ba:	887a      	ldrh	r2, [r7, #2]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80057c0:	e003      	b.n	80057ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80057c2:	887b      	ldrh	r3, [r7, #2]
 80057c4:	041a      	lsls	r2, r3, #16
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	619a      	str	r2, [r3, #24]
}
 80057ca:	bf00      	nop
 80057cc:	370c      	adds	r7, #12
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b085      	sub	sp, #20
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
 80057de:	460b      	mov	r3, r1
 80057e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80057e8:	887a      	ldrh	r2, [r7, #2]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	4013      	ands	r3, r2
 80057ee:	041a      	lsls	r2, r3, #16
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	43d9      	mvns	r1, r3
 80057f4:	887b      	ldrh	r3, [r7, #2]
 80057f6:	400b      	ands	r3, r1
 80057f8:	431a      	orrs	r2, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	619a      	str	r2, [r3, #24]
}
 80057fe:	bf00      	nop
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
	...

0800580c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e264      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d075      	beq.n	8005916 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800582a:	4ba3      	ldr	r3, [pc, #652]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f003 030c 	and.w	r3, r3, #12
 8005832:	2b04      	cmp	r3, #4
 8005834:	d00c      	beq.n	8005850 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005836:	4ba0      	ldr	r3, [pc, #640]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800583e:	2b08      	cmp	r3, #8
 8005840:	d112      	bne.n	8005868 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005842:	4b9d      	ldr	r3, [pc, #628]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800584a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800584e:	d10b      	bne.n	8005868 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005850:	4b99      	ldr	r3, [pc, #612]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d05b      	beq.n	8005914 <HAL_RCC_OscConfig+0x108>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d157      	bne.n	8005914 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e23f      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005870:	d106      	bne.n	8005880 <HAL_RCC_OscConfig+0x74>
 8005872:	4b91      	ldr	r3, [pc, #580]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a90      	ldr	r2, [pc, #576]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	e01d      	b.n	80058bc <HAL_RCC_OscConfig+0xb0>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005888:	d10c      	bne.n	80058a4 <HAL_RCC_OscConfig+0x98>
 800588a:	4b8b      	ldr	r3, [pc, #556]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a8a      	ldr	r2, [pc, #552]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005894:	6013      	str	r3, [r2, #0]
 8005896:	4b88      	ldr	r3, [pc, #544]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a87      	ldr	r2, [pc, #540]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 800589c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058a0:	6013      	str	r3, [r2, #0]
 80058a2:	e00b      	b.n	80058bc <HAL_RCC_OscConfig+0xb0>
 80058a4:	4b84      	ldr	r3, [pc, #528]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a83      	ldr	r2, [pc, #524]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80058aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	4b81      	ldr	r3, [pc, #516]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a80      	ldr	r2, [pc, #512]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80058b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d013      	beq.n	80058ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c4:	f7fd fe48 	bl	8003558 <HAL_GetTick>
 80058c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ca:	e008      	b.n	80058de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058cc:	f7fd fe44 	bl	8003558 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b64      	cmp	r3, #100	; 0x64
 80058d8:	d901      	bls.n	80058de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e204      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058de:	4b76      	ldr	r3, [pc, #472]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d0f0      	beq.n	80058cc <HAL_RCC_OscConfig+0xc0>
 80058ea:	e014      	b.n	8005916 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ec:	f7fd fe34 	bl	8003558 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058f4:	f7fd fe30 	bl	8003558 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b64      	cmp	r3, #100	; 0x64
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e1f0      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005906:	4b6c      	ldr	r3, [pc, #432]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f0      	bne.n	80058f4 <HAL_RCC_OscConfig+0xe8>
 8005912:	e000      	b.n	8005916 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d063      	beq.n	80059ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005922:	4b65      	ldr	r3, [pc, #404]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 030c 	and.w	r3, r3, #12
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00b      	beq.n	8005946 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800592e:	4b62      	ldr	r3, [pc, #392]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005936:	2b08      	cmp	r3, #8
 8005938:	d11c      	bne.n	8005974 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800593a:	4b5f      	ldr	r3, [pc, #380]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d116      	bne.n	8005974 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005946:	4b5c      	ldr	r3, [pc, #368]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d005      	beq.n	800595e <HAL_RCC_OscConfig+0x152>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d001      	beq.n	800595e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e1c4      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595e:	4b56      	ldr	r3, [pc, #344]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	4952      	ldr	r1, [pc, #328]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 800596e:	4313      	orrs	r3, r2
 8005970:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005972:	e03a      	b.n	80059ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d020      	beq.n	80059be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800597c:	4b4f      	ldr	r3, [pc, #316]	; (8005abc <HAL_RCC_OscConfig+0x2b0>)
 800597e:	2201      	movs	r2, #1
 8005980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005982:	f7fd fde9 	bl	8003558 <HAL_GetTick>
 8005986:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005988:	e008      	b.n	800599c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800598a:	f7fd fde5 	bl	8003558 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	2b02      	cmp	r3, #2
 8005996:	d901      	bls.n	800599c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e1a5      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800599c:	4b46      	ldr	r3, [pc, #280]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d0f0      	beq.n	800598a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a8:	4b43      	ldr	r3, [pc, #268]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	00db      	lsls	r3, r3, #3
 80059b6:	4940      	ldr	r1, [pc, #256]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	600b      	str	r3, [r1, #0]
 80059bc:	e015      	b.n	80059ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059be:	4b3f      	ldr	r3, [pc, #252]	; (8005abc <HAL_RCC_OscConfig+0x2b0>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c4:	f7fd fdc8 	bl	8003558 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059cc:	f7fd fdc4 	bl	8003558 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e184      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059de:	4b36      	ldr	r3, [pc, #216]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1f0      	bne.n	80059cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0308 	and.w	r3, r3, #8
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d030      	beq.n	8005a58 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d016      	beq.n	8005a2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059fe:	4b30      	ldr	r3, [pc, #192]	; (8005ac0 <HAL_RCC_OscConfig+0x2b4>)
 8005a00:	2201      	movs	r2, #1
 8005a02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a04:	f7fd fda8 	bl	8003558 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a0c:	f7fd fda4 	bl	8003558 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e164      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a1e:	4b26      	ldr	r3, [pc, #152]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005a20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f0      	beq.n	8005a0c <HAL_RCC_OscConfig+0x200>
 8005a2a:	e015      	b.n	8005a58 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a2c:	4b24      	ldr	r3, [pc, #144]	; (8005ac0 <HAL_RCC_OscConfig+0x2b4>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a32:	f7fd fd91 	bl	8003558 <HAL_GetTick>
 8005a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a38:	e008      	b.n	8005a4c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a3a:	f7fd fd8d 	bl	8003558 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d901      	bls.n	8005a4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e14d      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a4c:	4b1a      	ldr	r3, [pc, #104]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1f0      	bne.n	8005a3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 80a0 	beq.w	8005ba6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a66:	2300      	movs	r3, #0
 8005a68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a6a:	4b13      	ldr	r3, [pc, #76]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10f      	bne.n	8005a96 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a76:	2300      	movs	r3, #0
 8005a78:	60bb      	str	r3, [r7, #8]
 8005a7a:	4b0f      	ldr	r3, [pc, #60]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7e:	4a0e      	ldr	r2, [pc, #56]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a84:	6413      	str	r3, [r2, #64]	; 0x40
 8005a86:	4b0c      	ldr	r3, [pc, #48]	; (8005ab8 <HAL_RCC_OscConfig+0x2ac>)
 8005a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a8e:	60bb      	str	r3, [r7, #8]
 8005a90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a92:	2301      	movs	r3, #1
 8005a94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a96:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <HAL_RCC_OscConfig+0x2b8>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d121      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005aa2:	4b08      	ldr	r3, [pc, #32]	; (8005ac4 <HAL_RCC_OscConfig+0x2b8>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a07      	ldr	r2, [pc, #28]	; (8005ac4 <HAL_RCC_OscConfig+0x2b8>)
 8005aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aae:	f7fd fd53 	bl	8003558 <HAL_GetTick>
 8005ab2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab4:	e011      	b.n	8005ada <HAL_RCC_OscConfig+0x2ce>
 8005ab6:	bf00      	nop
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	42470000 	.word	0x42470000
 8005ac0:	42470e80 	.word	0x42470e80
 8005ac4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ac8:	f7fd fd46 	bl	8003558 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e106      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ada:	4b85      	ldr	r3, [pc, #532]	; (8005cf0 <HAL_RCC_OscConfig+0x4e4>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0f0      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d106      	bne.n	8005afc <HAL_RCC_OscConfig+0x2f0>
 8005aee:	4b81      	ldr	r3, [pc, #516]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af2:	4a80      	ldr	r2, [pc, #512]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005af4:	f043 0301 	orr.w	r3, r3, #1
 8005af8:	6713      	str	r3, [r2, #112]	; 0x70
 8005afa:	e01c      	b.n	8005b36 <HAL_RCC_OscConfig+0x32a>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2b05      	cmp	r3, #5
 8005b02:	d10c      	bne.n	8005b1e <HAL_RCC_OscConfig+0x312>
 8005b04:	4b7b      	ldr	r3, [pc, #492]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b08:	4a7a      	ldr	r2, [pc, #488]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b0a:	f043 0304 	orr.w	r3, r3, #4
 8005b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b10:	4b78      	ldr	r3, [pc, #480]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b14:	4a77      	ldr	r2, [pc, #476]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b16:	f043 0301 	orr.w	r3, r3, #1
 8005b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b1c:	e00b      	b.n	8005b36 <HAL_RCC_OscConfig+0x32a>
 8005b1e:	4b75      	ldr	r3, [pc, #468]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b22:	4a74      	ldr	r2, [pc, #464]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b24:	f023 0301 	bic.w	r3, r3, #1
 8005b28:	6713      	str	r3, [r2, #112]	; 0x70
 8005b2a:	4b72      	ldr	r3, [pc, #456]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b2e:	4a71      	ldr	r2, [pc, #452]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b30:	f023 0304 	bic.w	r3, r3, #4
 8005b34:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d015      	beq.n	8005b6a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b3e:	f7fd fd0b 	bl	8003558 <HAL_GetTick>
 8005b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b44:	e00a      	b.n	8005b5c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b46:	f7fd fd07 	bl	8003558 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e0c5      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b5c:	4b65      	ldr	r3, [pc, #404]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0ee      	beq.n	8005b46 <HAL_RCC_OscConfig+0x33a>
 8005b68:	e014      	b.n	8005b94 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b6a:	f7fd fcf5 	bl	8003558 <HAL_GetTick>
 8005b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b70:	e00a      	b.n	8005b88 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b72:	f7fd fcf1 	bl	8003558 <HAL_GetTick>
 8005b76:	4602      	mov	r2, r0
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	1ad3      	subs	r3, r2, r3
 8005b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d901      	bls.n	8005b88 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	e0af      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b88:	4b5a      	ldr	r3, [pc, #360]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1ee      	bne.n	8005b72 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b94:	7dfb      	ldrb	r3, [r7, #23]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d105      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b9a:	4b56      	ldr	r3, [pc, #344]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	4a55      	ldr	r2, [pc, #340]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005ba0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ba4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 809b 	beq.w	8005ce6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bb0:	4b50      	ldr	r3, [pc, #320]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f003 030c 	and.w	r3, r3, #12
 8005bb8:	2b08      	cmp	r3, #8
 8005bba:	d05c      	beq.n	8005c76 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d141      	bne.n	8005c48 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bc4:	4b4c      	ldr	r3, [pc, #304]	; (8005cf8 <HAL_RCC_OscConfig+0x4ec>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bca:	f7fd fcc5 	bl	8003558 <HAL_GetTick>
 8005bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bd0:	e008      	b.n	8005be4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bd2:	f7fd fcc1 	bl	8003558 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d901      	bls.n	8005be4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e081      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005be4:	4b43      	ldr	r3, [pc, #268]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1f0      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	69da      	ldr	r2, [r3, #28]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	019b      	lsls	r3, r3, #6
 8005c00:	431a      	orrs	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c06:	085b      	lsrs	r3, r3, #1
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	041b      	lsls	r3, r3, #16
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c12:	061b      	lsls	r3, r3, #24
 8005c14:	4937      	ldr	r1, [pc, #220]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c1a:	4b37      	ldr	r3, [pc, #220]	; (8005cf8 <HAL_RCC_OscConfig+0x4ec>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c20:	f7fd fc9a 	bl	8003558 <HAL_GetTick>
 8005c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c28:	f7fd fc96 	bl	8003558 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e056      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c3a:	4b2e      	ldr	r3, [pc, #184]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0f0      	beq.n	8005c28 <HAL_RCC_OscConfig+0x41c>
 8005c46:	e04e      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c48:	4b2b      	ldr	r3, [pc, #172]	; (8005cf8 <HAL_RCC_OscConfig+0x4ec>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4e:	f7fd fc83 	bl	8003558 <HAL_GetTick>
 8005c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c54:	e008      	b.n	8005c68 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c56:	f7fd fc7f 	bl	8003558 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d901      	bls.n	8005c68 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e03f      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c68:	4b22      	ldr	r3, [pc, #136]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1f0      	bne.n	8005c56 <HAL_RCC_OscConfig+0x44a>
 8005c74:	e037      	b.n	8005ce6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d101      	bne.n	8005c82 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e032      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c82:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <HAL_RCC_OscConfig+0x4e8>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d028      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d121      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d11a      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cb8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d111      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	085b      	lsrs	r3, r3, #1
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d107      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cdc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d001      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e000      	b.n	8005ce8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3718      	adds	r7, #24
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40007000 	.word	0x40007000
 8005cf4:	40023800 	.word	0x40023800
 8005cf8:	42470060 	.word	0x42470060

08005cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e0cc      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d10:	4b68      	ldr	r3, [pc, #416]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d90c      	bls.n	8005d38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1e:	4b65      	ldr	r3, [pc, #404]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	b2d2      	uxtb	r2, r2
 8005d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d26:	4b63      	ldr	r3, [pc, #396]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d001      	beq.n	8005d38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e0b8      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d020      	beq.n	8005d86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0304 	and.w	r3, r3, #4
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d005      	beq.n	8005d5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d50:	4b59      	ldr	r3, [pc, #356]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	4a58      	ldr	r2, [pc, #352]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d68:	4b53      	ldr	r3, [pc, #332]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	4a52      	ldr	r2, [pc, #328]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d74:	4b50      	ldr	r3, [pc, #320]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	494d      	ldr	r1, [pc, #308]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d044      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d107      	bne.n	8005daa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d9a:	4b47      	ldr	r3, [pc, #284]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d119      	bne.n	8005dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e07f      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d003      	beq.n	8005dba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005db6:	2b03      	cmp	r3, #3
 8005db8:	d107      	bne.n	8005dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dba:	4b3f      	ldr	r3, [pc, #252]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d109      	bne.n	8005dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e06f      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dca:	4b3b      	ldr	r3, [pc, #236]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e067      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dda:	4b37      	ldr	r3, [pc, #220]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f023 0203 	bic.w	r2, r3, #3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	4934      	ldr	r1, [pc, #208]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dec:	f7fd fbb4 	bl	8003558 <HAL_GetTick>
 8005df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005df2:	e00a      	b.n	8005e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005df4:	f7fd fbb0 	bl	8003558 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e04f      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e0a:	4b2b      	ldr	r3, [pc, #172]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f003 020c 	and.w	r2, r3, #12
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d1eb      	bne.n	8005df4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e1c:	4b25      	ldr	r3, [pc, #148]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0307 	and.w	r3, r3, #7
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d20c      	bcs.n	8005e44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e2a:	4b22      	ldr	r3, [pc, #136]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e2c:	683a      	ldr	r2, [r7, #0]
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e32:	4b20      	ldr	r3, [pc, #128]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0307 	and.w	r3, r3, #7
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d001      	beq.n	8005e44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e032      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d008      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e50:	4b19      	ldr	r3, [pc, #100]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	4916      	ldr	r1, [pc, #88]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0308 	and.w	r3, r3, #8
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d009      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e6e:	4b12      	ldr	r3, [pc, #72]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	490e      	ldr	r1, [pc, #56]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e82:	f000 f821 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 8005e86:	4602      	mov	r2, r0
 8005e88:	4b0b      	ldr	r3, [pc, #44]	; (8005eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	091b      	lsrs	r3, r3, #4
 8005e8e:	f003 030f 	and.w	r3, r3, #15
 8005e92:	490a      	ldr	r1, [pc, #40]	; (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005e94:	5ccb      	ldrb	r3, [r1, r3]
 8005e96:	fa22 f303 	lsr.w	r3, r2, r3
 8005e9a:	4a09      	ldr	r2, [pc, #36]	; (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e9e:	4b09      	ldr	r3, [pc, #36]	; (8005ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fd fb14 	bl	80034d0 <HAL_InitTick>

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40023c00 	.word	0x40023c00
 8005eb8:	40023800 	.word	0x40023800
 8005ebc:	0800adf0 	.word	0x0800adf0
 8005ec0:	20000000 	.word	0x20000000
 8005ec4:	20000004 	.word	0x20000004

08005ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec8:	b5b0      	push	{r4, r5, r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ece:	2100      	movs	r1, #0
 8005ed0:	6079      	str	r1, [r7, #4]
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	60f9      	str	r1, [r7, #12]
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005eda:	2100      	movs	r1, #0
 8005edc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ede:	4952      	ldr	r1, [pc, #328]	; (8006028 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ee0:	6889      	ldr	r1, [r1, #8]
 8005ee2:	f001 010c 	and.w	r1, r1, #12
 8005ee6:	2908      	cmp	r1, #8
 8005ee8:	d00d      	beq.n	8005f06 <HAL_RCC_GetSysClockFreq+0x3e>
 8005eea:	2908      	cmp	r1, #8
 8005eec:	f200 8094 	bhi.w	8006018 <HAL_RCC_GetSysClockFreq+0x150>
 8005ef0:	2900      	cmp	r1, #0
 8005ef2:	d002      	beq.n	8005efa <HAL_RCC_GetSysClockFreq+0x32>
 8005ef4:	2904      	cmp	r1, #4
 8005ef6:	d003      	beq.n	8005f00 <HAL_RCC_GetSysClockFreq+0x38>
 8005ef8:	e08e      	b.n	8006018 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005efa:	4b4c      	ldr	r3, [pc, #304]	; (800602c <HAL_RCC_GetSysClockFreq+0x164>)
 8005efc:	60bb      	str	r3, [r7, #8]
       break;
 8005efe:	e08e      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f00:	4b4b      	ldr	r3, [pc, #300]	; (8006030 <HAL_RCC_GetSysClockFreq+0x168>)
 8005f02:	60bb      	str	r3, [r7, #8]
      break;
 8005f04:	e08b      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f06:	4948      	ldr	r1, [pc, #288]	; (8006028 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f08:	6849      	ldr	r1, [r1, #4]
 8005f0a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005f0e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f10:	4945      	ldr	r1, [pc, #276]	; (8006028 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f12:	6849      	ldr	r1, [r1, #4]
 8005f14:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005f18:	2900      	cmp	r1, #0
 8005f1a:	d024      	beq.n	8005f66 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f1c:	4942      	ldr	r1, [pc, #264]	; (8006028 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f1e:	6849      	ldr	r1, [r1, #4]
 8005f20:	0989      	lsrs	r1, r1, #6
 8005f22:	4608      	mov	r0, r1
 8005f24:	f04f 0100 	mov.w	r1, #0
 8005f28:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005f2c:	f04f 0500 	mov.w	r5, #0
 8005f30:	ea00 0204 	and.w	r2, r0, r4
 8005f34:	ea01 0305 	and.w	r3, r1, r5
 8005f38:	493d      	ldr	r1, [pc, #244]	; (8006030 <HAL_RCC_GetSysClockFreq+0x168>)
 8005f3a:	fb01 f003 	mul.w	r0, r1, r3
 8005f3e:	2100      	movs	r1, #0
 8005f40:	fb01 f102 	mul.w	r1, r1, r2
 8005f44:	1844      	adds	r4, r0, r1
 8005f46:	493a      	ldr	r1, [pc, #232]	; (8006030 <HAL_RCC_GetSysClockFreq+0x168>)
 8005f48:	fba2 0101 	umull	r0, r1, r2, r1
 8005f4c:	1863      	adds	r3, r4, r1
 8005f4e:	4619      	mov	r1, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	461a      	mov	r2, r3
 8005f54:	f04f 0300 	mov.w	r3, #0
 8005f58:	f7fa fe96 	bl	8000c88 <__aeabi_uldivmod>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4613      	mov	r3, r2
 8005f62:	60fb      	str	r3, [r7, #12]
 8005f64:	e04a      	b.n	8005ffc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f66:	4b30      	ldr	r3, [pc, #192]	; (8006028 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	099b      	lsrs	r3, r3, #6
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	f04f 0300 	mov.w	r3, #0
 8005f72:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005f76:	f04f 0100 	mov.w	r1, #0
 8005f7a:	ea02 0400 	and.w	r4, r2, r0
 8005f7e:	ea03 0501 	and.w	r5, r3, r1
 8005f82:	4620      	mov	r0, r4
 8005f84:	4629      	mov	r1, r5
 8005f86:	f04f 0200 	mov.w	r2, #0
 8005f8a:	f04f 0300 	mov.w	r3, #0
 8005f8e:	014b      	lsls	r3, r1, #5
 8005f90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005f94:	0142      	lsls	r2, r0, #5
 8005f96:	4610      	mov	r0, r2
 8005f98:	4619      	mov	r1, r3
 8005f9a:	1b00      	subs	r0, r0, r4
 8005f9c:	eb61 0105 	sbc.w	r1, r1, r5
 8005fa0:	f04f 0200 	mov.w	r2, #0
 8005fa4:	f04f 0300 	mov.w	r3, #0
 8005fa8:	018b      	lsls	r3, r1, #6
 8005faa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005fae:	0182      	lsls	r2, r0, #6
 8005fb0:	1a12      	subs	r2, r2, r0
 8005fb2:	eb63 0301 	sbc.w	r3, r3, r1
 8005fb6:	f04f 0000 	mov.w	r0, #0
 8005fba:	f04f 0100 	mov.w	r1, #0
 8005fbe:	00d9      	lsls	r1, r3, #3
 8005fc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fc4:	00d0      	lsls	r0, r2, #3
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	1912      	adds	r2, r2, r4
 8005fcc:	eb45 0303 	adc.w	r3, r5, r3
 8005fd0:	f04f 0000 	mov.w	r0, #0
 8005fd4:	f04f 0100 	mov.w	r1, #0
 8005fd8:	0299      	lsls	r1, r3, #10
 8005fda:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005fde:	0290      	lsls	r0, r2, #10
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4610      	mov	r0, r2
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	f7fa fe4a 	bl	8000c88 <__aeabi_uldivmod>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ffc:	4b0a      	ldr	r3, [pc, #40]	; (8006028 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	0c1b      	lsrs	r3, r3, #16
 8006002:	f003 0303 	and.w	r3, r3, #3
 8006006:	3301      	adds	r3, #1
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	fbb2 f3f3 	udiv	r3, r2, r3
 8006014:	60bb      	str	r3, [r7, #8]
      break;
 8006016:	e002      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006018:	4b04      	ldr	r3, [pc, #16]	; (800602c <HAL_RCC_GetSysClockFreq+0x164>)
 800601a:	60bb      	str	r3, [r7, #8]
      break;
 800601c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800601e:	68bb      	ldr	r3, [r7, #8]
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bdb0      	pop	{r4, r5, r7, pc}
 8006028:	40023800 	.word	0x40023800
 800602c:	00f42400 	.word	0x00f42400
 8006030:	017d7840 	.word	0x017d7840

08006034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006038:	4b03      	ldr	r3, [pc, #12]	; (8006048 <HAL_RCC_GetHCLKFreq+0x14>)
 800603a:	681b      	ldr	r3, [r3, #0]
}
 800603c:	4618      	mov	r0, r3
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	20000000 	.word	0x20000000

0800604c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006050:	f7ff fff0 	bl	8006034 <HAL_RCC_GetHCLKFreq>
 8006054:	4602      	mov	r2, r0
 8006056:	4b05      	ldr	r3, [pc, #20]	; (800606c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	0a9b      	lsrs	r3, r3, #10
 800605c:	f003 0307 	and.w	r3, r3, #7
 8006060:	4903      	ldr	r1, [pc, #12]	; (8006070 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006062:	5ccb      	ldrb	r3, [r1, r3]
 8006064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006068:	4618      	mov	r0, r3
 800606a:	bd80      	pop	{r7, pc}
 800606c:	40023800 	.word	0x40023800
 8006070:	0800ae00 	.word	0x0800ae00

08006074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006078:	f7ff ffdc 	bl	8006034 <HAL_RCC_GetHCLKFreq>
 800607c:	4602      	mov	r2, r0
 800607e:	4b05      	ldr	r3, [pc, #20]	; (8006094 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	0b5b      	lsrs	r3, r3, #13
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	4903      	ldr	r1, [pc, #12]	; (8006098 <HAL_RCC_GetPCLK2Freq+0x24>)
 800608a:	5ccb      	ldrb	r3, [r1, r3]
 800608c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006090:	4618      	mov	r0, r3
 8006092:	bd80      	pop	{r7, pc}
 8006094:	40023800 	.word	0x40023800
 8006098:	0800ae00 	.word	0x0800ae00

0800609c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e041      	b.n	8006132 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d106      	bne.n	80060c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7fc fffe 	bl	80030c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	3304      	adds	r3, #4
 80060d8:	4619      	mov	r1, r3
 80060da:	4610      	mov	r0, r2
 80060dc:	f000 fc7a 	bl	80069d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
	...

0800613c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2b01      	cmp	r3, #1
 800614e:	d001      	beq.n	8006154 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e04e      	b.n	80061f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0201 	orr.w	r2, r2, #1
 800616a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a23      	ldr	r2, [pc, #140]	; (8006200 <HAL_TIM_Base_Start_IT+0xc4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d022      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800617e:	d01d      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1f      	ldr	r2, [pc, #124]	; (8006204 <HAL_TIM_Base_Start_IT+0xc8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d018      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a1e      	ldr	r2, [pc, #120]	; (8006208 <HAL_TIM_Base_Start_IT+0xcc>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d013      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a1c      	ldr	r2, [pc, #112]	; (800620c <HAL_TIM_Base_Start_IT+0xd0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d00e      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a1b      	ldr	r2, [pc, #108]	; (8006210 <HAL_TIM_Base_Start_IT+0xd4>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d009      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a19      	ldr	r2, [pc, #100]	; (8006214 <HAL_TIM_Base_Start_IT+0xd8>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d004      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0x80>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a18      	ldr	r2, [pc, #96]	; (8006218 <HAL_TIM_Base_Start_IT+0xdc>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d111      	bne.n	80061e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f003 0307 	and.w	r3, r3, #7
 80061c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2b06      	cmp	r3, #6
 80061cc:	d010      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f042 0201 	orr.w	r2, r2, #1
 80061dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061de:	e007      	b.n	80061f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f042 0201 	orr.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	40010000 	.word	0x40010000
 8006204:	40000400 	.word	0x40000400
 8006208:	40000800 	.word	0x40000800
 800620c:	40000c00 	.word	0x40000c00
 8006210:	40010400 	.word	0x40010400
 8006214:	40014000 	.word	0x40014000
 8006218:	40001800 	.word	0x40001800

0800621c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e041      	b.n	80062b2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f839 	bl	80062ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3304      	adds	r3, #4
 8006258:	4619      	mov	r1, r3
 800625a:	4610      	mov	r0, r2
 800625c:	f000 fbba 	bl	80069d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
	...

080062d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d109      	bne.n	80062f4 <HAL_TIM_PWM_Start+0x24>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	bf14      	ite	ne
 80062ec:	2301      	movne	r3, #1
 80062ee:	2300      	moveq	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	e022      	b.n	800633a <HAL_TIM_PWM_Start+0x6a>
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	d109      	bne.n	800630e <HAL_TIM_PWM_Start+0x3e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b01      	cmp	r3, #1
 8006304:	bf14      	ite	ne
 8006306:	2301      	movne	r3, #1
 8006308:	2300      	moveq	r3, #0
 800630a:	b2db      	uxtb	r3, r3
 800630c:	e015      	b.n	800633a <HAL_TIM_PWM_Start+0x6a>
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b08      	cmp	r3, #8
 8006312:	d109      	bne.n	8006328 <HAL_TIM_PWM_Start+0x58>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800631a:	b2db      	uxtb	r3, r3
 800631c:	2b01      	cmp	r3, #1
 800631e:	bf14      	ite	ne
 8006320:	2301      	movne	r3, #1
 8006322:	2300      	moveq	r3, #0
 8006324:	b2db      	uxtb	r3, r3
 8006326:	e008      	b.n	800633a <HAL_TIM_PWM_Start+0x6a>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b01      	cmp	r3, #1
 8006332:	bf14      	ite	ne
 8006334:	2301      	movne	r3, #1
 8006336:	2300      	moveq	r3, #0
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e07c      	b.n	800643c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d104      	bne.n	8006352 <HAL_TIM_PWM_Start+0x82>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2202      	movs	r2, #2
 800634c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006350:	e013      	b.n	800637a <HAL_TIM_PWM_Start+0xaa>
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b04      	cmp	r3, #4
 8006356:	d104      	bne.n	8006362 <HAL_TIM_PWM_Start+0x92>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006360:	e00b      	b.n	800637a <HAL_TIM_PWM_Start+0xaa>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	2b08      	cmp	r3, #8
 8006366:	d104      	bne.n	8006372 <HAL_TIM_PWM_Start+0xa2>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2202      	movs	r2, #2
 800636c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006370:	e003      	b.n	800637a <HAL_TIM_PWM_Start+0xaa>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2202      	movs	r2, #2
 8006376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2201      	movs	r2, #1
 8006380:	6839      	ldr	r1, [r7, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f000 fe10 	bl	8006fa8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a2d      	ldr	r2, [pc, #180]	; (8006444 <HAL_TIM_PWM_Start+0x174>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d004      	beq.n	800639c <HAL_TIM_PWM_Start+0xcc>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a2c      	ldr	r2, [pc, #176]	; (8006448 <HAL_TIM_PWM_Start+0x178>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d101      	bne.n	80063a0 <HAL_TIM_PWM_Start+0xd0>
 800639c:	2301      	movs	r3, #1
 800639e:	e000      	b.n	80063a2 <HAL_TIM_PWM_Start+0xd2>
 80063a0:	2300      	movs	r3, #0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d007      	beq.n	80063b6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a22      	ldr	r2, [pc, #136]	; (8006444 <HAL_TIM_PWM_Start+0x174>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d022      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063c8:	d01d      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a1f      	ldr	r2, [pc, #124]	; (800644c <HAL_TIM_PWM_Start+0x17c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d018      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a1d      	ldr	r2, [pc, #116]	; (8006450 <HAL_TIM_PWM_Start+0x180>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d013      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a1c      	ldr	r2, [pc, #112]	; (8006454 <HAL_TIM_PWM_Start+0x184>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d00e      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a16      	ldr	r2, [pc, #88]	; (8006448 <HAL_TIM_PWM_Start+0x178>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d009      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a18      	ldr	r2, [pc, #96]	; (8006458 <HAL_TIM_PWM_Start+0x188>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d004      	beq.n	8006406 <HAL_TIM_PWM_Start+0x136>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a16      	ldr	r2, [pc, #88]	; (800645c <HAL_TIM_PWM_Start+0x18c>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d111      	bne.n	800642a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2b06      	cmp	r3, #6
 8006416:	d010      	beq.n	800643a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0201 	orr.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006428:	e007      	b.n	800643a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f042 0201 	orr.w	r2, r2, #1
 8006438:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}
 8006444:	40010000 	.word	0x40010000
 8006448:	40010400 	.word	0x40010400
 800644c:	40000400 	.word	0x40000400
 8006450:	40000800 	.word	0x40000800
 8006454:	40000c00 	.word	0x40000c00
 8006458:	40014000 	.word	0x40014000
 800645c:	40001800 	.word	0x40001800

08006460 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b02      	cmp	r3, #2
 8006474:	d122      	bne.n	80064bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	f003 0302 	and.w	r3, r3, #2
 8006480:	2b02      	cmp	r3, #2
 8006482:	d11b      	bne.n	80064bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f06f 0202 	mvn.w	r2, #2
 800648c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	f003 0303 	and.w	r3, r3, #3
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 fa77 	bl	8006996 <HAL_TIM_IC_CaptureCallback>
 80064a8:	e005      	b.n	80064b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fa69 	bl	8006982 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 fa7a 	bl	80069aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	f003 0304 	and.w	r3, r3, #4
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d122      	bne.n	8006510 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	f003 0304 	and.w	r3, r3, #4
 80064d4:	2b04      	cmp	r3, #4
 80064d6:	d11b      	bne.n	8006510 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f06f 0204 	mvn.w	r2, #4
 80064e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2202      	movs	r2, #2
 80064e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d003      	beq.n	80064fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fa4d 	bl	8006996 <HAL_TIM_IC_CaptureCallback>
 80064fc:	e005      	b.n	800650a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fa3f 	bl	8006982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 fa50 	bl	80069aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	f003 0308 	and.w	r3, r3, #8
 800651a:	2b08      	cmp	r3, #8
 800651c:	d122      	bne.n	8006564 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	f003 0308 	and.w	r3, r3, #8
 8006528:	2b08      	cmp	r3, #8
 800652a:	d11b      	bne.n	8006564 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0208 	mvn.w	r2, #8
 8006534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2204      	movs	r2, #4
 800653a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 fa23 	bl	8006996 <HAL_TIM_IC_CaptureCallback>
 8006550:	e005      	b.n	800655e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fa15 	bl	8006982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fa26 	bl	80069aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f003 0310 	and.w	r3, r3, #16
 800656e:	2b10      	cmp	r3, #16
 8006570:	d122      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	f003 0310 	and.w	r3, r3, #16
 800657c:	2b10      	cmp	r3, #16
 800657e:	d11b      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f06f 0210 	mvn.w	r2, #16
 8006588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2208      	movs	r2, #8
 800658e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f9f9 	bl	8006996 <HAL_TIM_IC_CaptureCallback>
 80065a4:	e005      	b.n	80065b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f9eb 	bl	8006982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f9fc 	bl	80069aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	f003 0301 	and.w	r3, r3, #1
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d10e      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d107      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f06f 0201 	mvn.w	r2, #1
 80065dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f7fc fe04 	bl	80031ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ee:	2b80      	cmp	r3, #128	; 0x80
 80065f0:	d10e      	bne.n	8006610 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065fc:	2b80      	cmp	r3, #128	; 0x80
 80065fe:	d107      	bne.n	8006610 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fd78 	bl	8007100 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800661a:	2b40      	cmp	r3, #64	; 0x40
 800661c:	d10e      	bne.n	800663c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006628:	2b40      	cmp	r3, #64	; 0x40
 800662a:	d107      	bne.n	800663c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f9c1 	bl	80069be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0320 	and.w	r3, r3, #32
 8006646:	2b20      	cmp	r3, #32
 8006648:	d10e      	bne.n	8006668 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f003 0320 	and.w	r3, r3, #32
 8006654:	2b20      	cmp	r3, #32
 8006656:	d107      	bne.n	8006668 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f06f 0220 	mvn.w	r2, #32
 8006660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 fd42 	bl	80070ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006668:	bf00      	nop
 800666a:	3708      	adds	r7, #8
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006686:	2b01      	cmp	r3, #1
 8006688:	d101      	bne.n	800668e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800668a:	2302      	movs	r3, #2
 800668c:	e0ae      	b.n	80067ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2b0c      	cmp	r3, #12
 800669a:	f200 809f 	bhi.w	80067dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800669e:	a201      	add	r2, pc, #4	; (adr r2, 80066a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a4:	080066d9 	.word	0x080066d9
 80066a8:	080067dd 	.word	0x080067dd
 80066ac:	080067dd 	.word	0x080067dd
 80066b0:	080067dd 	.word	0x080067dd
 80066b4:	08006719 	.word	0x08006719
 80066b8:	080067dd 	.word	0x080067dd
 80066bc:	080067dd 	.word	0x080067dd
 80066c0:	080067dd 	.word	0x080067dd
 80066c4:	0800675b 	.word	0x0800675b
 80066c8:	080067dd 	.word	0x080067dd
 80066cc:	080067dd 	.word	0x080067dd
 80066d0:	080067dd 	.word	0x080067dd
 80066d4:	0800679b 	.word	0x0800679b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68b9      	ldr	r1, [r7, #8]
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 fa18 	bl	8006b14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f042 0208 	orr.w	r2, r2, #8
 80066f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	699a      	ldr	r2, [r3, #24]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f022 0204 	bic.w	r2, r2, #4
 8006702:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6999      	ldr	r1, [r3, #24]
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	619a      	str	r2, [r3, #24]
      break;
 8006716:	e064      	b.n	80067e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68b9      	ldr	r1, [r7, #8]
 800671e:	4618      	mov	r0, r3
 8006720:	f000 fa68 	bl	8006bf4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	699a      	ldr	r2, [r3, #24]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006732:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	699a      	ldr	r2, [r3, #24]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006742:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	6999      	ldr	r1, [r3, #24]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	021a      	lsls	r2, r3, #8
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	619a      	str	r2, [r3, #24]
      break;
 8006758:	e043      	b.n	80067e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68b9      	ldr	r1, [r7, #8]
 8006760:	4618      	mov	r0, r3
 8006762:	f000 fabd 	bl	8006ce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	69da      	ldr	r2, [r3, #28]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f042 0208 	orr.w	r2, r2, #8
 8006774:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	69da      	ldr	r2, [r3, #28]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0204 	bic.w	r2, r2, #4
 8006784:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	69d9      	ldr	r1, [r3, #28]
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	691a      	ldr	r2, [r3, #16]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	61da      	str	r2, [r3, #28]
      break;
 8006798:	e023      	b.n	80067e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68b9      	ldr	r1, [r7, #8]
 80067a0:	4618      	mov	r0, r3
 80067a2:	f000 fb11 	bl	8006dc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	69da      	ldr	r2, [r3, #28]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	69da      	ldr	r2, [r3, #28]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69d9      	ldr	r1, [r3, #28]
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	021a      	lsls	r2, r3, #8
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	430a      	orrs	r2, r1
 80067d8:	61da      	str	r2, [r3, #28]
      break;
 80067da:	e002      	b.n	80067e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	75fb      	strb	r3, [r7, #23]
      break;
 80067e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3718      	adds	r7, #24
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067fe:	2300      	movs	r3, #0
 8006800:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_TIM_ConfigClockSource+0x1c>
 800680c:	2302      	movs	r3, #2
 800680e:	e0b4      	b.n	800697a <HAL_TIM_ConfigClockSource+0x186>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2202      	movs	r2, #2
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800682e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68ba      	ldr	r2, [r7, #8]
 800683e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006848:	d03e      	beq.n	80068c8 <HAL_TIM_ConfigClockSource+0xd4>
 800684a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800684e:	f200 8087 	bhi.w	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006856:	f000 8086 	beq.w	8006966 <HAL_TIM_ConfigClockSource+0x172>
 800685a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800685e:	d87f      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006860:	2b70      	cmp	r3, #112	; 0x70
 8006862:	d01a      	beq.n	800689a <HAL_TIM_ConfigClockSource+0xa6>
 8006864:	2b70      	cmp	r3, #112	; 0x70
 8006866:	d87b      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006868:	2b60      	cmp	r3, #96	; 0x60
 800686a:	d050      	beq.n	800690e <HAL_TIM_ConfigClockSource+0x11a>
 800686c:	2b60      	cmp	r3, #96	; 0x60
 800686e:	d877      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006870:	2b50      	cmp	r3, #80	; 0x50
 8006872:	d03c      	beq.n	80068ee <HAL_TIM_ConfigClockSource+0xfa>
 8006874:	2b50      	cmp	r3, #80	; 0x50
 8006876:	d873      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006878:	2b40      	cmp	r3, #64	; 0x40
 800687a:	d058      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x13a>
 800687c:	2b40      	cmp	r3, #64	; 0x40
 800687e:	d86f      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006880:	2b30      	cmp	r3, #48	; 0x30
 8006882:	d064      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x15a>
 8006884:	2b30      	cmp	r3, #48	; 0x30
 8006886:	d86b      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006888:	2b20      	cmp	r3, #32
 800688a:	d060      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x15a>
 800688c:	2b20      	cmp	r3, #32
 800688e:	d867      	bhi.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
 8006890:	2b00      	cmp	r3, #0
 8006892:	d05c      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x15a>
 8006894:	2b10      	cmp	r3, #16
 8006896:	d05a      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x15a>
 8006898:	e062      	b.n	8006960 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6818      	ldr	r0, [r3, #0]
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	6899      	ldr	r1, [r3, #8]
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	f000 fb5d 	bl	8006f68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	609a      	str	r2, [r3, #8]
      break;
 80068c6:	e04f      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6818      	ldr	r0, [r3, #0]
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	6899      	ldr	r1, [r3, #8]
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	f000 fb46 	bl	8006f68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068ea:	609a      	str	r2, [r3, #8]
      break;
 80068ec:	e03c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6818      	ldr	r0, [r3, #0]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6859      	ldr	r1, [r3, #4]
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	461a      	mov	r2, r3
 80068fc:	f000 faba 	bl	8006e74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2150      	movs	r1, #80	; 0x50
 8006906:	4618      	mov	r0, r3
 8006908:	f000 fb13 	bl	8006f32 <TIM_ITRx_SetConfig>
      break;
 800690c:	e02c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6818      	ldr	r0, [r3, #0]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	6859      	ldr	r1, [r3, #4]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	461a      	mov	r2, r3
 800691c:	f000 fad9 	bl	8006ed2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2160      	movs	r1, #96	; 0x60
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fb03 	bl	8006f32 <TIM_ITRx_SetConfig>
      break;
 800692c:	e01c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6818      	ldr	r0, [r3, #0]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	6859      	ldr	r1, [r3, #4]
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	461a      	mov	r2, r3
 800693c:	f000 fa9a 	bl	8006e74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2140      	movs	r1, #64	; 0x40
 8006946:	4618      	mov	r0, r3
 8006948:	f000 faf3 	bl	8006f32 <TIM_ITRx_SetConfig>
      break;
 800694c:	e00c      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4619      	mov	r1, r3
 8006958:	4610      	mov	r0, r2
 800695a:	f000 faea 	bl	8006f32 <TIM_ITRx_SetConfig>
      break;
 800695e:	e003      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	73fb      	strb	r3, [r7, #15]
      break;
 8006964:	e000      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006978:	7bfb      	ldrb	r3, [r7, #15]
}
 800697a:	4618      	mov	r0, r3
 800697c:	3710      	adds	r7, #16
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b083      	sub	sp, #12
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069b2:	bf00      	nop
 80069b4:	370c      	adds	r7, #12
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069be:	b480      	push	{r7}
 80069c0:	b083      	sub	sp, #12
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069c6:	bf00      	nop
 80069c8:	370c      	adds	r7, #12
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
	...

080069d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a40      	ldr	r2, [pc, #256]	; (8006ae8 <TIM_Base_SetConfig+0x114>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d013      	beq.n	8006a14 <TIM_Base_SetConfig+0x40>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f2:	d00f      	beq.n	8006a14 <TIM_Base_SetConfig+0x40>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a3d      	ldr	r2, [pc, #244]	; (8006aec <TIM_Base_SetConfig+0x118>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00b      	beq.n	8006a14 <TIM_Base_SetConfig+0x40>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a3c      	ldr	r2, [pc, #240]	; (8006af0 <TIM_Base_SetConfig+0x11c>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d007      	beq.n	8006a14 <TIM_Base_SetConfig+0x40>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a3b      	ldr	r2, [pc, #236]	; (8006af4 <TIM_Base_SetConfig+0x120>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <TIM_Base_SetConfig+0x40>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a3a      	ldr	r2, [pc, #232]	; (8006af8 <TIM_Base_SetConfig+0x124>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d108      	bne.n	8006a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2f      	ldr	r2, [pc, #188]	; (8006ae8 <TIM_Base_SetConfig+0x114>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d02b      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a34:	d027      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a2c      	ldr	r2, [pc, #176]	; (8006aec <TIM_Base_SetConfig+0x118>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d023      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a2b      	ldr	r2, [pc, #172]	; (8006af0 <TIM_Base_SetConfig+0x11c>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d01f      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a2a      	ldr	r2, [pc, #168]	; (8006af4 <TIM_Base_SetConfig+0x120>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d01b      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a29      	ldr	r2, [pc, #164]	; (8006af8 <TIM_Base_SetConfig+0x124>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d017      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a28      	ldr	r2, [pc, #160]	; (8006afc <TIM_Base_SetConfig+0x128>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d013      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a27      	ldr	r2, [pc, #156]	; (8006b00 <TIM_Base_SetConfig+0x12c>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00f      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a26      	ldr	r2, [pc, #152]	; (8006b04 <TIM_Base_SetConfig+0x130>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00b      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a25      	ldr	r2, [pc, #148]	; (8006b08 <TIM_Base_SetConfig+0x134>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d007      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a24      	ldr	r2, [pc, #144]	; (8006b0c <TIM_Base_SetConfig+0x138>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d003      	beq.n	8006a86 <TIM_Base_SetConfig+0xb2>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a23      	ldr	r2, [pc, #140]	; (8006b10 <TIM_Base_SetConfig+0x13c>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d108      	bne.n	8006a98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a0a      	ldr	r2, [pc, #40]	; (8006ae8 <TIM_Base_SetConfig+0x114>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <TIM_Base_SetConfig+0xf8>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a0c      	ldr	r2, [pc, #48]	; (8006af8 <TIM_Base_SetConfig+0x124>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d103      	bne.n	8006ad4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	615a      	str	r2, [r3, #20]
}
 8006ada:	bf00      	nop
 8006adc:	3714      	adds	r7, #20
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	40010000 	.word	0x40010000
 8006aec:	40000400 	.word	0x40000400
 8006af0:	40000800 	.word	0x40000800
 8006af4:	40000c00 	.word	0x40000c00
 8006af8:	40010400 	.word	0x40010400
 8006afc:	40014000 	.word	0x40014000
 8006b00:	40014400 	.word	0x40014400
 8006b04:	40014800 	.word	0x40014800
 8006b08:	40001800 	.word	0x40001800
 8006b0c:	40001c00 	.word	0x40001c00
 8006b10:	40002000 	.word	0x40002000

08006b14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b087      	sub	sp, #28
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a1b      	ldr	r3, [r3, #32]
 8006b22:	f023 0201 	bic.w	r2, r3, #1
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	699b      	ldr	r3, [r3, #24]
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0303 	bic.w	r3, r3, #3
 8006b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f023 0302 	bic.w	r3, r3, #2
 8006b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a20      	ldr	r2, [pc, #128]	; (8006bec <TIM_OC1_SetConfig+0xd8>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d003      	beq.n	8006b78 <TIM_OC1_SetConfig+0x64>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a1f      	ldr	r2, [pc, #124]	; (8006bf0 <TIM_OC1_SetConfig+0xdc>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d10c      	bne.n	8006b92 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f023 0308 	bic.w	r3, r3, #8
 8006b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	697a      	ldr	r2, [r7, #20]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	f023 0304 	bic.w	r3, r3, #4
 8006b90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a15      	ldr	r2, [pc, #84]	; (8006bec <TIM_OC1_SetConfig+0xd8>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d003      	beq.n	8006ba2 <TIM_OC1_SetConfig+0x8e>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a14      	ldr	r2, [pc, #80]	; (8006bf0 <TIM_OC1_SetConfig+0xdc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d111      	bne.n	8006bc6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	693a      	ldr	r2, [r7, #16]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	697a      	ldr	r2, [r7, #20]
 8006bde:	621a      	str	r2, [r3, #32]
}
 8006be0:	bf00      	nop
 8006be2:	371c      	adds	r7, #28
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr
 8006bec:	40010000 	.word	0x40010000
 8006bf0:	40010400 	.word	0x40010400

08006bf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	f023 0210 	bic.w	r2, r3, #16
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	021b      	lsls	r3, r3, #8
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	f023 0320 	bic.w	r3, r3, #32
 8006c3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	011b      	lsls	r3, r3, #4
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a22      	ldr	r2, [pc, #136]	; (8006cd8 <TIM_OC2_SetConfig+0xe4>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d003      	beq.n	8006c5c <TIM_OC2_SetConfig+0x68>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a21      	ldr	r2, [pc, #132]	; (8006cdc <TIM_OC2_SetConfig+0xe8>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d10d      	bne.n	8006c78 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	011b      	lsls	r3, r3, #4
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c76:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4a17      	ldr	r2, [pc, #92]	; (8006cd8 <TIM_OC2_SetConfig+0xe4>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d003      	beq.n	8006c88 <TIM_OC2_SetConfig+0x94>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a16      	ldr	r2, [pc, #88]	; (8006cdc <TIM_OC2_SetConfig+0xe8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d113      	bne.n	8006cb0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	693a      	ldr	r2, [r7, #16]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	621a      	str	r2, [r3, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	40010000 	.word	0x40010000
 8006cdc:	40010400 	.word	0x40010400

08006ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f023 0303 	bic.w	r3, r3, #3
 8006d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	021b      	lsls	r3, r3, #8
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a21      	ldr	r2, [pc, #132]	; (8006dc0 <TIM_OC3_SetConfig+0xe0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d003      	beq.n	8006d46 <TIM_OC3_SetConfig+0x66>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a20      	ldr	r2, [pc, #128]	; (8006dc4 <TIM_OC3_SetConfig+0xe4>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d10d      	bne.n	8006d62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	021b      	lsls	r3, r3, #8
 8006d54:	697a      	ldr	r2, [r7, #20]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a16      	ldr	r2, [pc, #88]	; (8006dc0 <TIM_OC3_SetConfig+0xe0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_OC3_SetConfig+0x92>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a15      	ldr	r2, [pc, #84]	; (8006dc4 <TIM_OC3_SetConfig+0xe4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d113      	bne.n	8006d9a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	695b      	ldr	r3, [r3, #20]
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	011b      	lsls	r3, r3, #4
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685a      	ldr	r2, [r3, #4]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	621a      	str	r2, [r3, #32]
}
 8006db4:	bf00      	nop
 8006db6:	371c      	adds	r7, #28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	40010000 	.word	0x40010000
 8006dc4:	40010400 	.word	0x40010400

08006dc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	031b      	lsls	r3, r3, #12
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a12      	ldr	r2, [pc, #72]	; (8006e6c <TIM_OC4_SetConfig+0xa4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC4_SetConfig+0x68>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a11      	ldr	r2, [pc, #68]	; (8006e70 <TIM_OC4_SetConfig+0xa8>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d109      	bne.n	8006e44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	019b      	lsls	r3, r3, #6
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	621a      	str	r2, [r3, #32]
}
 8006e5e:	bf00      	nop
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	40010000 	.word	0x40010000
 8006e70:	40010400 	.word	0x40010400

08006e74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b087      	sub	sp, #28
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	f023 0201 	bic.w	r2, r3, #1
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	699b      	ldr	r3, [r3, #24]
 8006e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	011b      	lsls	r3, r3, #4
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f023 030a 	bic.w	r3, r3, #10
 8006eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	621a      	str	r2, [r3, #32]
}
 8006ec6:	bf00      	nop
 8006ec8:	371c      	adds	r7, #28
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr

08006ed2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ed2:	b480      	push	{r7}
 8006ed4:	b087      	sub	sp, #28
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	60f8      	str	r0, [r7, #12]
 8006eda:	60b9      	str	r1, [r7, #8]
 8006edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	f023 0210 	bic.w	r2, r3, #16
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6a1b      	ldr	r3, [r3, #32]
 8006ef4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006efc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	031b      	lsls	r3, r3, #12
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	011b      	lsls	r3, r3, #4
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	693a      	ldr	r2, [r7, #16]
 8006f24:	621a      	str	r2, [r3, #32]
}
 8006f26:	bf00      	nop
 8006f28:	371c      	adds	r7, #28
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f32:	b480      	push	{r7}
 8006f34:	b085      	sub	sp, #20
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
 8006f3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	f043 0307 	orr.w	r3, r3, #7
 8006f54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	609a      	str	r2, [r3, #8]
}
 8006f5c:	bf00      	nop
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
 8006f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	021a      	lsls	r2, r3, #8
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	431a      	orrs	r2, r3
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	697a      	ldr	r2, [r7, #20]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	609a      	str	r2, [r3, #8]
}
 8006f9c:	bf00      	nop
 8006f9e:	371c      	adds	r7, #28
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b087      	sub	sp, #28
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f003 031f 	and.w	r3, r3, #31
 8006fba:	2201      	movs	r2, #1
 8006fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6a1a      	ldr	r2, [r3, #32]
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	43db      	mvns	r3, r3
 8006fca:	401a      	ands	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6a1a      	ldr	r2, [r3, #32]
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	f003 031f 	and.w	r3, r3, #31
 8006fda:	6879      	ldr	r1, [r7, #4]
 8006fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8006fe0:	431a      	orrs	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	621a      	str	r2, [r3, #32]
}
 8006fe6:	bf00      	nop
 8006fe8:	371c      	adds	r7, #28
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr
	...

08006ff4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007004:	2b01      	cmp	r3, #1
 8007006:	d101      	bne.n	800700c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007008:	2302      	movs	r3, #2
 800700a:	e05a      	b.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2202      	movs	r2, #2
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007032:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	4313      	orrs	r3, r2
 800703c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a21      	ldr	r2, [pc, #132]	; (80070d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d022      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007058:	d01d      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1d      	ldr	r2, [pc, #116]	; (80070d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d018      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d013      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a1a      	ldr	r2, [pc, #104]	; (80070dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d00e      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a18      	ldr	r2, [pc, #96]	; (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d009      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a17      	ldr	r2, [pc, #92]	; (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d004      	beq.n	8007096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a15      	ldr	r2, [pc, #84]	; (80070e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d10c      	bne.n	80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800709c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	40010000 	.word	0x40010000
 80070d4:	40000400 	.word	0x40000400
 80070d8:	40000800 	.word	0x40000800
 80070dc:	40000c00 	.word	0x40000c00
 80070e0:	40010400 	.word	0x40010400
 80070e4:	40014000 	.word	0x40014000
 80070e8:	40001800 	.word	0x40001800

080070ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007108:	bf00      	nop
 800710a:	370c      	adds	r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d101      	bne.n	8007126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e03f      	b.n	80071a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800712c:	b2db      	uxtb	r3, r3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d106      	bne.n	8007140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f7fc f8d2 	bl	80032e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2224      	movs	r2, #36	; 0x24
 8007144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68da      	ldr	r2, [r3, #12]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007156:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 fddb 	bl	8007d14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	691a      	ldr	r2, [r3, #16]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800716c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	695a      	ldr	r2, [r3, #20]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800717c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68da      	ldr	r2, [r3, #12]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800718c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2220      	movs	r2, #32
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2220      	movs	r2, #32
 80071a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b08a      	sub	sp, #40	; 0x28
 80071b2:	af02      	add	r7, sp, #8
 80071b4:	60f8      	str	r0, [r7, #12]
 80071b6:	60b9      	str	r1, [r7, #8]
 80071b8:	603b      	str	r3, [r7, #0]
 80071ba:	4613      	mov	r3, r2
 80071bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b20      	cmp	r3, #32
 80071cc:	d17c      	bne.n	80072c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d002      	beq.n	80071da <HAL_UART_Transmit+0x2c>
 80071d4:	88fb      	ldrh	r3, [r7, #6]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e075      	b.n	80072ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d101      	bne.n	80071ec <HAL_UART_Transmit+0x3e>
 80071e8:	2302      	movs	r3, #2
 80071ea:	e06e      	b.n	80072ca <HAL_UART_Transmit+0x11c>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2221      	movs	r2, #33	; 0x21
 80071fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007202:	f7fc f9a9 	bl	8003558 <HAL_GetTick>
 8007206:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	88fa      	ldrh	r2, [r7, #6]
 800720c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	88fa      	ldrh	r2, [r7, #6]
 8007212:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800721c:	d108      	bne.n	8007230 <HAL_UART_Transmit+0x82>
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d104      	bne.n	8007230 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007226:	2300      	movs	r3, #0
 8007228:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	61bb      	str	r3, [r7, #24]
 800722e:	e003      	b.n	8007238 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007234:	2300      	movs	r3, #0
 8007236:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007240:	e02a      	b.n	8007298 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	2200      	movs	r2, #0
 800724a:	2180      	movs	r1, #128	; 0x80
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f000 fb1f 	bl	8007890 <UART_WaitOnFlagUntilTimeout>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d001      	beq.n	800725c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e036      	b.n	80072ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10b      	bne.n	800727a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	461a      	mov	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007270:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	3302      	adds	r3, #2
 8007276:	61bb      	str	r3, [r7, #24]
 8007278:	e007      	b.n	800728a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	781a      	ldrb	r2, [r3, #0]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	3301      	adds	r3, #1
 8007288:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800728e:	b29b      	uxth	r3, r3
 8007290:	3b01      	subs	r3, #1
 8007292:	b29a      	uxth	r2, r3
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800729c:	b29b      	uxth	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1cf      	bne.n	8007242 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	2200      	movs	r2, #0
 80072aa:	2140      	movs	r1, #64	; 0x40
 80072ac:	68f8      	ldr	r0, [r7, #12]
 80072ae:	f000 faef 	bl	8007890 <UART_WaitOnFlagUntilTimeout>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d001      	beq.n	80072bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e006      	b.n	80072ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2220      	movs	r2, #32
 80072c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	e000      	b.n	80072ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80072c8:	2302      	movs	r3, #2
  }
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3720      	adds	r7, #32
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}

080072d2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072d2:	b580      	push	{r7, lr}
 80072d4:	b084      	sub	sp, #16
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	60f8      	str	r0, [r7, #12]
 80072da:	60b9      	str	r1, [r7, #8]
 80072dc:	4613      	mov	r3, r2
 80072de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	2b20      	cmp	r3, #32
 80072ea:	d11d      	bne.n	8007328 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d002      	beq.n	80072f8 <HAL_UART_Receive_IT+0x26>
 80072f2:	88fb      	ldrh	r3, [r7, #6]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d101      	bne.n	80072fc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e016      	b.n	800732a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007302:	2b01      	cmp	r3, #1
 8007304:	d101      	bne.n	800730a <HAL_UART_Receive_IT+0x38>
 8007306:	2302      	movs	r3, #2
 8007308:	e00f      	b.n	800732a <HAL_UART_Receive_IT+0x58>
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007318:	88fb      	ldrh	r3, [r7, #6]
 800731a:	461a      	mov	r2, r3
 800731c:	68b9      	ldr	r1, [r7, #8]
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fb24 	bl	800796c <UART_Start_Receive_IT>
 8007324:	4603      	mov	r3, r0
 8007326:	e000      	b.n	800732a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007328:	2302      	movs	r3, #2
  }
}
 800732a:	4618      	mov	r0, r3
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
	...

08007334 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b0ba      	sub	sp, #232	; 0xe8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800735a:	2300      	movs	r3, #0
 800735c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007360:	2300      	movs	r3, #0
 8007362:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800736a:	f003 030f 	and.w	r3, r3, #15
 800736e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007372:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10f      	bne.n	800739a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800737a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800737e:	f003 0320 	and.w	r3, r3, #32
 8007382:	2b00      	cmp	r3, #0
 8007384:	d009      	beq.n	800739a <HAL_UART_IRQHandler+0x66>
 8007386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800738a:	f003 0320 	and.w	r3, r3, #32
 800738e:	2b00      	cmp	r3, #0
 8007390:	d003      	beq.n	800739a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fc03 	bl	8007b9e <UART_Receive_IT>
      return;
 8007398:	e256      	b.n	8007848 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800739a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f000 80de 	beq.w	8007560 <HAL_UART_IRQHandler+0x22c>
 80073a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073a8:	f003 0301 	and.w	r3, r3, #1
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d106      	bne.n	80073be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80073b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f000 80d1 	beq.w	8007560 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80073be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073c2:	f003 0301 	and.w	r3, r3, #1
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00b      	beq.n	80073e2 <HAL_UART_IRQHandler+0xae>
 80073ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d005      	beq.n	80073e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073da:	f043 0201 	orr.w	r2, r3, #1
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073e6:	f003 0304 	and.w	r3, r3, #4
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00b      	beq.n	8007406 <HAL_UART_IRQHandler+0xd2>
 80073ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073f2:	f003 0301 	and.w	r3, r3, #1
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d005      	beq.n	8007406 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fe:	f043 0202 	orr.w	r2, r3, #2
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800740a:	f003 0302 	and.w	r3, r3, #2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00b      	beq.n	800742a <HAL_UART_IRQHandler+0xf6>
 8007412:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007416:	f003 0301 	and.w	r3, r3, #1
 800741a:	2b00      	cmp	r3, #0
 800741c:	d005      	beq.n	800742a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007422:	f043 0204 	orr.w	r2, r3, #4
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800742a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800742e:	f003 0308 	and.w	r3, r3, #8
 8007432:	2b00      	cmp	r3, #0
 8007434:	d011      	beq.n	800745a <HAL_UART_IRQHandler+0x126>
 8007436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800743a:	f003 0320 	and.w	r3, r3, #32
 800743e:	2b00      	cmp	r3, #0
 8007440:	d105      	bne.n	800744e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007446:	f003 0301 	and.w	r3, r3, #1
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007452:	f043 0208 	orr.w	r2, r3, #8
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 81ed 	beq.w	800783e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007468:	f003 0320 	and.w	r3, r3, #32
 800746c:	2b00      	cmp	r3, #0
 800746e:	d008      	beq.n	8007482 <HAL_UART_IRQHandler+0x14e>
 8007470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007474:	f003 0320 	and.w	r3, r3, #32
 8007478:	2b00      	cmp	r3, #0
 800747a:	d002      	beq.n	8007482 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fb8e 	bl	8007b9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748c:	2b40      	cmp	r3, #64	; 0x40
 800748e:	bf0c      	ite	eq
 8007490:	2301      	moveq	r3, #1
 8007492:	2300      	movne	r3, #0
 8007494:	b2db      	uxtb	r3, r3
 8007496:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800749e:	f003 0308 	and.w	r3, r3, #8
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d103      	bne.n	80074ae <HAL_UART_IRQHandler+0x17a>
 80074a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d04f      	beq.n	800754e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 fa96 	bl	80079e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074be:	2b40      	cmp	r3, #64	; 0x40
 80074c0:	d141      	bne.n	8007546 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3314      	adds	r3, #20
 80074c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80074d0:	e853 3f00 	ldrex	r3, [r3]
 80074d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80074d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	3314      	adds	r3, #20
 80074ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80074ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80074f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80074fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80074fe:	e841 2300 	strex	r3, r2, [r1]
 8007502:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007506:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1d9      	bne.n	80074c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007512:	2b00      	cmp	r3, #0
 8007514:	d013      	beq.n	800753e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800751a:	4a7d      	ldr	r2, [pc, #500]	; (8007710 <HAL_UART_IRQHandler+0x3dc>)
 800751c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007522:	4618      	mov	r0, r3
 8007524:	f7fd fd16 	bl	8004f54 <HAL_DMA_Abort_IT>
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d016      	beq.n	800755c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007532:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007538:	4610      	mov	r0, r2
 800753a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800753c:	e00e      	b.n	800755c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 f990 	bl	8007864 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007544:	e00a      	b.n	800755c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f98c 	bl	8007864 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800754c:	e006      	b.n	800755c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f988 	bl	8007864 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800755a:	e170      	b.n	800783e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800755c:	bf00      	nop
    return;
 800755e:	e16e      	b.n	800783e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007564:	2b01      	cmp	r3, #1
 8007566:	f040 814a 	bne.w	80077fe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800756a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800756e:	f003 0310 	and.w	r3, r3, #16
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 8143 	beq.w	80077fe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800757c:	f003 0310 	and.w	r3, r3, #16
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 813c 	beq.w	80077fe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007586:	2300      	movs	r3, #0
 8007588:	60bb      	str	r3, [r7, #8]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	60bb      	str	r3, [r7, #8]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	60bb      	str	r3, [r7, #8]
 800759a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a6:	2b40      	cmp	r3, #64	; 0x40
 80075a8:	f040 80b4 	bne.w	8007714 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80075b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 8140 	beq.w	8007842 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80075c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80075ca:	429a      	cmp	r2, r3
 80075cc:	f080 8139 	bcs.w	8007842 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80075d6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075dc:	69db      	ldr	r3, [r3, #28]
 80075de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075e2:	f000 8088 	beq.w	80076f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	330c      	adds	r3, #12
 80075ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075f4:	e853 3f00 	ldrex	r3, [r3]
 80075f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80075fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007600:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007604:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	330c      	adds	r3, #12
 800760e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007612:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007616:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800761e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007622:	e841 2300 	strex	r3, r2, [r1]
 8007626:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800762a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1d9      	bne.n	80075e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	3314      	adds	r3, #20
 8007638:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800763c:	e853 3f00 	ldrex	r3, [r3]
 8007640:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007642:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007644:	f023 0301 	bic.w	r3, r3, #1
 8007648:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3314      	adds	r3, #20
 8007652:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007656:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800765a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800765e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007662:	e841 2300 	strex	r3, r2, [r1]
 8007666:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1e1      	bne.n	8007632 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	3314      	adds	r3, #20
 8007674:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800767e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007680:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007684:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3314      	adds	r3, #20
 800768e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007692:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007694:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007696:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007698:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800769a:	e841 2300 	strex	r3, r2, [r1]
 800769e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80076a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1e3      	bne.n	800766e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	330c      	adds	r3, #12
 80076ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076be:	e853 3f00 	ldrex	r3, [r3]
 80076c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80076c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076c6:	f023 0310 	bic.w	r3, r3, #16
 80076ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	330c      	adds	r3, #12
 80076d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80076d8:	65ba      	str	r2, [r7, #88]	; 0x58
 80076da:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80076de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80076e0:	e841 2300 	strex	r3, r2, [r1]
 80076e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80076e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1e3      	bne.n	80076b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7fd fbbf 	bl	8004e74 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076fe:	b29b      	uxth	r3, r3
 8007700:	1ad3      	subs	r3, r2, r3
 8007702:	b29b      	uxth	r3, r3
 8007704:	4619      	mov	r1, r3
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f8b6 	bl	8007878 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800770c:	e099      	b.n	8007842 <HAL_UART_IRQHandler+0x50e>
 800770e:	bf00      	nop
 8007710:	08007aa7 	.word	0x08007aa7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800771c:	b29b      	uxth	r3, r3
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007728:	b29b      	uxth	r3, r3
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 808b 	beq.w	8007846 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 8086 	beq.w	8007846 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	330c      	adds	r3, #12
 8007740:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007744:	e853 3f00 	ldrex	r3, [r3]
 8007748:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800774a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800774c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007750:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	330c      	adds	r3, #12
 800775a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800775e:	647a      	str	r2, [r7, #68]	; 0x44
 8007760:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007762:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007764:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007766:	e841 2300 	strex	r3, r2, [r1]
 800776a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800776c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1e3      	bne.n	800773a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	3314      	adds	r3, #20
 8007778:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777c:	e853 3f00 	ldrex	r3, [r3]
 8007780:	623b      	str	r3, [r7, #32]
   return(result);
 8007782:	6a3b      	ldr	r3, [r7, #32]
 8007784:	f023 0301 	bic.w	r3, r3, #1
 8007788:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3314      	adds	r3, #20
 8007792:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007796:	633a      	str	r2, [r7, #48]	; 0x30
 8007798:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800779c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800779e:	e841 2300 	strex	r3, r2, [r1]
 80077a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1e3      	bne.n	8007772 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2220      	movs	r2, #32
 80077ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	330c      	adds	r3, #12
 80077be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	e853 3f00 	ldrex	r3, [r3]
 80077c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f023 0310 	bic.w	r3, r3, #16
 80077ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	330c      	adds	r3, #12
 80077d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80077dc:	61fa      	str	r2, [r7, #28]
 80077de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e0:	69b9      	ldr	r1, [r7, #24]
 80077e2:	69fa      	ldr	r2, [r7, #28]
 80077e4:	e841 2300 	strex	r3, r2, [r1]
 80077e8:	617b      	str	r3, [r7, #20]
   return(result);
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1e3      	bne.n	80077b8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80077f4:	4619      	mov	r1, r3
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f83e 	bl	8007878 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80077fc:	e023      	b.n	8007846 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80077fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007806:	2b00      	cmp	r3, #0
 8007808:	d009      	beq.n	800781e <HAL_UART_IRQHandler+0x4ea>
 800780a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800780e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007812:	2b00      	cmp	r3, #0
 8007814:	d003      	beq.n	800781e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f959 	bl	8007ace <UART_Transmit_IT>
    return;
 800781c:	e014      	b.n	8007848 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800781e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00e      	beq.n	8007848 <HAL_UART_IRQHandler+0x514>
 800782a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800782e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007832:	2b00      	cmp	r3, #0
 8007834:	d008      	beq.n	8007848 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f999 	bl	8007b6e <UART_EndTransmit_IT>
    return;
 800783c:	e004      	b.n	8007848 <HAL_UART_IRQHandler+0x514>
    return;
 800783e:	bf00      	nop
 8007840:	e002      	b.n	8007848 <HAL_UART_IRQHandler+0x514>
      return;
 8007842:	bf00      	nop
 8007844:	e000      	b.n	8007848 <HAL_UART_IRQHandler+0x514>
      return;
 8007846:	bf00      	nop
  }
}
 8007848:	37e8      	adds	r7, #232	; 0xe8
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop

08007850 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	460b      	mov	r3, r1
 8007882:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b090      	sub	sp, #64	; 0x40
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	4613      	mov	r3, r2
 800789e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078a0:	e050      	b.n	8007944 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a8:	d04c      	beq.n	8007944 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80078aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d007      	beq.n	80078c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80078b0:	f7fb fe52 	bl	8003558 <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078bc:	429a      	cmp	r2, r3
 80078be:	d241      	bcs.n	8007944 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	330c      	adds	r3, #12
 80078c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ca:	e853 3f00 	ldrex	r3, [r3]
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80078d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	330c      	adds	r3, #12
 80078de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80078e0:	637a      	str	r2, [r7, #52]	; 0x34
 80078e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078e8:	e841 2300 	strex	r3, r2, [r1]
 80078ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e5      	bne.n	80078c0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	3314      	adds	r3, #20
 80078fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	e853 3f00 	ldrex	r3, [r3]
 8007902:	613b      	str	r3, [r7, #16]
   return(result);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f023 0301 	bic.w	r3, r3, #1
 800790a:	63bb      	str	r3, [r7, #56]	; 0x38
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	3314      	adds	r3, #20
 8007912:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007914:	623a      	str	r2, [r7, #32]
 8007916:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	69f9      	ldr	r1, [r7, #28]
 800791a:	6a3a      	ldr	r2, [r7, #32]
 800791c:	e841 2300 	strex	r3, r2, [r1]
 8007920:	61bb      	str	r3, [r7, #24]
   return(result);
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e5      	bne.n	80078f4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2220      	movs	r2, #32
 800792c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2220      	movs	r2, #32
 8007934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e00f      	b.n	8007964 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	4013      	ands	r3, r2
 800794e:	68ba      	ldr	r2, [r7, #8]
 8007950:	429a      	cmp	r2, r3
 8007952:	bf0c      	ite	eq
 8007954:	2301      	moveq	r3, #1
 8007956:	2300      	movne	r3, #0
 8007958:	b2db      	uxtb	r3, r3
 800795a:	461a      	mov	r2, r3
 800795c:	79fb      	ldrb	r3, [r7, #7]
 800795e:	429a      	cmp	r2, r3
 8007960:	d09f      	beq.n	80078a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3740      	adds	r7, #64	; 0x40
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800796c:	b480      	push	{r7}
 800796e:	b085      	sub	sp, #20
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	4613      	mov	r3, r2
 8007978:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	88fa      	ldrh	r2, [r7, #6]
 8007984:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	88fa      	ldrh	r2, [r7, #6]
 800798a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2222      	movs	r2, #34	; 0x22
 8007996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68da      	ldr	r2, [r3, #12]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80079b0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	695a      	ldr	r2, [r3, #20]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f042 0201 	orr.w	r2, r2, #1
 80079c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f042 0220 	orr.w	r2, r2, #32
 80079d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b095      	sub	sp, #84	; 0x54
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	330c      	adds	r3, #12
 80079ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f2:	e853 3f00 	ldrex	r3, [r3]
 80079f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80079f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	330c      	adds	r3, #12
 8007a06:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a08:	643a      	str	r2, [r7, #64]	; 0x40
 8007a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a0e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a10:	e841 2300 	strex	r3, r2, [r1]
 8007a14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1e5      	bne.n	80079e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3314      	adds	r3, #20
 8007a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	e853 3f00 	ldrex	r3, [r3]
 8007a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	f023 0301 	bic.w	r3, r3, #1
 8007a32:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	3314      	adds	r3, #20
 8007a3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a44:	e841 2300 	strex	r3, r2, [r1]
 8007a48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1e5      	bne.n	8007a1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d119      	bne.n	8007a8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	330c      	adds	r3, #12
 8007a5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	e853 3f00 	ldrex	r3, [r3]
 8007a66:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	f023 0310 	bic.w	r3, r3, #16
 8007a6e:	647b      	str	r3, [r7, #68]	; 0x44
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	330c      	adds	r3, #12
 8007a76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a78:	61ba      	str	r2, [r7, #24]
 8007a7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7c:	6979      	ldr	r1, [r7, #20]
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	e841 2300 	strex	r3, r2, [r1]
 8007a84:	613b      	str	r3, [r7, #16]
   return(result);
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1e5      	bne.n	8007a58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2220      	movs	r2, #32
 8007a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007a9a:	bf00      	nop
 8007a9c:	3754      	adds	r7, #84	; 0x54
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr

08007aa6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff fecf 	bl	8007864 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ac6:	bf00      	nop
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007ace:	b480      	push	{r7}
 8007ad0:	b085      	sub	sp, #20
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b21      	cmp	r3, #33	; 0x21
 8007ae0:	d13e      	bne.n	8007b60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aea:	d114      	bne.n	8007b16 <UART_Transmit_IT+0x48>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d110      	bne.n	8007b16 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	881b      	ldrh	r3, [r3, #0]
 8007afe:	461a      	mov	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	1c9a      	adds	r2, r3, #2
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	621a      	str	r2, [r3, #32]
 8007b14:	e008      	b.n	8007b28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	1c59      	adds	r1, r3, #1
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	6211      	str	r1, [r2, #32]
 8007b20:	781a      	ldrb	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	4619      	mov	r1, r3
 8007b36:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d10f      	bne.n	8007b5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68da      	ldr	r2, [r3, #12]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	e000      	b.n	8007b62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007b60:	2302      	movs	r3, #2
  }
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3714      	adds	r7, #20
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr

08007b6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b082      	sub	sp, #8
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68da      	ldr	r2, [r3, #12]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f7ff fe5e 	bl	8007850 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b08c      	sub	sp, #48	; 0x30
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b22      	cmp	r3, #34	; 0x22
 8007bb0:	f040 80ab 	bne.w	8007d0a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bbc:	d117      	bne.n	8007bee <UART_Receive_IT+0x50>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d113      	bne.n	8007bee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007be6:	1c9a      	adds	r2, r3, #2
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	629a      	str	r2, [r3, #40]	; 0x28
 8007bec:	e026      	b.n	8007c3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c00:	d007      	beq.n	8007c12 <UART_Receive_IT+0x74>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10a      	bne.n	8007c20 <UART_Receive_IT+0x82>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d106      	bne.n	8007c20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	e008      	b.n	8007c32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c36:	1c5a      	adds	r2, r3, #1
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	3b01      	subs	r3, #1
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	4619      	mov	r1, r3
 8007c4a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d15a      	bne.n	8007d06 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68da      	ldr	r2, [r3, #12]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 0220 	bic.w	r2, r2, #32
 8007c5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	695a      	ldr	r2, [r3, #20]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f022 0201 	bic.w	r2, r2, #1
 8007c7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2220      	movs	r2, #32
 8007c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d135      	bne.n	8007cfc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	330c      	adds	r3, #12
 8007c9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	e853 3f00 	ldrex	r3, [r3]
 8007ca4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f023 0310 	bic.w	r3, r3, #16
 8007cac:	627b      	str	r3, [r7, #36]	; 0x24
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	330c      	adds	r3, #12
 8007cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cb6:	623a      	str	r2, [r7, #32]
 8007cb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cba:	69f9      	ldr	r1, [r7, #28]
 8007cbc:	6a3a      	ldr	r2, [r7, #32]
 8007cbe:	e841 2300 	strex	r3, r2, [r1]
 8007cc2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1e5      	bne.n	8007c96 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0310 	and.w	r3, r3, #16
 8007cd4:	2b10      	cmp	r3, #16
 8007cd6:	d10a      	bne.n	8007cee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007cd8:	2300      	movs	r3, #0
 8007cda:	60fb      	str	r3, [r7, #12]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	60fb      	str	r3, [r7, #12]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	60fb      	str	r3, [r7, #12]
 8007cec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7ff fdbf 	bl	8007878 <HAL_UARTEx_RxEventCallback>
 8007cfa:	e002      	b.n	8007d02 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7fb fb41 	bl	8003384 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d02:	2300      	movs	r3, #0
 8007d04:	e002      	b.n	8007d0c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	e000      	b.n	8007d0c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007d0a:	2302      	movs	r3, #2
  }
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3730      	adds	r7, #48	; 0x30
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d18:	b09f      	sub	sp, #124	; 0x7c
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d2a:	68d9      	ldr	r1, [r3, #12]
 8007d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	ea40 0301 	orr.w	r3, r0, r1
 8007d34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d38:	689a      	ldr	r2, [r3, #8]
 8007d3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	431a      	orrs	r2, r3
 8007d40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	431a      	orrs	r2, r3
 8007d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d48:	69db      	ldr	r3, [r3, #28]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007d58:	f021 010c 	bic.w	r1, r1, #12
 8007d5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d62:	430b      	orrs	r3, r1
 8007d64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	695b      	ldr	r3, [r3, #20]
 8007d6c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d72:	6999      	ldr	r1, [r3, #24]
 8007d74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	ea40 0301 	orr.w	r3, r0, r1
 8007d7c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	4bc5      	ldr	r3, [pc, #788]	; (8008098 <UART_SetConfig+0x384>)
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d004      	beq.n	8007d92 <UART_SetConfig+0x7e>
 8007d88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	4bc3      	ldr	r3, [pc, #780]	; (800809c <UART_SetConfig+0x388>)
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d103      	bne.n	8007d9a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007d92:	f7fe f96f 	bl	8006074 <HAL_RCC_GetPCLK2Freq>
 8007d96:	6778      	str	r0, [r7, #116]	; 0x74
 8007d98:	e002      	b.n	8007da0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d9a:	f7fe f957 	bl	800604c <HAL_RCC_GetPCLK1Freq>
 8007d9e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da2:	69db      	ldr	r3, [r3, #28]
 8007da4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007da8:	f040 80b6 	bne.w	8007f18 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007dac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dae:	461c      	mov	r4, r3
 8007db0:	f04f 0500 	mov.w	r5, #0
 8007db4:	4622      	mov	r2, r4
 8007db6:	462b      	mov	r3, r5
 8007db8:	1891      	adds	r1, r2, r2
 8007dba:	6439      	str	r1, [r7, #64]	; 0x40
 8007dbc:	415b      	adcs	r3, r3
 8007dbe:	647b      	str	r3, [r7, #68]	; 0x44
 8007dc0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007dc4:	1912      	adds	r2, r2, r4
 8007dc6:	eb45 0303 	adc.w	r3, r5, r3
 8007dca:	f04f 0000 	mov.w	r0, #0
 8007dce:	f04f 0100 	mov.w	r1, #0
 8007dd2:	00d9      	lsls	r1, r3, #3
 8007dd4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007dd8:	00d0      	lsls	r0, r2, #3
 8007dda:	4602      	mov	r2, r0
 8007ddc:	460b      	mov	r3, r1
 8007dde:	1911      	adds	r1, r2, r4
 8007de0:	6639      	str	r1, [r7, #96]	; 0x60
 8007de2:	416b      	adcs	r3, r5
 8007de4:	667b      	str	r3, [r7, #100]	; 0x64
 8007de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	461a      	mov	r2, r3
 8007dec:	f04f 0300 	mov.w	r3, #0
 8007df0:	1891      	adds	r1, r2, r2
 8007df2:	63b9      	str	r1, [r7, #56]	; 0x38
 8007df4:	415b      	adcs	r3, r3
 8007df6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007df8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007dfc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007e00:	f7f8 ff42 	bl	8000c88 <__aeabi_uldivmod>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4ba5      	ldr	r3, [pc, #660]	; (80080a0 <UART_SetConfig+0x38c>)
 8007e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007e0e:	095b      	lsrs	r3, r3, #5
 8007e10:	011e      	lsls	r6, r3, #4
 8007e12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e14:	461c      	mov	r4, r3
 8007e16:	f04f 0500 	mov.w	r5, #0
 8007e1a:	4622      	mov	r2, r4
 8007e1c:	462b      	mov	r3, r5
 8007e1e:	1891      	adds	r1, r2, r2
 8007e20:	6339      	str	r1, [r7, #48]	; 0x30
 8007e22:	415b      	adcs	r3, r3
 8007e24:	637b      	str	r3, [r7, #52]	; 0x34
 8007e26:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e2a:	1912      	adds	r2, r2, r4
 8007e2c:	eb45 0303 	adc.w	r3, r5, r3
 8007e30:	f04f 0000 	mov.w	r0, #0
 8007e34:	f04f 0100 	mov.w	r1, #0
 8007e38:	00d9      	lsls	r1, r3, #3
 8007e3a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e3e:	00d0      	lsls	r0, r2, #3
 8007e40:	4602      	mov	r2, r0
 8007e42:	460b      	mov	r3, r1
 8007e44:	1911      	adds	r1, r2, r4
 8007e46:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e48:	416b      	adcs	r3, r5
 8007e4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	461a      	mov	r2, r3
 8007e52:	f04f 0300 	mov.w	r3, #0
 8007e56:	1891      	adds	r1, r2, r2
 8007e58:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e5a:	415b      	adcs	r3, r3
 8007e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e62:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007e66:	f7f8 ff0f 	bl	8000c88 <__aeabi_uldivmod>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	4b8c      	ldr	r3, [pc, #560]	; (80080a0 <UART_SetConfig+0x38c>)
 8007e70:	fba3 1302 	umull	r1, r3, r3, r2
 8007e74:	095b      	lsrs	r3, r3, #5
 8007e76:	2164      	movs	r1, #100	; 0x64
 8007e78:	fb01 f303 	mul.w	r3, r1, r3
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	00db      	lsls	r3, r3, #3
 8007e80:	3332      	adds	r3, #50	; 0x32
 8007e82:	4a87      	ldr	r2, [pc, #540]	; (80080a0 <UART_SetConfig+0x38c>)
 8007e84:	fba2 2303 	umull	r2, r3, r2, r3
 8007e88:	095b      	lsrs	r3, r3, #5
 8007e8a:	005b      	lsls	r3, r3, #1
 8007e8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e90:	441e      	add	r6, r3
 8007e92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e94:	4618      	mov	r0, r3
 8007e96:	f04f 0100 	mov.w	r1, #0
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	1894      	adds	r4, r2, r2
 8007ea0:	623c      	str	r4, [r7, #32]
 8007ea2:	415b      	adcs	r3, r3
 8007ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ea6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007eaa:	1812      	adds	r2, r2, r0
 8007eac:	eb41 0303 	adc.w	r3, r1, r3
 8007eb0:	f04f 0400 	mov.w	r4, #0
 8007eb4:	f04f 0500 	mov.w	r5, #0
 8007eb8:	00dd      	lsls	r5, r3, #3
 8007eba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ebe:	00d4      	lsls	r4, r2, #3
 8007ec0:	4622      	mov	r2, r4
 8007ec2:	462b      	mov	r3, r5
 8007ec4:	1814      	adds	r4, r2, r0
 8007ec6:	653c      	str	r4, [r7, #80]	; 0x50
 8007ec8:	414b      	adcs	r3, r1
 8007eca:	657b      	str	r3, [r7, #84]	; 0x54
 8007ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	f04f 0300 	mov.w	r3, #0
 8007ed6:	1891      	adds	r1, r2, r2
 8007ed8:	61b9      	str	r1, [r7, #24]
 8007eda:	415b      	adcs	r3, r3
 8007edc:	61fb      	str	r3, [r7, #28]
 8007ede:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ee2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007ee6:	f7f8 fecf 	bl	8000c88 <__aeabi_uldivmod>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4b6c      	ldr	r3, [pc, #432]	; (80080a0 <UART_SetConfig+0x38c>)
 8007ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ef4:	095b      	lsrs	r3, r3, #5
 8007ef6:	2164      	movs	r1, #100	; 0x64
 8007ef8:	fb01 f303 	mul.w	r3, r1, r3
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	3332      	adds	r3, #50	; 0x32
 8007f02:	4a67      	ldr	r2, [pc, #412]	; (80080a0 <UART_SetConfig+0x38c>)
 8007f04:	fba2 2303 	umull	r2, r3, r2, r3
 8007f08:	095b      	lsrs	r3, r3, #5
 8007f0a:	f003 0207 	and.w	r2, r3, #7
 8007f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4432      	add	r2, r6
 8007f14:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f16:	e0b9      	b.n	800808c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f1a:	461c      	mov	r4, r3
 8007f1c:	f04f 0500 	mov.w	r5, #0
 8007f20:	4622      	mov	r2, r4
 8007f22:	462b      	mov	r3, r5
 8007f24:	1891      	adds	r1, r2, r2
 8007f26:	6139      	str	r1, [r7, #16]
 8007f28:	415b      	adcs	r3, r3
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f30:	1912      	adds	r2, r2, r4
 8007f32:	eb45 0303 	adc.w	r3, r5, r3
 8007f36:	f04f 0000 	mov.w	r0, #0
 8007f3a:	f04f 0100 	mov.w	r1, #0
 8007f3e:	00d9      	lsls	r1, r3, #3
 8007f40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f44:	00d0      	lsls	r0, r2, #3
 8007f46:	4602      	mov	r2, r0
 8007f48:	460b      	mov	r3, r1
 8007f4a:	eb12 0804 	adds.w	r8, r2, r4
 8007f4e:	eb43 0905 	adc.w	r9, r3, r5
 8007f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f04f 0100 	mov.w	r1, #0
 8007f5c:	f04f 0200 	mov.w	r2, #0
 8007f60:	f04f 0300 	mov.w	r3, #0
 8007f64:	008b      	lsls	r3, r1, #2
 8007f66:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007f6a:	0082      	lsls	r2, r0, #2
 8007f6c:	4640      	mov	r0, r8
 8007f6e:	4649      	mov	r1, r9
 8007f70:	f7f8 fe8a 	bl	8000c88 <__aeabi_uldivmod>
 8007f74:	4602      	mov	r2, r0
 8007f76:	460b      	mov	r3, r1
 8007f78:	4b49      	ldr	r3, [pc, #292]	; (80080a0 <UART_SetConfig+0x38c>)
 8007f7a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f7e:	095b      	lsrs	r3, r3, #5
 8007f80:	011e      	lsls	r6, r3, #4
 8007f82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f84:	4618      	mov	r0, r3
 8007f86:	f04f 0100 	mov.w	r1, #0
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	1894      	adds	r4, r2, r2
 8007f90:	60bc      	str	r4, [r7, #8]
 8007f92:	415b      	adcs	r3, r3
 8007f94:	60fb      	str	r3, [r7, #12]
 8007f96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f9a:	1812      	adds	r2, r2, r0
 8007f9c:	eb41 0303 	adc.w	r3, r1, r3
 8007fa0:	f04f 0400 	mov.w	r4, #0
 8007fa4:	f04f 0500 	mov.w	r5, #0
 8007fa8:	00dd      	lsls	r5, r3, #3
 8007faa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007fae:	00d4      	lsls	r4, r2, #3
 8007fb0:	4622      	mov	r2, r4
 8007fb2:	462b      	mov	r3, r5
 8007fb4:	1814      	adds	r4, r2, r0
 8007fb6:	64bc      	str	r4, [r7, #72]	; 0x48
 8007fb8:	414b      	adcs	r3, r1
 8007fba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f04f 0100 	mov.w	r1, #0
 8007fc6:	f04f 0200 	mov.w	r2, #0
 8007fca:	f04f 0300 	mov.w	r3, #0
 8007fce:	008b      	lsls	r3, r1, #2
 8007fd0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fd4:	0082      	lsls	r2, r0, #2
 8007fd6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007fda:	f7f8 fe55 	bl	8000c88 <__aeabi_uldivmod>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4b2f      	ldr	r3, [pc, #188]	; (80080a0 <UART_SetConfig+0x38c>)
 8007fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8007fe8:	095b      	lsrs	r3, r3, #5
 8007fea:	2164      	movs	r1, #100	; 0x64
 8007fec:	fb01 f303 	mul.w	r3, r1, r3
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	011b      	lsls	r3, r3, #4
 8007ff4:	3332      	adds	r3, #50	; 0x32
 8007ff6:	4a2a      	ldr	r2, [pc, #168]	; (80080a0 <UART_SetConfig+0x38c>)
 8007ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ffc:	095b      	lsrs	r3, r3, #5
 8007ffe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008002:	441e      	add	r6, r3
 8008004:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008006:	4618      	mov	r0, r3
 8008008:	f04f 0100 	mov.w	r1, #0
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	1894      	adds	r4, r2, r2
 8008012:	603c      	str	r4, [r7, #0]
 8008014:	415b      	adcs	r3, r3
 8008016:	607b      	str	r3, [r7, #4]
 8008018:	e9d7 2300 	ldrd	r2, r3, [r7]
 800801c:	1812      	adds	r2, r2, r0
 800801e:	eb41 0303 	adc.w	r3, r1, r3
 8008022:	f04f 0400 	mov.w	r4, #0
 8008026:	f04f 0500 	mov.w	r5, #0
 800802a:	00dd      	lsls	r5, r3, #3
 800802c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008030:	00d4      	lsls	r4, r2, #3
 8008032:	4622      	mov	r2, r4
 8008034:	462b      	mov	r3, r5
 8008036:	eb12 0a00 	adds.w	sl, r2, r0
 800803a:	eb43 0b01 	adc.w	fp, r3, r1
 800803e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	4618      	mov	r0, r3
 8008044:	f04f 0100 	mov.w	r1, #0
 8008048:	f04f 0200 	mov.w	r2, #0
 800804c:	f04f 0300 	mov.w	r3, #0
 8008050:	008b      	lsls	r3, r1, #2
 8008052:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008056:	0082      	lsls	r2, r0, #2
 8008058:	4650      	mov	r0, sl
 800805a:	4659      	mov	r1, fp
 800805c:	f7f8 fe14 	bl	8000c88 <__aeabi_uldivmod>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4b0e      	ldr	r3, [pc, #56]	; (80080a0 <UART_SetConfig+0x38c>)
 8008066:	fba3 1302 	umull	r1, r3, r3, r2
 800806a:	095b      	lsrs	r3, r3, #5
 800806c:	2164      	movs	r1, #100	; 0x64
 800806e:	fb01 f303 	mul.w	r3, r1, r3
 8008072:	1ad3      	subs	r3, r2, r3
 8008074:	011b      	lsls	r3, r3, #4
 8008076:	3332      	adds	r3, #50	; 0x32
 8008078:	4a09      	ldr	r2, [pc, #36]	; (80080a0 <UART_SetConfig+0x38c>)
 800807a:	fba2 2303 	umull	r2, r3, r2, r3
 800807e:	095b      	lsrs	r3, r3, #5
 8008080:	f003 020f 	and.w	r2, r3, #15
 8008084:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4432      	add	r2, r6
 800808a:	609a      	str	r2, [r3, #8]
}
 800808c:	bf00      	nop
 800808e:	377c      	adds	r7, #124	; 0x7c
 8008090:	46bd      	mov	sp, r7
 8008092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008096:	bf00      	nop
 8008098:	40011000 	.word	0x40011000
 800809c:	40011400 	.word	0x40011400
 80080a0:	51eb851f 	.word	0x51eb851f

080080a4 <__errno>:
 80080a4:	4b01      	ldr	r3, [pc, #4]	; (80080ac <__errno+0x8>)
 80080a6:	6818      	ldr	r0, [r3, #0]
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	2000000c 	.word	0x2000000c

080080b0 <__libc_init_array>:
 80080b0:	b570      	push	{r4, r5, r6, lr}
 80080b2:	4d0d      	ldr	r5, [pc, #52]	; (80080e8 <__libc_init_array+0x38>)
 80080b4:	4c0d      	ldr	r4, [pc, #52]	; (80080ec <__libc_init_array+0x3c>)
 80080b6:	1b64      	subs	r4, r4, r5
 80080b8:	10a4      	asrs	r4, r4, #2
 80080ba:	2600      	movs	r6, #0
 80080bc:	42a6      	cmp	r6, r4
 80080be:	d109      	bne.n	80080d4 <__libc_init_array+0x24>
 80080c0:	4d0b      	ldr	r5, [pc, #44]	; (80080f0 <__libc_init_array+0x40>)
 80080c2:	4c0c      	ldr	r4, [pc, #48]	; (80080f4 <__libc_init_array+0x44>)
 80080c4:	f002 fd7e 	bl	800abc4 <_init>
 80080c8:	1b64      	subs	r4, r4, r5
 80080ca:	10a4      	asrs	r4, r4, #2
 80080cc:	2600      	movs	r6, #0
 80080ce:	42a6      	cmp	r6, r4
 80080d0:	d105      	bne.n	80080de <__libc_init_array+0x2e>
 80080d2:	bd70      	pop	{r4, r5, r6, pc}
 80080d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d8:	4798      	blx	r3
 80080da:	3601      	adds	r6, #1
 80080dc:	e7ee      	b.n	80080bc <__libc_init_array+0xc>
 80080de:	f855 3b04 	ldr.w	r3, [r5], #4
 80080e2:	4798      	blx	r3
 80080e4:	3601      	adds	r6, #1
 80080e6:	e7f2      	b.n	80080ce <__libc_init_array+0x1e>
 80080e8:	0800b1fc 	.word	0x0800b1fc
 80080ec:	0800b1fc 	.word	0x0800b1fc
 80080f0:	0800b1fc 	.word	0x0800b1fc
 80080f4:	0800b200 	.word	0x0800b200

080080f8 <memset>:
 80080f8:	4402      	add	r2, r0
 80080fa:	4603      	mov	r3, r0
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d100      	bne.n	8008102 <memset+0xa>
 8008100:	4770      	bx	lr
 8008102:	f803 1b01 	strb.w	r1, [r3], #1
 8008106:	e7f9      	b.n	80080fc <memset+0x4>

08008108 <__cvt>:
 8008108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800810c:	ec55 4b10 	vmov	r4, r5, d0
 8008110:	2d00      	cmp	r5, #0
 8008112:	460e      	mov	r6, r1
 8008114:	4619      	mov	r1, r3
 8008116:	462b      	mov	r3, r5
 8008118:	bfbb      	ittet	lt
 800811a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800811e:	461d      	movlt	r5, r3
 8008120:	2300      	movge	r3, #0
 8008122:	232d      	movlt	r3, #45	; 0x2d
 8008124:	700b      	strb	r3, [r1, #0]
 8008126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008128:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800812c:	4691      	mov	r9, r2
 800812e:	f023 0820 	bic.w	r8, r3, #32
 8008132:	bfbc      	itt	lt
 8008134:	4622      	movlt	r2, r4
 8008136:	4614      	movlt	r4, r2
 8008138:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800813c:	d005      	beq.n	800814a <__cvt+0x42>
 800813e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008142:	d100      	bne.n	8008146 <__cvt+0x3e>
 8008144:	3601      	adds	r6, #1
 8008146:	2102      	movs	r1, #2
 8008148:	e000      	b.n	800814c <__cvt+0x44>
 800814a:	2103      	movs	r1, #3
 800814c:	ab03      	add	r3, sp, #12
 800814e:	9301      	str	r3, [sp, #4]
 8008150:	ab02      	add	r3, sp, #8
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	ec45 4b10 	vmov	d0, r4, r5
 8008158:	4653      	mov	r3, sl
 800815a:	4632      	mov	r2, r6
 800815c:	f000 fe18 	bl	8008d90 <_dtoa_r>
 8008160:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008164:	4607      	mov	r7, r0
 8008166:	d102      	bne.n	800816e <__cvt+0x66>
 8008168:	f019 0f01 	tst.w	r9, #1
 800816c:	d022      	beq.n	80081b4 <__cvt+0xac>
 800816e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008172:	eb07 0906 	add.w	r9, r7, r6
 8008176:	d110      	bne.n	800819a <__cvt+0x92>
 8008178:	783b      	ldrb	r3, [r7, #0]
 800817a:	2b30      	cmp	r3, #48	; 0x30
 800817c:	d10a      	bne.n	8008194 <__cvt+0x8c>
 800817e:	2200      	movs	r2, #0
 8008180:	2300      	movs	r3, #0
 8008182:	4620      	mov	r0, r4
 8008184:	4629      	mov	r1, r5
 8008186:	f7f8 fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800818a:	b918      	cbnz	r0, 8008194 <__cvt+0x8c>
 800818c:	f1c6 0601 	rsb	r6, r6, #1
 8008190:	f8ca 6000 	str.w	r6, [sl]
 8008194:	f8da 3000 	ldr.w	r3, [sl]
 8008198:	4499      	add	r9, r3
 800819a:	2200      	movs	r2, #0
 800819c:	2300      	movs	r3, #0
 800819e:	4620      	mov	r0, r4
 80081a0:	4629      	mov	r1, r5
 80081a2:	f7f8 fc91 	bl	8000ac8 <__aeabi_dcmpeq>
 80081a6:	b108      	cbz	r0, 80081ac <__cvt+0xa4>
 80081a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80081ac:	2230      	movs	r2, #48	; 0x30
 80081ae:	9b03      	ldr	r3, [sp, #12]
 80081b0:	454b      	cmp	r3, r9
 80081b2:	d307      	bcc.n	80081c4 <__cvt+0xbc>
 80081b4:	9b03      	ldr	r3, [sp, #12]
 80081b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081b8:	1bdb      	subs	r3, r3, r7
 80081ba:	4638      	mov	r0, r7
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	b004      	add	sp, #16
 80081c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c4:	1c59      	adds	r1, r3, #1
 80081c6:	9103      	str	r1, [sp, #12]
 80081c8:	701a      	strb	r2, [r3, #0]
 80081ca:	e7f0      	b.n	80081ae <__cvt+0xa6>

080081cc <__exponent>:
 80081cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081ce:	4603      	mov	r3, r0
 80081d0:	2900      	cmp	r1, #0
 80081d2:	bfb8      	it	lt
 80081d4:	4249      	neglt	r1, r1
 80081d6:	f803 2b02 	strb.w	r2, [r3], #2
 80081da:	bfb4      	ite	lt
 80081dc:	222d      	movlt	r2, #45	; 0x2d
 80081de:	222b      	movge	r2, #43	; 0x2b
 80081e0:	2909      	cmp	r1, #9
 80081e2:	7042      	strb	r2, [r0, #1]
 80081e4:	dd2a      	ble.n	800823c <__exponent+0x70>
 80081e6:	f10d 0407 	add.w	r4, sp, #7
 80081ea:	46a4      	mov	ip, r4
 80081ec:	270a      	movs	r7, #10
 80081ee:	46a6      	mov	lr, r4
 80081f0:	460a      	mov	r2, r1
 80081f2:	fb91 f6f7 	sdiv	r6, r1, r7
 80081f6:	fb07 1516 	mls	r5, r7, r6, r1
 80081fa:	3530      	adds	r5, #48	; 0x30
 80081fc:	2a63      	cmp	r2, #99	; 0x63
 80081fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8008202:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008206:	4631      	mov	r1, r6
 8008208:	dcf1      	bgt.n	80081ee <__exponent+0x22>
 800820a:	3130      	adds	r1, #48	; 0x30
 800820c:	f1ae 0502 	sub.w	r5, lr, #2
 8008210:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008214:	1c44      	adds	r4, r0, #1
 8008216:	4629      	mov	r1, r5
 8008218:	4561      	cmp	r1, ip
 800821a:	d30a      	bcc.n	8008232 <__exponent+0x66>
 800821c:	f10d 0209 	add.w	r2, sp, #9
 8008220:	eba2 020e 	sub.w	r2, r2, lr
 8008224:	4565      	cmp	r5, ip
 8008226:	bf88      	it	hi
 8008228:	2200      	movhi	r2, #0
 800822a:	4413      	add	r3, r2
 800822c:	1a18      	subs	r0, r3, r0
 800822e:	b003      	add	sp, #12
 8008230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008232:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008236:	f804 2f01 	strb.w	r2, [r4, #1]!
 800823a:	e7ed      	b.n	8008218 <__exponent+0x4c>
 800823c:	2330      	movs	r3, #48	; 0x30
 800823e:	3130      	adds	r1, #48	; 0x30
 8008240:	7083      	strb	r3, [r0, #2]
 8008242:	70c1      	strb	r1, [r0, #3]
 8008244:	1d03      	adds	r3, r0, #4
 8008246:	e7f1      	b.n	800822c <__exponent+0x60>

08008248 <_printf_float>:
 8008248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	ed2d 8b02 	vpush	{d8}
 8008250:	b08d      	sub	sp, #52	; 0x34
 8008252:	460c      	mov	r4, r1
 8008254:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008258:	4616      	mov	r6, r2
 800825a:	461f      	mov	r7, r3
 800825c:	4605      	mov	r5, r0
 800825e:	f001 fd3b 	bl	8009cd8 <_localeconv_r>
 8008262:	f8d0 a000 	ldr.w	sl, [r0]
 8008266:	4650      	mov	r0, sl
 8008268:	f7f7 ffb2 	bl	80001d0 <strlen>
 800826c:	2300      	movs	r3, #0
 800826e:	930a      	str	r3, [sp, #40]	; 0x28
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	9305      	str	r3, [sp, #20]
 8008274:	f8d8 3000 	ldr.w	r3, [r8]
 8008278:	f894 b018 	ldrb.w	fp, [r4, #24]
 800827c:	3307      	adds	r3, #7
 800827e:	f023 0307 	bic.w	r3, r3, #7
 8008282:	f103 0208 	add.w	r2, r3, #8
 8008286:	f8c8 2000 	str.w	r2, [r8]
 800828a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008292:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008296:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800829a:	9307      	str	r3, [sp, #28]
 800829c:	f8cd 8018 	str.w	r8, [sp, #24]
 80082a0:	ee08 0a10 	vmov	s16, r0
 80082a4:	4b9f      	ldr	r3, [pc, #636]	; (8008524 <_printf_float+0x2dc>)
 80082a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082aa:	f04f 32ff 	mov.w	r2, #4294967295
 80082ae:	f7f8 fc3d 	bl	8000b2c <__aeabi_dcmpun>
 80082b2:	bb88      	cbnz	r0, 8008318 <_printf_float+0xd0>
 80082b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082b8:	4b9a      	ldr	r3, [pc, #616]	; (8008524 <_printf_float+0x2dc>)
 80082ba:	f04f 32ff 	mov.w	r2, #4294967295
 80082be:	f7f8 fc17 	bl	8000af0 <__aeabi_dcmple>
 80082c2:	bb48      	cbnz	r0, 8008318 <_printf_float+0xd0>
 80082c4:	2200      	movs	r2, #0
 80082c6:	2300      	movs	r3, #0
 80082c8:	4640      	mov	r0, r8
 80082ca:	4649      	mov	r1, r9
 80082cc:	f7f8 fc06 	bl	8000adc <__aeabi_dcmplt>
 80082d0:	b110      	cbz	r0, 80082d8 <_printf_float+0x90>
 80082d2:	232d      	movs	r3, #45	; 0x2d
 80082d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082d8:	4b93      	ldr	r3, [pc, #588]	; (8008528 <_printf_float+0x2e0>)
 80082da:	4894      	ldr	r0, [pc, #592]	; (800852c <_printf_float+0x2e4>)
 80082dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80082e0:	bf94      	ite	ls
 80082e2:	4698      	movls	r8, r3
 80082e4:	4680      	movhi	r8, r0
 80082e6:	2303      	movs	r3, #3
 80082e8:	6123      	str	r3, [r4, #16]
 80082ea:	9b05      	ldr	r3, [sp, #20]
 80082ec:	f023 0204 	bic.w	r2, r3, #4
 80082f0:	6022      	str	r2, [r4, #0]
 80082f2:	f04f 0900 	mov.w	r9, #0
 80082f6:	9700      	str	r7, [sp, #0]
 80082f8:	4633      	mov	r3, r6
 80082fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80082fc:	4621      	mov	r1, r4
 80082fe:	4628      	mov	r0, r5
 8008300:	f000 f9d8 	bl	80086b4 <_printf_common>
 8008304:	3001      	adds	r0, #1
 8008306:	f040 8090 	bne.w	800842a <_printf_float+0x1e2>
 800830a:	f04f 30ff 	mov.w	r0, #4294967295
 800830e:	b00d      	add	sp, #52	; 0x34
 8008310:	ecbd 8b02 	vpop	{d8}
 8008314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008318:	4642      	mov	r2, r8
 800831a:	464b      	mov	r3, r9
 800831c:	4640      	mov	r0, r8
 800831e:	4649      	mov	r1, r9
 8008320:	f7f8 fc04 	bl	8000b2c <__aeabi_dcmpun>
 8008324:	b140      	cbz	r0, 8008338 <_printf_float+0xf0>
 8008326:	464b      	mov	r3, r9
 8008328:	2b00      	cmp	r3, #0
 800832a:	bfbc      	itt	lt
 800832c:	232d      	movlt	r3, #45	; 0x2d
 800832e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008332:	487f      	ldr	r0, [pc, #508]	; (8008530 <_printf_float+0x2e8>)
 8008334:	4b7f      	ldr	r3, [pc, #508]	; (8008534 <_printf_float+0x2ec>)
 8008336:	e7d1      	b.n	80082dc <_printf_float+0x94>
 8008338:	6863      	ldr	r3, [r4, #4]
 800833a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800833e:	9206      	str	r2, [sp, #24]
 8008340:	1c5a      	adds	r2, r3, #1
 8008342:	d13f      	bne.n	80083c4 <_printf_float+0x17c>
 8008344:	2306      	movs	r3, #6
 8008346:	6063      	str	r3, [r4, #4]
 8008348:	9b05      	ldr	r3, [sp, #20]
 800834a:	6861      	ldr	r1, [r4, #4]
 800834c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008350:	2300      	movs	r3, #0
 8008352:	9303      	str	r3, [sp, #12]
 8008354:	ab0a      	add	r3, sp, #40	; 0x28
 8008356:	e9cd b301 	strd	fp, r3, [sp, #4]
 800835a:	ab09      	add	r3, sp, #36	; 0x24
 800835c:	ec49 8b10 	vmov	d0, r8, r9
 8008360:	9300      	str	r3, [sp, #0]
 8008362:	6022      	str	r2, [r4, #0]
 8008364:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008368:	4628      	mov	r0, r5
 800836a:	f7ff fecd 	bl	8008108 <__cvt>
 800836e:	9b06      	ldr	r3, [sp, #24]
 8008370:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008372:	2b47      	cmp	r3, #71	; 0x47
 8008374:	4680      	mov	r8, r0
 8008376:	d108      	bne.n	800838a <_printf_float+0x142>
 8008378:	1cc8      	adds	r0, r1, #3
 800837a:	db02      	blt.n	8008382 <_printf_float+0x13a>
 800837c:	6863      	ldr	r3, [r4, #4]
 800837e:	4299      	cmp	r1, r3
 8008380:	dd41      	ble.n	8008406 <_printf_float+0x1be>
 8008382:	f1ab 0b02 	sub.w	fp, fp, #2
 8008386:	fa5f fb8b 	uxtb.w	fp, fp
 800838a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800838e:	d820      	bhi.n	80083d2 <_printf_float+0x18a>
 8008390:	3901      	subs	r1, #1
 8008392:	465a      	mov	r2, fp
 8008394:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008398:	9109      	str	r1, [sp, #36]	; 0x24
 800839a:	f7ff ff17 	bl	80081cc <__exponent>
 800839e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083a0:	1813      	adds	r3, r2, r0
 80083a2:	2a01      	cmp	r2, #1
 80083a4:	4681      	mov	r9, r0
 80083a6:	6123      	str	r3, [r4, #16]
 80083a8:	dc02      	bgt.n	80083b0 <_printf_float+0x168>
 80083aa:	6822      	ldr	r2, [r4, #0]
 80083ac:	07d2      	lsls	r2, r2, #31
 80083ae:	d501      	bpl.n	80083b4 <_printf_float+0x16c>
 80083b0:	3301      	adds	r3, #1
 80083b2:	6123      	str	r3, [r4, #16]
 80083b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d09c      	beq.n	80082f6 <_printf_float+0xae>
 80083bc:	232d      	movs	r3, #45	; 0x2d
 80083be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083c2:	e798      	b.n	80082f6 <_printf_float+0xae>
 80083c4:	9a06      	ldr	r2, [sp, #24]
 80083c6:	2a47      	cmp	r2, #71	; 0x47
 80083c8:	d1be      	bne.n	8008348 <_printf_float+0x100>
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1bc      	bne.n	8008348 <_printf_float+0x100>
 80083ce:	2301      	movs	r3, #1
 80083d0:	e7b9      	b.n	8008346 <_printf_float+0xfe>
 80083d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80083d6:	d118      	bne.n	800840a <_printf_float+0x1c2>
 80083d8:	2900      	cmp	r1, #0
 80083da:	6863      	ldr	r3, [r4, #4]
 80083dc:	dd0b      	ble.n	80083f6 <_printf_float+0x1ae>
 80083de:	6121      	str	r1, [r4, #16]
 80083e0:	b913      	cbnz	r3, 80083e8 <_printf_float+0x1a0>
 80083e2:	6822      	ldr	r2, [r4, #0]
 80083e4:	07d0      	lsls	r0, r2, #31
 80083e6:	d502      	bpl.n	80083ee <_printf_float+0x1a6>
 80083e8:	3301      	adds	r3, #1
 80083ea:	440b      	add	r3, r1
 80083ec:	6123      	str	r3, [r4, #16]
 80083ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80083f0:	f04f 0900 	mov.w	r9, #0
 80083f4:	e7de      	b.n	80083b4 <_printf_float+0x16c>
 80083f6:	b913      	cbnz	r3, 80083fe <_printf_float+0x1b6>
 80083f8:	6822      	ldr	r2, [r4, #0]
 80083fa:	07d2      	lsls	r2, r2, #31
 80083fc:	d501      	bpl.n	8008402 <_printf_float+0x1ba>
 80083fe:	3302      	adds	r3, #2
 8008400:	e7f4      	b.n	80083ec <_printf_float+0x1a4>
 8008402:	2301      	movs	r3, #1
 8008404:	e7f2      	b.n	80083ec <_printf_float+0x1a4>
 8008406:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800840a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800840c:	4299      	cmp	r1, r3
 800840e:	db05      	blt.n	800841c <_printf_float+0x1d4>
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	6121      	str	r1, [r4, #16]
 8008414:	07d8      	lsls	r0, r3, #31
 8008416:	d5ea      	bpl.n	80083ee <_printf_float+0x1a6>
 8008418:	1c4b      	adds	r3, r1, #1
 800841a:	e7e7      	b.n	80083ec <_printf_float+0x1a4>
 800841c:	2900      	cmp	r1, #0
 800841e:	bfd4      	ite	le
 8008420:	f1c1 0202 	rsble	r2, r1, #2
 8008424:	2201      	movgt	r2, #1
 8008426:	4413      	add	r3, r2
 8008428:	e7e0      	b.n	80083ec <_printf_float+0x1a4>
 800842a:	6823      	ldr	r3, [r4, #0]
 800842c:	055a      	lsls	r2, r3, #21
 800842e:	d407      	bmi.n	8008440 <_printf_float+0x1f8>
 8008430:	6923      	ldr	r3, [r4, #16]
 8008432:	4642      	mov	r2, r8
 8008434:	4631      	mov	r1, r6
 8008436:	4628      	mov	r0, r5
 8008438:	47b8      	blx	r7
 800843a:	3001      	adds	r0, #1
 800843c:	d12c      	bne.n	8008498 <_printf_float+0x250>
 800843e:	e764      	b.n	800830a <_printf_float+0xc2>
 8008440:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008444:	f240 80e0 	bls.w	8008608 <_printf_float+0x3c0>
 8008448:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800844c:	2200      	movs	r2, #0
 800844e:	2300      	movs	r3, #0
 8008450:	f7f8 fb3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008454:	2800      	cmp	r0, #0
 8008456:	d034      	beq.n	80084c2 <_printf_float+0x27a>
 8008458:	4a37      	ldr	r2, [pc, #220]	; (8008538 <_printf_float+0x2f0>)
 800845a:	2301      	movs	r3, #1
 800845c:	4631      	mov	r1, r6
 800845e:	4628      	mov	r0, r5
 8008460:	47b8      	blx	r7
 8008462:	3001      	adds	r0, #1
 8008464:	f43f af51 	beq.w	800830a <_printf_float+0xc2>
 8008468:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800846c:	429a      	cmp	r2, r3
 800846e:	db02      	blt.n	8008476 <_printf_float+0x22e>
 8008470:	6823      	ldr	r3, [r4, #0]
 8008472:	07d8      	lsls	r0, r3, #31
 8008474:	d510      	bpl.n	8008498 <_printf_float+0x250>
 8008476:	ee18 3a10 	vmov	r3, s16
 800847a:	4652      	mov	r2, sl
 800847c:	4631      	mov	r1, r6
 800847e:	4628      	mov	r0, r5
 8008480:	47b8      	blx	r7
 8008482:	3001      	adds	r0, #1
 8008484:	f43f af41 	beq.w	800830a <_printf_float+0xc2>
 8008488:	f04f 0800 	mov.w	r8, #0
 800848c:	f104 091a 	add.w	r9, r4, #26
 8008490:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008492:	3b01      	subs	r3, #1
 8008494:	4543      	cmp	r3, r8
 8008496:	dc09      	bgt.n	80084ac <_printf_float+0x264>
 8008498:	6823      	ldr	r3, [r4, #0]
 800849a:	079b      	lsls	r3, r3, #30
 800849c:	f100 8105 	bmi.w	80086aa <_printf_float+0x462>
 80084a0:	68e0      	ldr	r0, [r4, #12]
 80084a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084a4:	4298      	cmp	r0, r3
 80084a6:	bfb8      	it	lt
 80084a8:	4618      	movlt	r0, r3
 80084aa:	e730      	b.n	800830e <_printf_float+0xc6>
 80084ac:	2301      	movs	r3, #1
 80084ae:	464a      	mov	r2, r9
 80084b0:	4631      	mov	r1, r6
 80084b2:	4628      	mov	r0, r5
 80084b4:	47b8      	blx	r7
 80084b6:	3001      	adds	r0, #1
 80084b8:	f43f af27 	beq.w	800830a <_printf_float+0xc2>
 80084bc:	f108 0801 	add.w	r8, r8, #1
 80084c0:	e7e6      	b.n	8008490 <_printf_float+0x248>
 80084c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	dc39      	bgt.n	800853c <_printf_float+0x2f4>
 80084c8:	4a1b      	ldr	r2, [pc, #108]	; (8008538 <_printf_float+0x2f0>)
 80084ca:	2301      	movs	r3, #1
 80084cc:	4631      	mov	r1, r6
 80084ce:	4628      	mov	r0, r5
 80084d0:	47b8      	blx	r7
 80084d2:	3001      	adds	r0, #1
 80084d4:	f43f af19 	beq.w	800830a <_printf_float+0xc2>
 80084d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084dc:	4313      	orrs	r3, r2
 80084de:	d102      	bne.n	80084e6 <_printf_float+0x29e>
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	07d9      	lsls	r1, r3, #31
 80084e4:	d5d8      	bpl.n	8008498 <_printf_float+0x250>
 80084e6:	ee18 3a10 	vmov	r3, s16
 80084ea:	4652      	mov	r2, sl
 80084ec:	4631      	mov	r1, r6
 80084ee:	4628      	mov	r0, r5
 80084f0:	47b8      	blx	r7
 80084f2:	3001      	adds	r0, #1
 80084f4:	f43f af09 	beq.w	800830a <_printf_float+0xc2>
 80084f8:	f04f 0900 	mov.w	r9, #0
 80084fc:	f104 0a1a 	add.w	sl, r4, #26
 8008500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008502:	425b      	negs	r3, r3
 8008504:	454b      	cmp	r3, r9
 8008506:	dc01      	bgt.n	800850c <_printf_float+0x2c4>
 8008508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800850a:	e792      	b.n	8008432 <_printf_float+0x1ea>
 800850c:	2301      	movs	r3, #1
 800850e:	4652      	mov	r2, sl
 8008510:	4631      	mov	r1, r6
 8008512:	4628      	mov	r0, r5
 8008514:	47b8      	blx	r7
 8008516:	3001      	adds	r0, #1
 8008518:	f43f aef7 	beq.w	800830a <_printf_float+0xc2>
 800851c:	f109 0901 	add.w	r9, r9, #1
 8008520:	e7ee      	b.n	8008500 <_printf_float+0x2b8>
 8008522:	bf00      	nop
 8008524:	7fefffff 	.word	0x7fefffff
 8008528:	0800ae14 	.word	0x0800ae14
 800852c:	0800ae18 	.word	0x0800ae18
 8008530:	0800ae20 	.word	0x0800ae20
 8008534:	0800ae1c 	.word	0x0800ae1c
 8008538:	0800ae24 	.word	0x0800ae24
 800853c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800853e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008540:	429a      	cmp	r2, r3
 8008542:	bfa8      	it	ge
 8008544:	461a      	movge	r2, r3
 8008546:	2a00      	cmp	r2, #0
 8008548:	4691      	mov	r9, r2
 800854a:	dc37      	bgt.n	80085bc <_printf_float+0x374>
 800854c:	f04f 0b00 	mov.w	fp, #0
 8008550:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008554:	f104 021a 	add.w	r2, r4, #26
 8008558:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800855a:	9305      	str	r3, [sp, #20]
 800855c:	eba3 0309 	sub.w	r3, r3, r9
 8008560:	455b      	cmp	r3, fp
 8008562:	dc33      	bgt.n	80085cc <_printf_float+0x384>
 8008564:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008568:	429a      	cmp	r2, r3
 800856a:	db3b      	blt.n	80085e4 <_printf_float+0x39c>
 800856c:	6823      	ldr	r3, [r4, #0]
 800856e:	07da      	lsls	r2, r3, #31
 8008570:	d438      	bmi.n	80085e4 <_printf_float+0x39c>
 8008572:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008574:	9b05      	ldr	r3, [sp, #20]
 8008576:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	eba2 0901 	sub.w	r9, r2, r1
 800857e:	4599      	cmp	r9, r3
 8008580:	bfa8      	it	ge
 8008582:	4699      	movge	r9, r3
 8008584:	f1b9 0f00 	cmp.w	r9, #0
 8008588:	dc35      	bgt.n	80085f6 <_printf_float+0x3ae>
 800858a:	f04f 0800 	mov.w	r8, #0
 800858e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008592:	f104 0a1a 	add.w	sl, r4, #26
 8008596:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800859a:	1a9b      	subs	r3, r3, r2
 800859c:	eba3 0309 	sub.w	r3, r3, r9
 80085a0:	4543      	cmp	r3, r8
 80085a2:	f77f af79 	ble.w	8008498 <_printf_float+0x250>
 80085a6:	2301      	movs	r3, #1
 80085a8:	4652      	mov	r2, sl
 80085aa:	4631      	mov	r1, r6
 80085ac:	4628      	mov	r0, r5
 80085ae:	47b8      	blx	r7
 80085b0:	3001      	adds	r0, #1
 80085b2:	f43f aeaa 	beq.w	800830a <_printf_float+0xc2>
 80085b6:	f108 0801 	add.w	r8, r8, #1
 80085ba:	e7ec      	b.n	8008596 <_printf_float+0x34e>
 80085bc:	4613      	mov	r3, r2
 80085be:	4631      	mov	r1, r6
 80085c0:	4642      	mov	r2, r8
 80085c2:	4628      	mov	r0, r5
 80085c4:	47b8      	blx	r7
 80085c6:	3001      	adds	r0, #1
 80085c8:	d1c0      	bne.n	800854c <_printf_float+0x304>
 80085ca:	e69e      	b.n	800830a <_printf_float+0xc2>
 80085cc:	2301      	movs	r3, #1
 80085ce:	4631      	mov	r1, r6
 80085d0:	4628      	mov	r0, r5
 80085d2:	9205      	str	r2, [sp, #20]
 80085d4:	47b8      	blx	r7
 80085d6:	3001      	adds	r0, #1
 80085d8:	f43f ae97 	beq.w	800830a <_printf_float+0xc2>
 80085dc:	9a05      	ldr	r2, [sp, #20]
 80085de:	f10b 0b01 	add.w	fp, fp, #1
 80085e2:	e7b9      	b.n	8008558 <_printf_float+0x310>
 80085e4:	ee18 3a10 	vmov	r3, s16
 80085e8:	4652      	mov	r2, sl
 80085ea:	4631      	mov	r1, r6
 80085ec:	4628      	mov	r0, r5
 80085ee:	47b8      	blx	r7
 80085f0:	3001      	adds	r0, #1
 80085f2:	d1be      	bne.n	8008572 <_printf_float+0x32a>
 80085f4:	e689      	b.n	800830a <_printf_float+0xc2>
 80085f6:	9a05      	ldr	r2, [sp, #20]
 80085f8:	464b      	mov	r3, r9
 80085fa:	4442      	add	r2, r8
 80085fc:	4631      	mov	r1, r6
 80085fe:	4628      	mov	r0, r5
 8008600:	47b8      	blx	r7
 8008602:	3001      	adds	r0, #1
 8008604:	d1c1      	bne.n	800858a <_printf_float+0x342>
 8008606:	e680      	b.n	800830a <_printf_float+0xc2>
 8008608:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800860a:	2a01      	cmp	r2, #1
 800860c:	dc01      	bgt.n	8008612 <_printf_float+0x3ca>
 800860e:	07db      	lsls	r3, r3, #31
 8008610:	d538      	bpl.n	8008684 <_printf_float+0x43c>
 8008612:	2301      	movs	r3, #1
 8008614:	4642      	mov	r2, r8
 8008616:	4631      	mov	r1, r6
 8008618:	4628      	mov	r0, r5
 800861a:	47b8      	blx	r7
 800861c:	3001      	adds	r0, #1
 800861e:	f43f ae74 	beq.w	800830a <_printf_float+0xc2>
 8008622:	ee18 3a10 	vmov	r3, s16
 8008626:	4652      	mov	r2, sl
 8008628:	4631      	mov	r1, r6
 800862a:	4628      	mov	r0, r5
 800862c:	47b8      	blx	r7
 800862e:	3001      	adds	r0, #1
 8008630:	f43f ae6b 	beq.w	800830a <_printf_float+0xc2>
 8008634:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008638:	2200      	movs	r2, #0
 800863a:	2300      	movs	r3, #0
 800863c:	f7f8 fa44 	bl	8000ac8 <__aeabi_dcmpeq>
 8008640:	b9d8      	cbnz	r0, 800867a <_printf_float+0x432>
 8008642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008644:	f108 0201 	add.w	r2, r8, #1
 8008648:	3b01      	subs	r3, #1
 800864a:	4631      	mov	r1, r6
 800864c:	4628      	mov	r0, r5
 800864e:	47b8      	blx	r7
 8008650:	3001      	adds	r0, #1
 8008652:	d10e      	bne.n	8008672 <_printf_float+0x42a>
 8008654:	e659      	b.n	800830a <_printf_float+0xc2>
 8008656:	2301      	movs	r3, #1
 8008658:	4652      	mov	r2, sl
 800865a:	4631      	mov	r1, r6
 800865c:	4628      	mov	r0, r5
 800865e:	47b8      	blx	r7
 8008660:	3001      	adds	r0, #1
 8008662:	f43f ae52 	beq.w	800830a <_printf_float+0xc2>
 8008666:	f108 0801 	add.w	r8, r8, #1
 800866a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800866c:	3b01      	subs	r3, #1
 800866e:	4543      	cmp	r3, r8
 8008670:	dcf1      	bgt.n	8008656 <_printf_float+0x40e>
 8008672:	464b      	mov	r3, r9
 8008674:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008678:	e6dc      	b.n	8008434 <_printf_float+0x1ec>
 800867a:	f04f 0800 	mov.w	r8, #0
 800867e:	f104 0a1a 	add.w	sl, r4, #26
 8008682:	e7f2      	b.n	800866a <_printf_float+0x422>
 8008684:	2301      	movs	r3, #1
 8008686:	4642      	mov	r2, r8
 8008688:	e7df      	b.n	800864a <_printf_float+0x402>
 800868a:	2301      	movs	r3, #1
 800868c:	464a      	mov	r2, r9
 800868e:	4631      	mov	r1, r6
 8008690:	4628      	mov	r0, r5
 8008692:	47b8      	blx	r7
 8008694:	3001      	adds	r0, #1
 8008696:	f43f ae38 	beq.w	800830a <_printf_float+0xc2>
 800869a:	f108 0801 	add.w	r8, r8, #1
 800869e:	68e3      	ldr	r3, [r4, #12]
 80086a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086a2:	1a5b      	subs	r3, r3, r1
 80086a4:	4543      	cmp	r3, r8
 80086a6:	dcf0      	bgt.n	800868a <_printf_float+0x442>
 80086a8:	e6fa      	b.n	80084a0 <_printf_float+0x258>
 80086aa:	f04f 0800 	mov.w	r8, #0
 80086ae:	f104 0919 	add.w	r9, r4, #25
 80086b2:	e7f4      	b.n	800869e <_printf_float+0x456>

080086b4 <_printf_common>:
 80086b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086b8:	4616      	mov	r6, r2
 80086ba:	4699      	mov	r9, r3
 80086bc:	688a      	ldr	r2, [r1, #8]
 80086be:	690b      	ldr	r3, [r1, #16]
 80086c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086c4:	4293      	cmp	r3, r2
 80086c6:	bfb8      	it	lt
 80086c8:	4613      	movlt	r3, r2
 80086ca:	6033      	str	r3, [r6, #0]
 80086cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086d0:	4607      	mov	r7, r0
 80086d2:	460c      	mov	r4, r1
 80086d4:	b10a      	cbz	r2, 80086da <_printf_common+0x26>
 80086d6:	3301      	adds	r3, #1
 80086d8:	6033      	str	r3, [r6, #0]
 80086da:	6823      	ldr	r3, [r4, #0]
 80086dc:	0699      	lsls	r1, r3, #26
 80086de:	bf42      	ittt	mi
 80086e0:	6833      	ldrmi	r3, [r6, #0]
 80086e2:	3302      	addmi	r3, #2
 80086e4:	6033      	strmi	r3, [r6, #0]
 80086e6:	6825      	ldr	r5, [r4, #0]
 80086e8:	f015 0506 	ands.w	r5, r5, #6
 80086ec:	d106      	bne.n	80086fc <_printf_common+0x48>
 80086ee:	f104 0a19 	add.w	sl, r4, #25
 80086f2:	68e3      	ldr	r3, [r4, #12]
 80086f4:	6832      	ldr	r2, [r6, #0]
 80086f6:	1a9b      	subs	r3, r3, r2
 80086f8:	42ab      	cmp	r3, r5
 80086fa:	dc26      	bgt.n	800874a <_printf_common+0x96>
 80086fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008700:	1e13      	subs	r3, r2, #0
 8008702:	6822      	ldr	r2, [r4, #0]
 8008704:	bf18      	it	ne
 8008706:	2301      	movne	r3, #1
 8008708:	0692      	lsls	r2, r2, #26
 800870a:	d42b      	bmi.n	8008764 <_printf_common+0xb0>
 800870c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008710:	4649      	mov	r1, r9
 8008712:	4638      	mov	r0, r7
 8008714:	47c0      	blx	r8
 8008716:	3001      	adds	r0, #1
 8008718:	d01e      	beq.n	8008758 <_printf_common+0xa4>
 800871a:	6823      	ldr	r3, [r4, #0]
 800871c:	68e5      	ldr	r5, [r4, #12]
 800871e:	6832      	ldr	r2, [r6, #0]
 8008720:	f003 0306 	and.w	r3, r3, #6
 8008724:	2b04      	cmp	r3, #4
 8008726:	bf08      	it	eq
 8008728:	1aad      	subeq	r5, r5, r2
 800872a:	68a3      	ldr	r3, [r4, #8]
 800872c:	6922      	ldr	r2, [r4, #16]
 800872e:	bf0c      	ite	eq
 8008730:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008734:	2500      	movne	r5, #0
 8008736:	4293      	cmp	r3, r2
 8008738:	bfc4      	itt	gt
 800873a:	1a9b      	subgt	r3, r3, r2
 800873c:	18ed      	addgt	r5, r5, r3
 800873e:	2600      	movs	r6, #0
 8008740:	341a      	adds	r4, #26
 8008742:	42b5      	cmp	r5, r6
 8008744:	d11a      	bne.n	800877c <_printf_common+0xc8>
 8008746:	2000      	movs	r0, #0
 8008748:	e008      	b.n	800875c <_printf_common+0xa8>
 800874a:	2301      	movs	r3, #1
 800874c:	4652      	mov	r2, sl
 800874e:	4649      	mov	r1, r9
 8008750:	4638      	mov	r0, r7
 8008752:	47c0      	blx	r8
 8008754:	3001      	adds	r0, #1
 8008756:	d103      	bne.n	8008760 <_printf_common+0xac>
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008760:	3501      	adds	r5, #1
 8008762:	e7c6      	b.n	80086f2 <_printf_common+0x3e>
 8008764:	18e1      	adds	r1, r4, r3
 8008766:	1c5a      	adds	r2, r3, #1
 8008768:	2030      	movs	r0, #48	; 0x30
 800876a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800876e:	4422      	add	r2, r4
 8008770:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008774:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008778:	3302      	adds	r3, #2
 800877a:	e7c7      	b.n	800870c <_printf_common+0x58>
 800877c:	2301      	movs	r3, #1
 800877e:	4622      	mov	r2, r4
 8008780:	4649      	mov	r1, r9
 8008782:	4638      	mov	r0, r7
 8008784:	47c0      	blx	r8
 8008786:	3001      	adds	r0, #1
 8008788:	d0e6      	beq.n	8008758 <_printf_common+0xa4>
 800878a:	3601      	adds	r6, #1
 800878c:	e7d9      	b.n	8008742 <_printf_common+0x8e>
	...

08008790 <_printf_i>:
 8008790:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008794:	460c      	mov	r4, r1
 8008796:	4691      	mov	r9, r2
 8008798:	7e27      	ldrb	r7, [r4, #24]
 800879a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800879c:	2f78      	cmp	r7, #120	; 0x78
 800879e:	4680      	mov	r8, r0
 80087a0:	469a      	mov	sl, r3
 80087a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087a6:	d807      	bhi.n	80087b8 <_printf_i+0x28>
 80087a8:	2f62      	cmp	r7, #98	; 0x62
 80087aa:	d80a      	bhi.n	80087c2 <_printf_i+0x32>
 80087ac:	2f00      	cmp	r7, #0
 80087ae:	f000 80d8 	beq.w	8008962 <_printf_i+0x1d2>
 80087b2:	2f58      	cmp	r7, #88	; 0x58
 80087b4:	f000 80a3 	beq.w	80088fe <_printf_i+0x16e>
 80087b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087c0:	e03a      	b.n	8008838 <_printf_i+0xa8>
 80087c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087c6:	2b15      	cmp	r3, #21
 80087c8:	d8f6      	bhi.n	80087b8 <_printf_i+0x28>
 80087ca:	a001      	add	r0, pc, #4	; (adr r0, 80087d0 <_printf_i+0x40>)
 80087cc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80087d0:	08008829 	.word	0x08008829
 80087d4:	0800883d 	.word	0x0800883d
 80087d8:	080087b9 	.word	0x080087b9
 80087dc:	080087b9 	.word	0x080087b9
 80087e0:	080087b9 	.word	0x080087b9
 80087e4:	080087b9 	.word	0x080087b9
 80087e8:	0800883d 	.word	0x0800883d
 80087ec:	080087b9 	.word	0x080087b9
 80087f0:	080087b9 	.word	0x080087b9
 80087f4:	080087b9 	.word	0x080087b9
 80087f8:	080087b9 	.word	0x080087b9
 80087fc:	08008949 	.word	0x08008949
 8008800:	0800886d 	.word	0x0800886d
 8008804:	0800892b 	.word	0x0800892b
 8008808:	080087b9 	.word	0x080087b9
 800880c:	080087b9 	.word	0x080087b9
 8008810:	0800896b 	.word	0x0800896b
 8008814:	080087b9 	.word	0x080087b9
 8008818:	0800886d 	.word	0x0800886d
 800881c:	080087b9 	.word	0x080087b9
 8008820:	080087b9 	.word	0x080087b9
 8008824:	08008933 	.word	0x08008933
 8008828:	680b      	ldr	r3, [r1, #0]
 800882a:	1d1a      	adds	r2, r3, #4
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	600a      	str	r2, [r1, #0]
 8008830:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008834:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008838:	2301      	movs	r3, #1
 800883a:	e0a3      	b.n	8008984 <_printf_i+0x1f4>
 800883c:	6825      	ldr	r5, [r4, #0]
 800883e:	6808      	ldr	r0, [r1, #0]
 8008840:	062e      	lsls	r6, r5, #24
 8008842:	f100 0304 	add.w	r3, r0, #4
 8008846:	d50a      	bpl.n	800885e <_printf_i+0xce>
 8008848:	6805      	ldr	r5, [r0, #0]
 800884a:	600b      	str	r3, [r1, #0]
 800884c:	2d00      	cmp	r5, #0
 800884e:	da03      	bge.n	8008858 <_printf_i+0xc8>
 8008850:	232d      	movs	r3, #45	; 0x2d
 8008852:	426d      	negs	r5, r5
 8008854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008858:	485e      	ldr	r0, [pc, #376]	; (80089d4 <_printf_i+0x244>)
 800885a:	230a      	movs	r3, #10
 800885c:	e019      	b.n	8008892 <_printf_i+0x102>
 800885e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008862:	6805      	ldr	r5, [r0, #0]
 8008864:	600b      	str	r3, [r1, #0]
 8008866:	bf18      	it	ne
 8008868:	b22d      	sxthne	r5, r5
 800886a:	e7ef      	b.n	800884c <_printf_i+0xbc>
 800886c:	680b      	ldr	r3, [r1, #0]
 800886e:	6825      	ldr	r5, [r4, #0]
 8008870:	1d18      	adds	r0, r3, #4
 8008872:	6008      	str	r0, [r1, #0]
 8008874:	0628      	lsls	r0, r5, #24
 8008876:	d501      	bpl.n	800887c <_printf_i+0xec>
 8008878:	681d      	ldr	r5, [r3, #0]
 800887a:	e002      	b.n	8008882 <_printf_i+0xf2>
 800887c:	0669      	lsls	r1, r5, #25
 800887e:	d5fb      	bpl.n	8008878 <_printf_i+0xe8>
 8008880:	881d      	ldrh	r5, [r3, #0]
 8008882:	4854      	ldr	r0, [pc, #336]	; (80089d4 <_printf_i+0x244>)
 8008884:	2f6f      	cmp	r7, #111	; 0x6f
 8008886:	bf0c      	ite	eq
 8008888:	2308      	moveq	r3, #8
 800888a:	230a      	movne	r3, #10
 800888c:	2100      	movs	r1, #0
 800888e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008892:	6866      	ldr	r6, [r4, #4]
 8008894:	60a6      	str	r6, [r4, #8]
 8008896:	2e00      	cmp	r6, #0
 8008898:	bfa2      	ittt	ge
 800889a:	6821      	ldrge	r1, [r4, #0]
 800889c:	f021 0104 	bicge.w	r1, r1, #4
 80088a0:	6021      	strge	r1, [r4, #0]
 80088a2:	b90d      	cbnz	r5, 80088a8 <_printf_i+0x118>
 80088a4:	2e00      	cmp	r6, #0
 80088a6:	d04d      	beq.n	8008944 <_printf_i+0x1b4>
 80088a8:	4616      	mov	r6, r2
 80088aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80088ae:	fb03 5711 	mls	r7, r3, r1, r5
 80088b2:	5dc7      	ldrb	r7, [r0, r7]
 80088b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088b8:	462f      	mov	r7, r5
 80088ba:	42bb      	cmp	r3, r7
 80088bc:	460d      	mov	r5, r1
 80088be:	d9f4      	bls.n	80088aa <_printf_i+0x11a>
 80088c0:	2b08      	cmp	r3, #8
 80088c2:	d10b      	bne.n	80088dc <_printf_i+0x14c>
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	07df      	lsls	r7, r3, #31
 80088c8:	d508      	bpl.n	80088dc <_printf_i+0x14c>
 80088ca:	6923      	ldr	r3, [r4, #16]
 80088cc:	6861      	ldr	r1, [r4, #4]
 80088ce:	4299      	cmp	r1, r3
 80088d0:	bfde      	ittt	le
 80088d2:	2330      	movle	r3, #48	; 0x30
 80088d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088dc:	1b92      	subs	r2, r2, r6
 80088de:	6122      	str	r2, [r4, #16]
 80088e0:	f8cd a000 	str.w	sl, [sp]
 80088e4:	464b      	mov	r3, r9
 80088e6:	aa03      	add	r2, sp, #12
 80088e8:	4621      	mov	r1, r4
 80088ea:	4640      	mov	r0, r8
 80088ec:	f7ff fee2 	bl	80086b4 <_printf_common>
 80088f0:	3001      	adds	r0, #1
 80088f2:	d14c      	bne.n	800898e <_printf_i+0x1fe>
 80088f4:	f04f 30ff 	mov.w	r0, #4294967295
 80088f8:	b004      	add	sp, #16
 80088fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fe:	4835      	ldr	r0, [pc, #212]	; (80089d4 <_printf_i+0x244>)
 8008900:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	680e      	ldr	r6, [r1, #0]
 8008908:	061f      	lsls	r7, r3, #24
 800890a:	f856 5b04 	ldr.w	r5, [r6], #4
 800890e:	600e      	str	r6, [r1, #0]
 8008910:	d514      	bpl.n	800893c <_printf_i+0x1ac>
 8008912:	07d9      	lsls	r1, r3, #31
 8008914:	bf44      	itt	mi
 8008916:	f043 0320 	orrmi.w	r3, r3, #32
 800891a:	6023      	strmi	r3, [r4, #0]
 800891c:	b91d      	cbnz	r5, 8008926 <_printf_i+0x196>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	f023 0320 	bic.w	r3, r3, #32
 8008924:	6023      	str	r3, [r4, #0]
 8008926:	2310      	movs	r3, #16
 8008928:	e7b0      	b.n	800888c <_printf_i+0xfc>
 800892a:	6823      	ldr	r3, [r4, #0]
 800892c:	f043 0320 	orr.w	r3, r3, #32
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	2378      	movs	r3, #120	; 0x78
 8008934:	4828      	ldr	r0, [pc, #160]	; (80089d8 <_printf_i+0x248>)
 8008936:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800893a:	e7e3      	b.n	8008904 <_printf_i+0x174>
 800893c:	065e      	lsls	r6, r3, #25
 800893e:	bf48      	it	mi
 8008940:	b2ad      	uxthmi	r5, r5
 8008942:	e7e6      	b.n	8008912 <_printf_i+0x182>
 8008944:	4616      	mov	r6, r2
 8008946:	e7bb      	b.n	80088c0 <_printf_i+0x130>
 8008948:	680b      	ldr	r3, [r1, #0]
 800894a:	6826      	ldr	r6, [r4, #0]
 800894c:	6960      	ldr	r0, [r4, #20]
 800894e:	1d1d      	adds	r5, r3, #4
 8008950:	600d      	str	r5, [r1, #0]
 8008952:	0635      	lsls	r5, r6, #24
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	d501      	bpl.n	800895c <_printf_i+0x1cc>
 8008958:	6018      	str	r0, [r3, #0]
 800895a:	e002      	b.n	8008962 <_printf_i+0x1d2>
 800895c:	0671      	lsls	r1, r6, #25
 800895e:	d5fb      	bpl.n	8008958 <_printf_i+0x1c8>
 8008960:	8018      	strh	r0, [r3, #0]
 8008962:	2300      	movs	r3, #0
 8008964:	6123      	str	r3, [r4, #16]
 8008966:	4616      	mov	r6, r2
 8008968:	e7ba      	b.n	80088e0 <_printf_i+0x150>
 800896a:	680b      	ldr	r3, [r1, #0]
 800896c:	1d1a      	adds	r2, r3, #4
 800896e:	600a      	str	r2, [r1, #0]
 8008970:	681e      	ldr	r6, [r3, #0]
 8008972:	6862      	ldr	r2, [r4, #4]
 8008974:	2100      	movs	r1, #0
 8008976:	4630      	mov	r0, r6
 8008978:	f7f7 fc32 	bl	80001e0 <memchr>
 800897c:	b108      	cbz	r0, 8008982 <_printf_i+0x1f2>
 800897e:	1b80      	subs	r0, r0, r6
 8008980:	6060      	str	r0, [r4, #4]
 8008982:	6863      	ldr	r3, [r4, #4]
 8008984:	6123      	str	r3, [r4, #16]
 8008986:	2300      	movs	r3, #0
 8008988:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800898c:	e7a8      	b.n	80088e0 <_printf_i+0x150>
 800898e:	6923      	ldr	r3, [r4, #16]
 8008990:	4632      	mov	r2, r6
 8008992:	4649      	mov	r1, r9
 8008994:	4640      	mov	r0, r8
 8008996:	47d0      	blx	sl
 8008998:	3001      	adds	r0, #1
 800899a:	d0ab      	beq.n	80088f4 <_printf_i+0x164>
 800899c:	6823      	ldr	r3, [r4, #0]
 800899e:	079b      	lsls	r3, r3, #30
 80089a0:	d413      	bmi.n	80089ca <_printf_i+0x23a>
 80089a2:	68e0      	ldr	r0, [r4, #12]
 80089a4:	9b03      	ldr	r3, [sp, #12]
 80089a6:	4298      	cmp	r0, r3
 80089a8:	bfb8      	it	lt
 80089aa:	4618      	movlt	r0, r3
 80089ac:	e7a4      	b.n	80088f8 <_printf_i+0x168>
 80089ae:	2301      	movs	r3, #1
 80089b0:	4632      	mov	r2, r6
 80089b2:	4649      	mov	r1, r9
 80089b4:	4640      	mov	r0, r8
 80089b6:	47d0      	blx	sl
 80089b8:	3001      	adds	r0, #1
 80089ba:	d09b      	beq.n	80088f4 <_printf_i+0x164>
 80089bc:	3501      	adds	r5, #1
 80089be:	68e3      	ldr	r3, [r4, #12]
 80089c0:	9903      	ldr	r1, [sp, #12]
 80089c2:	1a5b      	subs	r3, r3, r1
 80089c4:	42ab      	cmp	r3, r5
 80089c6:	dcf2      	bgt.n	80089ae <_printf_i+0x21e>
 80089c8:	e7eb      	b.n	80089a2 <_printf_i+0x212>
 80089ca:	2500      	movs	r5, #0
 80089cc:	f104 0619 	add.w	r6, r4, #25
 80089d0:	e7f5      	b.n	80089be <_printf_i+0x22e>
 80089d2:	bf00      	nop
 80089d4:	0800ae26 	.word	0x0800ae26
 80089d8:	0800ae37 	.word	0x0800ae37

080089dc <iprintf>:
 80089dc:	b40f      	push	{r0, r1, r2, r3}
 80089de:	4b0a      	ldr	r3, [pc, #40]	; (8008a08 <iprintf+0x2c>)
 80089e0:	b513      	push	{r0, r1, r4, lr}
 80089e2:	681c      	ldr	r4, [r3, #0]
 80089e4:	b124      	cbz	r4, 80089f0 <iprintf+0x14>
 80089e6:	69a3      	ldr	r3, [r4, #24]
 80089e8:	b913      	cbnz	r3, 80089f0 <iprintf+0x14>
 80089ea:	4620      	mov	r0, r4
 80089ec:	f001 f8d6 	bl	8009b9c <__sinit>
 80089f0:	ab05      	add	r3, sp, #20
 80089f2:	9a04      	ldr	r2, [sp, #16]
 80089f4:	68a1      	ldr	r1, [r4, #8]
 80089f6:	9301      	str	r3, [sp, #4]
 80089f8:	4620      	mov	r0, r4
 80089fa:	f001 fe51 	bl	800a6a0 <_vfiprintf_r>
 80089fe:	b002      	add	sp, #8
 8008a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a04:	b004      	add	sp, #16
 8008a06:	4770      	bx	lr
 8008a08:	2000000c 	.word	0x2000000c

08008a0c <_puts_r>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	460e      	mov	r6, r1
 8008a10:	4605      	mov	r5, r0
 8008a12:	b118      	cbz	r0, 8008a1c <_puts_r+0x10>
 8008a14:	6983      	ldr	r3, [r0, #24]
 8008a16:	b90b      	cbnz	r3, 8008a1c <_puts_r+0x10>
 8008a18:	f001 f8c0 	bl	8009b9c <__sinit>
 8008a1c:	69ab      	ldr	r3, [r5, #24]
 8008a1e:	68ac      	ldr	r4, [r5, #8]
 8008a20:	b913      	cbnz	r3, 8008a28 <_puts_r+0x1c>
 8008a22:	4628      	mov	r0, r5
 8008a24:	f001 f8ba 	bl	8009b9c <__sinit>
 8008a28:	4b2c      	ldr	r3, [pc, #176]	; (8008adc <_puts_r+0xd0>)
 8008a2a:	429c      	cmp	r4, r3
 8008a2c:	d120      	bne.n	8008a70 <_puts_r+0x64>
 8008a2e:	686c      	ldr	r4, [r5, #4]
 8008a30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a32:	07db      	lsls	r3, r3, #31
 8008a34:	d405      	bmi.n	8008a42 <_puts_r+0x36>
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	0598      	lsls	r0, r3, #22
 8008a3a:	d402      	bmi.n	8008a42 <_puts_r+0x36>
 8008a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a3e:	f001 f950 	bl	8009ce2 <__retarget_lock_acquire_recursive>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	0719      	lsls	r1, r3, #28
 8008a46:	d51d      	bpl.n	8008a84 <_puts_r+0x78>
 8008a48:	6923      	ldr	r3, [r4, #16]
 8008a4a:	b1db      	cbz	r3, 8008a84 <_puts_r+0x78>
 8008a4c:	3e01      	subs	r6, #1
 8008a4e:	68a3      	ldr	r3, [r4, #8]
 8008a50:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008a54:	3b01      	subs	r3, #1
 8008a56:	60a3      	str	r3, [r4, #8]
 8008a58:	bb39      	cbnz	r1, 8008aaa <_puts_r+0x9e>
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	da38      	bge.n	8008ad0 <_puts_r+0xc4>
 8008a5e:	4622      	mov	r2, r4
 8008a60:	210a      	movs	r1, #10
 8008a62:	4628      	mov	r0, r5
 8008a64:	f000 f848 	bl	8008af8 <__swbuf_r>
 8008a68:	3001      	adds	r0, #1
 8008a6a:	d011      	beq.n	8008a90 <_puts_r+0x84>
 8008a6c:	250a      	movs	r5, #10
 8008a6e:	e011      	b.n	8008a94 <_puts_r+0x88>
 8008a70:	4b1b      	ldr	r3, [pc, #108]	; (8008ae0 <_puts_r+0xd4>)
 8008a72:	429c      	cmp	r4, r3
 8008a74:	d101      	bne.n	8008a7a <_puts_r+0x6e>
 8008a76:	68ac      	ldr	r4, [r5, #8]
 8008a78:	e7da      	b.n	8008a30 <_puts_r+0x24>
 8008a7a:	4b1a      	ldr	r3, [pc, #104]	; (8008ae4 <_puts_r+0xd8>)
 8008a7c:	429c      	cmp	r4, r3
 8008a7e:	bf08      	it	eq
 8008a80:	68ec      	ldreq	r4, [r5, #12]
 8008a82:	e7d5      	b.n	8008a30 <_puts_r+0x24>
 8008a84:	4621      	mov	r1, r4
 8008a86:	4628      	mov	r0, r5
 8008a88:	f000 f888 	bl	8008b9c <__swsetup_r>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	d0dd      	beq.n	8008a4c <_puts_r+0x40>
 8008a90:	f04f 35ff 	mov.w	r5, #4294967295
 8008a94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a96:	07da      	lsls	r2, r3, #31
 8008a98:	d405      	bmi.n	8008aa6 <_puts_r+0x9a>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	059b      	lsls	r3, r3, #22
 8008a9e:	d402      	bmi.n	8008aa6 <_puts_r+0x9a>
 8008aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aa2:	f001 f91f 	bl	8009ce4 <__retarget_lock_release_recursive>
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	bd70      	pop	{r4, r5, r6, pc}
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	da04      	bge.n	8008ab8 <_puts_r+0xac>
 8008aae:	69a2      	ldr	r2, [r4, #24]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	dc06      	bgt.n	8008ac2 <_puts_r+0xb6>
 8008ab4:	290a      	cmp	r1, #10
 8008ab6:	d004      	beq.n	8008ac2 <_puts_r+0xb6>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	6022      	str	r2, [r4, #0]
 8008abe:	7019      	strb	r1, [r3, #0]
 8008ac0:	e7c5      	b.n	8008a4e <_puts_r+0x42>
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	f000 f817 	bl	8008af8 <__swbuf_r>
 8008aca:	3001      	adds	r0, #1
 8008acc:	d1bf      	bne.n	8008a4e <_puts_r+0x42>
 8008ace:	e7df      	b.n	8008a90 <_puts_r+0x84>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	250a      	movs	r5, #10
 8008ad4:	1c5a      	adds	r2, r3, #1
 8008ad6:	6022      	str	r2, [r4, #0]
 8008ad8:	701d      	strb	r5, [r3, #0]
 8008ada:	e7db      	b.n	8008a94 <_puts_r+0x88>
 8008adc:	0800aefc 	.word	0x0800aefc
 8008ae0:	0800af1c 	.word	0x0800af1c
 8008ae4:	0800aedc 	.word	0x0800aedc

08008ae8 <puts>:
 8008ae8:	4b02      	ldr	r3, [pc, #8]	; (8008af4 <puts+0xc>)
 8008aea:	4601      	mov	r1, r0
 8008aec:	6818      	ldr	r0, [r3, #0]
 8008aee:	f7ff bf8d 	b.w	8008a0c <_puts_r>
 8008af2:	bf00      	nop
 8008af4:	2000000c 	.word	0x2000000c

08008af8 <__swbuf_r>:
 8008af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008afa:	460e      	mov	r6, r1
 8008afc:	4614      	mov	r4, r2
 8008afe:	4605      	mov	r5, r0
 8008b00:	b118      	cbz	r0, 8008b0a <__swbuf_r+0x12>
 8008b02:	6983      	ldr	r3, [r0, #24]
 8008b04:	b90b      	cbnz	r3, 8008b0a <__swbuf_r+0x12>
 8008b06:	f001 f849 	bl	8009b9c <__sinit>
 8008b0a:	4b21      	ldr	r3, [pc, #132]	; (8008b90 <__swbuf_r+0x98>)
 8008b0c:	429c      	cmp	r4, r3
 8008b0e:	d12b      	bne.n	8008b68 <__swbuf_r+0x70>
 8008b10:	686c      	ldr	r4, [r5, #4]
 8008b12:	69a3      	ldr	r3, [r4, #24]
 8008b14:	60a3      	str	r3, [r4, #8]
 8008b16:	89a3      	ldrh	r3, [r4, #12]
 8008b18:	071a      	lsls	r2, r3, #28
 8008b1a:	d52f      	bpl.n	8008b7c <__swbuf_r+0x84>
 8008b1c:	6923      	ldr	r3, [r4, #16]
 8008b1e:	b36b      	cbz	r3, 8008b7c <__swbuf_r+0x84>
 8008b20:	6923      	ldr	r3, [r4, #16]
 8008b22:	6820      	ldr	r0, [r4, #0]
 8008b24:	1ac0      	subs	r0, r0, r3
 8008b26:	6963      	ldr	r3, [r4, #20]
 8008b28:	b2f6      	uxtb	r6, r6
 8008b2a:	4283      	cmp	r3, r0
 8008b2c:	4637      	mov	r7, r6
 8008b2e:	dc04      	bgt.n	8008b3a <__swbuf_r+0x42>
 8008b30:	4621      	mov	r1, r4
 8008b32:	4628      	mov	r0, r5
 8008b34:	f000 ff9e 	bl	8009a74 <_fflush_r>
 8008b38:	bb30      	cbnz	r0, 8008b88 <__swbuf_r+0x90>
 8008b3a:	68a3      	ldr	r3, [r4, #8]
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	60a3      	str	r3, [r4, #8]
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	1c5a      	adds	r2, r3, #1
 8008b44:	6022      	str	r2, [r4, #0]
 8008b46:	701e      	strb	r6, [r3, #0]
 8008b48:	6963      	ldr	r3, [r4, #20]
 8008b4a:	3001      	adds	r0, #1
 8008b4c:	4283      	cmp	r3, r0
 8008b4e:	d004      	beq.n	8008b5a <__swbuf_r+0x62>
 8008b50:	89a3      	ldrh	r3, [r4, #12]
 8008b52:	07db      	lsls	r3, r3, #31
 8008b54:	d506      	bpl.n	8008b64 <__swbuf_r+0x6c>
 8008b56:	2e0a      	cmp	r6, #10
 8008b58:	d104      	bne.n	8008b64 <__swbuf_r+0x6c>
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	f000 ff89 	bl	8009a74 <_fflush_r>
 8008b62:	b988      	cbnz	r0, 8008b88 <__swbuf_r+0x90>
 8008b64:	4638      	mov	r0, r7
 8008b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b68:	4b0a      	ldr	r3, [pc, #40]	; (8008b94 <__swbuf_r+0x9c>)
 8008b6a:	429c      	cmp	r4, r3
 8008b6c:	d101      	bne.n	8008b72 <__swbuf_r+0x7a>
 8008b6e:	68ac      	ldr	r4, [r5, #8]
 8008b70:	e7cf      	b.n	8008b12 <__swbuf_r+0x1a>
 8008b72:	4b09      	ldr	r3, [pc, #36]	; (8008b98 <__swbuf_r+0xa0>)
 8008b74:	429c      	cmp	r4, r3
 8008b76:	bf08      	it	eq
 8008b78:	68ec      	ldreq	r4, [r5, #12]
 8008b7a:	e7ca      	b.n	8008b12 <__swbuf_r+0x1a>
 8008b7c:	4621      	mov	r1, r4
 8008b7e:	4628      	mov	r0, r5
 8008b80:	f000 f80c 	bl	8008b9c <__swsetup_r>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d0cb      	beq.n	8008b20 <__swbuf_r+0x28>
 8008b88:	f04f 37ff 	mov.w	r7, #4294967295
 8008b8c:	e7ea      	b.n	8008b64 <__swbuf_r+0x6c>
 8008b8e:	bf00      	nop
 8008b90:	0800aefc 	.word	0x0800aefc
 8008b94:	0800af1c 	.word	0x0800af1c
 8008b98:	0800aedc 	.word	0x0800aedc

08008b9c <__swsetup_r>:
 8008b9c:	4b32      	ldr	r3, [pc, #200]	; (8008c68 <__swsetup_r+0xcc>)
 8008b9e:	b570      	push	{r4, r5, r6, lr}
 8008ba0:	681d      	ldr	r5, [r3, #0]
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	b125      	cbz	r5, 8008bb2 <__swsetup_r+0x16>
 8008ba8:	69ab      	ldr	r3, [r5, #24]
 8008baa:	b913      	cbnz	r3, 8008bb2 <__swsetup_r+0x16>
 8008bac:	4628      	mov	r0, r5
 8008bae:	f000 fff5 	bl	8009b9c <__sinit>
 8008bb2:	4b2e      	ldr	r3, [pc, #184]	; (8008c6c <__swsetup_r+0xd0>)
 8008bb4:	429c      	cmp	r4, r3
 8008bb6:	d10f      	bne.n	8008bd8 <__swsetup_r+0x3c>
 8008bb8:	686c      	ldr	r4, [r5, #4]
 8008bba:	89a3      	ldrh	r3, [r4, #12]
 8008bbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bc0:	0719      	lsls	r1, r3, #28
 8008bc2:	d42c      	bmi.n	8008c1e <__swsetup_r+0x82>
 8008bc4:	06dd      	lsls	r5, r3, #27
 8008bc6:	d411      	bmi.n	8008bec <__swsetup_r+0x50>
 8008bc8:	2309      	movs	r3, #9
 8008bca:	6033      	str	r3, [r6, #0]
 8008bcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008bd0:	81a3      	strh	r3, [r4, #12]
 8008bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd6:	e03e      	b.n	8008c56 <__swsetup_r+0xba>
 8008bd8:	4b25      	ldr	r3, [pc, #148]	; (8008c70 <__swsetup_r+0xd4>)
 8008bda:	429c      	cmp	r4, r3
 8008bdc:	d101      	bne.n	8008be2 <__swsetup_r+0x46>
 8008bde:	68ac      	ldr	r4, [r5, #8]
 8008be0:	e7eb      	b.n	8008bba <__swsetup_r+0x1e>
 8008be2:	4b24      	ldr	r3, [pc, #144]	; (8008c74 <__swsetup_r+0xd8>)
 8008be4:	429c      	cmp	r4, r3
 8008be6:	bf08      	it	eq
 8008be8:	68ec      	ldreq	r4, [r5, #12]
 8008bea:	e7e6      	b.n	8008bba <__swsetup_r+0x1e>
 8008bec:	0758      	lsls	r0, r3, #29
 8008bee:	d512      	bpl.n	8008c16 <__swsetup_r+0x7a>
 8008bf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bf2:	b141      	cbz	r1, 8008c06 <__swsetup_r+0x6a>
 8008bf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d002      	beq.n	8008c02 <__swsetup_r+0x66>
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	f001 fc7b 	bl	800a4f8 <_free_r>
 8008c02:	2300      	movs	r3, #0
 8008c04:	6363      	str	r3, [r4, #52]	; 0x34
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c0c:	81a3      	strh	r3, [r4, #12]
 8008c0e:	2300      	movs	r3, #0
 8008c10:	6063      	str	r3, [r4, #4]
 8008c12:	6923      	ldr	r3, [r4, #16]
 8008c14:	6023      	str	r3, [r4, #0]
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	f043 0308 	orr.w	r3, r3, #8
 8008c1c:	81a3      	strh	r3, [r4, #12]
 8008c1e:	6923      	ldr	r3, [r4, #16]
 8008c20:	b94b      	cbnz	r3, 8008c36 <__swsetup_r+0x9a>
 8008c22:	89a3      	ldrh	r3, [r4, #12]
 8008c24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c2c:	d003      	beq.n	8008c36 <__swsetup_r+0x9a>
 8008c2e:	4621      	mov	r1, r4
 8008c30:	4630      	mov	r0, r6
 8008c32:	f001 f87d 	bl	8009d30 <__smakebuf_r>
 8008c36:	89a0      	ldrh	r0, [r4, #12]
 8008c38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c3c:	f010 0301 	ands.w	r3, r0, #1
 8008c40:	d00a      	beq.n	8008c58 <__swsetup_r+0xbc>
 8008c42:	2300      	movs	r3, #0
 8008c44:	60a3      	str	r3, [r4, #8]
 8008c46:	6963      	ldr	r3, [r4, #20]
 8008c48:	425b      	negs	r3, r3
 8008c4a:	61a3      	str	r3, [r4, #24]
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	b943      	cbnz	r3, 8008c62 <__swsetup_r+0xc6>
 8008c50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c54:	d1ba      	bne.n	8008bcc <__swsetup_r+0x30>
 8008c56:	bd70      	pop	{r4, r5, r6, pc}
 8008c58:	0781      	lsls	r1, r0, #30
 8008c5a:	bf58      	it	pl
 8008c5c:	6963      	ldrpl	r3, [r4, #20]
 8008c5e:	60a3      	str	r3, [r4, #8]
 8008c60:	e7f4      	b.n	8008c4c <__swsetup_r+0xb0>
 8008c62:	2000      	movs	r0, #0
 8008c64:	e7f7      	b.n	8008c56 <__swsetup_r+0xba>
 8008c66:	bf00      	nop
 8008c68:	2000000c 	.word	0x2000000c
 8008c6c:	0800aefc 	.word	0x0800aefc
 8008c70:	0800af1c 	.word	0x0800af1c
 8008c74:	0800aedc 	.word	0x0800aedc

08008c78 <quorem>:
 8008c78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c7c:	6903      	ldr	r3, [r0, #16]
 8008c7e:	690c      	ldr	r4, [r1, #16]
 8008c80:	42a3      	cmp	r3, r4
 8008c82:	4607      	mov	r7, r0
 8008c84:	f2c0 8081 	blt.w	8008d8a <quorem+0x112>
 8008c88:	3c01      	subs	r4, #1
 8008c8a:	f101 0814 	add.w	r8, r1, #20
 8008c8e:	f100 0514 	add.w	r5, r0, #20
 8008c92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c96:	9301      	str	r3, [sp, #4]
 8008c98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ca8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008cac:	fbb2 f6f3 	udiv	r6, r2, r3
 8008cb0:	d331      	bcc.n	8008d16 <quorem+0x9e>
 8008cb2:	f04f 0e00 	mov.w	lr, #0
 8008cb6:	4640      	mov	r0, r8
 8008cb8:	46ac      	mov	ip, r5
 8008cba:	46f2      	mov	sl, lr
 8008cbc:	f850 2b04 	ldr.w	r2, [r0], #4
 8008cc0:	b293      	uxth	r3, r2
 8008cc2:	fb06 e303 	mla	r3, r6, r3, lr
 8008cc6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	ebaa 0303 	sub.w	r3, sl, r3
 8008cd0:	0c12      	lsrs	r2, r2, #16
 8008cd2:	f8dc a000 	ldr.w	sl, [ip]
 8008cd6:	fb06 e202 	mla	r2, r6, r2, lr
 8008cda:	fa13 f38a 	uxtah	r3, r3, sl
 8008cde:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008ce2:	fa1f fa82 	uxth.w	sl, r2
 8008ce6:	f8dc 2000 	ldr.w	r2, [ip]
 8008cea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008cee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cf8:	4581      	cmp	r9, r0
 8008cfa:	f84c 3b04 	str.w	r3, [ip], #4
 8008cfe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008d02:	d2db      	bcs.n	8008cbc <quorem+0x44>
 8008d04:	f855 300b 	ldr.w	r3, [r5, fp]
 8008d08:	b92b      	cbnz	r3, 8008d16 <quorem+0x9e>
 8008d0a:	9b01      	ldr	r3, [sp, #4]
 8008d0c:	3b04      	subs	r3, #4
 8008d0e:	429d      	cmp	r5, r3
 8008d10:	461a      	mov	r2, r3
 8008d12:	d32e      	bcc.n	8008d72 <quorem+0xfa>
 8008d14:	613c      	str	r4, [r7, #16]
 8008d16:	4638      	mov	r0, r7
 8008d18:	f001 fade 	bl	800a2d8 <__mcmp>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	db24      	blt.n	8008d6a <quorem+0xf2>
 8008d20:	3601      	adds	r6, #1
 8008d22:	4628      	mov	r0, r5
 8008d24:	f04f 0c00 	mov.w	ip, #0
 8008d28:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d2c:	f8d0 e000 	ldr.w	lr, [r0]
 8008d30:	b293      	uxth	r3, r2
 8008d32:	ebac 0303 	sub.w	r3, ip, r3
 8008d36:	0c12      	lsrs	r2, r2, #16
 8008d38:	fa13 f38e 	uxtah	r3, r3, lr
 8008d3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d4a:	45c1      	cmp	r9, r8
 8008d4c:	f840 3b04 	str.w	r3, [r0], #4
 8008d50:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d54:	d2e8      	bcs.n	8008d28 <quorem+0xb0>
 8008d56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d5e:	b922      	cbnz	r2, 8008d6a <quorem+0xf2>
 8008d60:	3b04      	subs	r3, #4
 8008d62:	429d      	cmp	r5, r3
 8008d64:	461a      	mov	r2, r3
 8008d66:	d30a      	bcc.n	8008d7e <quorem+0x106>
 8008d68:	613c      	str	r4, [r7, #16]
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	b003      	add	sp, #12
 8008d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d72:	6812      	ldr	r2, [r2, #0]
 8008d74:	3b04      	subs	r3, #4
 8008d76:	2a00      	cmp	r2, #0
 8008d78:	d1cc      	bne.n	8008d14 <quorem+0x9c>
 8008d7a:	3c01      	subs	r4, #1
 8008d7c:	e7c7      	b.n	8008d0e <quorem+0x96>
 8008d7e:	6812      	ldr	r2, [r2, #0]
 8008d80:	3b04      	subs	r3, #4
 8008d82:	2a00      	cmp	r2, #0
 8008d84:	d1f0      	bne.n	8008d68 <quorem+0xf0>
 8008d86:	3c01      	subs	r4, #1
 8008d88:	e7eb      	b.n	8008d62 <quorem+0xea>
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	e7ee      	b.n	8008d6c <quorem+0xf4>
	...

08008d90 <_dtoa_r>:
 8008d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d94:	ed2d 8b02 	vpush	{d8}
 8008d98:	ec57 6b10 	vmov	r6, r7, d0
 8008d9c:	b095      	sub	sp, #84	; 0x54
 8008d9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008da0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008da4:	9105      	str	r1, [sp, #20]
 8008da6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008daa:	4604      	mov	r4, r0
 8008dac:	9209      	str	r2, [sp, #36]	; 0x24
 8008dae:	930f      	str	r3, [sp, #60]	; 0x3c
 8008db0:	b975      	cbnz	r5, 8008dd0 <_dtoa_r+0x40>
 8008db2:	2010      	movs	r0, #16
 8008db4:	f000 fffc 	bl	8009db0 <malloc>
 8008db8:	4602      	mov	r2, r0
 8008dba:	6260      	str	r0, [r4, #36]	; 0x24
 8008dbc:	b920      	cbnz	r0, 8008dc8 <_dtoa_r+0x38>
 8008dbe:	4bb2      	ldr	r3, [pc, #712]	; (8009088 <_dtoa_r+0x2f8>)
 8008dc0:	21ea      	movs	r1, #234	; 0xea
 8008dc2:	48b2      	ldr	r0, [pc, #712]	; (800908c <_dtoa_r+0x2fc>)
 8008dc4:	f001 fe02 	bl	800a9cc <__assert_func>
 8008dc8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008dcc:	6005      	str	r5, [r0, #0]
 8008dce:	60c5      	str	r5, [r0, #12]
 8008dd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dd2:	6819      	ldr	r1, [r3, #0]
 8008dd4:	b151      	cbz	r1, 8008dec <_dtoa_r+0x5c>
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	604a      	str	r2, [r1, #4]
 8008dda:	2301      	movs	r3, #1
 8008ddc:	4093      	lsls	r3, r2
 8008dde:	608b      	str	r3, [r1, #8]
 8008de0:	4620      	mov	r0, r4
 8008de2:	f001 f83b 	bl	8009e5c <_Bfree>
 8008de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008de8:	2200      	movs	r2, #0
 8008dea:	601a      	str	r2, [r3, #0]
 8008dec:	1e3b      	subs	r3, r7, #0
 8008dee:	bfb9      	ittee	lt
 8008df0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008df4:	9303      	strlt	r3, [sp, #12]
 8008df6:	2300      	movge	r3, #0
 8008df8:	f8c8 3000 	strge.w	r3, [r8]
 8008dfc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008e00:	4ba3      	ldr	r3, [pc, #652]	; (8009090 <_dtoa_r+0x300>)
 8008e02:	bfbc      	itt	lt
 8008e04:	2201      	movlt	r2, #1
 8008e06:	f8c8 2000 	strlt.w	r2, [r8]
 8008e0a:	ea33 0309 	bics.w	r3, r3, r9
 8008e0e:	d11b      	bne.n	8008e48 <_dtoa_r+0xb8>
 8008e10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e12:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e16:	6013      	str	r3, [r2, #0]
 8008e18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e1c:	4333      	orrs	r3, r6
 8008e1e:	f000 857a 	beq.w	8009916 <_dtoa_r+0xb86>
 8008e22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e24:	b963      	cbnz	r3, 8008e40 <_dtoa_r+0xb0>
 8008e26:	4b9b      	ldr	r3, [pc, #620]	; (8009094 <_dtoa_r+0x304>)
 8008e28:	e024      	b.n	8008e74 <_dtoa_r+0xe4>
 8008e2a:	4b9b      	ldr	r3, [pc, #620]	; (8009098 <_dtoa_r+0x308>)
 8008e2c:	9300      	str	r3, [sp, #0]
 8008e2e:	3308      	adds	r3, #8
 8008e30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e32:	6013      	str	r3, [r2, #0]
 8008e34:	9800      	ldr	r0, [sp, #0]
 8008e36:	b015      	add	sp, #84	; 0x54
 8008e38:	ecbd 8b02 	vpop	{d8}
 8008e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e40:	4b94      	ldr	r3, [pc, #592]	; (8009094 <_dtoa_r+0x304>)
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	3303      	adds	r3, #3
 8008e46:	e7f3      	b.n	8008e30 <_dtoa_r+0xa0>
 8008e48:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	ec51 0b17 	vmov	r0, r1, d7
 8008e52:	2300      	movs	r3, #0
 8008e54:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008e58:	f7f7 fe36 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e5c:	4680      	mov	r8, r0
 8008e5e:	b158      	cbz	r0, 8008e78 <_dtoa_r+0xe8>
 8008e60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e62:	2301      	movs	r3, #1
 8008e64:	6013      	str	r3, [r2, #0]
 8008e66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 8551 	beq.w	8009910 <_dtoa_r+0xb80>
 8008e6e:	488b      	ldr	r0, [pc, #556]	; (800909c <_dtoa_r+0x30c>)
 8008e70:	6018      	str	r0, [r3, #0]
 8008e72:	1e43      	subs	r3, r0, #1
 8008e74:	9300      	str	r3, [sp, #0]
 8008e76:	e7dd      	b.n	8008e34 <_dtoa_r+0xa4>
 8008e78:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008e7c:	aa12      	add	r2, sp, #72	; 0x48
 8008e7e:	a913      	add	r1, sp, #76	; 0x4c
 8008e80:	4620      	mov	r0, r4
 8008e82:	f001 facd 	bl	800a420 <__d2b>
 8008e86:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e8a:	4683      	mov	fp, r0
 8008e8c:	2d00      	cmp	r5, #0
 8008e8e:	d07c      	beq.n	8008f8a <_dtoa_r+0x1fa>
 8008e90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e92:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008e96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e9a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008e9e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008ea2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008ea6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008eaa:	4b7d      	ldr	r3, [pc, #500]	; (80090a0 <_dtoa_r+0x310>)
 8008eac:	2200      	movs	r2, #0
 8008eae:	4630      	mov	r0, r6
 8008eb0:	4639      	mov	r1, r7
 8008eb2:	f7f7 f9e9 	bl	8000288 <__aeabi_dsub>
 8008eb6:	a36e      	add	r3, pc, #440	; (adr r3, 8009070 <_dtoa_r+0x2e0>)
 8008eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebc:	f7f7 fb9c 	bl	80005f8 <__aeabi_dmul>
 8008ec0:	a36d      	add	r3, pc, #436	; (adr r3, 8009078 <_dtoa_r+0x2e8>)
 8008ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec6:	f7f7 f9e1 	bl	800028c <__adddf3>
 8008eca:	4606      	mov	r6, r0
 8008ecc:	4628      	mov	r0, r5
 8008ece:	460f      	mov	r7, r1
 8008ed0:	f7f7 fb28 	bl	8000524 <__aeabi_i2d>
 8008ed4:	a36a      	add	r3, pc, #424	; (adr r3, 8009080 <_dtoa_r+0x2f0>)
 8008ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eda:	f7f7 fb8d 	bl	80005f8 <__aeabi_dmul>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	4639      	mov	r1, r7
 8008ee6:	f7f7 f9d1 	bl	800028c <__adddf3>
 8008eea:	4606      	mov	r6, r0
 8008eec:	460f      	mov	r7, r1
 8008eee:	f7f7 fe33 	bl	8000b58 <__aeabi_d2iz>
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	4630      	mov	r0, r6
 8008efa:	4639      	mov	r1, r7
 8008efc:	f7f7 fdee 	bl	8000adc <__aeabi_dcmplt>
 8008f00:	b148      	cbz	r0, 8008f16 <_dtoa_r+0x186>
 8008f02:	4650      	mov	r0, sl
 8008f04:	f7f7 fb0e 	bl	8000524 <__aeabi_i2d>
 8008f08:	4632      	mov	r2, r6
 8008f0a:	463b      	mov	r3, r7
 8008f0c:	f7f7 fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f10:	b908      	cbnz	r0, 8008f16 <_dtoa_r+0x186>
 8008f12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f16:	f1ba 0f16 	cmp.w	sl, #22
 8008f1a:	d854      	bhi.n	8008fc6 <_dtoa_r+0x236>
 8008f1c:	4b61      	ldr	r3, [pc, #388]	; (80090a4 <_dtoa_r+0x314>)
 8008f1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008f2a:	f7f7 fdd7 	bl	8000adc <__aeabi_dcmplt>
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	d04b      	beq.n	8008fca <_dtoa_r+0x23a>
 8008f32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f36:	2300      	movs	r3, #0
 8008f38:	930e      	str	r3, [sp, #56]	; 0x38
 8008f3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f3c:	1b5d      	subs	r5, r3, r5
 8008f3e:	1e6b      	subs	r3, r5, #1
 8008f40:	9304      	str	r3, [sp, #16]
 8008f42:	bf43      	ittte	mi
 8008f44:	2300      	movmi	r3, #0
 8008f46:	f1c5 0801 	rsbmi	r8, r5, #1
 8008f4a:	9304      	strmi	r3, [sp, #16]
 8008f4c:	f04f 0800 	movpl.w	r8, #0
 8008f50:	f1ba 0f00 	cmp.w	sl, #0
 8008f54:	db3b      	blt.n	8008fce <_dtoa_r+0x23e>
 8008f56:	9b04      	ldr	r3, [sp, #16]
 8008f58:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008f5c:	4453      	add	r3, sl
 8008f5e:	9304      	str	r3, [sp, #16]
 8008f60:	2300      	movs	r3, #0
 8008f62:	9306      	str	r3, [sp, #24]
 8008f64:	9b05      	ldr	r3, [sp, #20]
 8008f66:	2b09      	cmp	r3, #9
 8008f68:	d869      	bhi.n	800903e <_dtoa_r+0x2ae>
 8008f6a:	2b05      	cmp	r3, #5
 8008f6c:	bfc4      	itt	gt
 8008f6e:	3b04      	subgt	r3, #4
 8008f70:	9305      	strgt	r3, [sp, #20]
 8008f72:	9b05      	ldr	r3, [sp, #20]
 8008f74:	f1a3 0302 	sub.w	r3, r3, #2
 8008f78:	bfcc      	ite	gt
 8008f7a:	2500      	movgt	r5, #0
 8008f7c:	2501      	movle	r5, #1
 8008f7e:	2b03      	cmp	r3, #3
 8008f80:	d869      	bhi.n	8009056 <_dtoa_r+0x2c6>
 8008f82:	e8df f003 	tbb	[pc, r3]
 8008f86:	4e2c      	.short	0x4e2c
 8008f88:	5a4c      	.short	0x5a4c
 8008f8a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008f8e:	441d      	add	r5, r3
 8008f90:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f94:	2b20      	cmp	r3, #32
 8008f96:	bfc1      	itttt	gt
 8008f98:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f9c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008fa0:	fa09 f303 	lslgt.w	r3, r9, r3
 8008fa4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008fa8:	bfda      	itte	le
 8008faa:	f1c3 0320 	rsble	r3, r3, #32
 8008fae:	fa06 f003 	lslle.w	r0, r6, r3
 8008fb2:	4318      	orrgt	r0, r3
 8008fb4:	f7f7 faa6 	bl	8000504 <__aeabi_ui2d>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	4606      	mov	r6, r0
 8008fbc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008fc0:	3d01      	subs	r5, #1
 8008fc2:	9310      	str	r3, [sp, #64]	; 0x40
 8008fc4:	e771      	b.n	8008eaa <_dtoa_r+0x11a>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e7b6      	b.n	8008f38 <_dtoa_r+0x1a8>
 8008fca:	900e      	str	r0, [sp, #56]	; 0x38
 8008fcc:	e7b5      	b.n	8008f3a <_dtoa_r+0x1aa>
 8008fce:	f1ca 0300 	rsb	r3, sl, #0
 8008fd2:	9306      	str	r3, [sp, #24]
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	eba8 080a 	sub.w	r8, r8, sl
 8008fda:	930d      	str	r3, [sp, #52]	; 0x34
 8008fdc:	e7c2      	b.n	8008f64 <_dtoa_r+0x1d4>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	9308      	str	r3, [sp, #32]
 8008fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	dc39      	bgt.n	800905c <_dtoa_r+0x2cc>
 8008fe8:	f04f 0901 	mov.w	r9, #1
 8008fec:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ff0:	464b      	mov	r3, r9
 8008ff2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008ff6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	6042      	str	r2, [r0, #4]
 8008ffc:	2204      	movs	r2, #4
 8008ffe:	f102 0614 	add.w	r6, r2, #20
 8009002:	429e      	cmp	r6, r3
 8009004:	6841      	ldr	r1, [r0, #4]
 8009006:	d92f      	bls.n	8009068 <_dtoa_r+0x2d8>
 8009008:	4620      	mov	r0, r4
 800900a:	f000 fee7 	bl	8009ddc <_Balloc>
 800900e:	9000      	str	r0, [sp, #0]
 8009010:	2800      	cmp	r0, #0
 8009012:	d14b      	bne.n	80090ac <_dtoa_r+0x31c>
 8009014:	4b24      	ldr	r3, [pc, #144]	; (80090a8 <_dtoa_r+0x318>)
 8009016:	4602      	mov	r2, r0
 8009018:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800901c:	e6d1      	b.n	8008dc2 <_dtoa_r+0x32>
 800901e:	2301      	movs	r3, #1
 8009020:	e7de      	b.n	8008fe0 <_dtoa_r+0x250>
 8009022:	2300      	movs	r3, #0
 8009024:	9308      	str	r3, [sp, #32]
 8009026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009028:	eb0a 0903 	add.w	r9, sl, r3
 800902c:	f109 0301 	add.w	r3, r9, #1
 8009030:	2b01      	cmp	r3, #1
 8009032:	9301      	str	r3, [sp, #4]
 8009034:	bfb8      	it	lt
 8009036:	2301      	movlt	r3, #1
 8009038:	e7dd      	b.n	8008ff6 <_dtoa_r+0x266>
 800903a:	2301      	movs	r3, #1
 800903c:	e7f2      	b.n	8009024 <_dtoa_r+0x294>
 800903e:	2501      	movs	r5, #1
 8009040:	2300      	movs	r3, #0
 8009042:	9305      	str	r3, [sp, #20]
 8009044:	9508      	str	r5, [sp, #32]
 8009046:	f04f 39ff 	mov.w	r9, #4294967295
 800904a:	2200      	movs	r2, #0
 800904c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009050:	2312      	movs	r3, #18
 8009052:	9209      	str	r2, [sp, #36]	; 0x24
 8009054:	e7cf      	b.n	8008ff6 <_dtoa_r+0x266>
 8009056:	2301      	movs	r3, #1
 8009058:	9308      	str	r3, [sp, #32]
 800905a:	e7f4      	b.n	8009046 <_dtoa_r+0x2b6>
 800905c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009060:	f8cd 9004 	str.w	r9, [sp, #4]
 8009064:	464b      	mov	r3, r9
 8009066:	e7c6      	b.n	8008ff6 <_dtoa_r+0x266>
 8009068:	3101      	adds	r1, #1
 800906a:	6041      	str	r1, [r0, #4]
 800906c:	0052      	lsls	r2, r2, #1
 800906e:	e7c6      	b.n	8008ffe <_dtoa_r+0x26e>
 8009070:	636f4361 	.word	0x636f4361
 8009074:	3fd287a7 	.word	0x3fd287a7
 8009078:	8b60c8b3 	.word	0x8b60c8b3
 800907c:	3fc68a28 	.word	0x3fc68a28
 8009080:	509f79fb 	.word	0x509f79fb
 8009084:	3fd34413 	.word	0x3fd34413
 8009088:	0800ae55 	.word	0x0800ae55
 800908c:	0800ae6c 	.word	0x0800ae6c
 8009090:	7ff00000 	.word	0x7ff00000
 8009094:	0800ae51 	.word	0x0800ae51
 8009098:	0800ae48 	.word	0x0800ae48
 800909c:	0800ae25 	.word	0x0800ae25
 80090a0:	3ff80000 	.word	0x3ff80000
 80090a4:	0800afc8 	.word	0x0800afc8
 80090a8:	0800aecb 	.word	0x0800aecb
 80090ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090ae:	9a00      	ldr	r2, [sp, #0]
 80090b0:	601a      	str	r2, [r3, #0]
 80090b2:	9b01      	ldr	r3, [sp, #4]
 80090b4:	2b0e      	cmp	r3, #14
 80090b6:	f200 80ad 	bhi.w	8009214 <_dtoa_r+0x484>
 80090ba:	2d00      	cmp	r5, #0
 80090bc:	f000 80aa 	beq.w	8009214 <_dtoa_r+0x484>
 80090c0:	f1ba 0f00 	cmp.w	sl, #0
 80090c4:	dd36      	ble.n	8009134 <_dtoa_r+0x3a4>
 80090c6:	4ac3      	ldr	r2, [pc, #780]	; (80093d4 <_dtoa_r+0x644>)
 80090c8:	f00a 030f 	and.w	r3, sl, #15
 80090cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80090d0:	ed93 7b00 	vldr	d7, [r3]
 80090d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80090d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80090dc:	eeb0 8a47 	vmov.f32	s16, s14
 80090e0:	eef0 8a67 	vmov.f32	s17, s15
 80090e4:	d016      	beq.n	8009114 <_dtoa_r+0x384>
 80090e6:	4bbc      	ldr	r3, [pc, #752]	; (80093d8 <_dtoa_r+0x648>)
 80090e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090f0:	f7f7 fbac 	bl	800084c <__aeabi_ddiv>
 80090f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090f8:	f007 070f 	and.w	r7, r7, #15
 80090fc:	2503      	movs	r5, #3
 80090fe:	4eb6      	ldr	r6, [pc, #728]	; (80093d8 <_dtoa_r+0x648>)
 8009100:	b957      	cbnz	r7, 8009118 <_dtoa_r+0x388>
 8009102:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009106:	ec53 2b18 	vmov	r2, r3, d8
 800910a:	f7f7 fb9f 	bl	800084c <__aeabi_ddiv>
 800910e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009112:	e029      	b.n	8009168 <_dtoa_r+0x3d8>
 8009114:	2502      	movs	r5, #2
 8009116:	e7f2      	b.n	80090fe <_dtoa_r+0x36e>
 8009118:	07f9      	lsls	r1, r7, #31
 800911a:	d508      	bpl.n	800912e <_dtoa_r+0x39e>
 800911c:	ec51 0b18 	vmov	r0, r1, d8
 8009120:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009124:	f7f7 fa68 	bl	80005f8 <__aeabi_dmul>
 8009128:	ec41 0b18 	vmov	d8, r0, r1
 800912c:	3501      	adds	r5, #1
 800912e:	107f      	asrs	r7, r7, #1
 8009130:	3608      	adds	r6, #8
 8009132:	e7e5      	b.n	8009100 <_dtoa_r+0x370>
 8009134:	f000 80a6 	beq.w	8009284 <_dtoa_r+0x4f4>
 8009138:	f1ca 0600 	rsb	r6, sl, #0
 800913c:	4ba5      	ldr	r3, [pc, #660]	; (80093d4 <_dtoa_r+0x644>)
 800913e:	4fa6      	ldr	r7, [pc, #664]	; (80093d8 <_dtoa_r+0x648>)
 8009140:	f006 020f 	and.w	r2, r6, #15
 8009144:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009150:	f7f7 fa52 	bl	80005f8 <__aeabi_dmul>
 8009154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009158:	1136      	asrs	r6, r6, #4
 800915a:	2300      	movs	r3, #0
 800915c:	2502      	movs	r5, #2
 800915e:	2e00      	cmp	r6, #0
 8009160:	f040 8085 	bne.w	800926e <_dtoa_r+0x4de>
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1d2      	bne.n	800910e <_dtoa_r+0x37e>
 8009168:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800916a:	2b00      	cmp	r3, #0
 800916c:	f000 808c 	beq.w	8009288 <_dtoa_r+0x4f8>
 8009170:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009174:	4b99      	ldr	r3, [pc, #612]	; (80093dc <_dtoa_r+0x64c>)
 8009176:	2200      	movs	r2, #0
 8009178:	4630      	mov	r0, r6
 800917a:	4639      	mov	r1, r7
 800917c:	f7f7 fcae 	bl	8000adc <__aeabi_dcmplt>
 8009180:	2800      	cmp	r0, #0
 8009182:	f000 8081 	beq.w	8009288 <_dtoa_r+0x4f8>
 8009186:	9b01      	ldr	r3, [sp, #4]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d07d      	beq.n	8009288 <_dtoa_r+0x4f8>
 800918c:	f1b9 0f00 	cmp.w	r9, #0
 8009190:	dd3c      	ble.n	800920c <_dtoa_r+0x47c>
 8009192:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009196:	9307      	str	r3, [sp, #28]
 8009198:	2200      	movs	r2, #0
 800919a:	4b91      	ldr	r3, [pc, #580]	; (80093e0 <_dtoa_r+0x650>)
 800919c:	4630      	mov	r0, r6
 800919e:	4639      	mov	r1, r7
 80091a0:	f7f7 fa2a 	bl	80005f8 <__aeabi_dmul>
 80091a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091a8:	3501      	adds	r5, #1
 80091aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80091ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80091b2:	4628      	mov	r0, r5
 80091b4:	f7f7 f9b6 	bl	8000524 <__aeabi_i2d>
 80091b8:	4632      	mov	r2, r6
 80091ba:	463b      	mov	r3, r7
 80091bc:	f7f7 fa1c 	bl	80005f8 <__aeabi_dmul>
 80091c0:	4b88      	ldr	r3, [pc, #544]	; (80093e4 <_dtoa_r+0x654>)
 80091c2:	2200      	movs	r2, #0
 80091c4:	f7f7 f862 	bl	800028c <__adddf3>
 80091c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80091cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091d0:	9303      	str	r3, [sp, #12]
 80091d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d15c      	bne.n	8009292 <_dtoa_r+0x502>
 80091d8:	4b83      	ldr	r3, [pc, #524]	; (80093e8 <_dtoa_r+0x658>)
 80091da:	2200      	movs	r2, #0
 80091dc:	4630      	mov	r0, r6
 80091de:	4639      	mov	r1, r7
 80091e0:	f7f7 f852 	bl	8000288 <__aeabi_dsub>
 80091e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091e8:	4606      	mov	r6, r0
 80091ea:	460f      	mov	r7, r1
 80091ec:	f7f7 fc94 	bl	8000b18 <__aeabi_dcmpgt>
 80091f0:	2800      	cmp	r0, #0
 80091f2:	f040 8296 	bne.w	8009722 <_dtoa_r+0x992>
 80091f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80091fa:	4630      	mov	r0, r6
 80091fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009200:	4639      	mov	r1, r7
 8009202:	f7f7 fc6b 	bl	8000adc <__aeabi_dcmplt>
 8009206:	2800      	cmp	r0, #0
 8009208:	f040 8288 	bne.w	800971c <_dtoa_r+0x98c>
 800920c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009210:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009214:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009216:	2b00      	cmp	r3, #0
 8009218:	f2c0 8158 	blt.w	80094cc <_dtoa_r+0x73c>
 800921c:	f1ba 0f0e 	cmp.w	sl, #14
 8009220:	f300 8154 	bgt.w	80094cc <_dtoa_r+0x73c>
 8009224:	4b6b      	ldr	r3, [pc, #428]	; (80093d4 <_dtoa_r+0x644>)
 8009226:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800922a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800922e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009230:	2b00      	cmp	r3, #0
 8009232:	f280 80e3 	bge.w	80093fc <_dtoa_r+0x66c>
 8009236:	9b01      	ldr	r3, [sp, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	f300 80df 	bgt.w	80093fc <_dtoa_r+0x66c>
 800923e:	f040 826d 	bne.w	800971c <_dtoa_r+0x98c>
 8009242:	4b69      	ldr	r3, [pc, #420]	; (80093e8 <_dtoa_r+0x658>)
 8009244:	2200      	movs	r2, #0
 8009246:	4640      	mov	r0, r8
 8009248:	4649      	mov	r1, r9
 800924a:	f7f7 f9d5 	bl	80005f8 <__aeabi_dmul>
 800924e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009252:	f7f7 fc57 	bl	8000b04 <__aeabi_dcmpge>
 8009256:	9e01      	ldr	r6, [sp, #4]
 8009258:	4637      	mov	r7, r6
 800925a:	2800      	cmp	r0, #0
 800925c:	f040 8243 	bne.w	80096e6 <_dtoa_r+0x956>
 8009260:	9d00      	ldr	r5, [sp, #0]
 8009262:	2331      	movs	r3, #49	; 0x31
 8009264:	f805 3b01 	strb.w	r3, [r5], #1
 8009268:	f10a 0a01 	add.w	sl, sl, #1
 800926c:	e23f      	b.n	80096ee <_dtoa_r+0x95e>
 800926e:	07f2      	lsls	r2, r6, #31
 8009270:	d505      	bpl.n	800927e <_dtoa_r+0x4ee>
 8009272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009276:	f7f7 f9bf 	bl	80005f8 <__aeabi_dmul>
 800927a:	3501      	adds	r5, #1
 800927c:	2301      	movs	r3, #1
 800927e:	1076      	asrs	r6, r6, #1
 8009280:	3708      	adds	r7, #8
 8009282:	e76c      	b.n	800915e <_dtoa_r+0x3ce>
 8009284:	2502      	movs	r5, #2
 8009286:	e76f      	b.n	8009168 <_dtoa_r+0x3d8>
 8009288:	9b01      	ldr	r3, [sp, #4]
 800928a:	f8cd a01c 	str.w	sl, [sp, #28]
 800928e:	930c      	str	r3, [sp, #48]	; 0x30
 8009290:	e78d      	b.n	80091ae <_dtoa_r+0x41e>
 8009292:	9900      	ldr	r1, [sp, #0]
 8009294:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009296:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009298:	4b4e      	ldr	r3, [pc, #312]	; (80093d4 <_dtoa_r+0x644>)
 800929a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800929e:	4401      	add	r1, r0
 80092a0:	9102      	str	r1, [sp, #8]
 80092a2:	9908      	ldr	r1, [sp, #32]
 80092a4:	eeb0 8a47 	vmov.f32	s16, s14
 80092a8:	eef0 8a67 	vmov.f32	s17, s15
 80092ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092b4:	2900      	cmp	r1, #0
 80092b6:	d045      	beq.n	8009344 <_dtoa_r+0x5b4>
 80092b8:	494c      	ldr	r1, [pc, #304]	; (80093ec <_dtoa_r+0x65c>)
 80092ba:	2000      	movs	r0, #0
 80092bc:	f7f7 fac6 	bl	800084c <__aeabi_ddiv>
 80092c0:	ec53 2b18 	vmov	r2, r3, d8
 80092c4:	f7f6 ffe0 	bl	8000288 <__aeabi_dsub>
 80092c8:	9d00      	ldr	r5, [sp, #0]
 80092ca:	ec41 0b18 	vmov	d8, r0, r1
 80092ce:	4639      	mov	r1, r7
 80092d0:	4630      	mov	r0, r6
 80092d2:	f7f7 fc41 	bl	8000b58 <__aeabi_d2iz>
 80092d6:	900c      	str	r0, [sp, #48]	; 0x30
 80092d8:	f7f7 f924 	bl	8000524 <__aeabi_i2d>
 80092dc:	4602      	mov	r2, r0
 80092de:	460b      	mov	r3, r1
 80092e0:	4630      	mov	r0, r6
 80092e2:	4639      	mov	r1, r7
 80092e4:	f7f6 ffd0 	bl	8000288 <__aeabi_dsub>
 80092e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092ea:	3330      	adds	r3, #48	; 0x30
 80092ec:	f805 3b01 	strb.w	r3, [r5], #1
 80092f0:	ec53 2b18 	vmov	r2, r3, d8
 80092f4:	4606      	mov	r6, r0
 80092f6:	460f      	mov	r7, r1
 80092f8:	f7f7 fbf0 	bl	8000adc <__aeabi_dcmplt>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d165      	bne.n	80093cc <_dtoa_r+0x63c>
 8009300:	4632      	mov	r2, r6
 8009302:	463b      	mov	r3, r7
 8009304:	4935      	ldr	r1, [pc, #212]	; (80093dc <_dtoa_r+0x64c>)
 8009306:	2000      	movs	r0, #0
 8009308:	f7f6 ffbe 	bl	8000288 <__aeabi_dsub>
 800930c:	ec53 2b18 	vmov	r2, r3, d8
 8009310:	f7f7 fbe4 	bl	8000adc <__aeabi_dcmplt>
 8009314:	2800      	cmp	r0, #0
 8009316:	f040 80b9 	bne.w	800948c <_dtoa_r+0x6fc>
 800931a:	9b02      	ldr	r3, [sp, #8]
 800931c:	429d      	cmp	r5, r3
 800931e:	f43f af75 	beq.w	800920c <_dtoa_r+0x47c>
 8009322:	4b2f      	ldr	r3, [pc, #188]	; (80093e0 <_dtoa_r+0x650>)
 8009324:	ec51 0b18 	vmov	r0, r1, d8
 8009328:	2200      	movs	r2, #0
 800932a:	f7f7 f965 	bl	80005f8 <__aeabi_dmul>
 800932e:	4b2c      	ldr	r3, [pc, #176]	; (80093e0 <_dtoa_r+0x650>)
 8009330:	ec41 0b18 	vmov	d8, r0, r1
 8009334:	2200      	movs	r2, #0
 8009336:	4630      	mov	r0, r6
 8009338:	4639      	mov	r1, r7
 800933a:	f7f7 f95d 	bl	80005f8 <__aeabi_dmul>
 800933e:	4606      	mov	r6, r0
 8009340:	460f      	mov	r7, r1
 8009342:	e7c4      	b.n	80092ce <_dtoa_r+0x53e>
 8009344:	ec51 0b17 	vmov	r0, r1, d7
 8009348:	f7f7 f956 	bl	80005f8 <__aeabi_dmul>
 800934c:	9b02      	ldr	r3, [sp, #8]
 800934e:	9d00      	ldr	r5, [sp, #0]
 8009350:	930c      	str	r3, [sp, #48]	; 0x30
 8009352:	ec41 0b18 	vmov	d8, r0, r1
 8009356:	4639      	mov	r1, r7
 8009358:	4630      	mov	r0, r6
 800935a:	f7f7 fbfd 	bl	8000b58 <__aeabi_d2iz>
 800935e:	9011      	str	r0, [sp, #68]	; 0x44
 8009360:	f7f7 f8e0 	bl	8000524 <__aeabi_i2d>
 8009364:	4602      	mov	r2, r0
 8009366:	460b      	mov	r3, r1
 8009368:	4630      	mov	r0, r6
 800936a:	4639      	mov	r1, r7
 800936c:	f7f6 ff8c 	bl	8000288 <__aeabi_dsub>
 8009370:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009372:	3330      	adds	r3, #48	; 0x30
 8009374:	f805 3b01 	strb.w	r3, [r5], #1
 8009378:	9b02      	ldr	r3, [sp, #8]
 800937a:	429d      	cmp	r5, r3
 800937c:	4606      	mov	r6, r0
 800937e:	460f      	mov	r7, r1
 8009380:	f04f 0200 	mov.w	r2, #0
 8009384:	d134      	bne.n	80093f0 <_dtoa_r+0x660>
 8009386:	4b19      	ldr	r3, [pc, #100]	; (80093ec <_dtoa_r+0x65c>)
 8009388:	ec51 0b18 	vmov	r0, r1, d8
 800938c:	f7f6 ff7e 	bl	800028c <__adddf3>
 8009390:	4602      	mov	r2, r0
 8009392:	460b      	mov	r3, r1
 8009394:	4630      	mov	r0, r6
 8009396:	4639      	mov	r1, r7
 8009398:	f7f7 fbbe 	bl	8000b18 <__aeabi_dcmpgt>
 800939c:	2800      	cmp	r0, #0
 800939e:	d175      	bne.n	800948c <_dtoa_r+0x6fc>
 80093a0:	ec53 2b18 	vmov	r2, r3, d8
 80093a4:	4911      	ldr	r1, [pc, #68]	; (80093ec <_dtoa_r+0x65c>)
 80093a6:	2000      	movs	r0, #0
 80093a8:	f7f6 ff6e 	bl	8000288 <__aeabi_dsub>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	4630      	mov	r0, r6
 80093b2:	4639      	mov	r1, r7
 80093b4:	f7f7 fb92 	bl	8000adc <__aeabi_dcmplt>
 80093b8:	2800      	cmp	r0, #0
 80093ba:	f43f af27 	beq.w	800920c <_dtoa_r+0x47c>
 80093be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80093c0:	1e6b      	subs	r3, r5, #1
 80093c2:	930c      	str	r3, [sp, #48]	; 0x30
 80093c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80093c8:	2b30      	cmp	r3, #48	; 0x30
 80093ca:	d0f8      	beq.n	80093be <_dtoa_r+0x62e>
 80093cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80093d0:	e04a      	b.n	8009468 <_dtoa_r+0x6d8>
 80093d2:	bf00      	nop
 80093d4:	0800afc8 	.word	0x0800afc8
 80093d8:	0800afa0 	.word	0x0800afa0
 80093dc:	3ff00000 	.word	0x3ff00000
 80093e0:	40240000 	.word	0x40240000
 80093e4:	401c0000 	.word	0x401c0000
 80093e8:	40140000 	.word	0x40140000
 80093ec:	3fe00000 	.word	0x3fe00000
 80093f0:	4baf      	ldr	r3, [pc, #700]	; (80096b0 <_dtoa_r+0x920>)
 80093f2:	f7f7 f901 	bl	80005f8 <__aeabi_dmul>
 80093f6:	4606      	mov	r6, r0
 80093f8:	460f      	mov	r7, r1
 80093fa:	e7ac      	b.n	8009356 <_dtoa_r+0x5c6>
 80093fc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009400:	9d00      	ldr	r5, [sp, #0]
 8009402:	4642      	mov	r2, r8
 8009404:	464b      	mov	r3, r9
 8009406:	4630      	mov	r0, r6
 8009408:	4639      	mov	r1, r7
 800940a:	f7f7 fa1f 	bl	800084c <__aeabi_ddiv>
 800940e:	f7f7 fba3 	bl	8000b58 <__aeabi_d2iz>
 8009412:	9002      	str	r0, [sp, #8]
 8009414:	f7f7 f886 	bl	8000524 <__aeabi_i2d>
 8009418:	4642      	mov	r2, r8
 800941a:	464b      	mov	r3, r9
 800941c:	f7f7 f8ec 	bl	80005f8 <__aeabi_dmul>
 8009420:	4602      	mov	r2, r0
 8009422:	460b      	mov	r3, r1
 8009424:	4630      	mov	r0, r6
 8009426:	4639      	mov	r1, r7
 8009428:	f7f6 ff2e 	bl	8000288 <__aeabi_dsub>
 800942c:	9e02      	ldr	r6, [sp, #8]
 800942e:	9f01      	ldr	r7, [sp, #4]
 8009430:	3630      	adds	r6, #48	; 0x30
 8009432:	f805 6b01 	strb.w	r6, [r5], #1
 8009436:	9e00      	ldr	r6, [sp, #0]
 8009438:	1bae      	subs	r6, r5, r6
 800943a:	42b7      	cmp	r7, r6
 800943c:	4602      	mov	r2, r0
 800943e:	460b      	mov	r3, r1
 8009440:	d137      	bne.n	80094b2 <_dtoa_r+0x722>
 8009442:	f7f6 ff23 	bl	800028c <__adddf3>
 8009446:	4642      	mov	r2, r8
 8009448:	464b      	mov	r3, r9
 800944a:	4606      	mov	r6, r0
 800944c:	460f      	mov	r7, r1
 800944e:	f7f7 fb63 	bl	8000b18 <__aeabi_dcmpgt>
 8009452:	b9c8      	cbnz	r0, 8009488 <_dtoa_r+0x6f8>
 8009454:	4642      	mov	r2, r8
 8009456:	464b      	mov	r3, r9
 8009458:	4630      	mov	r0, r6
 800945a:	4639      	mov	r1, r7
 800945c:	f7f7 fb34 	bl	8000ac8 <__aeabi_dcmpeq>
 8009460:	b110      	cbz	r0, 8009468 <_dtoa_r+0x6d8>
 8009462:	9b02      	ldr	r3, [sp, #8]
 8009464:	07d9      	lsls	r1, r3, #31
 8009466:	d40f      	bmi.n	8009488 <_dtoa_r+0x6f8>
 8009468:	4620      	mov	r0, r4
 800946a:	4659      	mov	r1, fp
 800946c:	f000 fcf6 	bl	8009e5c <_Bfree>
 8009470:	2300      	movs	r3, #0
 8009472:	702b      	strb	r3, [r5, #0]
 8009474:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009476:	f10a 0001 	add.w	r0, sl, #1
 800947a:	6018      	str	r0, [r3, #0]
 800947c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800947e:	2b00      	cmp	r3, #0
 8009480:	f43f acd8 	beq.w	8008e34 <_dtoa_r+0xa4>
 8009484:	601d      	str	r5, [r3, #0]
 8009486:	e4d5      	b.n	8008e34 <_dtoa_r+0xa4>
 8009488:	f8cd a01c 	str.w	sl, [sp, #28]
 800948c:	462b      	mov	r3, r5
 800948e:	461d      	mov	r5, r3
 8009490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009494:	2a39      	cmp	r2, #57	; 0x39
 8009496:	d108      	bne.n	80094aa <_dtoa_r+0x71a>
 8009498:	9a00      	ldr	r2, [sp, #0]
 800949a:	429a      	cmp	r2, r3
 800949c:	d1f7      	bne.n	800948e <_dtoa_r+0x6fe>
 800949e:	9a07      	ldr	r2, [sp, #28]
 80094a0:	9900      	ldr	r1, [sp, #0]
 80094a2:	3201      	adds	r2, #1
 80094a4:	9207      	str	r2, [sp, #28]
 80094a6:	2230      	movs	r2, #48	; 0x30
 80094a8:	700a      	strb	r2, [r1, #0]
 80094aa:	781a      	ldrb	r2, [r3, #0]
 80094ac:	3201      	adds	r2, #1
 80094ae:	701a      	strb	r2, [r3, #0]
 80094b0:	e78c      	b.n	80093cc <_dtoa_r+0x63c>
 80094b2:	4b7f      	ldr	r3, [pc, #508]	; (80096b0 <_dtoa_r+0x920>)
 80094b4:	2200      	movs	r2, #0
 80094b6:	f7f7 f89f 	bl	80005f8 <__aeabi_dmul>
 80094ba:	2200      	movs	r2, #0
 80094bc:	2300      	movs	r3, #0
 80094be:	4606      	mov	r6, r0
 80094c0:	460f      	mov	r7, r1
 80094c2:	f7f7 fb01 	bl	8000ac8 <__aeabi_dcmpeq>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	d09b      	beq.n	8009402 <_dtoa_r+0x672>
 80094ca:	e7cd      	b.n	8009468 <_dtoa_r+0x6d8>
 80094cc:	9a08      	ldr	r2, [sp, #32]
 80094ce:	2a00      	cmp	r2, #0
 80094d0:	f000 80c4 	beq.w	800965c <_dtoa_r+0x8cc>
 80094d4:	9a05      	ldr	r2, [sp, #20]
 80094d6:	2a01      	cmp	r2, #1
 80094d8:	f300 80a8 	bgt.w	800962c <_dtoa_r+0x89c>
 80094dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094de:	2a00      	cmp	r2, #0
 80094e0:	f000 80a0 	beq.w	8009624 <_dtoa_r+0x894>
 80094e4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094e8:	9e06      	ldr	r6, [sp, #24]
 80094ea:	4645      	mov	r5, r8
 80094ec:	9a04      	ldr	r2, [sp, #16]
 80094ee:	2101      	movs	r1, #1
 80094f0:	441a      	add	r2, r3
 80094f2:	4620      	mov	r0, r4
 80094f4:	4498      	add	r8, r3
 80094f6:	9204      	str	r2, [sp, #16]
 80094f8:	f000 fd6c 	bl	8009fd4 <__i2b>
 80094fc:	4607      	mov	r7, r0
 80094fe:	2d00      	cmp	r5, #0
 8009500:	dd0b      	ble.n	800951a <_dtoa_r+0x78a>
 8009502:	9b04      	ldr	r3, [sp, #16]
 8009504:	2b00      	cmp	r3, #0
 8009506:	dd08      	ble.n	800951a <_dtoa_r+0x78a>
 8009508:	42ab      	cmp	r3, r5
 800950a:	9a04      	ldr	r2, [sp, #16]
 800950c:	bfa8      	it	ge
 800950e:	462b      	movge	r3, r5
 8009510:	eba8 0803 	sub.w	r8, r8, r3
 8009514:	1aed      	subs	r5, r5, r3
 8009516:	1ad3      	subs	r3, r2, r3
 8009518:	9304      	str	r3, [sp, #16]
 800951a:	9b06      	ldr	r3, [sp, #24]
 800951c:	b1fb      	cbz	r3, 800955e <_dtoa_r+0x7ce>
 800951e:	9b08      	ldr	r3, [sp, #32]
 8009520:	2b00      	cmp	r3, #0
 8009522:	f000 809f 	beq.w	8009664 <_dtoa_r+0x8d4>
 8009526:	2e00      	cmp	r6, #0
 8009528:	dd11      	ble.n	800954e <_dtoa_r+0x7be>
 800952a:	4639      	mov	r1, r7
 800952c:	4632      	mov	r2, r6
 800952e:	4620      	mov	r0, r4
 8009530:	f000 fe0c 	bl	800a14c <__pow5mult>
 8009534:	465a      	mov	r2, fp
 8009536:	4601      	mov	r1, r0
 8009538:	4607      	mov	r7, r0
 800953a:	4620      	mov	r0, r4
 800953c:	f000 fd60 	bl	800a000 <__multiply>
 8009540:	4659      	mov	r1, fp
 8009542:	9007      	str	r0, [sp, #28]
 8009544:	4620      	mov	r0, r4
 8009546:	f000 fc89 	bl	8009e5c <_Bfree>
 800954a:	9b07      	ldr	r3, [sp, #28]
 800954c:	469b      	mov	fp, r3
 800954e:	9b06      	ldr	r3, [sp, #24]
 8009550:	1b9a      	subs	r2, r3, r6
 8009552:	d004      	beq.n	800955e <_dtoa_r+0x7ce>
 8009554:	4659      	mov	r1, fp
 8009556:	4620      	mov	r0, r4
 8009558:	f000 fdf8 	bl	800a14c <__pow5mult>
 800955c:	4683      	mov	fp, r0
 800955e:	2101      	movs	r1, #1
 8009560:	4620      	mov	r0, r4
 8009562:	f000 fd37 	bl	8009fd4 <__i2b>
 8009566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009568:	2b00      	cmp	r3, #0
 800956a:	4606      	mov	r6, r0
 800956c:	dd7c      	ble.n	8009668 <_dtoa_r+0x8d8>
 800956e:	461a      	mov	r2, r3
 8009570:	4601      	mov	r1, r0
 8009572:	4620      	mov	r0, r4
 8009574:	f000 fdea 	bl	800a14c <__pow5mult>
 8009578:	9b05      	ldr	r3, [sp, #20]
 800957a:	2b01      	cmp	r3, #1
 800957c:	4606      	mov	r6, r0
 800957e:	dd76      	ble.n	800966e <_dtoa_r+0x8de>
 8009580:	2300      	movs	r3, #0
 8009582:	9306      	str	r3, [sp, #24]
 8009584:	6933      	ldr	r3, [r6, #16]
 8009586:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800958a:	6918      	ldr	r0, [r3, #16]
 800958c:	f000 fcd2 	bl	8009f34 <__hi0bits>
 8009590:	f1c0 0020 	rsb	r0, r0, #32
 8009594:	9b04      	ldr	r3, [sp, #16]
 8009596:	4418      	add	r0, r3
 8009598:	f010 001f 	ands.w	r0, r0, #31
 800959c:	f000 8086 	beq.w	80096ac <_dtoa_r+0x91c>
 80095a0:	f1c0 0320 	rsb	r3, r0, #32
 80095a4:	2b04      	cmp	r3, #4
 80095a6:	dd7f      	ble.n	80096a8 <_dtoa_r+0x918>
 80095a8:	f1c0 001c 	rsb	r0, r0, #28
 80095ac:	9b04      	ldr	r3, [sp, #16]
 80095ae:	4403      	add	r3, r0
 80095b0:	4480      	add	r8, r0
 80095b2:	4405      	add	r5, r0
 80095b4:	9304      	str	r3, [sp, #16]
 80095b6:	f1b8 0f00 	cmp.w	r8, #0
 80095ba:	dd05      	ble.n	80095c8 <_dtoa_r+0x838>
 80095bc:	4659      	mov	r1, fp
 80095be:	4642      	mov	r2, r8
 80095c0:	4620      	mov	r0, r4
 80095c2:	f000 fe1d 	bl	800a200 <__lshift>
 80095c6:	4683      	mov	fp, r0
 80095c8:	9b04      	ldr	r3, [sp, #16]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	dd05      	ble.n	80095da <_dtoa_r+0x84a>
 80095ce:	4631      	mov	r1, r6
 80095d0:	461a      	mov	r2, r3
 80095d2:	4620      	mov	r0, r4
 80095d4:	f000 fe14 	bl	800a200 <__lshift>
 80095d8:	4606      	mov	r6, r0
 80095da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d069      	beq.n	80096b4 <_dtoa_r+0x924>
 80095e0:	4631      	mov	r1, r6
 80095e2:	4658      	mov	r0, fp
 80095e4:	f000 fe78 	bl	800a2d8 <__mcmp>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	da63      	bge.n	80096b4 <_dtoa_r+0x924>
 80095ec:	2300      	movs	r3, #0
 80095ee:	4659      	mov	r1, fp
 80095f0:	220a      	movs	r2, #10
 80095f2:	4620      	mov	r0, r4
 80095f4:	f000 fc54 	bl	8009ea0 <__multadd>
 80095f8:	9b08      	ldr	r3, [sp, #32]
 80095fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095fe:	4683      	mov	fp, r0
 8009600:	2b00      	cmp	r3, #0
 8009602:	f000 818f 	beq.w	8009924 <_dtoa_r+0xb94>
 8009606:	4639      	mov	r1, r7
 8009608:	2300      	movs	r3, #0
 800960a:	220a      	movs	r2, #10
 800960c:	4620      	mov	r0, r4
 800960e:	f000 fc47 	bl	8009ea0 <__multadd>
 8009612:	f1b9 0f00 	cmp.w	r9, #0
 8009616:	4607      	mov	r7, r0
 8009618:	f300 808e 	bgt.w	8009738 <_dtoa_r+0x9a8>
 800961c:	9b05      	ldr	r3, [sp, #20]
 800961e:	2b02      	cmp	r3, #2
 8009620:	dc50      	bgt.n	80096c4 <_dtoa_r+0x934>
 8009622:	e089      	b.n	8009738 <_dtoa_r+0x9a8>
 8009624:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009626:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800962a:	e75d      	b.n	80094e8 <_dtoa_r+0x758>
 800962c:	9b01      	ldr	r3, [sp, #4]
 800962e:	1e5e      	subs	r6, r3, #1
 8009630:	9b06      	ldr	r3, [sp, #24]
 8009632:	42b3      	cmp	r3, r6
 8009634:	bfbf      	itttt	lt
 8009636:	9b06      	ldrlt	r3, [sp, #24]
 8009638:	9606      	strlt	r6, [sp, #24]
 800963a:	1af2      	sublt	r2, r6, r3
 800963c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800963e:	bfb6      	itet	lt
 8009640:	189b      	addlt	r3, r3, r2
 8009642:	1b9e      	subge	r6, r3, r6
 8009644:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009646:	9b01      	ldr	r3, [sp, #4]
 8009648:	bfb8      	it	lt
 800964a:	2600      	movlt	r6, #0
 800964c:	2b00      	cmp	r3, #0
 800964e:	bfb5      	itete	lt
 8009650:	eba8 0503 	sublt.w	r5, r8, r3
 8009654:	9b01      	ldrge	r3, [sp, #4]
 8009656:	2300      	movlt	r3, #0
 8009658:	4645      	movge	r5, r8
 800965a:	e747      	b.n	80094ec <_dtoa_r+0x75c>
 800965c:	9e06      	ldr	r6, [sp, #24]
 800965e:	9f08      	ldr	r7, [sp, #32]
 8009660:	4645      	mov	r5, r8
 8009662:	e74c      	b.n	80094fe <_dtoa_r+0x76e>
 8009664:	9a06      	ldr	r2, [sp, #24]
 8009666:	e775      	b.n	8009554 <_dtoa_r+0x7c4>
 8009668:	9b05      	ldr	r3, [sp, #20]
 800966a:	2b01      	cmp	r3, #1
 800966c:	dc18      	bgt.n	80096a0 <_dtoa_r+0x910>
 800966e:	9b02      	ldr	r3, [sp, #8]
 8009670:	b9b3      	cbnz	r3, 80096a0 <_dtoa_r+0x910>
 8009672:	9b03      	ldr	r3, [sp, #12]
 8009674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009678:	b9a3      	cbnz	r3, 80096a4 <_dtoa_r+0x914>
 800967a:	9b03      	ldr	r3, [sp, #12]
 800967c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009680:	0d1b      	lsrs	r3, r3, #20
 8009682:	051b      	lsls	r3, r3, #20
 8009684:	b12b      	cbz	r3, 8009692 <_dtoa_r+0x902>
 8009686:	9b04      	ldr	r3, [sp, #16]
 8009688:	3301      	adds	r3, #1
 800968a:	9304      	str	r3, [sp, #16]
 800968c:	f108 0801 	add.w	r8, r8, #1
 8009690:	2301      	movs	r3, #1
 8009692:	9306      	str	r3, [sp, #24]
 8009694:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009696:	2b00      	cmp	r3, #0
 8009698:	f47f af74 	bne.w	8009584 <_dtoa_r+0x7f4>
 800969c:	2001      	movs	r0, #1
 800969e:	e779      	b.n	8009594 <_dtoa_r+0x804>
 80096a0:	2300      	movs	r3, #0
 80096a2:	e7f6      	b.n	8009692 <_dtoa_r+0x902>
 80096a4:	9b02      	ldr	r3, [sp, #8]
 80096a6:	e7f4      	b.n	8009692 <_dtoa_r+0x902>
 80096a8:	d085      	beq.n	80095b6 <_dtoa_r+0x826>
 80096aa:	4618      	mov	r0, r3
 80096ac:	301c      	adds	r0, #28
 80096ae:	e77d      	b.n	80095ac <_dtoa_r+0x81c>
 80096b0:	40240000 	.word	0x40240000
 80096b4:	9b01      	ldr	r3, [sp, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	dc38      	bgt.n	800972c <_dtoa_r+0x99c>
 80096ba:	9b05      	ldr	r3, [sp, #20]
 80096bc:	2b02      	cmp	r3, #2
 80096be:	dd35      	ble.n	800972c <_dtoa_r+0x99c>
 80096c0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80096c4:	f1b9 0f00 	cmp.w	r9, #0
 80096c8:	d10d      	bne.n	80096e6 <_dtoa_r+0x956>
 80096ca:	4631      	mov	r1, r6
 80096cc:	464b      	mov	r3, r9
 80096ce:	2205      	movs	r2, #5
 80096d0:	4620      	mov	r0, r4
 80096d2:	f000 fbe5 	bl	8009ea0 <__multadd>
 80096d6:	4601      	mov	r1, r0
 80096d8:	4606      	mov	r6, r0
 80096da:	4658      	mov	r0, fp
 80096dc:	f000 fdfc 	bl	800a2d8 <__mcmp>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	f73f adbd 	bgt.w	8009260 <_dtoa_r+0x4d0>
 80096e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e8:	9d00      	ldr	r5, [sp, #0]
 80096ea:	ea6f 0a03 	mvn.w	sl, r3
 80096ee:	f04f 0800 	mov.w	r8, #0
 80096f2:	4631      	mov	r1, r6
 80096f4:	4620      	mov	r0, r4
 80096f6:	f000 fbb1 	bl	8009e5c <_Bfree>
 80096fa:	2f00      	cmp	r7, #0
 80096fc:	f43f aeb4 	beq.w	8009468 <_dtoa_r+0x6d8>
 8009700:	f1b8 0f00 	cmp.w	r8, #0
 8009704:	d005      	beq.n	8009712 <_dtoa_r+0x982>
 8009706:	45b8      	cmp	r8, r7
 8009708:	d003      	beq.n	8009712 <_dtoa_r+0x982>
 800970a:	4641      	mov	r1, r8
 800970c:	4620      	mov	r0, r4
 800970e:	f000 fba5 	bl	8009e5c <_Bfree>
 8009712:	4639      	mov	r1, r7
 8009714:	4620      	mov	r0, r4
 8009716:	f000 fba1 	bl	8009e5c <_Bfree>
 800971a:	e6a5      	b.n	8009468 <_dtoa_r+0x6d8>
 800971c:	2600      	movs	r6, #0
 800971e:	4637      	mov	r7, r6
 8009720:	e7e1      	b.n	80096e6 <_dtoa_r+0x956>
 8009722:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009724:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009728:	4637      	mov	r7, r6
 800972a:	e599      	b.n	8009260 <_dtoa_r+0x4d0>
 800972c:	9b08      	ldr	r3, [sp, #32]
 800972e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 80fd 	beq.w	8009932 <_dtoa_r+0xba2>
 8009738:	2d00      	cmp	r5, #0
 800973a:	dd05      	ble.n	8009748 <_dtoa_r+0x9b8>
 800973c:	4639      	mov	r1, r7
 800973e:	462a      	mov	r2, r5
 8009740:	4620      	mov	r0, r4
 8009742:	f000 fd5d 	bl	800a200 <__lshift>
 8009746:	4607      	mov	r7, r0
 8009748:	9b06      	ldr	r3, [sp, #24]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d05c      	beq.n	8009808 <_dtoa_r+0xa78>
 800974e:	6879      	ldr	r1, [r7, #4]
 8009750:	4620      	mov	r0, r4
 8009752:	f000 fb43 	bl	8009ddc <_Balloc>
 8009756:	4605      	mov	r5, r0
 8009758:	b928      	cbnz	r0, 8009766 <_dtoa_r+0x9d6>
 800975a:	4b80      	ldr	r3, [pc, #512]	; (800995c <_dtoa_r+0xbcc>)
 800975c:	4602      	mov	r2, r0
 800975e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009762:	f7ff bb2e 	b.w	8008dc2 <_dtoa_r+0x32>
 8009766:	693a      	ldr	r2, [r7, #16]
 8009768:	3202      	adds	r2, #2
 800976a:	0092      	lsls	r2, r2, #2
 800976c:	f107 010c 	add.w	r1, r7, #12
 8009770:	300c      	adds	r0, #12
 8009772:	f000 fb25 	bl	8009dc0 <memcpy>
 8009776:	2201      	movs	r2, #1
 8009778:	4629      	mov	r1, r5
 800977a:	4620      	mov	r0, r4
 800977c:	f000 fd40 	bl	800a200 <__lshift>
 8009780:	9b00      	ldr	r3, [sp, #0]
 8009782:	3301      	adds	r3, #1
 8009784:	9301      	str	r3, [sp, #4]
 8009786:	9b00      	ldr	r3, [sp, #0]
 8009788:	444b      	add	r3, r9
 800978a:	9307      	str	r3, [sp, #28]
 800978c:	9b02      	ldr	r3, [sp, #8]
 800978e:	f003 0301 	and.w	r3, r3, #1
 8009792:	46b8      	mov	r8, r7
 8009794:	9306      	str	r3, [sp, #24]
 8009796:	4607      	mov	r7, r0
 8009798:	9b01      	ldr	r3, [sp, #4]
 800979a:	4631      	mov	r1, r6
 800979c:	3b01      	subs	r3, #1
 800979e:	4658      	mov	r0, fp
 80097a0:	9302      	str	r3, [sp, #8]
 80097a2:	f7ff fa69 	bl	8008c78 <quorem>
 80097a6:	4603      	mov	r3, r0
 80097a8:	3330      	adds	r3, #48	; 0x30
 80097aa:	9004      	str	r0, [sp, #16]
 80097ac:	4641      	mov	r1, r8
 80097ae:	4658      	mov	r0, fp
 80097b0:	9308      	str	r3, [sp, #32]
 80097b2:	f000 fd91 	bl	800a2d8 <__mcmp>
 80097b6:	463a      	mov	r2, r7
 80097b8:	4681      	mov	r9, r0
 80097ba:	4631      	mov	r1, r6
 80097bc:	4620      	mov	r0, r4
 80097be:	f000 fda7 	bl	800a310 <__mdiff>
 80097c2:	68c2      	ldr	r2, [r0, #12]
 80097c4:	9b08      	ldr	r3, [sp, #32]
 80097c6:	4605      	mov	r5, r0
 80097c8:	bb02      	cbnz	r2, 800980c <_dtoa_r+0xa7c>
 80097ca:	4601      	mov	r1, r0
 80097cc:	4658      	mov	r0, fp
 80097ce:	f000 fd83 	bl	800a2d8 <__mcmp>
 80097d2:	9b08      	ldr	r3, [sp, #32]
 80097d4:	4602      	mov	r2, r0
 80097d6:	4629      	mov	r1, r5
 80097d8:	4620      	mov	r0, r4
 80097da:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80097de:	f000 fb3d 	bl	8009e5c <_Bfree>
 80097e2:	9b05      	ldr	r3, [sp, #20]
 80097e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097e6:	9d01      	ldr	r5, [sp, #4]
 80097e8:	ea43 0102 	orr.w	r1, r3, r2
 80097ec:	9b06      	ldr	r3, [sp, #24]
 80097ee:	430b      	orrs	r3, r1
 80097f0:	9b08      	ldr	r3, [sp, #32]
 80097f2:	d10d      	bne.n	8009810 <_dtoa_r+0xa80>
 80097f4:	2b39      	cmp	r3, #57	; 0x39
 80097f6:	d029      	beq.n	800984c <_dtoa_r+0xabc>
 80097f8:	f1b9 0f00 	cmp.w	r9, #0
 80097fc:	dd01      	ble.n	8009802 <_dtoa_r+0xa72>
 80097fe:	9b04      	ldr	r3, [sp, #16]
 8009800:	3331      	adds	r3, #49	; 0x31
 8009802:	9a02      	ldr	r2, [sp, #8]
 8009804:	7013      	strb	r3, [r2, #0]
 8009806:	e774      	b.n	80096f2 <_dtoa_r+0x962>
 8009808:	4638      	mov	r0, r7
 800980a:	e7b9      	b.n	8009780 <_dtoa_r+0x9f0>
 800980c:	2201      	movs	r2, #1
 800980e:	e7e2      	b.n	80097d6 <_dtoa_r+0xa46>
 8009810:	f1b9 0f00 	cmp.w	r9, #0
 8009814:	db06      	blt.n	8009824 <_dtoa_r+0xa94>
 8009816:	9905      	ldr	r1, [sp, #20]
 8009818:	ea41 0909 	orr.w	r9, r1, r9
 800981c:	9906      	ldr	r1, [sp, #24]
 800981e:	ea59 0101 	orrs.w	r1, r9, r1
 8009822:	d120      	bne.n	8009866 <_dtoa_r+0xad6>
 8009824:	2a00      	cmp	r2, #0
 8009826:	ddec      	ble.n	8009802 <_dtoa_r+0xa72>
 8009828:	4659      	mov	r1, fp
 800982a:	2201      	movs	r2, #1
 800982c:	4620      	mov	r0, r4
 800982e:	9301      	str	r3, [sp, #4]
 8009830:	f000 fce6 	bl	800a200 <__lshift>
 8009834:	4631      	mov	r1, r6
 8009836:	4683      	mov	fp, r0
 8009838:	f000 fd4e 	bl	800a2d8 <__mcmp>
 800983c:	2800      	cmp	r0, #0
 800983e:	9b01      	ldr	r3, [sp, #4]
 8009840:	dc02      	bgt.n	8009848 <_dtoa_r+0xab8>
 8009842:	d1de      	bne.n	8009802 <_dtoa_r+0xa72>
 8009844:	07da      	lsls	r2, r3, #31
 8009846:	d5dc      	bpl.n	8009802 <_dtoa_r+0xa72>
 8009848:	2b39      	cmp	r3, #57	; 0x39
 800984a:	d1d8      	bne.n	80097fe <_dtoa_r+0xa6e>
 800984c:	9a02      	ldr	r2, [sp, #8]
 800984e:	2339      	movs	r3, #57	; 0x39
 8009850:	7013      	strb	r3, [r2, #0]
 8009852:	462b      	mov	r3, r5
 8009854:	461d      	mov	r5, r3
 8009856:	3b01      	subs	r3, #1
 8009858:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800985c:	2a39      	cmp	r2, #57	; 0x39
 800985e:	d050      	beq.n	8009902 <_dtoa_r+0xb72>
 8009860:	3201      	adds	r2, #1
 8009862:	701a      	strb	r2, [r3, #0]
 8009864:	e745      	b.n	80096f2 <_dtoa_r+0x962>
 8009866:	2a00      	cmp	r2, #0
 8009868:	dd03      	ble.n	8009872 <_dtoa_r+0xae2>
 800986a:	2b39      	cmp	r3, #57	; 0x39
 800986c:	d0ee      	beq.n	800984c <_dtoa_r+0xabc>
 800986e:	3301      	adds	r3, #1
 8009870:	e7c7      	b.n	8009802 <_dtoa_r+0xa72>
 8009872:	9a01      	ldr	r2, [sp, #4]
 8009874:	9907      	ldr	r1, [sp, #28]
 8009876:	f802 3c01 	strb.w	r3, [r2, #-1]
 800987a:	428a      	cmp	r2, r1
 800987c:	d02a      	beq.n	80098d4 <_dtoa_r+0xb44>
 800987e:	4659      	mov	r1, fp
 8009880:	2300      	movs	r3, #0
 8009882:	220a      	movs	r2, #10
 8009884:	4620      	mov	r0, r4
 8009886:	f000 fb0b 	bl	8009ea0 <__multadd>
 800988a:	45b8      	cmp	r8, r7
 800988c:	4683      	mov	fp, r0
 800988e:	f04f 0300 	mov.w	r3, #0
 8009892:	f04f 020a 	mov.w	r2, #10
 8009896:	4641      	mov	r1, r8
 8009898:	4620      	mov	r0, r4
 800989a:	d107      	bne.n	80098ac <_dtoa_r+0xb1c>
 800989c:	f000 fb00 	bl	8009ea0 <__multadd>
 80098a0:	4680      	mov	r8, r0
 80098a2:	4607      	mov	r7, r0
 80098a4:	9b01      	ldr	r3, [sp, #4]
 80098a6:	3301      	adds	r3, #1
 80098a8:	9301      	str	r3, [sp, #4]
 80098aa:	e775      	b.n	8009798 <_dtoa_r+0xa08>
 80098ac:	f000 faf8 	bl	8009ea0 <__multadd>
 80098b0:	4639      	mov	r1, r7
 80098b2:	4680      	mov	r8, r0
 80098b4:	2300      	movs	r3, #0
 80098b6:	220a      	movs	r2, #10
 80098b8:	4620      	mov	r0, r4
 80098ba:	f000 faf1 	bl	8009ea0 <__multadd>
 80098be:	4607      	mov	r7, r0
 80098c0:	e7f0      	b.n	80098a4 <_dtoa_r+0xb14>
 80098c2:	f1b9 0f00 	cmp.w	r9, #0
 80098c6:	9a00      	ldr	r2, [sp, #0]
 80098c8:	bfcc      	ite	gt
 80098ca:	464d      	movgt	r5, r9
 80098cc:	2501      	movle	r5, #1
 80098ce:	4415      	add	r5, r2
 80098d0:	f04f 0800 	mov.w	r8, #0
 80098d4:	4659      	mov	r1, fp
 80098d6:	2201      	movs	r2, #1
 80098d8:	4620      	mov	r0, r4
 80098da:	9301      	str	r3, [sp, #4]
 80098dc:	f000 fc90 	bl	800a200 <__lshift>
 80098e0:	4631      	mov	r1, r6
 80098e2:	4683      	mov	fp, r0
 80098e4:	f000 fcf8 	bl	800a2d8 <__mcmp>
 80098e8:	2800      	cmp	r0, #0
 80098ea:	dcb2      	bgt.n	8009852 <_dtoa_r+0xac2>
 80098ec:	d102      	bne.n	80098f4 <_dtoa_r+0xb64>
 80098ee:	9b01      	ldr	r3, [sp, #4]
 80098f0:	07db      	lsls	r3, r3, #31
 80098f2:	d4ae      	bmi.n	8009852 <_dtoa_r+0xac2>
 80098f4:	462b      	mov	r3, r5
 80098f6:	461d      	mov	r5, r3
 80098f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098fc:	2a30      	cmp	r2, #48	; 0x30
 80098fe:	d0fa      	beq.n	80098f6 <_dtoa_r+0xb66>
 8009900:	e6f7      	b.n	80096f2 <_dtoa_r+0x962>
 8009902:	9a00      	ldr	r2, [sp, #0]
 8009904:	429a      	cmp	r2, r3
 8009906:	d1a5      	bne.n	8009854 <_dtoa_r+0xac4>
 8009908:	f10a 0a01 	add.w	sl, sl, #1
 800990c:	2331      	movs	r3, #49	; 0x31
 800990e:	e779      	b.n	8009804 <_dtoa_r+0xa74>
 8009910:	4b13      	ldr	r3, [pc, #76]	; (8009960 <_dtoa_r+0xbd0>)
 8009912:	f7ff baaf 	b.w	8008e74 <_dtoa_r+0xe4>
 8009916:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009918:	2b00      	cmp	r3, #0
 800991a:	f47f aa86 	bne.w	8008e2a <_dtoa_r+0x9a>
 800991e:	4b11      	ldr	r3, [pc, #68]	; (8009964 <_dtoa_r+0xbd4>)
 8009920:	f7ff baa8 	b.w	8008e74 <_dtoa_r+0xe4>
 8009924:	f1b9 0f00 	cmp.w	r9, #0
 8009928:	dc03      	bgt.n	8009932 <_dtoa_r+0xba2>
 800992a:	9b05      	ldr	r3, [sp, #20]
 800992c:	2b02      	cmp	r3, #2
 800992e:	f73f aec9 	bgt.w	80096c4 <_dtoa_r+0x934>
 8009932:	9d00      	ldr	r5, [sp, #0]
 8009934:	4631      	mov	r1, r6
 8009936:	4658      	mov	r0, fp
 8009938:	f7ff f99e 	bl	8008c78 <quorem>
 800993c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009940:	f805 3b01 	strb.w	r3, [r5], #1
 8009944:	9a00      	ldr	r2, [sp, #0]
 8009946:	1aaa      	subs	r2, r5, r2
 8009948:	4591      	cmp	r9, r2
 800994a:	ddba      	ble.n	80098c2 <_dtoa_r+0xb32>
 800994c:	4659      	mov	r1, fp
 800994e:	2300      	movs	r3, #0
 8009950:	220a      	movs	r2, #10
 8009952:	4620      	mov	r0, r4
 8009954:	f000 faa4 	bl	8009ea0 <__multadd>
 8009958:	4683      	mov	fp, r0
 800995a:	e7eb      	b.n	8009934 <_dtoa_r+0xba4>
 800995c:	0800aecb 	.word	0x0800aecb
 8009960:	0800ae24 	.word	0x0800ae24
 8009964:	0800ae48 	.word	0x0800ae48

08009968 <__sflush_r>:
 8009968:	898a      	ldrh	r2, [r1, #12]
 800996a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800996e:	4605      	mov	r5, r0
 8009970:	0710      	lsls	r0, r2, #28
 8009972:	460c      	mov	r4, r1
 8009974:	d458      	bmi.n	8009a28 <__sflush_r+0xc0>
 8009976:	684b      	ldr	r3, [r1, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	dc05      	bgt.n	8009988 <__sflush_r+0x20>
 800997c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800997e:	2b00      	cmp	r3, #0
 8009980:	dc02      	bgt.n	8009988 <__sflush_r+0x20>
 8009982:	2000      	movs	r0, #0
 8009984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009988:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800998a:	2e00      	cmp	r6, #0
 800998c:	d0f9      	beq.n	8009982 <__sflush_r+0x1a>
 800998e:	2300      	movs	r3, #0
 8009990:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009994:	682f      	ldr	r7, [r5, #0]
 8009996:	602b      	str	r3, [r5, #0]
 8009998:	d032      	beq.n	8009a00 <__sflush_r+0x98>
 800999a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800999c:	89a3      	ldrh	r3, [r4, #12]
 800999e:	075a      	lsls	r2, r3, #29
 80099a0:	d505      	bpl.n	80099ae <__sflush_r+0x46>
 80099a2:	6863      	ldr	r3, [r4, #4]
 80099a4:	1ac0      	subs	r0, r0, r3
 80099a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80099a8:	b10b      	cbz	r3, 80099ae <__sflush_r+0x46>
 80099aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099ac:	1ac0      	subs	r0, r0, r3
 80099ae:	2300      	movs	r3, #0
 80099b0:	4602      	mov	r2, r0
 80099b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099b4:	6a21      	ldr	r1, [r4, #32]
 80099b6:	4628      	mov	r0, r5
 80099b8:	47b0      	blx	r6
 80099ba:	1c43      	adds	r3, r0, #1
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	d106      	bne.n	80099ce <__sflush_r+0x66>
 80099c0:	6829      	ldr	r1, [r5, #0]
 80099c2:	291d      	cmp	r1, #29
 80099c4:	d82c      	bhi.n	8009a20 <__sflush_r+0xb8>
 80099c6:	4a2a      	ldr	r2, [pc, #168]	; (8009a70 <__sflush_r+0x108>)
 80099c8:	40ca      	lsrs	r2, r1
 80099ca:	07d6      	lsls	r6, r2, #31
 80099cc:	d528      	bpl.n	8009a20 <__sflush_r+0xb8>
 80099ce:	2200      	movs	r2, #0
 80099d0:	6062      	str	r2, [r4, #4]
 80099d2:	04d9      	lsls	r1, r3, #19
 80099d4:	6922      	ldr	r2, [r4, #16]
 80099d6:	6022      	str	r2, [r4, #0]
 80099d8:	d504      	bpl.n	80099e4 <__sflush_r+0x7c>
 80099da:	1c42      	adds	r2, r0, #1
 80099dc:	d101      	bne.n	80099e2 <__sflush_r+0x7a>
 80099de:	682b      	ldr	r3, [r5, #0]
 80099e0:	b903      	cbnz	r3, 80099e4 <__sflush_r+0x7c>
 80099e2:	6560      	str	r0, [r4, #84]	; 0x54
 80099e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099e6:	602f      	str	r7, [r5, #0]
 80099e8:	2900      	cmp	r1, #0
 80099ea:	d0ca      	beq.n	8009982 <__sflush_r+0x1a>
 80099ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099f0:	4299      	cmp	r1, r3
 80099f2:	d002      	beq.n	80099fa <__sflush_r+0x92>
 80099f4:	4628      	mov	r0, r5
 80099f6:	f000 fd7f 	bl	800a4f8 <_free_r>
 80099fa:	2000      	movs	r0, #0
 80099fc:	6360      	str	r0, [r4, #52]	; 0x34
 80099fe:	e7c1      	b.n	8009984 <__sflush_r+0x1c>
 8009a00:	6a21      	ldr	r1, [r4, #32]
 8009a02:	2301      	movs	r3, #1
 8009a04:	4628      	mov	r0, r5
 8009a06:	47b0      	blx	r6
 8009a08:	1c41      	adds	r1, r0, #1
 8009a0a:	d1c7      	bne.n	800999c <__sflush_r+0x34>
 8009a0c:	682b      	ldr	r3, [r5, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d0c4      	beq.n	800999c <__sflush_r+0x34>
 8009a12:	2b1d      	cmp	r3, #29
 8009a14:	d001      	beq.n	8009a1a <__sflush_r+0xb2>
 8009a16:	2b16      	cmp	r3, #22
 8009a18:	d101      	bne.n	8009a1e <__sflush_r+0xb6>
 8009a1a:	602f      	str	r7, [r5, #0]
 8009a1c:	e7b1      	b.n	8009982 <__sflush_r+0x1a>
 8009a1e:	89a3      	ldrh	r3, [r4, #12]
 8009a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a24:	81a3      	strh	r3, [r4, #12]
 8009a26:	e7ad      	b.n	8009984 <__sflush_r+0x1c>
 8009a28:	690f      	ldr	r7, [r1, #16]
 8009a2a:	2f00      	cmp	r7, #0
 8009a2c:	d0a9      	beq.n	8009982 <__sflush_r+0x1a>
 8009a2e:	0793      	lsls	r3, r2, #30
 8009a30:	680e      	ldr	r6, [r1, #0]
 8009a32:	bf08      	it	eq
 8009a34:	694b      	ldreq	r3, [r1, #20]
 8009a36:	600f      	str	r7, [r1, #0]
 8009a38:	bf18      	it	ne
 8009a3a:	2300      	movne	r3, #0
 8009a3c:	eba6 0807 	sub.w	r8, r6, r7
 8009a40:	608b      	str	r3, [r1, #8]
 8009a42:	f1b8 0f00 	cmp.w	r8, #0
 8009a46:	dd9c      	ble.n	8009982 <__sflush_r+0x1a>
 8009a48:	6a21      	ldr	r1, [r4, #32]
 8009a4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a4c:	4643      	mov	r3, r8
 8009a4e:	463a      	mov	r2, r7
 8009a50:	4628      	mov	r0, r5
 8009a52:	47b0      	blx	r6
 8009a54:	2800      	cmp	r0, #0
 8009a56:	dc06      	bgt.n	8009a66 <__sflush_r+0xfe>
 8009a58:	89a3      	ldrh	r3, [r4, #12]
 8009a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a5e:	81a3      	strh	r3, [r4, #12]
 8009a60:	f04f 30ff 	mov.w	r0, #4294967295
 8009a64:	e78e      	b.n	8009984 <__sflush_r+0x1c>
 8009a66:	4407      	add	r7, r0
 8009a68:	eba8 0800 	sub.w	r8, r8, r0
 8009a6c:	e7e9      	b.n	8009a42 <__sflush_r+0xda>
 8009a6e:	bf00      	nop
 8009a70:	20400001 	.word	0x20400001

08009a74 <_fflush_r>:
 8009a74:	b538      	push	{r3, r4, r5, lr}
 8009a76:	690b      	ldr	r3, [r1, #16]
 8009a78:	4605      	mov	r5, r0
 8009a7a:	460c      	mov	r4, r1
 8009a7c:	b913      	cbnz	r3, 8009a84 <_fflush_r+0x10>
 8009a7e:	2500      	movs	r5, #0
 8009a80:	4628      	mov	r0, r5
 8009a82:	bd38      	pop	{r3, r4, r5, pc}
 8009a84:	b118      	cbz	r0, 8009a8e <_fflush_r+0x1a>
 8009a86:	6983      	ldr	r3, [r0, #24]
 8009a88:	b90b      	cbnz	r3, 8009a8e <_fflush_r+0x1a>
 8009a8a:	f000 f887 	bl	8009b9c <__sinit>
 8009a8e:	4b14      	ldr	r3, [pc, #80]	; (8009ae0 <_fflush_r+0x6c>)
 8009a90:	429c      	cmp	r4, r3
 8009a92:	d11b      	bne.n	8009acc <_fflush_r+0x58>
 8009a94:	686c      	ldr	r4, [r5, #4]
 8009a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d0ef      	beq.n	8009a7e <_fflush_r+0xa>
 8009a9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009aa0:	07d0      	lsls	r0, r2, #31
 8009aa2:	d404      	bmi.n	8009aae <_fflush_r+0x3a>
 8009aa4:	0599      	lsls	r1, r3, #22
 8009aa6:	d402      	bmi.n	8009aae <_fflush_r+0x3a>
 8009aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aaa:	f000 f91a 	bl	8009ce2 <__retarget_lock_acquire_recursive>
 8009aae:	4628      	mov	r0, r5
 8009ab0:	4621      	mov	r1, r4
 8009ab2:	f7ff ff59 	bl	8009968 <__sflush_r>
 8009ab6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ab8:	07da      	lsls	r2, r3, #31
 8009aba:	4605      	mov	r5, r0
 8009abc:	d4e0      	bmi.n	8009a80 <_fflush_r+0xc>
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	059b      	lsls	r3, r3, #22
 8009ac2:	d4dd      	bmi.n	8009a80 <_fflush_r+0xc>
 8009ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ac6:	f000 f90d 	bl	8009ce4 <__retarget_lock_release_recursive>
 8009aca:	e7d9      	b.n	8009a80 <_fflush_r+0xc>
 8009acc:	4b05      	ldr	r3, [pc, #20]	; (8009ae4 <_fflush_r+0x70>)
 8009ace:	429c      	cmp	r4, r3
 8009ad0:	d101      	bne.n	8009ad6 <_fflush_r+0x62>
 8009ad2:	68ac      	ldr	r4, [r5, #8]
 8009ad4:	e7df      	b.n	8009a96 <_fflush_r+0x22>
 8009ad6:	4b04      	ldr	r3, [pc, #16]	; (8009ae8 <_fflush_r+0x74>)
 8009ad8:	429c      	cmp	r4, r3
 8009ada:	bf08      	it	eq
 8009adc:	68ec      	ldreq	r4, [r5, #12]
 8009ade:	e7da      	b.n	8009a96 <_fflush_r+0x22>
 8009ae0:	0800aefc 	.word	0x0800aefc
 8009ae4:	0800af1c 	.word	0x0800af1c
 8009ae8:	0800aedc 	.word	0x0800aedc

08009aec <std>:
 8009aec:	2300      	movs	r3, #0
 8009aee:	b510      	push	{r4, lr}
 8009af0:	4604      	mov	r4, r0
 8009af2:	e9c0 3300 	strd	r3, r3, [r0]
 8009af6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009afa:	6083      	str	r3, [r0, #8]
 8009afc:	8181      	strh	r1, [r0, #12]
 8009afe:	6643      	str	r3, [r0, #100]	; 0x64
 8009b00:	81c2      	strh	r2, [r0, #14]
 8009b02:	6183      	str	r3, [r0, #24]
 8009b04:	4619      	mov	r1, r3
 8009b06:	2208      	movs	r2, #8
 8009b08:	305c      	adds	r0, #92	; 0x5c
 8009b0a:	f7fe faf5 	bl	80080f8 <memset>
 8009b0e:	4b05      	ldr	r3, [pc, #20]	; (8009b24 <std+0x38>)
 8009b10:	6263      	str	r3, [r4, #36]	; 0x24
 8009b12:	4b05      	ldr	r3, [pc, #20]	; (8009b28 <std+0x3c>)
 8009b14:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b16:	4b05      	ldr	r3, [pc, #20]	; (8009b2c <std+0x40>)
 8009b18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b1a:	4b05      	ldr	r3, [pc, #20]	; (8009b30 <std+0x44>)
 8009b1c:	6224      	str	r4, [r4, #32]
 8009b1e:	6323      	str	r3, [r4, #48]	; 0x30
 8009b20:	bd10      	pop	{r4, pc}
 8009b22:	bf00      	nop
 8009b24:	0800a921 	.word	0x0800a921
 8009b28:	0800a943 	.word	0x0800a943
 8009b2c:	0800a97b 	.word	0x0800a97b
 8009b30:	0800a99f 	.word	0x0800a99f

08009b34 <_cleanup_r>:
 8009b34:	4901      	ldr	r1, [pc, #4]	; (8009b3c <_cleanup_r+0x8>)
 8009b36:	f000 b8af 	b.w	8009c98 <_fwalk_reent>
 8009b3a:	bf00      	nop
 8009b3c:	08009a75 	.word	0x08009a75

08009b40 <__sfmoreglue>:
 8009b40:	b570      	push	{r4, r5, r6, lr}
 8009b42:	1e4a      	subs	r2, r1, #1
 8009b44:	2568      	movs	r5, #104	; 0x68
 8009b46:	4355      	muls	r5, r2
 8009b48:	460e      	mov	r6, r1
 8009b4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009b4e:	f000 fd23 	bl	800a598 <_malloc_r>
 8009b52:	4604      	mov	r4, r0
 8009b54:	b140      	cbz	r0, 8009b68 <__sfmoreglue+0x28>
 8009b56:	2100      	movs	r1, #0
 8009b58:	e9c0 1600 	strd	r1, r6, [r0]
 8009b5c:	300c      	adds	r0, #12
 8009b5e:	60a0      	str	r0, [r4, #8]
 8009b60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009b64:	f7fe fac8 	bl	80080f8 <memset>
 8009b68:	4620      	mov	r0, r4
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}

08009b6c <__sfp_lock_acquire>:
 8009b6c:	4801      	ldr	r0, [pc, #4]	; (8009b74 <__sfp_lock_acquire+0x8>)
 8009b6e:	f000 b8b8 	b.w	8009ce2 <__retarget_lock_acquire_recursive>
 8009b72:	bf00      	nop
 8009b74:	200005d0 	.word	0x200005d0

08009b78 <__sfp_lock_release>:
 8009b78:	4801      	ldr	r0, [pc, #4]	; (8009b80 <__sfp_lock_release+0x8>)
 8009b7a:	f000 b8b3 	b.w	8009ce4 <__retarget_lock_release_recursive>
 8009b7e:	bf00      	nop
 8009b80:	200005d0 	.word	0x200005d0

08009b84 <__sinit_lock_acquire>:
 8009b84:	4801      	ldr	r0, [pc, #4]	; (8009b8c <__sinit_lock_acquire+0x8>)
 8009b86:	f000 b8ac 	b.w	8009ce2 <__retarget_lock_acquire_recursive>
 8009b8a:	bf00      	nop
 8009b8c:	200005cb 	.word	0x200005cb

08009b90 <__sinit_lock_release>:
 8009b90:	4801      	ldr	r0, [pc, #4]	; (8009b98 <__sinit_lock_release+0x8>)
 8009b92:	f000 b8a7 	b.w	8009ce4 <__retarget_lock_release_recursive>
 8009b96:	bf00      	nop
 8009b98:	200005cb 	.word	0x200005cb

08009b9c <__sinit>:
 8009b9c:	b510      	push	{r4, lr}
 8009b9e:	4604      	mov	r4, r0
 8009ba0:	f7ff fff0 	bl	8009b84 <__sinit_lock_acquire>
 8009ba4:	69a3      	ldr	r3, [r4, #24]
 8009ba6:	b11b      	cbz	r3, 8009bb0 <__sinit+0x14>
 8009ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bac:	f7ff bff0 	b.w	8009b90 <__sinit_lock_release>
 8009bb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009bb4:	6523      	str	r3, [r4, #80]	; 0x50
 8009bb6:	4b13      	ldr	r3, [pc, #76]	; (8009c04 <__sinit+0x68>)
 8009bb8:	4a13      	ldr	r2, [pc, #76]	; (8009c08 <__sinit+0x6c>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8009bbe:	42a3      	cmp	r3, r4
 8009bc0:	bf04      	itt	eq
 8009bc2:	2301      	moveq	r3, #1
 8009bc4:	61a3      	streq	r3, [r4, #24]
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	f000 f820 	bl	8009c0c <__sfp>
 8009bcc:	6060      	str	r0, [r4, #4]
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f000 f81c 	bl	8009c0c <__sfp>
 8009bd4:	60a0      	str	r0, [r4, #8]
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f000 f818 	bl	8009c0c <__sfp>
 8009bdc:	2200      	movs	r2, #0
 8009bde:	60e0      	str	r0, [r4, #12]
 8009be0:	2104      	movs	r1, #4
 8009be2:	6860      	ldr	r0, [r4, #4]
 8009be4:	f7ff ff82 	bl	8009aec <std>
 8009be8:	68a0      	ldr	r0, [r4, #8]
 8009bea:	2201      	movs	r2, #1
 8009bec:	2109      	movs	r1, #9
 8009bee:	f7ff ff7d 	bl	8009aec <std>
 8009bf2:	68e0      	ldr	r0, [r4, #12]
 8009bf4:	2202      	movs	r2, #2
 8009bf6:	2112      	movs	r1, #18
 8009bf8:	f7ff ff78 	bl	8009aec <std>
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	61a3      	str	r3, [r4, #24]
 8009c00:	e7d2      	b.n	8009ba8 <__sinit+0xc>
 8009c02:	bf00      	nop
 8009c04:	0800ae10 	.word	0x0800ae10
 8009c08:	08009b35 	.word	0x08009b35

08009c0c <__sfp>:
 8009c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c0e:	4607      	mov	r7, r0
 8009c10:	f7ff ffac 	bl	8009b6c <__sfp_lock_acquire>
 8009c14:	4b1e      	ldr	r3, [pc, #120]	; (8009c90 <__sfp+0x84>)
 8009c16:	681e      	ldr	r6, [r3, #0]
 8009c18:	69b3      	ldr	r3, [r6, #24]
 8009c1a:	b913      	cbnz	r3, 8009c22 <__sfp+0x16>
 8009c1c:	4630      	mov	r0, r6
 8009c1e:	f7ff ffbd 	bl	8009b9c <__sinit>
 8009c22:	3648      	adds	r6, #72	; 0x48
 8009c24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	d503      	bpl.n	8009c34 <__sfp+0x28>
 8009c2c:	6833      	ldr	r3, [r6, #0]
 8009c2e:	b30b      	cbz	r3, 8009c74 <__sfp+0x68>
 8009c30:	6836      	ldr	r6, [r6, #0]
 8009c32:	e7f7      	b.n	8009c24 <__sfp+0x18>
 8009c34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009c38:	b9d5      	cbnz	r5, 8009c70 <__sfp+0x64>
 8009c3a:	4b16      	ldr	r3, [pc, #88]	; (8009c94 <__sfp+0x88>)
 8009c3c:	60e3      	str	r3, [r4, #12]
 8009c3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c42:	6665      	str	r5, [r4, #100]	; 0x64
 8009c44:	f000 f84c 	bl	8009ce0 <__retarget_lock_init_recursive>
 8009c48:	f7ff ff96 	bl	8009b78 <__sfp_lock_release>
 8009c4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009c50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009c54:	6025      	str	r5, [r4, #0]
 8009c56:	61a5      	str	r5, [r4, #24]
 8009c58:	2208      	movs	r2, #8
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c60:	f7fe fa4a 	bl	80080f8 <memset>
 8009c64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009c68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c70:	3468      	adds	r4, #104	; 0x68
 8009c72:	e7d9      	b.n	8009c28 <__sfp+0x1c>
 8009c74:	2104      	movs	r1, #4
 8009c76:	4638      	mov	r0, r7
 8009c78:	f7ff ff62 	bl	8009b40 <__sfmoreglue>
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	6030      	str	r0, [r6, #0]
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d1d5      	bne.n	8009c30 <__sfp+0x24>
 8009c84:	f7ff ff78 	bl	8009b78 <__sfp_lock_release>
 8009c88:	230c      	movs	r3, #12
 8009c8a:	603b      	str	r3, [r7, #0]
 8009c8c:	e7ee      	b.n	8009c6c <__sfp+0x60>
 8009c8e:	bf00      	nop
 8009c90:	0800ae10 	.word	0x0800ae10
 8009c94:	ffff0001 	.word	0xffff0001

08009c98 <_fwalk_reent>:
 8009c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c9c:	4606      	mov	r6, r0
 8009c9e:	4688      	mov	r8, r1
 8009ca0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ca4:	2700      	movs	r7, #0
 8009ca6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009caa:	f1b9 0901 	subs.w	r9, r9, #1
 8009cae:	d505      	bpl.n	8009cbc <_fwalk_reent+0x24>
 8009cb0:	6824      	ldr	r4, [r4, #0]
 8009cb2:	2c00      	cmp	r4, #0
 8009cb4:	d1f7      	bne.n	8009ca6 <_fwalk_reent+0xe>
 8009cb6:	4638      	mov	r0, r7
 8009cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cbc:	89ab      	ldrh	r3, [r5, #12]
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d907      	bls.n	8009cd2 <_fwalk_reent+0x3a>
 8009cc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	d003      	beq.n	8009cd2 <_fwalk_reent+0x3a>
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4630      	mov	r0, r6
 8009cce:	47c0      	blx	r8
 8009cd0:	4307      	orrs	r7, r0
 8009cd2:	3568      	adds	r5, #104	; 0x68
 8009cd4:	e7e9      	b.n	8009caa <_fwalk_reent+0x12>
	...

08009cd8 <_localeconv_r>:
 8009cd8:	4800      	ldr	r0, [pc, #0]	; (8009cdc <_localeconv_r+0x4>)
 8009cda:	4770      	bx	lr
 8009cdc:	20000160 	.word	0x20000160

08009ce0 <__retarget_lock_init_recursive>:
 8009ce0:	4770      	bx	lr

08009ce2 <__retarget_lock_acquire_recursive>:
 8009ce2:	4770      	bx	lr

08009ce4 <__retarget_lock_release_recursive>:
 8009ce4:	4770      	bx	lr

08009ce6 <__swhatbuf_r>:
 8009ce6:	b570      	push	{r4, r5, r6, lr}
 8009ce8:	460e      	mov	r6, r1
 8009cea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cee:	2900      	cmp	r1, #0
 8009cf0:	b096      	sub	sp, #88	; 0x58
 8009cf2:	4614      	mov	r4, r2
 8009cf4:	461d      	mov	r5, r3
 8009cf6:	da07      	bge.n	8009d08 <__swhatbuf_r+0x22>
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	602b      	str	r3, [r5, #0]
 8009cfc:	89b3      	ldrh	r3, [r6, #12]
 8009cfe:	061a      	lsls	r2, r3, #24
 8009d00:	d410      	bmi.n	8009d24 <__swhatbuf_r+0x3e>
 8009d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d06:	e00e      	b.n	8009d26 <__swhatbuf_r+0x40>
 8009d08:	466a      	mov	r2, sp
 8009d0a:	f000 fe9f 	bl	800aa4c <_fstat_r>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	dbf2      	blt.n	8009cf8 <__swhatbuf_r+0x12>
 8009d12:	9a01      	ldr	r2, [sp, #4]
 8009d14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d1c:	425a      	negs	r2, r3
 8009d1e:	415a      	adcs	r2, r3
 8009d20:	602a      	str	r2, [r5, #0]
 8009d22:	e7ee      	b.n	8009d02 <__swhatbuf_r+0x1c>
 8009d24:	2340      	movs	r3, #64	; 0x40
 8009d26:	2000      	movs	r0, #0
 8009d28:	6023      	str	r3, [r4, #0]
 8009d2a:	b016      	add	sp, #88	; 0x58
 8009d2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009d30 <__smakebuf_r>:
 8009d30:	898b      	ldrh	r3, [r1, #12]
 8009d32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d34:	079d      	lsls	r5, r3, #30
 8009d36:	4606      	mov	r6, r0
 8009d38:	460c      	mov	r4, r1
 8009d3a:	d507      	bpl.n	8009d4c <__smakebuf_r+0x1c>
 8009d3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d40:	6023      	str	r3, [r4, #0]
 8009d42:	6123      	str	r3, [r4, #16]
 8009d44:	2301      	movs	r3, #1
 8009d46:	6163      	str	r3, [r4, #20]
 8009d48:	b002      	add	sp, #8
 8009d4a:	bd70      	pop	{r4, r5, r6, pc}
 8009d4c:	ab01      	add	r3, sp, #4
 8009d4e:	466a      	mov	r2, sp
 8009d50:	f7ff ffc9 	bl	8009ce6 <__swhatbuf_r>
 8009d54:	9900      	ldr	r1, [sp, #0]
 8009d56:	4605      	mov	r5, r0
 8009d58:	4630      	mov	r0, r6
 8009d5a:	f000 fc1d 	bl	800a598 <_malloc_r>
 8009d5e:	b948      	cbnz	r0, 8009d74 <__smakebuf_r+0x44>
 8009d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d64:	059a      	lsls	r2, r3, #22
 8009d66:	d4ef      	bmi.n	8009d48 <__smakebuf_r+0x18>
 8009d68:	f023 0303 	bic.w	r3, r3, #3
 8009d6c:	f043 0302 	orr.w	r3, r3, #2
 8009d70:	81a3      	strh	r3, [r4, #12]
 8009d72:	e7e3      	b.n	8009d3c <__smakebuf_r+0xc>
 8009d74:	4b0d      	ldr	r3, [pc, #52]	; (8009dac <__smakebuf_r+0x7c>)
 8009d76:	62b3      	str	r3, [r6, #40]	; 0x28
 8009d78:	89a3      	ldrh	r3, [r4, #12]
 8009d7a:	6020      	str	r0, [r4, #0]
 8009d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d80:	81a3      	strh	r3, [r4, #12]
 8009d82:	9b00      	ldr	r3, [sp, #0]
 8009d84:	6163      	str	r3, [r4, #20]
 8009d86:	9b01      	ldr	r3, [sp, #4]
 8009d88:	6120      	str	r0, [r4, #16]
 8009d8a:	b15b      	cbz	r3, 8009da4 <__smakebuf_r+0x74>
 8009d8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d90:	4630      	mov	r0, r6
 8009d92:	f000 fe6d 	bl	800aa70 <_isatty_r>
 8009d96:	b128      	cbz	r0, 8009da4 <__smakebuf_r+0x74>
 8009d98:	89a3      	ldrh	r3, [r4, #12]
 8009d9a:	f023 0303 	bic.w	r3, r3, #3
 8009d9e:	f043 0301 	orr.w	r3, r3, #1
 8009da2:	81a3      	strh	r3, [r4, #12]
 8009da4:	89a0      	ldrh	r0, [r4, #12]
 8009da6:	4305      	orrs	r5, r0
 8009da8:	81a5      	strh	r5, [r4, #12]
 8009daa:	e7cd      	b.n	8009d48 <__smakebuf_r+0x18>
 8009dac:	08009b35 	.word	0x08009b35

08009db0 <malloc>:
 8009db0:	4b02      	ldr	r3, [pc, #8]	; (8009dbc <malloc+0xc>)
 8009db2:	4601      	mov	r1, r0
 8009db4:	6818      	ldr	r0, [r3, #0]
 8009db6:	f000 bbef 	b.w	800a598 <_malloc_r>
 8009dba:	bf00      	nop
 8009dbc:	2000000c 	.word	0x2000000c

08009dc0 <memcpy>:
 8009dc0:	440a      	add	r2, r1
 8009dc2:	4291      	cmp	r1, r2
 8009dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dc8:	d100      	bne.n	8009dcc <memcpy+0xc>
 8009dca:	4770      	bx	lr
 8009dcc:	b510      	push	{r4, lr}
 8009dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dd6:	4291      	cmp	r1, r2
 8009dd8:	d1f9      	bne.n	8009dce <memcpy+0xe>
 8009dda:	bd10      	pop	{r4, pc}

08009ddc <_Balloc>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009de0:	4604      	mov	r4, r0
 8009de2:	460d      	mov	r5, r1
 8009de4:	b976      	cbnz	r6, 8009e04 <_Balloc+0x28>
 8009de6:	2010      	movs	r0, #16
 8009de8:	f7ff ffe2 	bl	8009db0 <malloc>
 8009dec:	4602      	mov	r2, r0
 8009dee:	6260      	str	r0, [r4, #36]	; 0x24
 8009df0:	b920      	cbnz	r0, 8009dfc <_Balloc+0x20>
 8009df2:	4b18      	ldr	r3, [pc, #96]	; (8009e54 <_Balloc+0x78>)
 8009df4:	4818      	ldr	r0, [pc, #96]	; (8009e58 <_Balloc+0x7c>)
 8009df6:	2166      	movs	r1, #102	; 0x66
 8009df8:	f000 fde8 	bl	800a9cc <__assert_func>
 8009dfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e00:	6006      	str	r6, [r0, #0]
 8009e02:	60c6      	str	r6, [r0, #12]
 8009e04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009e06:	68f3      	ldr	r3, [r6, #12]
 8009e08:	b183      	cbz	r3, 8009e2c <_Balloc+0x50>
 8009e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e12:	b9b8      	cbnz	r0, 8009e44 <_Balloc+0x68>
 8009e14:	2101      	movs	r1, #1
 8009e16:	fa01 f605 	lsl.w	r6, r1, r5
 8009e1a:	1d72      	adds	r2, r6, #5
 8009e1c:	0092      	lsls	r2, r2, #2
 8009e1e:	4620      	mov	r0, r4
 8009e20:	f000 fb5a 	bl	800a4d8 <_calloc_r>
 8009e24:	b160      	cbz	r0, 8009e40 <_Balloc+0x64>
 8009e26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e2a:	e00e      	b.n	8009e4a <_Balloc+0x6e>
 8009e2c:	2221      	movs	r2, #33	; 0x21
 8009e2e:	2104      	movs	r1, #4
 8009e30:	4620      	mov	r0, r4
 8009e32:	f000 fb51 	bl	800a4d8 <_calloc_r>
 8009e36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e38:	60f0      	str	r0, [r6, #12]
 8009e3a:	68db      	ldr	r3, [r3, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1e4      	bne.n	8009e0a <_Balloc+0x2e>
 8009e40:	2000      	movs	r0, #0
 8009e42:	bd70      	pop	{r4, r5, r6, pc}
 8009e44:	6802      	ldr	r2, [r0, #0]
 8009e46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e50:	e7f7      	b.n	8009e42 <_Balloc+0x66>
 8009e52:	bf00      	nop
 8009e54:	0800ae55 	.word	0x0800ae55
 8009e58:	0800af3c 	.word	0x0800af3c

08009e5c <_Bfree>:
 8009e5c:	b570      	push	{r4, r5, r6, lr}
 8009e5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e60:	4605      	mov	r5, r0
 8009e62:	460c      	mov	r4, r1
 8009e64:	b976      	cbnz	r6, 8009e84 <_Bfree+0x28>
 8009e66:	2010      	movs	r0, #16
 8009e68:	f7ff ffa2 	bl	8009db0 <malloc>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	6268      	str	r0, [r5, #36]	; 0x24
 8009e70:	b920      	cbnz	r0, 8009e7c <_Bfree+0x20>
 8009e72:	4b09      	ldr	r3, [pc, #36]	; (8009e98 <_Bfree+0x3c>)
 8009e74:	4809      	ldr	r0, [pc, #36]	; (8009e9c <_Bfree+0x40>)
 8009e76:	218a      	movs	r1, #138	; 0x8a
 8009e78:	f000 fda8 	bl	800a9cc <__assert_func>
 8009e7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e80:	6006      	str	r6, [r0, #0]
 8009e82:	60c6      	str	r6, [r0, #12]
 8009e84:	b13c      	cbz	r4, 8009e96 <_Bfree+0x3a>
 8009e86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e88:	6862      	ldr	r2, [r4, #4]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e90:	6021      	str	r1, [r4, #0]
 8009e92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e96:	bd70      	pop	{r4, r5, r6, pc}
 8009e98:	0800ae55 	.word	0x0800ae55
 8009e9c:	0800af3c 	.word	0x0800af3c

08009ea0 <__multadd>:
 8009ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea4:	690e      	ldr	r6, [r1, #16]
 8009ea6:	4607      	mov	r7, r0
 8009ea8:	4698      	mov	r8, r3
 8009eaa:	460c      	mov	r4, r1
 8009eac:	f101 0014 	add.w	r0, r1, #20
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	6805      	ldr	r5, [r0, #0]
 8009eb4:	b2a9      	uxth	r1, r5
 8009eb6:	fb02 8101 	mla	r1, r2, r1, r8
 8009eba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009ebe:	0c2d      	lsrs	r5, r5, #16
 8009ec0:	fb02 c505 	mla	r5, r2, r5, ip
 8009ec4:	b289      	uxth	r1, r1
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009ecc:	429e      	cmp	r6, r3
 8009ece:	f840 1b04 	str.w	r1, [r0], #4
 8009ed2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009ed6:	dcec      	bgt.n	8009eb2 <__multadd+0x12>
 8009ed8:	f1b8 0f00 	cmp.w	r8, #0
 8009edc:	d022      	beq.n	8009f24 <__multadd+0x84>
 8009ede:	68a3      	ldr	r3, [r4, #8]
 8009ee0:	42b3      	cmp	r3, r6
 8009ee2:	dc19      	bgt.n	8009f18 <__multadd+0x78>
 8009ee4:	6861      	ldr	r1, [r4, #4]
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	3101      	adds	r1, #1
 8009eea:	f7ff ff77 	bl	8009ddc <_Balloc>
 8009eee:	4605      	mov	r5, r0
 8009ef0:	b928      	cbnz	r0, 8009efe <__multadd+0x5e>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	4b0d      	ldr	r3, [pc, #52]	; (8009f2c <__multadd+0x8c>)
 8009ef6:	480e      	ldr	r0, [pc, #56]	; (8009f30 <__multadd+0x90>)
 8009ef8:	21b5      	movs	r1, #181	; 0xb5
 8009efa:	f000 fd67 	bl	800a9cc <__assert_func>
 8009efe:	6922      	ldr	r2, [r4, #16]
 8009f00:	3202      	adds	r2, #2
 8009f02:	f104 010c 	add.w	r1, r4, #12
 8009f06:	0092      	lsls	r2, r2, #2
 8009f08:	300c      	adds	r0, #12
 8009f0a:	f7ff ff59 	bl	8009dc0 <memcpy>
 8009f0e:	4621      	mov	r1, r4
 8009f10:	4638      	mov	r0, r7
 8009f12:	f7ff ffa3 	bl	8009e5c <_Bfree>
 8009f16:	462c      	mov	r4, r5
 8009f18:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009f1c:	3601      	adds	r6, #1
 8009f1e:	f8c3 8014 	str.w	r8, [r3, #20]
 8009f22:	6126      	str	r6, [r4, #16]
 8009f24:	4620      	mov	r0, r4
 8009f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f2a:	bf00      	nop
 8009f2c:	0800aecb 	.word	0x0800aecb
 8009f30:	0800af3c 	.word	0x0800af3c

08009f34 <__hi0bits>:
 8009f34:	0c03      	lsrs	r3, r0, #16
 8009f36:	041b      	lsls	r3, r3, #16
 8009f38:	b9d3      	cbnz	r3, 8009f70 <__hi0bits+0x3c>
 8009f3a:	0400      	lsls	r0, r0, #16
 8009f3c:	2310      	movs	r3, #16
 8009f3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f42:	bf04      	itt	eq
 8009f44:	0200      	lsleq	r0, r0, #8
 8009f46:	3308      	addeq	r3, #8
 8009f48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f4c:	bf04      	itt	eq
 8009f4e:	0100      	lsleq	r0, r0, #4
 8009f50:	3304      	addeq	r3, #4
 8009f52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f56:	bf04      	itt	eq
 8009f58:	0080      	lsleq	r0, r0, #2
 8009f5a:	3302      	addeq	r3, #2
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	db05      	blt.n	8009f6c <__hi0bits+0x38>
 8009f60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f64:	f103 0301 	add.w	r3, r3, #1
 8009f68:	bf08      	it	eq
 8009f6a:	2320      	moveq	r3, #32
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	4770      	bx	lr
 8009f70:	2300      	movs	r3, #0
 8009f72:	e7e4      	b.n	8009f3e <__hi0bits+0xa>

08009f74 <__lo0bits>:
 8009f74:	6803      	ldr	r3, [r0, #0]
 8009f76:	f013 0207 	ands.w	r2, r3, #7
 8009f7a:	4601      	mov	r1, r0
 8009f7c:	d00b      	beq.n	8009f96 <__lo0bits+0x22>
 8009f7e:	07da      	lsls	r2, r3, #31
 8009f80:	d424      	bmi.n	8009fcc <__lo0bits+0x58>
 8009f82:	0798      	lsls	r0, r3, #30
 8009f84:	bf49      	itett	mi
 8009f86:	085b      	lsrmi	r3, r3, #1
 8009f88:	089b      	lsrpl	r3, r3, #2
 8009f8a:	2001      	movmi	r0, #1
 8009f8c:	600b      	strmi	r3, [r1, #0]
 8009f8e:	bf5c      	itt	pl
 8009f90:	600b      	strpl	r3, [r1, #0]
 8009f92:	2002      	movpl	r0, #2
 8009f94:	4770      	bx	lr
 8009f96:	b298      	uxth	r0, r3
 8009f98:	b9b0      	cbnz	r0, 8009fc8 <__lo0bits+0x54>
 8009f9a:	0c1b      	lsrs	r3, r3, #16
 8009f9c:	2010      	movs	r0, #16
 8009f9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009fa2:	bf04      	itt	eq
 8009fa4:	0a1b      	lsreq	r3, r3, #8
 8009fa6:	3008      	addeq	r0, #8
 8009fa8:	071a      	lsls	r2, r3, #28
 8009faa:	bf04      	itt	eq
 8009fac:	091b      	lsreq	r3, r3, #4
 8009fae:	3004      	addeq	r0, #4
 8009fb0:	079a      	lsls	r2, r3, #30
 8009fb2:	bf04      	itt	eq
 8009fb4:	089b      	lsreq	r3, r3, #2
 8009fb6:	3002      	addeq	r0, #2
 8009fb8:	07da      	lsls	r2, r3, #31
 8009fba:	d403      	bmi.n	8009fc4 <__lo0bits+0x50>
 8009fbc:	085b      	lsrs	r3, r3, #1
 8009fbe:	f100 0001 	add.w	r0, r0, #1
 8009fc2:	d005      	beq.n	8009fd0 <__lo0bits+0x5c>
 8009fc4:	600b      	str	r3, [r1, #0]
 8009fc6:	4770      	bx	lr
 8009fc8:	4610      	mov	r0, r2
 8009fca:	e7e8      	b.n	8009f9e <__lo0bits+0x2a>
 8009fcc:	2000      	movs	r0, #0
 8009fce:	4770      	bx	lr
 8009fd0:	2020      	movs	r0, #32
 8009fd2:	4770      	bx	lr

08009fd4 <__i2b>:
 8009fd4:	b510      	push	{r4, lr}
 8009fd6:	460c      	mov	r4, r1
 8009fd8:	2101      	movs	r1, #1
 8009fda:	f7ff feff 	bl	8009ddc <_Balloc>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	b928      	cbnz	r0, 8009fee <__i2b+0x1a>
 8009fe2:	4b05      	ldr	r3, [pc, #20]	; (8009ff8 <__i2b+0x24>)
 8009fe4:	4805      	ldr	r0, [pc, #20]	; (8009ffc <__i2b+0x28>)
 8009fe6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009fea:	f000 fcef 	bl	800a9cc <__assert_func>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	6144      	str	r4, [r0, #20]
 8009ff2:	6103      	str	r3, [r0, #16]
 8009ff4:	bd10      	pop	{r4, pc}
 8009ff6:	bf00      	nop
 8009ff8:	0800aecb 	.word	0x0800aecb
 8009ffc:	0800af3c 	.word	0x0800af3c

0800a000 <__multiply>:
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	4614      	mov	r4, r2
 800a006:	690a      	ldr	r2, [r1, #16]
 800a008:	6923      	ldr	r3, [r4, #16]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	bfb8      	it	lt
 800a00e:	460b      	movlt	r3, r1
 800a010:	460d      	mov	r5, r1
 800a012:	bfbc      	itt	lt
 800a014:	4625      	movlt	r5, r4
 800a016:	461c      	movlt	r4, r3
 800a018:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a01c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a020:	68ab      	ldr	r3, [r5, #8]
 800a022:	6869      	ldr	r1, [r5, #4]
 800a024:	eb0a 0709 	add.w	r7, sl, r9
 800a028:	42bb      	cmp	r3, r7
 800a02a:	b085      	sub	sp, #20
 800a02c:	bfb8      	it	lt
 800a02e:	3101      	addlt	r1, #1
 800a030:	f7ff fed4 	bl	8009ddc <_Balloc>
 800a034:	b930      	cbnz	r0, 800a044 <__multiply+0x44>
 800a036:	4602      	mov	r2, r0
 800a038:	4b42      	ldr	r3, [pc, #264]	; (800a144 <__multiply+0x144>)
 800a03a:	4843      	ldr	r0, [pc, #268]	; (800a148 <__multiply+0x148>)
 800a03c:	f240 115d 	movw	r1, #349	; 0x15d
 800a040:	f000 fcc4 	bl	800a9cc <__assert_func>
 800a044:	f100 0614 	add.w	r6, r0, #20
 800a048:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a04c:	4633      	mov	r3, r6
 800a04e:	2200      	movs	r2, #0
 800a050:	4543      	cmp	r3, r8
 800a052:	d31e      	bcc.n	800a092 <__multiply+0x92>
 800a054:	f105 0c14 	add.w	ip, r5, #20
 800a058:	f104 0314 	add.w	r3, r4, #20
 800a05c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a060:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a064:	9202      	str	r2, [sp, #8]
 800a066:	ebac 0205 	sub.w	r2, ip, r5
 800a06a:	3a15      	subs	r2, #21
 800a06c:	f022 0203 	bic.w	r2, r2, #3
 800a070:	3204      	adds	r2, #4
 800a072:	f105 0115 	add.w	r1, r5, #21
 800a076:	458c      	cmp	ip, r1
 800a078:	bf38      	it	cc
 800a07a:	2204      	movcc	r2, #4
 800a07c:	9201      	str	r2, [sp, #4]
 800a07e:	9a02      	ldr	r2, [sp, #8]
 800a080:	9303      	str	r3, [sp, #12]
 800a082:	429a      	cmp	r2, r3
 800a084:	d808      	bhi.n	800a098 <__multiply+0x98>
 800a086:	2f00      	cmp	r7, #0
 800a088:	dc55      	bgt.n	800a136 <__multiply+0x136>
 800a08a:	6107      	str	r7, [r0, #16]
 800a08c:	b005      	add	sp, #20
 800a08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a092:	f843 2b04 	str.w	r2, [r3], #4
 800a096:	e7db      	b.n	800a050 <__multiply+0x50>
 800a098:	f8b3 a000 	ldrh.w	sl, [r3]
 800a09c:	f1ba 0f00 	cmp.w	sl, #0
 800a0a0:	d020      	beq.n	800a0e4 <__multiply+0xe4>
 800a0a2:	f105 0e14 	add.w	lr, r5, #20
 800a0a6:	46b1      	mov	r9, r6
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a0ae:	f8d9 b000 	ldr.w	fp, [r9]
 800a0b2:	b2a1      	uxth	r1, r4
 800a0b4:	fa1f fb8b 	uxth.w	fp, fp
 800a0b8:	fb0a b101 	mla	r1, sl, r1, fp
 800a0bc:	4411      	add	r1, r2
 800a0be:	f8d9 2000 	ldr.w	r2, [r9]
 800a0c2:	0c24      	lsrs	r4, r4, #16
 800a0c4:	0c12      	lsrs	r2, r2, #16
 800a0c6:	fb0a 2404 	mla	r4, sl, r4, r2
 800a0ca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a0ce:	b289      	uxth	r1, r1
 800a0d0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a0d4:	45f4      	cmp	ip, lr
 800a0d6:	f849 1b04 	str.w	r1, [r9], #4
 800a0da:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a0de:	d8e4      	bhi.n	800a0aa <__multiply+0xaa>
 800a0e0:	9901      	ldr	r1, [sp, #4]
 800a0e2:	5072      	str	r2, [r6, r1]
 800a0e4:	9a03      	ldr	r2, [sp, #12]
 800a0e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0ea:	3304      	adds	r3, #4
 800a0ec:	f1b9 0f00 	cmp.w	r9, #0
 800a0f0:	d01f      	beq.n	800a132 <__multiply+0x132>
 800a0f2:	6834      	ldr	r4, [r6, #0]
 800a0f4:	f105 0114 	add.w	r1, r5, #20
 800a0f8:	46b6      	mov	lr, r6
 800a0fa:	f04f 0a00 	mov.w	sl, #0
 800a0fe:	880a      	ldrh	r2, [r1, #0]
 800a100:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a104:	fb09 b202 	mla	r2, r9, r2, fp
 800a108:	4492      	add	sl, r2
 800a10a:	b2a4      	uxth	r4, r4
 800a10c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a110:	f84e 4b04 	str.w	r4, [lr], #4
 800a114:	f851 4b04 	ldr.w	r4, [r1], #4
 800a118:	f8be 2000 	ldrh.w	r2, [lr]
 800a11c:	0c24      	lsrs	r4, r4, #16
 800a11e:	fb09 2404 	mla	r4, r9, r4, r2
 800a122:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a126:	458c      	cmp	ip, r1
 800a128:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a12c:	d8e7      	bhi.n	800a0fe <__multiply+0xfe>
 800a12e:	9a01      	ldr	r2, [sp, #4]
 800a130:	50b4      	str	r4, [r6, r2]
 800a132:	3604      	adds	r6, #4
 800a134:	e7a3      	b.n	800a07e <__multiply+0x7e>
 800a136:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d1a5      	bne.n	800a08a <__multiply+0x8a>
 800a13e:	3f01      	subs	r7, #1
 800a140:	e7a1      	b.n	800a086 <__multiply+0x86>
 800a142:	bf00      	nop
 800a144:	0800aecb 	.word	0x0800aecb
 800a148:	0800af3c 	.word	0x0800af3c

0800a14c <__pow5mult>:
 800a14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a150:	4615      	mov	r5, r2
 800a152:	f012 0203 	ands.w	r2, r2, #3
 800a156:	4606      	mov	r6, r0
 800a158:	460f      	mov	r7, r1
 800a15a:	d007      	beq.n	800a16c <__pow5mult+0x20>
 800a15c:	4c25      	ldr	r4, [pc, #148]	; (800a1f4 <__pow5mult+0xa8>)
 800a15e:	3a01      	subs	r2, #1
 800a160:	2300      	movs	r3, #0
 800a162:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a166:	f7ff fe9b 	bl	8009ea0 <__multadd>
 800a16a:	4607      	mov	r7, r0
 800a16c:	10ad      	asrs	r5, r5, #2
 800a16e:	d03d      	beq.n	800a1ec <__pow5mult+0xa0>
 800a170:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a172:	b97c      	cbnz	r4, 800a194 <__pow5mult+0x48>
 800a174:	2010      	movs	r0, #16
 800a176:	f7ff fe1b 	bl	8009db0 <malloc>
 800a17a:	4602      	mov	r2, r0
 800a17c:	6270      	str	r0, [r6, #36]	; 0x24
 800a17e:	b928      	cbnz	r0, 800a18c <__pow5mult+0x40>
 800a180:	4b1d      	ldr	r3, [pc, #116]	; (800a1f8 <__pow5mult+0xac>)
 800a182:	481e      	ldr	r0, [pc, #120]	; (800a1fc <__pow5mult+0xb0>)
 800a184:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a188:	f000 fc20 	bl	800a9cc <__assert_func>
 800a18c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a190:	6004      	str	r4, [r0, #0]
 800a192:	60c4      	str	r4, [r0, #12]
 800a194:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a19c:	b94c      	cbnz	r4, 800a1b2 <__pow5mult+0x66>
 800a19e:	f240 2171 	movw	r1, #625	; 0x271
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	f7ff ff16 	bl	8009fd4 <__i2b>
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	6003      	str	r3, [r0, #0]
 800a1b2:	f04f 0900 	mov.w	r9, #0
 800a1b6:	07eb      	lsls	r3, r5, #31
 800a1b8:	d50a      	bpl.n	800a1d0 <__pow5mult+0x84>
 800a1ba:	4639      	mov	r1, r7
 800a1bc:	4622      	mov	r2, r4
 800a1be:	4630      	mov	r0, r6
 800a1c0:	f7ff ff1e 	bl	800a000 <__multiply>
 800a1c4:	4639      	mov	r1, r7
 800a1c6:	4680      	mov	r8, r0
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	f7ff fe47 	bl	8009e5c <_Bfree>
 800a1ce:	4647      	mov	r7, r8
 800a1d0:	106d      	asrs	r5, r5, #1
 800a1d2:	d00b      	beq.n	800a1ec <__pow5mult+0xa0>
 800a1d4:	6820      	ldr	r0, [r4, #0]
 800a1d6:	b938      	cbnz	r0, 800a1e8 <__pow5mult+0x9c>
 800a1d8:	4622      	mov	r2, r4
 800a1da:	4621      	mov	r1, r4
 800a1dc:	4630      	mov	r0, r6
 800a1de:	f7ff ff0f 	bl	800a000 <__multiply>
 800a1e2:	6020      	str	r0, [r4, #0]
 800a1e4:	f8c0 9000 	str.w	r9, [r0]
 800a1e8:	4604      	mov	r4, r0
 800a1ea:	e7e4      	b.n	800a1b6 <__pow5mult+0x6a>
 800a1ec:	4638      	mov	r0, r7
 800a1ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1f2:	bf00      	nop
 800a1f4:	0800b090 	.word	0x0800b090
 800a1f8:	0800ae55 	.word	0x0800ae55
 800a1fc:	0800af3c 	.word	0x0800af3c

0800a200 <__lshift>:
 800a200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a204:	460c      	mov	r4, r1
 800a206:	6849      	ldr	r1, [r1, #4]
 800a208:	6923      	ldr	r3, [r4, #16]
 800a20a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a20e:	68a3      	ldr	r3, [r4, #8]
 800a210:	4607      	mov	r7, r0
 800a212:	4691      	mov	r9, r2
 800a214:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a218:	f108 0601 	add.w	r6, r8, #1
 800a21c:	42b3      	cmp	r3, r6
 800a21e:	db0b      	blt.n	800a238 <__lshift+0x38>
 800a220:	4638      	mov	r0, r7
 800a222:	f7ff fddb 	bl	8009ddc <_Balloc>
 800a226:	4605      	mov	r5, r0
 800a228:	b948      	cbnz	r0, 800a23e <__lshift+0x3e>
 800a22a:	4602      	mov	r2, r0
 800a22c:	4b28      	ldr	r3, [pc, #160]	; (800a2d0 <__lshift+0xd0>)
 800a22e:	4829      	ldr	r0, [pc, #164]	; (800a2d4 <__lshift+0xd4>)
 800a230:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a234:	f000 fbca 	bl	800a9cc <__assert_func>
 800a238:	3101      	adds	r1, #1
 800a23a:	005b      	lsls	r3, r3, #1
 800a23c:	e7ee      	b.n	800a21c <__lshift+0x1c>
 800a23e:	2300      	movs	r3, #0
 800a240:	f100 0114 	add.w	r1, r0, #20
 800a244:	f100 0210 	add.w	r2, r0, #16
 800a248:	4618      	mov	r0, r3
 800a24a:	4553      	cmp	r3, sl
 800a24c:	db33      	blt.n	800a2b6 <__lshift+0xb6>
 800a24e:	6920      	ldr	r0, [r4, #16]
 800a250:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a254:	f104 0314 	add.w	r3, r4, #20
 800a258:	f019 091f 	ands.w	r9, r9, #31
 800a25c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a260:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a264:	d02b      	beq.n	800a2be <__lshift+0xbe>
 800a266:	f1c9 0e20 	rsb	lr, r9, #32
 800a26a:	468a      	mov	sl, r1
 800a26c:	2200      	movs	r2, #0
 800a26e:	6818      	ldr	r0, [r3, #0]
 800a270:	fa00 f009 	lsl.w	r0, r0, r9
 800a274:	4302      	orrs	r2, r0
 800a276:	f84a 2b04 	str.w	r2, [sl], #4
 800a27a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a27e:	459c      	cmp	ip, r3
 800a280:	fa22 f20e 	lsr.w	r2, r2, lr
 800a284:	d8f3      	bhi.n	800a26e <__lshift+0x6e>
 800a286:	ebac 0304 	sub.w	r3, ip, r4
 800a28a:	3b15      	subs	r3, #21
 800a28c:	f023 0303 	bic.w	r3, r3, #3
 800a290:	3304      	adds	r3, #4
 800a292:	f104 0015 	add.w	r0, r4, #21
 800a296:	4584      	cmp	ip, r0
 800a298:	bf38      	it	cc
 800a29a:	2304      	movcc	r3, #4
 800a29c:	50ca      	str	r2, [r1, r3]
 800a29e:	b10a      	cbz	r2, 800a2a4 <__lshift+0xa4>
 800a2a0:	f108 0602 	add.w	r6, r8, #2
 800a2a4:	3e01      	subs	r6, #1
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	612e      	str	r6, [r5, #16]
 800a2aa:	4621      	mov	r1, r4
 800a2ac:	f7ff fdd6 	bl	8009e5c <_Bfree>
 800a2b0:	4628      	mov	r0, r5
 800a2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	e7c5      	b.n	800a24a <__lshift+0x4a>
 800a2be:	3904      	subs	r1, #4
 800a2c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2c4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2c8:	459c      	cmp	ip, r3
 800a2ca:	d8f9      	bhi.n	800a2c0 <__lshift+0xc0>
 800a2cc:	e7ea      	b.n	800a2a4 <__lshift+0xa4>
 800a2ce:	bf00      	nop
 800a2d0:	0800aecb 	.word	0x0800aecb
 800a2d4:	0800af3c 	.word	0x0800af3c

0800a2d8 <__mcmp>:
 800a2d8:	b530      	push	{r4, r5, lr}
 800a2da:	6902      	ldr	r2, [r0, #16]
 800a2dc:	690c      	ldr	r4, [r1, #16]
 800a2de:	1b12      	subs	r2, r2, r4
 800a2e0:	d10e      	bne.n	800a300 <__mcmp+0x28>
 800a2e2:	f100 0314 	add.w	r3, r0, #20
 800a2e6:	3114      	adds	r1, #20
 800a2e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a2ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a2f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a2f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a2f8:	42a5      	cmp	r5, r4
 800a2fa:	d003      	beq.n	800a304 <__mcmp+0x2c>
 800a2fc:	d305      	bcc.n	800a30a <__mcmp+0x32>
 800a2fe:	2201      	movs	r2, #1
 800a300:	4610      	mov	r0, r2
 800a302:	bd30      	pop	{r4, r5, pc}
 800a304:	4283      	cmp	r3, r0
 800a306:	d3f3      	bcc.n	800a2f0 <__mcmp+0x18>
 800a308:	e7fa      	b.n	800a300 <__mcmp+0x28>
 800a30a:	f04f 32ff 	mov.w	r2, #4294967295
 800a30e:	e7f7      	b.n	800a300 <__mcmp+0x28>

0800a310 <__mdiff>:
 800a310:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a314:	460c      	mov	r4, r1
 800a316:	4606      	mov	r6, r0
 800a318:	4611      	mov	r1, r2
 800a31a:	4620      	mov	r0, r4
 800a31c:	4617      	mov	r7, r2
 800a31e:	f7ff ffdb 	bl	800a2d8 <__mcmp>
 800a322:	1e05      	subs	r5, r0, #0
 800a324:	d110      	bne.n	800a348 <__mdiff+0x38>
 800a326:	4629      	mov	r1, r5
 800a328:	4630      	mov	r0, r6
 800a32a:	f7ff fd57 	bl	8009ddc <_Balloc>
 800a32e:	b930      	cbnz	r0, 800a33e <__mdiff+0x2e>
 800a330:	4b39      	ldr	r3, [pc, #228]	; (800a418 <__mdiff+0x108>)
 800a332:	4602      	mov	r2, r0
 800a334:	f240 2132 	movw	r1, #562	; 0x232
 800a338:	4838      	ldr	r0, [pc, #224]	; (800a41c <__mdiff+0x10c>)
 800a33a:	f000 fb47 	bl	800a9cc <__assert_func>
 800a33e:	2301      	movs	r3, #1
 800a340:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a344:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a348:	bfa4      	itt	ge
 800a34a:	463b      	movge	r3, r7
 800a34c:	4627      	movge	r7, r4
 800a34e:	4630      	mov	r0, r6
 800a350:	6879      	ldr	r1, [r7, #4]
 800a352:	bfa6      	itte	ge
 800a354:	461c      	movge	r4, r3
 800a356:	2500      	movge	r5, #0
 800a358:	2501      	movlt	r5, #1
 800a35a:	f7ff fd3f 	bl	8009ddc <_Balloc>
 800a35e:	b920      	cbnz	r0, 800a36a <__mdiff+0x5a>
 800a360:	4b2d      	ldr	r3, [pc, #180]	; (800a418 <__mdiff+0x108>)
 800a362:	4602      	mov	r2, r0
 800a364:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a368:	e7e6      	b.n	800a338 <__mdiff+0x28>
 800a36a:	693e      	ldr	r6, [r7, #16]
 800a36c:	60c5      	str	r5, [r0, #12]
 800a36e:	6925      	ldr	r5, [r4, #16]
 800a370:	f107 0114 	add.w	r1, r7, #20
 800a374:	f104 0914 	add.w	r9, r4, #20
 800a378:	f100 0e14 	add.w	lr, r0, #20
 800a37c:	f107 0210 	add.w	r2, r7, #16
 800a380:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a384:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a388:	46f2      	mov	sl, lr
 800a38a:	2700      	movs	r7, #0
 800a38c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a390:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a394:	fa1f f883 	uxth.w	r8, r3
 800a398:	fa17 f78b 	uxtah	r7, r7, fp
 800a39c:	0c1b      	lsrs	r3, r3, #16
 800a39e:	eba7 0808 	sub.w	r8, r7, r8
 800a3a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a3a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a3aa:	fa1f f888 	uxth.w	r8, r8
 800a3ae:	141f      	asrs	r7, r3, #16
 800a3b0:	454d      	cmp	r5, r9
 800a3b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a3b6:	f84a 3b04 	str.w	r3, [sl], #4
 800a3ba:	d8e7      	bhi.n	800a38c <__mdiff+0x7c>
 800a3bc:	1b2b      	subs	r3, r5, r4
 800a3be:	3b15      	subs	r3, #21
 800a3c0:	f023 0303 	bic.w	r3, r3, #3
 800a3c4:	3304      	adds	r3, #4
 800a3c6:	3415      	adds	r4, #21
 800a3c8:	42a5      	cmp	r5, r4
 800a3ca:	bf38      	it	cc
 800a3cc:	2304      	movcc	r3, #4
 800a3ce:	4419      	add	r1, r3
 800a3d0:	4473      	add	r3, lr
 800a3d2:	469e      	mov	lr, r3
 800a3d4:	460d      	mov	r5, r1
 800a3d6:	4565      	cmp	r5, ip
 800a3d8:	d30e      	bcc.n	800a3f8 <__mdiff+0xe8>
 800a3da:	f10c 0203 	add.w	r2, ip, #3
 800a3de:	1a52      	subs	r2, r2, r1
 800a3e0:	f022 0203 	bic.w	r2, r2, #3
 800a3e4:	3903      	subs	r1, #3
 800a3e6:	458c      	cmp	ip, r1
 800a3e8:	bf38      	it	cc
 800a3ea:	2200      	movcc	r2, #0
 800a3ec:	441a      	add	r2, r3
 800a3ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a3f2:	b17b      	cbz	r3, 800a414 <__mdiff+0x104>
 800a3f4:	6106      	str	r6, [r0, #16]
 800a3f6:	e7a5      	b.n	800a344 <__mdiff+0x34>
 800a3f8:	f855 8b04 	ldr.w	r8, [r5], #4
 800a3fc:	fa17 f488 	uxtah	r4, r7, r8
 800a400:	1422      	asrs	r2, r4, #16
 800a402:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a406:	b2a4      	uxth	r4, r4
 800a408:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a40c:	f84e 4b04 	str.w	r4, [lr], #4
 800a410:	1417      	asrs	r7, r2, #16
 800a412:	e7e0      	b.n	800a3d6 <__mdiff+0xc6>
 800a414:	3e01      	subs	r6, #1
 800a416:	e7ea      	b.n	800a3ee <__mdiff+0xde>
 800a418:	0800aecb 	.word	0x0800aecb
 800a41c:	0800af3c 	.word	0x0800af3c

0800a420 <__d2b>:
 800a420:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a424:	4689      	mov	r9, r1
 800a426:	2101      	movs	r1, #1
 800a428:	ec57 6b10 	vmov	r6, r7, d0
 800a42c:	4690      	mov	r8, r2
 800a42e:	f7ff fcd5 	bl	8009ddc <_Balloc>
 800a432:	4604      	mov	r4, r0
 800a434:	b930      	cbnz	r0, 800a444 <__d2b+0x24>
 800a436:	4602      	mov	r2, r0
 800a438:	4b25      	ldr	r3, [pc, #148]	; (800a4d0 <__d2b+0xb0>)
 800a43a:	4826      	ldr	r0, [pc, #152]	; (800a4d4 <__d2b+0xb4>)
 800a43c:	f240 310a 	movw	r1, #778	; 0x30a
 800a440:	f000 fac4 	bl	800a9cc <__assert_func>
 800a444:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a44c:	bb35      	cbnz	r5, 800a49c <__d2b+0x7c>
 800a44e:	2e00      	cmp	r6, #0
 800a450:	9301      	str	r3, [sp, #4]
 800a452:	d028      	beq.n	800a4a6 <__d2b+0x86>
 800a454:	4668      	mov	r0, sp
 800a456:	9600      	str	r6, [sp, #0]
 800a458:	f7ff fd8c 	bl	8009f74 <__lo0bits>
 800a45c:	9900      	ldr	r1, [sp, #0]
 800a45e:	b300      	cbz	r0, 800a4a2 <__d2b+0x82>
 800a460:	9a01      	ldr	r2, [sp, #4]
 800a462:	f1c0 0320 	rsb	r3, r0, #32
 800a466:	fa02 f303 	lsl.w	r3, r2, r3
 800a46a:	430b      	orrs	r3, r1
 800a46c:	40c2      	lsrs	r2, r0
 800a46e:	6163      	str	r3, [r4, #20]
 800a470:	9201      	str	r2, [sp, #4]
 800a472:	9b01      	ldr	r3, [sp, #4]
 800a474:	61a3      	str	r3, [r4, #24]
 800a476:	2b00      	cmp	r3, #0
 800a478:	bf14      	ite	ne
 800a47a:	2202      	movne	r2, #2
 800a47c:	2201      	moveq	r2, #1
 800a47e:	6122      	str	r2, [r4, #16]
 800a480:	b1d5      	cbz	r5, 800a4b8 <__d2b+0x98>
 800a482:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a486:	4405      	add	r5, r0
 800a488:	f8c9 5000 	str.w	r5, [r9]
 800a48c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a490:	f8c8 0000 	str.w	r0, [r8]
 800a494:	4620      	mov	r0, r4
 800a496:	b003      	add	sp, #12
 800a498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a49c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4a0:	e7d5      	b.n	800a44e <__d2b+0x2e>
 800a4a2:	6161      	str	r1, [r4, #20]
 800a4a4:	e7e5      	b.n	800a472 <__d2b+0x52>
 800a4a6:	a801      	add	r0, sp, #4
 800a4a8:	f7ff fd64 	bl	8009f74 <__lo0bits>
 800a4ac:	9b01      	ldr	r3, [sp, #4]
 800a4ae:	6163      	str	r3, [r4, #20]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	6122      	str	r2, [r4, #16]
 800a4b4:	3020      	adds	r0, #32
 800a4b6:	e7e3      	b.n	800a480 <__d2b+0x60>
 800a4b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a4c0:	f8c9 0000 	str.w	r0, [r9]
 800a4c4:	6918      	ldr	r0, [r3, #16]
 800a4c6:	f7ff fd35 	bl	8009f34 <__hi0bits>
 800a4ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4ce:	e7df      	b.n	800a490 <__d2b+0x70>
 800a4d0:	0800aecb 	.word	0x0800aecb
 800a4d4:	0800af3c 	.word	0x0800af3c

0800a4d8 <_calloc_r>:
 800a4d8:	b513      	push	{r0, r1, r4, lr}
 800a4da:	434a      	muls	r2, r1
 800a4dc:	4611      	mov	r1, r2
 800a4de:	9201      	str	r2, [sp, #4]
 800a4e0:	f000 f85a 	bl	800a598 <_malloc_r>
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	b118      	cbz	r0, 800a4f0 <_calloc_r+0x18>
 800a4e8:	9a01      	ldr	r2, [sp, #4]
 800a4ea:	2100      	movs	r1, #0
 800a4ec:	f7fd fe04 	bl	80080f8 <memset>
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	b002      	add	sp, #8
 800a4f4:	bd10      	pop	{r4, pc}
	...

0800a4f8 <_free_r>:
 800a4f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4fa:	2900      	cmp	r1, #0
 800a4fc:	d048      	beq.n	800a590 <_free_r+0x98>
 800a4fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a502:	9001      	str	r0, [sp, #4]
 800a504:	2b00      	cmp	r3, #0
 800a506:	f1a1 0404 	sub.w	r4, r1, #4
 800a50a:	bfb8      	it	lt
 800a50c:	18e4      	addlt	r4, r4, r3
 800a50e:	f000 fae3 	bl	800aad8 <__malloc_lock>
 800a512:	4a20      	ldr	r2, [pc, #128]	; (800a594 <_free_r+0x9c>)
 800a514:	9801      	ldr	r0, [sp, #4]
 800a516:	6813      	ldr	r3, [r2, #0]
 800a518:	4615      	mov	r5, r2
 800a51a:	b933      	cbnz	r3, 800a52a <_free_r+0x32>
 800a51c:	6063      	str	r3, [r4, #4]
 800a51e:	6014      	str	r4, [r2, #0]
 800a520:	b003      	add	sp, #12
 800a522:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a526:	f000 badd 	b.w	800aae4 <__malloc_unlock>
 800a52a:	42a3      	cmp	r3, r4
 800a52c:	d90b      	bls.n	800a546 <_free_r+0x4e>
 800a52e:	6821      	ldr	r1, [r4, #0]
 800a530:	1862      	adds	r2, r4, r1
 800a532:	4293      	cmp	r3, r2
 800a534:	bf04      	itt	eq
 800a536:	681a      	ldreq	r2, [r3, #0]
 800a538:	685b      	ldreq	r3, [r3, #4]
 800a53a:	6063      	str	r3, [r4, #4]
 800a53c:	bf04      	itt	eq
 800a53e:	1852      	addeq	r2, r2, r1
 800a540:	6022      	streq	r2, [r4, #0]
 800a542:	602c      	str	r4, [r5, #0]
 800a544:	e7ec      	b.n	800a520 <_free_r+0x28>
 800a546:	461a      	mov	r2, r3
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	b10b      	cbz	r3, 800a550 <_free_r+0x58>
 800a54c:	42a3      	cmp	r3, r4
 800a54e:	d9fa      	bls.n	800a546 <_free_r+0x4e>
 800a550:	6811      	ldr	r1, [r2, #0]
 800a552:	1855      	adds	r5, r2, r1
 800a554:	42a5      	cmp	r5, r4
 800a556:	d10b      	bne.n	800a570 <_free_r+0x78>
 800a558:	6824      	ldr	r4, [r4, #0]
 800a55a:	4421      	add	r1, r4
 800a55c:	1854      	adds	r4, r2, r1
 800a55e:	42a3      	cmp	r3, r4
 800a560:	6011      	str	r1, [r2, #0]
 800a562:	d1dd      	bne.n	800a520 <_free_r+0x28>
 800a564:	681c      	ldr	r4, [r3, #0]
 800a566:	685b      	ldr	r3, [r3, #4]
 800a568:	6053      	str	r3, [r2, #4]
 800a56a:	4421      	add	r1, r4
 800a56c:	6011      	str	r1, [r2, #0]
 800a56e:	e7d7      	b.n	800a520 <_free_r+0x28>
 800a570:	d902      	bls.n	800a578 <_free_r+0x80>
 800a572:	230c      	movs	r3, #12
 800a574:	6003      	str	r3, [r0, #0]
 800a576:	e7d3      	b.n	800a520 <_free_r+0x28>
 800a578:	6825      	ldr	r5, [r4, #0]
 800a57a:	1961      	adds	r1, r4, r5
 800a57c:	428b      	cmp	r3, r1
 800a57e:	bf04      	itt	eq
 800a580:	6819      	ldreq	r1, [r3, #0]
 800a582:	685b      	ldreq	r3, [r3, #4]
 800a584:	6063      	str	r3, [r4, #4]
 800a586:	bf04      	itt	eq
 800a588:	1949      	addeq	r1, r1, r5
 800a58a:	6021      	streq	r1, [r4, #0]
 800a58c:	6054      	str	r4, [r2, #4]
 800a58e:	e7c7      	b.n	800a520 <_free_r+0x28>
 800a590:	b003      	add	sp, #12
 800a592:	bd30      	pop	{r4, r5, pc}
 800a594:	20000214 	.word	0x20000214

0800a598 <_malloc_r>:
 800a598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a59a:	1ccd      	adds	r5, r1, #3
 800a59c:	f025 0503 	bic.w	r5, r5, #3
 800a5a0:	3508      	adds	r5, #8
 800a5a2:	2d0c      	cmp	r5, #12
 800a5a4:	bf38      	it	cc
 800a5a6:	250c      	movcc	r5, #12
 800a5a8:	2d00      	cmp	r5, #0
 800a5aa:	4606      	mov	r6, r0
 800a5ac:	db01      	blt.n	800a5b2 <_malloc_r+0x1a>
 800a5ae:	42a9      	cmp	r1, r5
 800a5b0:	d903      	bls.n	800a5ba <_malloc_r+0x22>
 800a5b2:	230c      	movs	r3, #12
 800a5b4:	6033      	str	r3, [r6, #0]
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5ba:	f000 fa8d 	bl	800aad8 <__malloc_lock>
 800a5be:	4921      	ldr	r1, [pc, #132]	; (800a644 <_malloc_r+0xac>)
 800a5c0:	680a      	ldr	r2, [r1, #0]
 800a5c2:	4614      	mov	r4, r2
 800a5c4:	b99c      	cbnz	r4, 800a5ee <_malloc_r+0x56>
 800a5c6:	4f20      	ldr	r7, [pc, #128]	; (800a648 <_malloc_r+0xb0>)
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	b923      	cbnz	r3, 800a5d6 <_malloc_r+0x3e>
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	4630      	mov	r0, r6
 800a5d0:	f000 f996 	bl	800a900 <_sbrk_r>
 800a5d4:	6038      	str	r0, [r7, #0]
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	4630      	mov	r0, r6
 800a5da:	f000 f991 	bl	800a900 <_sbrk_r>
 800a5de:	1c43      	adds	r3, r0, #1
 800a5e0:	d123      	bne.n	800a62a <_malloc_r+0x92>
 800a5e2:	230c      	movs	r3, #12
 800a5e4:	6033      	str	r3, [r6, #0]
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	f000 fa7c 	bl	800aae4 <__malloc_unlock>
 800a5ec:	e7e3      	b.n	800a5b6 <_malloc_r+0x1e>
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	1b5b      	subs	r3, r3, r5
 800a5f2:	d417      	bmi.n	800a624 <_malloc_r+0x8c>
 800a5f4:	2b0b      	cmp	r3, #11
 800a5f6:	d903      	bls.n	800a600 <_malloc_r+0x68>
 800a5f8:	6023      	str	r3, [r4, #0]
 800a5fa:	441c      	add	r4, r3
 800a5fc:	6025      	str	r5, [r4, #0]
 800a5fe:	e004      	b.n	800a60a <_malloc_r+0x72>
 800a600:	6863      	ldr	r3, [r4, #4]
 800a602:	42a2      	cmp	r2, r4
 800a604:	bf0c      	ite	eq
 800a606:	600b      	streq	r3, [r1, #0]
 800a608:	6053      	strne	r3, [r2, #4]
 800a60a:	4630      	mov	r0, r6
 800a60c:	f000 fa6a 	bl	800aae4 <__malloc_unlock>
 800a610:	f104 000b 	add.w	r0, r4, #11
 800a614:	1d23      	adds	r3, r4, #4
 800a616:	f020 0007 	bic.w	r0, r0, #7
 800a61a:	1ac2      	subs	r2, r0, r3
 800a61c:	d0cc      	beq.n	800a5b8 <_malloc_r+0x20>
 800a61e:	1a1b      	subs	r3, r3, r0
 800a620:	50a3      	str	r3, [r4, r2]
 800a622:	e7c9      	b.n	800a5b8 <_malloc_r+0x20>
 800a624:	4622      	mov	r2, r4
 800a626:	6864      	ldr	r4, [r4, #4]
 800a628:	e7cc      	b.n	800a5c4 <_malloc_r+0x2c>
 800a62a:	1cc4      	adds	r4, r0, #3
 800a62c:	f024 0403 	bic.w	r4, r4, #3
 800a630:	42a0      	cmp	r0, r4
 800a632:	d0e3      	beq.n	800a5fc <_malloc_r+0x64>
 800a634:	1a21      	subs	r1, r4, r0
 800a636:	4630      	mov	r0, r6
 800a638:	f000 f962 	bl	800a900 <_sbrk_r>
 800a63c:	3001      	adds	r0, #1
 800a63e:	d1dd      	bne.n	800a5fc <_malloc_r+0x64>
 800a640:	e7cf      	b.n	800a5e2 <_malloc_r+0x4a>
 800a642:	bf00      	nop
 800a644:	20000214 	.word	0x20000214
 800a648:	20000218 	.word	0x20000218

0800a64c <__sfputc_r>:
 800a64c:	6893      	ldr	r3, [r2, #8]
 800a64e:	3b01      	subs	r3, #1
 800a650:	2b00      	cmp	r3, #0
 800a652:	b410      	push	{r4}
 800a654:	6093      	str	r3, [r2, #8]
 800a656:	da08      	bge.n	800a66a <__sfputc_r+0x1e>
 800a658:	6994      	ldr	r4, [r2, #24]
 800a65a:	42a3      	cmp	r3, r4
 800a65c:	db01      	blt.n	800a662 <__sfputc_r+0x16>
 800a65e:	290a      	cmp	r1, #10
 800a660:	d103      	bne.n	800a66a <__sfputc_r+0x1e>
 800a662:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a666:	f7fe ba47 	b.w	8008af8 <__swbuf_r>
 800a66a:	6813      	ldr	r3, [r2, #0]
 800a66c:	1c58      	adds	r0, r3, #1
 800a66e:	6010      	str	r0, [r2, #0]
 800a670:	7019      	strb	r1, [r3, #0]
 800a672:	4608      	mov	r0, r1
 800a674:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a678:	4770      	bx	lr

0800a67a <__sfputs_r>:
 800a67a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a67c:	4606      	mov	r6, r0
 800a67e:	460f      	mov	r7, r1
 800a680:	4614      	mov	r4, r2
 800a682:	18d5      	adds	r5, r2, r3
 800a684:	42ac      	cmp	r4, r5
 800a686:	d101      	bne.n	800a68c <__sfputs_r+0x12>
 800a688:	2000      	movs	r0, #0
 800a68a:	e007      	b.n	800a69c <__sfputs_r+0x22>
 800a68c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a690:	463a      	mov	r2, r7
 800a692:	4630      	mov	r0, r6
 800a694:	f7ff ffda 	bl	800a64c <__sfputc_r>
 800a698:	1c43      	adds	r3, r0, #1
 800a69a:	d1f3      	bne.n	800a684 <__sfputs_r+0xa>
 800a69c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a6a0 <_vfiprintf_r>:
 800a6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a4:	460d      	mov	r5, r1
 800a6a6:	b09d      	sub	sp, #116	; 0x74
 800a6a8:	4614      	mov	r4, r2
 800a6aa:	4698      	mov	r8, r3
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	b118      	cbz	r0, 800a6b8 <_vfiprintf_r+0x18>
 800a6b0:	6983      	ldr	r3, [r0, #24]
 800a6b2:	b90b      	cbnz	r3, 800a6b8 <_vfiprintf_r+0x18>
 800a6b4:	f7ff fa72 	bl	8009b9c <__sinit>
 800a6b8:	4b89      	ldr	r3, [pc, #548]	; (800a8e0 <_vfiprintf_r+0x240>)
 800a6ba:	429d      	cmp	r5, r3
 800a6bc:	d11b      	bne.n	800a6f6 <_vfiprintf_r+0x56>
 800a6be:	6875      	ldr	r5, [r6, #4]
 800a6c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6c2:	07d9      	lsls	r1, r3, #31
 800a6c4:	d405      	bmi.n	800a6d2 <_vfiprintf_r+0x32>
 800a6c6:	89ab      	ldrh	r3, [r5, #12]
 800a6c8:	059a      	lsls	r2, r3, #22
 800a6ca:	d402      	bmi.n	800a6d2 <_vfiprintf_r+0x32>
 800a6cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6ce:	f7ff fb08 	bl	8009ce2 <__retarget_lock_acquire_recursive>
 800a6d2:	89ab      	ldrh	r3, [r5, #12]
 800a6d4:	071b      	lsls	r3, r3, #28
 800a6d6:	d501      	bpl.n	800a6dc <_vfiprintf_r+0x3c>
 800a6d8:	692b      	ldr	r3, [r5, #16]
 800a6da:	b9eb      	cbnz	r3, 800a718 <_vfiprintf_r+0x78>
 800a6dc:	4629      	mov	r1, r5
 800a6de:	4630      	mov	r0, r6
 800a6e0:	f7fe fa5c 	bl	8008b9c <__swsetup_r>
 800a6e4:	b1c0      	cbz	r0, 800a718 <_vfiprintf_r+0x78>
 800a6e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6e8:	07dc      	lsls	r4, r3, #31
 800a6ea:	d50e      	bpl.n	800a70a <_vfiprintf_r+0x6a>
 800a6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f0:	b01d      	add	sp, #116	; 0x74
 800a6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f6:	4b7b      	ldr	r3, [pc, #492]	; (800a8e4 <_vfiprintf_r+0x244>)
 800a6f8:	429d      	cmp	r5, r3
 800a6fa:	d101      	bne.n	800a700 <_vfiprintf_r+0x60>
 800a6fc:	68b5      	ldr	r5, [r6, #8]
 800a6fe:	e7df      	b.n	800a6c0 <_vfiprintf_r+0x20>
 800a700:	4b79      	ldr	r3, [pc, #484]	; (800a8e8 <_vfiprintf_r+0x248>)
 800a702:	429d      	cmp	r5, r3
 800a704:	bf08      	it	eq
 800a706:	68f5      	ldreq	r5, [r6, #12]
 800a708:	e7da      	b.n	800a6c0 <_vfiprintf_r+0x20>
 800a70a:	89ab      	ldrh	r3, [r5, #12]
 800a70c:	0598      	lsls	r0, r3, #22
 800a70e:	d4ed      	bmi.n	800a6ec <_vfiprintf_r+0x4c>
 800a710:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a712:	f7ff fae7 	bl	8009ce4 <__retarget_lock_release_recursive>
 800a716:	e7e9      	b.n	800a6ec <_vfiprintf_r+0x4c>
 800a718:	2300      	movs	r3, #0
 800a71a:	9309      	str	r3, [sp, #36]	; 0x24
 800a71c:	2320      	movs	r3, #32
 800a71e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a722:	f8cd 800c 	str.w	r8, [sp, #12]
 800a726:	2330      	movs	r3, #48	; 0x30
 800a728:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a8ec <_vfiprintf_r+0x24c>
 800a72c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a730:	f04f 0901 	mov.w	r9, #1
 800a734:	4623      	mov	r3, r4
 800a736:	469a      	mov	sl, r3
 800a738:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a73c:	b10a      	cbz	r2, 800a742 <_vfiprintf_r+0xa2>
 800a73e:	2a25      	cmp	r2, #37	; 0x25
 800a740:	d1f9      	bne.n	800a736 <_vfiprintf_r+0x96>
 800a742:	ebba 0b04 	subs.w	fp, sl, r4
 800a746:	d00b      	beq.n	800a760 <_vfiprintf_r+0xc0>
 800a748:	465b      	mov	r3, fp
 800a74a:	4622      	mov	r2, r4
 800a74c:	4629      	mov	r1, r5
 800a74e:	4630      	mov	r0, r6
 800a750:	f7ff ff93 	bl	800a67a <__sfputs_r>
 800a754:	3001      	adds	r0, #1
 800a756:	f000 80aa 	beq.w	800a8ae <_vfiprintf_r+0x20e>
 800a75a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a75c:	445a      	add	r2, fp
 800a75e:	9209      	str	r2, [sp, #36]	; 0x24
 800a760:	f89a 3000 	ldrb.w	r3, [sl]
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 80a2 	beq.w	800a8ae <_vfiprintf_r+0x20e>
 800a76a:	2300      	movs	r3, #0
 800a76c:	f04f 32ff 	mov.w	r2, #4294967295
 800a770:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a774:	f10a 0a01 	add.w	sl, sl, #1
 800a778:	9304      	str	r3, [sp, #16]
 800a77a:	9307      	str	r3, [sp, #28]
 800a77c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a780:	931a      	str	r3, [sp, #104]	; 0x68
 800a782:	4654      	mov	r4, sl
 800a784:	2205      	movs	r2, #5
 800a786:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a78a:	4858      	ldr	r0, [pc, #352]	; (800a8ec <_vfiprintf_r+0x24c>)
 800a78c:	f7f5 fd28 	bl	80001e0 <memchr>
 800a790:	9a04      	ldr	r2, [sp, #16]
 800a792:	b9d8      	cbnz	r0, 800a7cc <_vfiprintf_r+0x12c>
 800a794:	06d1      	lsls	r1, r2, #27
 800a796:	bf44      	itt	mi
 800a798:	2320      	movmi	r3, #32
 800a79a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a79e:	0713      	lsls	r3, r2, #28
 800a7a0:	bf44      	itt	mi
 800a7a2:	232b      	movmi	r3, #43	; 0x2b
 800a7a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a7ae:	d015      	beq.n	800a7dc <_vfiprintf_r+0x13c>
 800a7b0:	9a07      	ldr	r2, [sp, #28]
 800a7b2:	4654      	mov	r4, sl
 800a7b4:	2000      	movs	r0, #0
 800a7b6:	f04f 0c0a 	mov.w	ip, #10
 800a7ba:	4621      	mov	r1, r4
 800a7bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7c0:	3b30      	subs	r3, #48	; 0x30
 800a7c2:	2b09      	cmp	r3, #9
 800a7c4:	d94e      	bls.n	800a864 <_vfiprintf_r+0x1c4>
 800a7c6:	b1b0      	cbz	r0, 800a7f6 <_vfiprintf_r+0x156>
 800a7c8:	9207      	str	r2, [sp, #28]
 800a7ca:	e014      	b.n	800a7f6 <_vfiprintf_r+0x156>
 800a7cc:	eba0 0308 	sub.w	r3, r0, r8
 800a7d0:	fa09 f303 	lsl.w	r3, r9, r3
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	9304      	str	r3, [sp, #16]
 800a7d8:	46a2      	mov	sl, r4
 800a7da:	e7d2      	b.n	800a782 <_vfiprintf_r+0xe2>
 800a7dc:	9b03      	ldr	r3, [sp, #12]
 800a7de:	1d19      	adds	r1, r3, #4
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	9103      	str	r1, [sp, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	bfbb      	ittet	lt
 800a7e8:	425b      	neglt	r3, r3
 800a7ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a7ee:	9307      	strge	r3, [sp, #28]
 800a7f0:	9307      	strlt	r3, [sp, #28]
 800a7f2:	bfb8      	it	lt
 800a7f4:	9204      	strlt	r2, [sp, #16]
 800a7f6:	7823      	ldrb	r3, [r4, #0]
 800a7f8:	2b2e      	cmp	r3, #46	; 0x2e
 800a7fa:	d10c      	bne.n	800a816 <_vfiprintf_r+0x176>
 800a7fc:	7863      	ldrb	r3, [r4, #1]
 800a7fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a800:	d135      	bne.n	800a86e <_vfiprintf_r+0x1ce>
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	1d1a      	adds	r2, r3, #4
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	9203      	str	r2, [sp, #12]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	bfb8      	it	lt
 800a80e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a812:	3402      	adds	r4, #2
 800a814:	9305      	str	r3, [sp, #20]
 800a816:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a8fc <_vfiprintf_r+0x25c>
 800a81a:	7821      	ldrb	r1, [r4, #0]
 800a81c:	2203      	movs	r2, #3
 800a81e:	4650      	mov	r0, sl
 800a820:	f7f5 fcde 	bl	80001e0 <memchr>
 800a824:	b140      	cbz	r0, 800a838 <_vfiprintf_r+0x198>
 800a826:	2340      	movs	r3, #64	; 0x40
 800a828:	eba0 000a 	sub.w	r0, r0, sl
 800a82c:	fa03 f000 	lsl.w	r0, r3, r0
 800a830:	9b04      	ldr	r3, [sp, #16]
 800a832:	4303      	orrs	r3, r0
 800a834:	3401      	adds	r4, #1
 800a836:	9304      	str	r3, [sp, #16]
 800a838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a83c:	482c      	ldr	r0, [pc, #176]	; (800a8f0 <_vfiprintf_r+0x250>)
 800a83e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a842:	2206      	movs	r2, #6
 800a844:	f7f5 fccc 	bl	80001e0 <memchr>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d03f      	beq.n	800a8cc <_vfiprintf_r+0x22c>
 800a84c:	4b29      	ldr	r3, [pc, #164]	; (800a8f4 <_vfiprintf_r+0x254>)
 800a84e:	bb1b      	cbnz	r3, 800a898 <_vfiprintf_r+0x1f8>
 800a850:	9b03      	ldr	r3, [sp, #12]
 800a852:	3307      	adds	r3, #7
 800a854:	f023 0307 	bic.w	r3, r3, #7
 800a858:	3308      	adds	r3, #8
 800a85a:	9303      	str	r3, [sp, #12]
 800a85c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a85e:	443b      	add	r3, r7
 800a860:	9309      	str	r3, [sp, #36]	; 0x24
 800a862:	e767      	b.n	800a734 <_vfiprintf_r+0x94>
 800a864:	fb0c 3202 	mla	r2, ip, r2, r3
 800a868:	460c      	mov	r4, r1
 800a86a:	2001      	movs	r0, #1
 800a86c:	e7a5      	b.n	800a7ba <_vfiprintf_r+0x11a>
 800a86e:	2300      	movs	r3, #0
 800a870:	3401      	adds	r4, #1
 800a872:	9305      	str	r3, [sp, #20]
 800a874:	4619      	mov	r1, r3
 800a876:	f04f 0c0a 	mov.w	ip, #10
 800a87a:	4620      	mov	r0, r4
 800a87c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a880:	3a30      	subs	r2, #48	; 0x30
 800a882:	2a09      	cmp	r2, #9
 800a884:	d903      	bls.n	800a88e <_vfiprintf_r+0x1ee>
 800a886:	2b00      	cmp	r3, #0
 800a888:	d0c5      	beq.n	800a816 <_vfiprintf_r+0x176>
 800a88a:	9105      	str	r1, [sp, #20]
 800a88c:	e7c3      	b.n	800a816 <_vfiprintf_r+0x176>
 800a88e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a892:	4604      	mov	r4, r0
 800a894:	2301      	movs	r3, #1
 800a896:	e7f0      	b.n	800a87a <_vfiprintf_r+0x1da>
 800a898:	ab03      	add	r3, sp, #12
 800a89a:	9300      	str	r3, [sp, #0]
 800a89c:	462a      	mov	r2, r5
 800a89e:	4b16      	ldr	r3, [pc, #88]	; (800a8f8 <_vfiprintf_r+0x258>)
 800a8a0:	a904      	add	r1, sp, #16
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	f7fd fcd0 	bl	8008248 <_printf_float>
 800a8a8:	4607      	mov	r7, r0
 800a8aa:	1c78      	adds	r0, r7, #1
 800a8ac:	d1d6      	bne.n	800a85c <_vfiprintf_r+0x1bc>
 800a8ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8b0:	07d9      	lsls	r1, r3, #31
 800a8b2:	d405      	bmi.n	800a8c0 <_vfiprintf_r+0x220>
 800a8b4:	89ab      	ldrh	r3, [r5, #12]
 800a8b6:	059a      	lsls	r2, r3, #22
 800a8b8:	d402      	bmi.n	800a8c0 <_vfiprintf_r+0x220>
 800a8ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8bc:	f7ff fa12 	bl	8009ce4 <__retarget_lock_release_recursive>
 800a8c0:	89ab      	ldrh	r3, [r5, #12]
 800a8c2:	065b      	lsls	r3, r3, #25
 800a8c4:	f53f af12 	bmi.w	800a6ec <_vfiprintf_r+0x4c>
 800a8c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8ca:	e711      	b.n	800a6f0 <_vfiprintf_r+0x50>
 800a8cc:	ab03      	add	r3, sp, #12
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	462a      	mov	r2, r5
 800a8d2:	4b09      	ldr	r3, [pc, #36]	; (800a8f8 <_vfiprintf_r+0x258>)
 800a8d4:	a904      	add	r1, sp, #16
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f7fd ff5a 	bl	8008790 <_printf_i>
 800a8dc:	e7e4      	b.n	800a8a8 <_vfiprintf_r+0x208>
 800a8de:	bf00      	nop
 800a8e0:	0800aefc 	.word	0x0800aefc
 800a8e4:	0800af1c 	.word	0x0800af1c
 800a8e8:	0800aedc 	.word	0x0800aedc
 800a8ec:	0800b09c 	.word	0x0800b09c
 800a8f0:	0800b0a6 	.word	0x0800b0a6
 800a8f4:	08008249 	.word	0x08008249
 800a8f8:	0800a67b 	.word	0x0800a67b
 800a8fc:	0800b0a2 	.word	0x0800b0a2

0800a900 <_sbrk_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d06      	ldr	r5, [pc, #24]	; (800a91c <_sbrk_r+0x1c>)
 800a904:	2300      	movs	r3, #0
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	602b      	str	r3, [r5, #0]
 800a90c:	f7f8 faba 	bl	8002e84 <_sbrk>
 800a910:	1c43      	adds	r3, r0, #1
 800a912:	d102      	bne.n	800a91a <_sbrk_r+0x1a>
 800a914:	682b      	ldr	r3, [r5, #0]
 800a916:	b103      	cbz	r3, 800a91a <_sbrk_r+0x1a>
 800a918:	6023      	str	r3, [r4, #0]
 800a91a:	bd38      	pop	{r3, r4, r5, pc}
 800a91c:	200005d4 	.word	0x200005d4

0800a920 <__sread>:
 800a920:	b510      	push	{r4, lr}
 800a922:	460c      	mov	r4, r1
 800a924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a928:	f000 f8e2 	bl	800aaf0 <_read_r>
 800a92c:	2800      	cmp	r0, #0
 800a92e:	bfab      	itete	ge
 800a930:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a932:	89a3      	ldrhlt	r3, [r4, #12]
 800a934:	181b      	addge	r3, r3, r0
 800a936:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a93a:	bfac      	ite	ge
 800a93c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a93e:	81a3      	strhlt	r3, [r4, #12]
 800a940:	bd10      	pop	{r4, pc}

0800a942 <__swrite>:
 800a942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a946:	461f      	mov	r7, r3
 800a948:	898b      	ldrh	r3, [r1, #12]
 800a94a:	05db      	lsls	r3, r3, #23
 800a94c:	4605      	mov	r5, r0
 800a94e:	460c      	mov	r4, r1
 800a950:	4616      	mov	r6, r2
 800a952:	d505      	bpl.n	800a960 <__swrite+0x1e>
 800a954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a958:	2302      	movs	r3, #2
 800a95a:	2200      	movs	r2, #0
 800a95c:	f000 f898 	bl	800aa90 <_lseek_r>
 800a960:	89a3      	ldrh	r3, [r4, #12]
 800a962:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a966:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a96a:	81a3      	strh	r3, [r4, #12]
 800a96c:	4632      	mov	r2, r6
 800a96e:	463b      	mov	r3, r7
 800a970:	4628      	mov	r0, r5
 800a972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a976:	f000 b817 	b.w	800a9a8 <_write_r>

0800a97a <__sseek>:
 800a97a:	b510      	push	{r4, lr}
 800a97c:	460c      	mov	r4, r1
 800a97e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a982:	f000 f885 	bl	800aa90 <_lseek_r>
 800a986:	1c43      	adds	r3, r0, #1
 800a988:	89a3      	ldrh	r3, [r4, #12]
 800a98a:	bf15      	itete	ne
 800a98c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a98e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a992:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a996:	81a3      	strheq	r3, [r4, #12]
 800a998:	bf18      	it	ne
 800a99a:	81a3      	strhne	r3, [r4, #12]
 800a99c:	bd10      	pop	{r4, pc}

0800a99e <__sclose>:
 800a99e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9a2:	f000 b831 	b.w	800aa08 <_close_r>
	...

0800a9a8 <_write_r>:
 800a9a8:	b538      	push	{r3, r4, r5, lr}
 800a9aa:	4d07      	ldr	r5, [pc, #28]	; (800a9c8 <_write_r+0x20>)
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	4608      	mov	r0, r1
 800a9b0:	4611      	mov	r1, r2
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	602a      	str	r2, [r5, #0]
 800a9b6:	461a      	mov	r2, r3
 800a9b8:	f7f8 fa13 	bl	8002de2 <_write>
 800a9bc:	1c43      	adds	r3, r0, #1
 800a9be:	d102      	bne.n	800a9c6 <_write_r+0x1e>
 800a9c0:	682b      	ldr	r3, [r5, #0]
 800a9c2:	b103      	cbz	r3, 800a9c6 <_write_r+0x1e>
 800a9c4:	6023      	str	r3, [r4, #0]
 800a9c6:	bd38      	pop	{r3, r4, r5, pc}
 800a9c8:	200005d4 	.word	0x200005d4

0800a9cc <__assert_func>:
 800a9cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9ce:	4614      	mov	r4, r2
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	4b09      	ldr	r3, [pc, #36]	; (800a9f8 <__assert_func+0x2c>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	4605      	mov	r5, r0
 800a9d8:	68d8      	ldr	r0, [r3, #12]
 800a9da:	b14c      	cbz	r4, 800a9f0 <__assert_func+0x24>
 800a9dc:	4b07      	ldr	r3, [pc, #28]	; (800a9fc <__assert_func+0x30>)
 800a9de:	9100      	str	r1, [sp, #0]
 800a9e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9e4:	4906      	ldr	r1, [pc, #24]	; (800aa00 <__assert_func+0x34>)
 800a9e6:	462b      	mov	r3, r5
 800a9e8:	f000 f81e 	bl	800aa28 <fiprintf>
 800a9ec:	f000 f89f 	bl	800ab2e <abort>
 800a9f0:	4b04      	ldr	r3, [pc, #16]	; (800aa04 <__assert_func+0x38>)
 800a9f2:	461c      	mov	r4, r3
 800a9f4:	e7f3      	b.n	800a9de <__assert_func+0x12>
 800a9f6:	bf00      	nop
 800a9f8:	2000000c 	.word	0x2000000c
 800a9fc:	0800b0ad 	.word	0x0800b0ad
 800aa00:	0800b0ba 	.word	0x0800b0ba
 800aa04:	0800b0e8 	.word	0x0800b0e8

0800aa08 <_close_r>:
 800aa08:	b538      	push	{r3, r4, r5, lr}
 800aa0a:	4d06      	ldr	r5, [pc, #24]	; (800aa24 <_close_r+0x1c>)
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	4604      	mov	r4, r0
 800aa10:	4608      	mov	r0, r1
 800aa12:	602b      	str	r3, [r5, #0]
 800aa14:	f7f8 fa01 	bl	8002e1a <_close>
 800aa18:	1c43      	adds	r3, r0, #1
 800aa1a:	d102      	bne.n	800aa22 <_close_r+0x1a>
 800aa1c:	682b      	ldr	r3, [r5, #0]
 800aa1e:	b103      	cbz	r3, 800aa22 <_close_r+0x1a>
 800aa20:	6023      	str	r3, [r4, #0]
 800aa22:	bd38      	pop	{r3, r4, r5, pc}
 800aa24:	200005d4 	.word	0x200005d4

0800aa28 <fiprintf>:
 800aa28:	b40e      	push	{r1, r2, r3}
 800aa2a:	b503      	push	{r0, r1, lr}
 800aa2c:	4601      	mov	r1, r0
 800aa2e:	ab03      	add	r3, sp, #12
 800aa30:	4805      	ldr	r0, [pc, #20]	; (800aa48 <fiprintf+0x20>)
 800aa32:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa36:	6800      	ldr	r0, [r0, #0]
 800aa38:	9301      	str	r3, [sp, #4]
 800aa3a:	f7ff fe31 	bl	800a6a0 <_vfiprintf_r>
 800aa3e:	b002      	add	sp, #8
 800aa40:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa44:	b003      	add	sp, #12
 800aa46:	4770      	bx	lr
 800aa48:	2000000c 	.word	0x2000000c

0800aa4c <_fstat_r>:
 800aa4c:	b538      	push	{r3, r4, r5, lr}
 800aa4e:	4d07      	ldr	r5, [pc, #28]	; (800aa6c <_fstat_r+0x20>)
 800aa50:	2300      	movs	r3, #0
 800aa52:	4604      	mov	r4, r0
 800aa54:	4608      	mov	r0, r1
 800aa56:	4611      	mov	r1, r2
 800aa58:	602b      	str	r3, [r5, #0]
 800aa5a:	f7f8 f9ea 	bl	8002e32 <_fstat>
 800aa5e:	1c43      	adds	r3, r0, #1
 800aa60:	d102      	bne.n	800aa68 <_fstat_r+0x1c>
 800aa62:	682b      	ldr	r3, [r5, #0]
 800aa64:	b103      	cbz	r3, 800aa68 <_fstat_r+0x1c>
 800aa66:	6023      	str	r3, [r4, #0]
 800aa68:	bd38      	pop	{r3, r4, r5, pc}
 800aa6a:	bf00      	nop
 800aa6c:	200005d4 	.word	0x200005d4

0800aa70 <_isatty_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4d06      	ldr	r5, [pc, #24]	; (800aa8c <_isatty_r+0x1c>)
 800aa74:	2300      	movs	r3, #0
 800aa76:	4604      	mov	r4, r0
 800aa78:	4608      	mov	r0, r1
 800aa7a:	602b      	str	r3, [r5, #0]
 800aa7c:	f7f8 f9e9 	bl	8002e52 <_isatty>
 800aa80:	1c43      	adds	r3, r0, #1
 800aa82:	d102      	bne.n	800aa8a <_isatty_r+0x1a>
 800aa84:	682b      	ldr	r3, [r5, #0]
 800aa86:	b103      	cbz	r3, 800aa8a <_isatty_r+0x1a>
 800aa88:	6023      	str	r3, [r4, #0]
 800aa8a:	bd38      	pop	{r3, r4, r5, pc}
 800aa8c:	200005d4 	.word	0x200005d4

0800aa90 <_lseek_r>:
 800aa90:	b538      	push	{r3, r4, r5, lr}
 800aa92:	4d07      	ldr	r5, [pc, #28]	; (800aab0 <_lseek_r+0x20>)
 800aa94:	4604      	mov	r4, r0
 800aa96:	4608      	mov	r0, r1
 800aa98:	4611      	mov	r1, r2
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	602a      	str	r2, [r5, #0]
 800aa9e:	461a      	mov	r2, r3
 800aaa0:	f7f8 f9e2 	bl	8002e68 <_lseek>
 800aaa4:	1c43      	adds	r3, r0, #1
 800aaa6:	d102      	bne.n	800aaae <_lseek_r+0x1e>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	b103      	cbz	r3, 800aaae <_lseek_r+0x1e>
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	bd38      	pop	{r3, r4, r5, pc}
 800aab0:	200005d4 	.word	0x200005d4

0800aab4 <__ascii_mbtowc>:
 800aab4:	b082      	sub	sp, #8
 800aab6:	b901      	cbnz	r1, 800aaba <__ascii_mbtowc+0x6>
 800aab8:	a901      	add	r1, sp, #4
 800aaba:	b142      	cbz	r2, 800aace <__ascii_mbtowc+0x1a>
 800aabc:	b14b      	cbz	r3, 800aad2 <__ascii_mbtowc+0x1e>
 800aabe:	7813      	ldrb	r3, [r2, #0]
 800aac0:	600b      	str	r3, [r1, #0]
 800aac2:	7812      	ldrb	r2, [r2, #0]
 800aac4:	1e10      	subs	r0, r2, #0
 800aac6:	bf18      	it	ne
 800aac8:	2001      	movne	r0, #1
 800aaca:	b002      	add	sp, #8
 800aacc:	4770      	bx	lr
 800aace:	4610      	mov	r0, r2
 800aad0:	e7fb      	b.n	800aaca <__ascii_mbtowc+0x16>
 800aad2:	f06f 0001 	mvn.w	r0, #1
 800aad6:	e7f8      	b.n	800aaca <__ascii_mbtowc+0x16>

0800aad8 <__malloc_lock>:
 800aad8:	4801      	ldr	r0, [pc, #4]	; (800aae0 <__malloc_lock+0x8>)
 800aada:	f7ff b902 	b.w	8009ce2 <__retarget_lock_acquire_recursive>
 800aade:	bf00      	nop
 800aae0:	200005cc 	.word	0x200005cc

0800aae4 <__malloc_unlock>:
 800aae4:	4801      	ldr	r0, [pc, #4]	; (800aaec <__malloc_unlock+0x8>)
 800aae6:	f7ff b8fd 	b.w	8009ce4 <__retarget_lock_release_recursive>
 800aaea:	bf00      	nop
 800aaec:	200005cc 	.word	0x200005cc

0800aaf0 <_read_r>:
 800aaf0:	b538      	push	{r3, r4, r5, lr}
 800aaf2:	4d07      	ldr	r5, [pc, #28]	; (800ab10 <_read_r+0x20>)
 800aaf4:	4604      	mov	r4, r0
 800aaf6:	4608      	mov	r0, r1
 800aaf8:	4611      	mov	r1, r2
 800aafa:	2200      	movs	r2, #0
 800aafc:	602a      	str	r2, [r5, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	f7f8 f952 	bl	8002da8 <_read>
 800ab04:	1c43      	adds	r3, r0, #1
 800ab06:	d102      	bne.n	800ab0e <_read_r+0x1e>
 800ab08:	682b      	ldr	r3, [r5, #0]
 800ab0a:	b103      	cbz	r3, 800ab0e <_read_r+0x1e>
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	bd38      	pop	{r3, r4, r5, pc}
 800ab10:	200005d4 	.word	0x200005d4

0800ab14 <__ascii_wctomb>:
 800ab14:	b149      	cbz	r1, 800ab2a <__ascii_wctomb+0x16>
 800ab16:	2aff      	cmp	r2, #255	; 0xff
 800ab18:	bf85      	ittet	hi
 800ab1a:	238a      	movhi	r3, #138	; 0x8a
 800ab1c:	6003      	strhi	r3, [r0, #0]
 800ab1e:	700a      	strbls	r2, [r1, #0]
 800ab20:	f04f 30ff 	movhi.w	r0, #4294967295
 800ab24:	bf98      	it	ls
 800ab26:	2001      	movls	r0, #1
 800ab28:	4770      	bx	lr
 800ab2a:	4608      	mov	r0, r1
 800ab2c:	4770      	bx	lr

0800ab2e <abort>:
 800ab2e:	b508      	push	{r3, lr}
 800ab30:	2006      	movs	r0, #6
 800ab32:	f000 f82b 	bl	800ab8c <raise>
 800ab36:	2001      	movs	r0, #1
 800ab38:	f7f8 f92c 	bl	8002d94 <_exit>

0800ab3c <_raise_r>:
 800ab3c:	291f      	cmp	r1, #31
 800ab3e:	b538      	push	{r3, r4, r5, lr}
 800ab40:	4604      	mov	r4, r0
 800ab42:	460d      	mov	r5, r1
 800ab44:	d904      	bls.n	800ab50 <_raise_r+0x14>
 800ab46:	2316      	movs	r3, #22
 800ab48:	6003      	str	r3, [r0, #0]
 800ab4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ab4e:	bd38      	pop	{r3, r4, r5, pc}
 800ab50:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ab52:	b112      	cbz	r2, 800ab5a <_raise_r+0x1e>
 800ab54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab58:	b94b      	cbnz	r3, 800ab6e <_raise_r+0x32>
 800ab5a:	4620      	mov	r0, r4
 800ab5c:	f000 f830 	bl	800abc0 <_getpid_r>
 800ab60:	462a      	mov	r2, r5
 800ab62:	4601      	mov	r1, r0
 800ab64:	4620      	mov	r0, r4
 800ab66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab6a:	f000 b817 	b.w	800ab9c <_kill_r>
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d00a      	beq.n	800ab88 <_raise_r+0x4c>
 800ab72:	1c59      	adds	r1, r3, #1
 800ab74:	d103      	bne.n	800ab7e <_raise_r+0x42>
 800ab76:	2316      	movs	r3, #22
 800ab78:	6003      	str	r3, [r0, #0]
 800ab7a:	2001      	movs	r0, #1
 800ab7c:	e7e7      	b.n	800ab4e <_raise_r+0x12>
 800ab7e:	2400      	movs	r4, #0
 800ab80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab84:	4628      	mov	r0, r5
 800ab86:	4798      	blx	r3
 800ab88:	2000      	movs	r0, #0
 800ab8a:	e7e0      	b.n	800ab4e <_raise_r+0x12>

0800ab8c <raise>:
 800ab8c:	4b02      	ldr	r3, [pc, #8]	; (800ab98 <raise+0xc>)
 800ab8e:	4601      	mov	r1, r0
 800ab90:	6818      	ldr	r0, [r3, #0]
 800ab92:	f7ff bfd3 	b.w	800ab3c <_raise_r>
 800ab96:	bf00      	nop
 800ab98:	2000000c 	.word	0x2000000c

0800ab9c <_kill_r>:
 800ab9c:	b538      	push	{r3, r4, r5, lr}
 800ab9e:	4d07      	ldr	r5, [pc, #28]	; (800abbc <_kill_r+0x20>)
 800aba0:	2300      	movs	r3, #0
 800aba2:	4604      	mov	r4, r0
 800aba4:	4608      	mov	r0, r1
 800aba6:	4611      	mov	r1, r2
 800aba8:	602b      	str	r3, [r5, #0]
 800abaa:	f7f8 f8e3 	bl	8002d74 <_kill>
 800abae:	1c43      	adds	r3, r0, #1
 800abb0:	d102      	bne.n	800abb8 <_kill_r+0x1c>
 800abb2:	682b      	ldr	r3, [r5, #0]
 800abb4:	b103      	cbz	r3, 800abb8 <_kill_r+0x1c>
 800abb6:	6023      	str	r3, [r4, #0]
 800abb8:	bd38      	pop	{r3, r4, r5, pc}
 800abba:	bf00      	nop
 800abbc:	200005d4 	.word	0x200005d4

0800abc0 <_getpid_r>:
 800abc0:	f7f8 b8d0 	b.w	8002d64 <_getpid>

0800abc4 <_init>:
 800abc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abc6:	bf00      	nop
 800abc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abca:	bc08      	pop	{r3}
 800abcc:	469e      	mov	lr, r3
 800abce:	4770      	bx	lr

0800abd0 <_fini>:
 800abd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abd2:	bf00      	nop
 800abd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abd6:	bc08      	pop	{r3}
 800abd8:	469e      	mov	lr, r3
 800abda:	4770      	bx	lr
