# MIPS_32bit_PIPELINED
Verilog
