
Dipterv_Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014c20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b0  08014db0  08014db0  00024db0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015760  08015760  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  08015760  08015760  00025760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015768  08015768  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015768  08015768  00025768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801576c  0801576c  0002576c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08015770  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301ec  2**0
                  CONTENTS
 10 .bss          000066d8  200001f0  200001f0  000301f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200068c8  200068c8  000301f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002224c  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004422  00000000  00000000  00052468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d90  00000000  00000000  00056890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001bf0  00000000  00000000  00058620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c0d  00000000  00000000  0005a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021b70  00000000  00000000  0007fe1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0db2  00000000  00000000  000a198d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0018273f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009534  00000000  00000000  00182790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014d98 	.word	0x08014d98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08014d98 	.word	0x08014d98

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4a07      	ldr	r2, [pc, #28]	; (8000fb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	4a06      	ldr	r2, [pc, #24]	; (8000fbc <vApplicationGetIdleTaskMemory+0x30>)
 8000fa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2280      	movs	r2, #128	; 0x80
 8000fa8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	2000020c 	.word	0x2000020c
 8000fbc:	20000260 	.word	0x20000260

08000fc0 <FusionRadiansToDegrees>:
/**
 * @brief Converts radians to degrees.
 * @param radians Radians.
 * @return Degrees.
 */
static inline float FusionRadiansToDegrees(const float radians) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
 8000fca:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fce:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000fe4 <FusionRadiansToDegrees+0x24>
 8000fd2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	42652ee0 	.word	0x42652ee0

08000fe8 <FusionAsin>:
/**
 * @brief Returns the arc sine of the value.
 * @param value Value.
 * @return Arc sine of the value.
 */
static inline float FusionAsin(const float value) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value <= -1.0f) {
 8000ff2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	d802      	bhi.n	800100a <FusionAsin+0x22>
        return (float) M_PI / -2.0f;
 8001004:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8001038 <FusionAsin+0x50>
 8001008:	e011      	b.n	800102e <FusionAsin+0x46>
    }
    if (value >= 1.0f) {
 800100a:	edd7 7a01 	vldr	s15, [r7, #4]
 800100e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001012:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101a:	db02      	blt.n	8001022 <FusionAsin+0x3a>
        return (float) M_PI / 2.0f;
 800101c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800103c <FusionAsin+0x54>
 8001020:	e005      	b.n	800102e <FusionAsin+0x46>
    }
    return asinf(value);
 8001022:	ed97 0a01 	vldr	s0, [r7, #4]
 8001026:	f011 fd0f 	bl	8012a48 <asinf>
 800102a:	eef0 7a40 	vmov.f32	s15, s0
}
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	bfc90fdb 	.word	0xbfc90fdb
 800103c:	3fc90fdb 	.word	0x3fc90fdb

08001040 <FusionVectorSubtract>:
 * @brief Returns vector B subtracted from vector A.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Vector B subtracted from vector A.
 */
static inline FusionVector FusionVectorSubtract(const FusionVector vectorA, const FusionVector vectorB) {
 8001040:	b480      	push	{r7}
 8001042:	b091      	sub	sp, #68	; 0x44
 8001044:	af00      	add	r7, sp, #0
 8001046:	eeb0 5a40 	vmov.f32	s10, s0
 800104a:	eef0 5a60 	vmov.f32	s11, s1
 800104e:	eeb0 6a41 	vmov.f32	s12, s2
 8001052:	eef0 6a61 	vmov.f32	s13, s3
 8001056:	eeb0 7a42 	vmov.f32	s14, s4
 800105a:	eef0 7a62 	vmov.f32	s15, s5
 800105e:	ed87 5a07 	vstr	s10, [r7, #28]
 8001062:	edc7 5a08 	vstr	s11, [r7, #32]
 8001066:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800106a:	edc7 6a04 	vstr	s13, [r7, #16]
 800106e:	ed87 7a05 	vstr	s14, [r7, #20]
 8001072:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x - vectorB.axis.x,
 8001076:	ed97 7a07 	vldr	s14, [r7, #28]
 800107a:	edd7 7a04 	vldr	s15, [r7, #16]
 800107e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001082:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y - vectorB.axis.y,
 8001086:	ed97 7a08 	vldr	s14, [r7, #32]
 800108a:	edd7 7a05 	vldr	s15, [r7, #20]
 800108e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001092:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z - vectorB.axis.z,
 8001096:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800109a:	edd7 7a06 	vldr	s15, [r7, #24]
 800109e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80010a2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 80010a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80010ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80010b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ba:	ee06 1a90 	vmov	s13, r1
 80010be:	ee07 2a10 	vmov	s14, r2
 80010c2:	ee07 3a90 	vmov	s15, r3
}
 80010c6:	eeb0 0a66 	vmov.f32	s0, s13
 80010ca:	eef0 0a47 	vmov.f32	s1, s14
 80010ce:	eeb0 1a67 	vmov.f32	s2, s15
 80010d2:	3744      	adds	r7, #68	; 0x44
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 80010dc:	b480      	push	{r7}
 80010de:	b08f      	sub	sp, #60	; 0x3c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	eef0 6a40 	vmov.f32	s13, s0
 80010e6:	eeb0 7a60 	vmov.f32	s14, s1
 80010ea:	eef0 7a41 	vmov.f32	s15, s2
 80010ee:	edc7 1a04 	vstr	s3, [r7, #16]
 80010f2:	edc7 6a05 	vstr	s13, [r7, #20]
 80010f6:	ed87 7a06 	vstr	s14, [r7, #24]
 80010fa:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionVector result = {.axis = {
            .x = vector.axis.x * scalar,
 80010fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001102:	edd7 7a04 	vldr	s15, [r7, #16]
 8001106:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800110a:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800110e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001112:	edd7 7a04 	vldr	s15, [r7, #16]
 8001116:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800111a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800111e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001122:	edd7 7a04 	vldr	s15, [r7, #16]
 8001126:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800112a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800112e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001132:	f107 0220 	add.w	r2, r7, #32
 8001136:	ca07      	ldmia	r2, {r0, r1, r2}
 8001138:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800113c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800113e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001142:	ee06 1a90 	vmov	s13, r1
 8001146:	ee07 2a10 	vmov	s14, r2
 800114a:	ee07 3a90 	vmov	s15, r3
}
 800114e:	eeb0 0a66 	vmov.f32	s0, s13
 8001152:	eef0 0a47 	vmov.f32	s1, s14
 8001156:	eeb0 1a67 	vmov.f32	s2, s15
 800115a:	373c      	adds	r7, #60	; 0x3c
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <FusionMatrixMultiplyVector>:
 * @brief Returns the multiplication of a matrix with a vector.
 * @param matrix Matrix.
 * @param vector Vector.
 * @return Multiplication of a matrix with a vector.
 */
static inline FusionVector FusionMatrixMultiplyVector(const FusionMatrix matrix, const FusionVector vector) {
 8001164:	b084      	sub	sp, #16
 8001166:	b480      	push	{r7}
 8001168:	b08f      	sub	sp, #60	; 0x3c
 800116a:	af00      	add	r7, sp, #0
 800116c:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 8001170:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001174:	eef0 6a40 	vmov.f32	s13, s0
 8001178:	eeb0 7a60 	vmov.f32	s14, s1
 800117c:	eef0 7a41 	vmov.f32	s15, s2
 8001180:	edc7 6a05 	vstr	s13, [r7, #20]
 8001184:	ed87 7a06 	vstr	s14, [r7, #24]
 8001188:	edc7 7a07 	vstr	s15, [r7, #28]
#define R matrix.element
    const FusionVector result = {.axis = {
            .x = R.xx * vector.axis.x + R.xy * vector.axis.y + R.xz * vector.axis.z,
 800118c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001190:	edd7 7a05 	vldr	s15, [r7, #20]
 8001194:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001198:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800119c:	edd7 7a06 	vldr	s15, [r7, #24]
 80011a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011a8:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80011ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80011b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80011b8:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = R.yx * vector.axis.x + R.yy * vector.axis.y + R.yz * vector.axis.z,
 80011bc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80011c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c8:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80011cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80011dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80011e8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = R.zx * vector.axis.x + R.zy * vector.axis.y + R.zz * vector.axis.z,
 80011ec:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f8:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80011fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001204:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001208:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800120c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001218:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800121c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001220:	f107 0220 	add.w	r2, r7, #32
 8001224:	ca07      	ldmia	r2, {r0, r1, r2}
 8001226:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800122a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800122c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800122e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001230:	ee06 1a90 	vmov	s13, r1
 8001234:	ee07 2a10 	vmov	s14, r2
 8001238:	ee07 3a90 	vmov	s15, r3
#undef R
}
 800123c:	eeb0 0a66 	vmov.f32	s0, s13
 8001240:	eef0 0a47 	vmov.f32	s1, s14
 8001244:	eeb0 1a67 	vmov.f32	s2, s15
 8001248:	373c      	adds	r7, #60	; 0x3c
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	b004      	add	sp, #16
 8001252:	4770      	bx	lr

08001254 <FusionQuaternionToMatrix>:
/**
 * @brief Converts a quaternion to a rotation matrix.
 * @param quaternion Quaternion.
 * @return Rotation matrix.
 */
static inline FusionMatrix FusionQuaternionToMatrix(const FusionQuaternion quaternion) {
 8001254:	b4b0      	push	{r4, r5, r7}
 8001256:	b097      	sub	sp, #92	; 0x5c
 8001258:	af00      	add	r7, sp, #0
 800125a:	6178      	str	r0, [r7, #20]
 800125c:	eeb0 6a40 	vmov.f32	s12, s0
 8001260:	eef0 6a60 	vmov.f32	s13, s1
 8001264:	eeb0 7a41 	vmov.f32	s14, s2
 8001268:	eef0 7a61 	vmov.f32	s15, s3
 800126c:	ed87 6a01 	vstr	s12, [r7, #4]
 8001270:	edc7 6a02 	vstr	s13, [r7, #8]
 8001274:	ed87 7a03 	vstr	s14, [r7, #12]
 8001278:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q quaternion.element
    const float qwqw = Q.w * Q.w; // calculate common terms to avoid repeated operations
 800127c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001280:	edd7 7a01 	vldr	s15, [r7, #4]
 8001284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001288:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    const float qwqx = Q.w * Q.x;
 800128c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001290:	edd7 7a02 	vldr	s15, [r7, #8]
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    const float qwqy = Q.w * Q.y;
 800129c:	ed97 7a01 	vldr	s14, [r7, #4]
 80012a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    const float qwqz = Q.w * Q.z;
 80012ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80012b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    const float qxqy = Q.x * Q.y;
 80012bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80012c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    const float qxqz = Q.x * Q.z;
 80012cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80012d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    const float qyqz = Q.y * Q.z;
 80012dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80012e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionMatrix matrix = {.element = {
            .xx = 2.0f * (qwqw - 0.5f + Q.x * Q.x),
 80012ec:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80012f0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80012f4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80012f8:	edd7 6a02 	vldr	s13, [r7, #8]
 80012fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001308:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 800130c:	edc7 7a06 	vstr	s15, [r7, #24]
            .xy = 2.0f * (qxqy - qwqz),
 8001310:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001314:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800131c:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001320:	edc7 7a07 	vstr	s15, [r7, #28]
            .xz = 2.0f * (qxqz + qwqy),
 8001324:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001328:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001334:	edc7 7a08 	vstr	s15, [r7, #32]
            .yx = 2.0f * (qxqy + qwqz),
 8001338:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800133c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001344:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001348:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .yy = 2.0f * (qwqw - 0.5f + Q.y * Q.y),
 800134c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001350:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001354:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001358:	edd7 6a03 	vldr	s13, [r7, #12]
 800135c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001368:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 800136c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yz = 2.0f * (qyqz - qwqx),
 8001370:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001374:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137c:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001380:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .zx = 2.0f * (qxqz - qwqy),
 8001384:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001388:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001394:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .zy = 2.0f * (qyqz + qwqx),
 8001398:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800139c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 80013a8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .zz = 2.0f * (qwqw - 0.5f + Q.z * Q.z),
 80013ac:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013b0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013b4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013b8:	edd7 6a04 	vldr	s13, [r7, #16]
 80013bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 80013cc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    }};
    return matrix;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	461d      	mov	r5, r3
 80013d4:	f107 0418 	add.w	r4, r7, #24
 80013d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e0:	6823      	ldr	r3, [r4, #0]
 80013e2:	602b      	str	r3, [r5, #0]
#undef Q
}
 80013e4:	6978      	ldr	r0, [r7, #20]
 80013e6:	375c      	adds	r7, #92	; 0x5c
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bcb0      	pop	{r4, r5, r7}
 80013ec:	4770      	bx	lr

080013ee <FusionQuaternionToEuler>:
/**
 * @brief Converts a quaternion to ZYX Euler angles in degrees.
 * @param quaternion Quaternion.
 * @return Euler angles in degrees.
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b090      	sub	sp, #64	; 0x40
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	eeb0 6a40 	vmov.f32	s12, s0
 80013f8:	eef0 6a60 	vmov.f32	s13, s1
 80013fc:	eeb0 7a41 	vmov.f32	s14, s2
 8001400:	eef0 7a61 	vmov.f32	s15, s3
 8001404:	ed87 6a04 	vstr	s12, [r7, #16]
 8001408:	edc7 6a05 	vstr	s13, [r7, #20]
 800140c:	ed87 7a06 	vstr	s14, [r7, #24]
 8001410:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
 8001414:	ed97 7a06 	vldr	s14, [r7, #24]
 8001418:	edd7 7a06 	vldr	s15, [r7, #24]
 800141c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001420:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001424:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001428:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
 800142c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001430:	edd7 7a05 	vldr	s15, [r7, #20]
 8001434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001438:	edd7 6a06 	vldr	s13, [r7, #24]
 800143c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001444:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001448:	ed97 7a05 	vldr	s14, [r7, #20]
 800144c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001454:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145c:	eef0 0a67 	vmov.f32	s1, s15
 8001460:	eeb0 0a66 	vmov.f32	s0, s13
 8001464:	f011 fb1c 	bl	8012aa0 <atan2f>
 8001468:	eef0 7a40 	vmov.f32	s15, s0
 800146c:	eeb0 0a67 	vmov.f32	s0, s15
 8001470:	f7ff fda6 	bl	8000fc0 <FusionRadiansToDegrees>
 8001474:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 8001478:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
 800147c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001480:	edd7 7a06 	vldr	s15, [r7, #24]
 8001484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001488:	edd7 6a07 	vldr	s13, [r7, #28]
 800148c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001498:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800149c:	eeb0 0a67 	vmov.f32	s0, s15
 80014a0:	f7ff fda2 	bl	8000fe8 <FusionAsin>
 80014a4:	eef0 7a40 	vmov.f32	s15, s0
 80014a8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ac:	f7ff fd88 	bl	8000fc0 <FusionRadiansToDegrees>
 80014b0:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 80014b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
 80014b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80014bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80014c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014c4:	edd7 6a05 	vldr	s13, [r7, #20]
 80014c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80014cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80014d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80014d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80014dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e8:	eef0 0a67 	vmov.f32	s1, s15
 80014ec:	eeb0 0a66 	vmov.f32	s0, s13
 80014f0:	f011 fad6 	bl	8012aa0 <atan2f>
 80014f4:	eef0 7a40 	vmov.f32	s15, s0
 80014f8:	eeb0 0a67 	vmov.f32	s0, s15
 80014fc:	f7ff fd60 	bl	8000fc0 <FusionRadiansToDegrees>
 8001500:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 8001504:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    }};
    return euler;
 8001508:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800150c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001510:	ca07      	ldmia	r2, {r0, r1, r2}
 8001512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001516:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800151a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800151c:	ee06 1a90 	vmov	s13, r1
 8001520:	ee07 2a10 	vmov	s14, r2
 8001524:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 8001528:	eeb0 0a66 	vmov.f32	s0, s13
 800152c:	eef0 0a47 	vmov.f32	s1, s14
 8001530:	eeb0 1a67 	vmov.f32	s2, s15
 8001534:	3740      	adds	r7, #64	; 0x40
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800153c:	b5b0      	push	{r4, r5, r7, lr}
 800153e:	b096      	sub	sp, #88	; 0x58
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001542:	f003 fed5 	bl	80052f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001546:	f000 f8a1 	bl	800168c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154a:	f000 fda9 	bl	80020a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800154e:	f000 fd87 	bl	8002060 <MX_DMA_Init>
  MX_TIM2_Init();
 8001552:	f000 fabb 	bl	8001acc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001556:	f000 fd05 	bl	8001f64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800155a:	f000 f9f7 	bl	800194c <MX_I2C1_Init>
  MX_I2C2_Init();
 800155e:	f000 fa23 	bl	80019a8 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001562:	f000 fa4f 	bl	8001a04 <MX_I2C3_Init>
  MX_TIM3_Init();
 8001566:	f000 fb21 	bl	8001bac <MX_TIM3_Init>
  MX_TIM4_Init();
 800156a:	f000 fbcd 	bl	8001d08 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800156e:	f000 fccf 	bl	8001f10 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001572:	f000 fd21 	bl	8001fb8 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8001576:	f000 fa73 	bl	8001a60 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 800157a:	f000 fd47 	bl	800200c <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800157e:	f000 f8ef 	bl	8001760 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001582:	f000 f93f 	bl	8001804 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001586:	f000 f98f 	bl	80018a8 <MX_ADC3_Init>
  MX_TIM6_Init();
 800158a:	f000 fc31 	bl	8001df0 <MX_TIM6_Init>
  MX_TIM7_Init();
 800158e:	f000 fc65 	bl	8001e5c <MX_TIM7_Init>
  MX_TIM10_Init();
 8001592:	f000 fc99 	bl	8001ec8 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */




  __HAL_SPI_ENABLE(&hspi2);
 8001596:	4b32      	ldr	r3, [pc, #200]	; (8001660 <main+0x124>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b30      	ldr	r3, [pc, #192]	; (8001660 <main+0x124>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015a4:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_1  );
 80015a6:	2100      	movs	r1, #0
 80015a8:	482e      	ldr	r0, [pc, #184]	; (8001664 <main+0x128>)
 80015aa:	f007 fbdd 	bl	8008d68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_2  );
 80015ae:	2104      	movs	r1, #4
 80015b0:	482c      	ldr	r0, [pc, #176]	; (8001664 <main+0x128>)
 80015b2:	f007 fbd9 	bl	8008d68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_3  );
 80015b6:	2108      	movs	r1, #8
 80015b8:	482a      	ldr	r0, [pc, #168]	; (8001664 <main+0x128>)
 80015ba:	f007 fbd5 	bl	8008d68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_4  );
 80015be:	210c      	movs	r1, #12
 80015c0:	4828      	ldr	r0, [pc, #160]	; (8001664 <main+0x128>)
 80015c2:	f007 fbd1 	bl	8008d68 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start  ( &htim10 );
 80015c6:	4828      	ldr	r0, [pc, #160]	; (8001668 <main+0x12c>)
 80015c8:	f007 fa9c 	bl	8008b04 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  telemetria_Queue = xQueueCreate( 3, 3*sizeof( float ) );
 80015cc:	2200      	movs	r2, #0
 80015ce:	210c      	movs	r1, #12
 80015d0:	2003      	movs	r0, #3
 80015d2:	f00c fd97 	bl	800e104 <xQueueGenericCreate>
 80015d6:	4603      	mov	r3, r0
 80015d8:	4a24      	ldr	r2, [pc, #144]	; (800166c <main+0x130>)
 80015da:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
 80015dc:	4b24      	ldr	r3, [pc, #144]	; (8001670 <main+0x134>)
 80015de:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80015e2:	461d      	mov	r5, r3
 80015e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f00c fc07 	bl	800de0a <osThreadCreate>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4a1d      	ldr	r2, [pc, #116]	; (8001674 <main+0x138>)
 8001600:	6013      	str	r3, [r2, #0]

  /* definition and creation of Data_Reading */
  osThreadDef(Data_Reading, Start_Data_Reading, osPriorityNormal, 0, 300);
 8001602:	4b1d      	ldr	r3, [pc, #116]	; (8001678 <main+0x13c>)
 8001604:	f107 0420 	add.w	r4, r7, #32
 8001608:	461d      	mov	r5, r3
 800160a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800160c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800160e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Data_ReadingHandle = osThreadCreate(osThread(Data_Reading), NULL);
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f00c fbf4 	bl	800de0a <osThreadCreate>
 8001622:	4603      	mov	r3, r0
 8001624:	4a15      	ldr	r2, [pc, #84]	; (800167c <main+0x140>)
 8001626:	6013      	str	r3, [r2, #0]

  /* definition and creation of Orientation_cal */
  osThreadDef(Orientation_cal, Start_Orientation, osPriorityBelowNormal, 0, 200);
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <main+0x144>)
 800162a:	1d3c      	adds	r4, r7, #4
 800162c:	461d      	mov	r5, r3
 800162e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001632:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001636:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Orientation_calHandle = osThreadCreate(osThread(Orientation_cal), NULL);
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f00c fbe3 	bl	800de0a <osThreadCreate>
 8001644:	4603      	mov	r3, r0
 8001646:	4a0f      	ldr	r2, [pc, #60]	; (8001684 <main+0x148>)
 8001648:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800164a:	f00c fbd7 	bl	800ddfc <osKernelStart>

  while (1)
  {


	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800164e:	2108      	movs	r1, #8
 8001650:	480d      	ldr	r0, [pc, #52]	; (8001688 <main+0x14c>)
 8001652:	f005 f80e 	bl	8006672 <HAL_GPIO_TogglePin>

	  HAL_Delay(3);
 8001656:	2003      	movs	r0, #3
 8001658:	f003 febc 	bl	80053d4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800165c:	e7f7      	b.n	800164e <main+0x112>
 800165e:	bf00      	nop
 8001660:	20000634 	.word	0x20000634
 8001664:	200006d4 	.word	0x200006d4
 8001668:	200007f4 	.word	0x200007f4
 800166c:	20002b54 	.word	0x20002b54
 8001670:	08014ddc 	.word	0x08014ddc
 8001674:	200009ac 	.word	0x200009ac
 8001678:	08014df8 	.word	0x08014df8
 800167c:	200009b0 	.word	0x200009b0
 8001680:	08014e14 	.word	0x08014e14
 8001684:	200009b4 	.word	0x200009b4
 8001688:	40020400 	.word	0x40020400

0800168c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b094      	sub	sp, #80	; 0x50
 8001690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	2230      	movs	r2, #48	; 0x30
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f00e fc0e 	bl	800febc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	4b28      	ldr	r3, [pc, #160]	; (8001758 <SystemClock_Config+0xcc>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b8:	4a27      	ldr	r2, [pc, #156]	; (8001758 <SystemClock_Config+0xcc>)
 80016ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016be:	6413      	str	r3, [r2, #64]	; 0x40
 80016c0:	4b25      	ldr	r3, [pc, #148]	; (8001758 <SystemClock_Config+0xcc>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <SystemClock_Config+0xd0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a21      	ldr	r2, [pc, #132]	; (800175c <SystemClock_Config+0xd0>)
 80016d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <SystemClock_Config+0xd0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e8:	2301      	movs	r3, #1
 80016ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f2:	2302      	movs	r3, #2
 80016f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016fc:	2304      	movs	r3, #4
 80016fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001700:	23a8      	movs	r3, #168	; 0xa8
 8001702:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001704:	2302      	movs	r3, #2
 8001706:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001708:	2304      	movs	r3, #4
 800170a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170c:	f107 0320 	add.w	r3, r7, #32
 8001710:	4618      	mov	r0, r3
 8001712:	f006 f8cf 	bl	80078b4 <HAL_RCC_OscConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800171c:	f002 f82e 	bl	800377c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001720:	230f      	movs	r3, #15
 8001722:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001724:	2302      	movs	r3, #2
 8001726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800172c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001730:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2105      	movs	r1, #5
 800173e:	4618      	mov	r0, r3
 8001740:	f006 fb30 	bl	8007da4 <HAL_RCC_ClockConfig>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800174a:	f002 f817 	bl	800377c <Error_Handler>
  }
}
 800174e:	bf00      	nop
 8001750:	3750      	adds	r7, #80	; 0x50
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40007000 	.word	0x40007000

08001760 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001766:	463b      	mov	r3, r7
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001772:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001774:	4a21      	ldr	r2, [pc, #132]	; (80017fc <MX_ADC1_Init+0x9c>)
 8001776:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8001778:	4b1f      	ldr	r3, [pc, #124]	; (80017f8 <MX_ADC1_Init+0x98>)
 800177a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800177e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001780:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001786:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800178c:	4b1a      	ldr	r3, [pc, #104]	; (80017f8 <MX_ADC1_Init+0x98>)
 800178e:	2200      	movs	r2, #0
 8001790:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800179a:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <MX_ADC1_Init+0x98>)
 800179c:	2200      	movs	r2, #0
 800179e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017a2:	4a17      	ldr	r2, [pc, #92]	; (8001800 <MX_ADC1_Init+0xa0>)
 80017a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a6:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017b2:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017bc:	2201      	movs	r2, #1
 80017be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017c0:	480d      	ldr	r0, [pc, #52]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017c2:	f003 fe2b 	bl	800541c <HAL_ADC_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017cc:	f001 ffd6 	bl	800377c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80017d0:	2305      	movs	r3, #5
 80017d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017d4:	2301      	movs	r3, #1
 80017d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017dc:	463b      	mov	r3, r7
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017e2:	f003 fe5f 	bl	80054a4 <HAL_ADC_ConfigChannel>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017ec:	f001 ffc6 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000460 	.word	0x20000460
 80017fc:	40012000 	.word	0x40012000
 8001800:	0f000001 	.word	0x0f000001

08001804 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800180a:	463b      	mov	r3, r7
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001816:	4b21      	ldr	r3, [pc, #132]	; (800189c <MX_ADC2_Init+0x98>)
 8001818:	4a21      	ldr	r2, [pc, #132]	; (80018a0 <MX_ADC2_Init+0x9c>)
 800181a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800181c:	4b1f      	ldr	r3, [pc, #124]	; (800189c <MX_ADC2_Init+0x98>)
 800181e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001822:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001824:	4b1d      	ldr	r3, [pc, #116]	; (800189c <MX_ADC2_Init+0x98>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800182a:	4b1c      	ldr	r3, [pc, #112]	; (800189c <MX_ADC2_Init+0x98>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001830:	4b1a      	ldr	r3, [pc, #104]	; (800189c <MX_ADC2_Init+0x98>)
 8001832:	2200      	movs	r2, #0
 8001834:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001836:	4b19      	ldr	r3, [pc, #100]	; (800189c <MX_ADC2_Init+0x98>)
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <MX_ADC2_Init+0x98>)
 8001840:	2200      	movs	r2, #0
 8001842:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001844:	4b15      	ldr	r3, [pc, #84]	; (800189c <MX_ADC2_Init+0x98>)
 8001846:	4a17      	ldr	r2, [pc, #92]	; (80018a4 <MX_ADC2_Init+0xa0>)
 8001848:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800184a:	4b14      	ldr	r3, [pc, #80]	; (800189c <MX_ADC2_Init+0x98>)
 800184c:	2200      	movs	r2, #0
 800184e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001850:	4b12      	ldr	r3, [pc, #72]	; (800189c <MX_ADC2_Init+0x98>)
 8001852:	2201      	movs	r2, #1
 8001854:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_ADC2_Init+0x98>)
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800185e:	4b0f      	ldr	r3, [pc, #60]	; (800189c <MX_ADC2_Init+0x98>)
 8001860:	2201      	movs	r2, #1
 8001862:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001864:	480d      	ldr	r0, [pc, #52]	; (800189c <MX_ADC2_Init+0x98>)
 8001866:	f003 fdd9 	bl	800541c <HAL_ADC_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001870:	f001 ff84 	bl	800377c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001874:	2304      	movs	r3, #4
 8001876:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001878:	2301      	movs	r3, #1
 800187a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800187c:	2300      	movs	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001880:	463b      	mov	r3, r7
 8001882:	4619      	mov	r1, r3
 8001884:	4805      	ldr	r0, [pc, #20]	; (800189c <MX_ADC2_Init+0x98>)
 8001886:	f003 fe0d 	bl	80054a4 <HAL_ADC_ConfigChannel>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001890:	f001 ff74 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	200004a8 	.word	0x200004a8
 80018a0:	40012100 	.word	0x40012100
 80018a4:	0f000001 	.word	0x0f000001

080018a8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ae:	463b      	mov	r3, r7
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80018ba:	4b21      	ldr	r3, [pc, #132]	; (8001940 <MX_ADC3_Init+0x98>)
 80018bc:	4a21      	ldr	r2, [pc, #132]	; (8001944 <MX_ADC3_Init+0x9c>)
 80018be:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80018c0:	4b1f      	ldr	r3, [pc, #124]	; (8001940 <MX_ADC3_Init+0x98>)
 80018c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018c6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80018c8:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <MX_ADC3_Init+0x98>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80018ce:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <MX_ADC3_Init+0x98>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80018d4:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <MX_ADC3_Init+0x98>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80018da:	4b19      	ldr	r3, [pc, #100]	; (8001940 <MX_ADC3_Init+0x98>)
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018e2:	4b17      	ldr	r3, [pc, #92]	; (8001940 <MX_ADC3_Init+0x98>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <MX_ADC3_Init+0x98>)
 80018ea:	4a17      	ldr	r2, [pc, #92]	; (8001948 <MX_ADC3_Init+0xa0>)
 80018ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ee:	4b14      	ldr	r3, [pc, #80]	; (8001940 <MX_ADC3_Init+0x98>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <MX_ADC3_Init+0x98>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80018fa:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_ADC3_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001902:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <MX_ADC3_Init+0x98>)
 8001904:	2201      	movs	r2, #1
 8001906:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001908:	480d      	ldr	r0, [pc, #52]	; (8001940 <MX_ADC3_Init+0x98>)
 800190a:	f003 fd87 	bl	800541c <HAL_ADC_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001914:	f001 ff32 	bl	800377c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001918:	230d      	movs	r3, #13
 800191a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800191c:	2301      	movs	r3, #1
 800191e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4619      	mov	r1, r3
 8001928:	4805      	ldr	r0, [pc, #20]	; (8001940 <MX_ADC3_Init+0x98>)
 800192a:	f003 fdbb 	bl	80054a4 <HAL_ADC_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001934:	f001 ff22 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200004f0 	.word	0x200004f0
 8001944:	40012200 	.word	0x40012200
 8001948:	0f000001 	.word	0x0f000001

0800194c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <MX_I2C1_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <MX_I2C1_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_I2C1_Init+0x50>)
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <MX_I2C1_Init+0x58>)
 800195a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_I2C1_Init+0x50>)
 800196a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800196e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001976:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <MX_I2C1_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_I2C1_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	; (800199c <MX_I2C1_Init+0x50>)
 800198a:	f004 fea5 	bl	80066d8 <HAL_I2C_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f001 fef2 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000538 	.word	0x20000538
 80019a0:	40005400 	.word	0x40005400
 80019a4:	00061a80 	.word	0x00061a80

080019a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ae:	4a13      	ldr	r2, [pc, #76]	; (80019fc <MX_I2C2_Init+0x54>)
 80019b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019b4:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <MX_I2C2_Init+0x58>)
 80019b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019e6:	f004 fe77 	bl	80066d8 <HAL_I2C_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f001 fec4 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2000058c 	.word	0x2000058c
 80019fc:	40005800 	.word	0x40005800
 8001a00:	00061a80 	.word	0x00061a80

08001a04 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a0a:	4a13      	ldr	r2, [pc, #76]	; (8001a58 <MX_I2C3_Init+0x54>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a10:	4a12      	ldr	r2, [pc, #72]	; (8001a5c <MX_I2C3_Init+0x58>)
 8001a12:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a26:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a42:	f004 fe49 	bl	80066d8 <HAL_I2C_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001a4c:	f001 fe96 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	200005e0 	.word	0x200005e0
 8001a58:	40005c00 	.word	0x40005c00
 8001a5c:	00061a80 	.word	0x00061a80

08001a60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a64:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a66:	4a18      	ldr	r2, [pc, #96]	; (8001ac8 <MX_SPI2_Init+0x68>)
 8001a68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a90:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a94:	2220      	movs	r2, #32
 8001a96:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa4:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001aac:	220a      	movs	r2, #10
 8001aae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ab0:	4804      	ldr	r0, [pc, #16]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001ab2:	f006 fb97 	bl	80081e4 <HAL_SPI_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001abc:	f001 fe5e 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000634 	.word	0x20000634
 8001ac8:	40003800 	.word	0x40003800

08001acc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	; 0x28
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad2:	f107 0318 	add.w	r3, r7, #24
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	609a      	str	r2, [r3, #8]
 8001ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001aea:	463b      	mov	r3, r7
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001af6:	4b2c      	ldr	r3, [pc, #176]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001af8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001afc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b00:	2253      	movs	r2, #83	; 0x53
 8001b02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b04:	4b28      	ldr	r3, [pc, #160]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001b0a:	4b27      	ldr	r3, [pc, #156]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b12:	4b25      	ldr	r3, [pc, #148]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b18:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b1e:	4822      	ldr	r0, [pc, #136]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b20:	f006 ffa0 	bl	8008a64 <HAL_TIM_Base_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001b2a:	f001 fe27 	bl	800377c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b32:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b34:	f107 0318 	add.w	r3, r7, #24
 8001b38:	4619      	mov	r1, r3
 8001b3a:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b3c:	f007 fc9c 	bl	8009478 <HAL_TIM_ConfigClockSource>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001b46:	f001 fe19 	bl	800377c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b4a:	4817      	ldr	r0, [pc, #92]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b4c:	f007 f9d4 	bl	8008ef8 <HAL_TIM_IC_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b56:	f001 fe11 	bl	800377c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	4619      	mov	r1, r3
 8001b68:	480f      	ldr	r0, [pc, #60]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b6a:	f008 fabd 	bl	800a0e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001b74:	f001 fe02 	bl	800377c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b88:	463b      	mov	r3, r7
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4806      	ldr	r0, [pc, #24]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b90:	f007 fb13 	bl	80091ba <HAL_TIM_IC_ConfigChannel>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001b9a:	f001 fdef 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	3728      	adds	r7, #40	; 0x28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	2000068c 	.word	0x2000068c

08001bac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b092      	sub	sp, #72	; 0x48
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
 8001be8:	615a      	str	r2, [r3, #20]
 8001bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bec:	4b44      	ldr	r3, [pc, #272]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001bee:	4a45      	ldr	r2, [pc, #276]	; (8001d04 <MX_TIM3_Init+0x158>)
 8001bf0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7-1;
 8001bf2:	4b43      	ldr	r3, [pc, #268]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001bf4:	2206      	movs	r2, #6
 8001bf6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf8:	4b41      	ldr	r3, [pc, #260]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001bfe:	4b40      	ldr	r3, [pc, #256]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c06:	4b3e      	ldr	r3, [pc, #248]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0c:	4b3c      	ldr	r3, [pc, #240]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c12:	483b      	ldr	r0, [pc, #236]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c14:	f006 ff26 	bl	8008a64 <HAL_TIM_Base_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c1e:	f001 fdad 	bl	800377c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c26:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c28:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4834      	ldr	r0, [pc, #208]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c30:	f007 fc22 	bl	8009478 <HAL_TIM_ConfigClockSource>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001c3a:	f001 fd9f 	bl	800377c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c3e:	4830      	ldr	r0, [pc, #192]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c40:	f007 f838 	bl	8008cb4 <HAL_TIM_PWM_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8001c4a:	f001 fd97 	bl	800377c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8001c52:	2330      	movs	r3, #48	; 0x30
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4828      	ldr	r0, [pc, #160]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c5e:	f007 fcd2 	bl	8009606 <HAL_TIM_SlaveConfigSynchro>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001c68:	f001 fd88 	bl	800377c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4821      	ldr	r0, [pc, #132]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c7c:	f008 fa34 	bl	800a0e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001c86:	f001 fd79 	bl	800377c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8a:	2360      	movs	r3, #96	; 0x60
 8001c8c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4817      	ldr	r0, [pc, #92]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001ca2:	f007 fb27 	bl	80092f4 <HAL_TIM_PWM_ConfigChannel>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001cac:	f001 fd66 	bl	800377c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cb0:	463b      	mov	r3, r7
 8001cb2:	2204      	movs	r2, #4
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4812      	ldr	r0, [pc, #72]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001cb8:	f007 fb1c 	bl	80092f4 <HAL_TIM_PWM_ConfigChannel>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8001cc2:	f001 fd5b 	bl	800377c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	2208      	movs	r2, #8
 8001cca:	4619      	mov	r1, r3
 8001ccc:	480c      	ldr	r0, [pc, #48]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001cce:	f007 fb11 	bl	80092f4 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM3_Init+0x130>
  {
    Error_Handler();
 8001cd8:	f001 fd50 	bl	800377c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cdc:	463b      	mov	r3, r7
 8001cde:	220c      	movs	r2, #12
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4807      	ldr	r0, [pc, #28]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001ce4:	f007 fb06 	bl	80092f4 <HAL_TIM_PWM_ConfigChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM3_Init+0x146>
  {
    Error_Handler();
 8001cee:	f001 fd45 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cf2:	4803      	ldr	r0, [pc, #12]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001cf4:	f002 f804 	bl	8003d00 <HAL_TIM_MspPostInit>

}
 8001cf8:	bf00      	nop
 8001cfa:	3748      	adds	r7, #72	; 0x48
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	200006d4 	.word	0x200006d4
 8001d04:	40000400 	.word	0x40000400

08001d08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08e      	sub	sp, #56	; 0x38
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	605a      	str	r2, [r3, #4]
 8001d18:	609a      	str	r2, [r3, #8]
 8001d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d1c:	f107 0320 	add.w	r3, r7, #32
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
 8001d34:	615a      	str	r2, [r3, #20]
 8001d36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d38:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d3a:	4a2c      	ldr	r2, [pc, #176]	; (8001dec <MX_TIM4_Init+0xe4>)
 8001d3c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d3e:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d44:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d4a:	4b27      	ldr	r3, [pc, #156]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d50:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d52:	4b25      	ldr	r3, [pc, #148]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d58:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d5e:	4822      	ldr	r0, [pc, #136]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d60:	f006 fe80 	bl	8008a64 <HAL_TIM_Base_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001d6a:	f001 fd07 	bl	800377c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d78:	4619      	mov	r1, r3
 8001d7a:	481b      	ldr	r0, [pc, #108]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d7c:	f007 fb7c 	bl	8009478 <HAL_TIM_ConfigClockSource>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001d86:	f001 fcf9 	bl	800377c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d8a:	4817      	ldr	r0, [pc, #92]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d8c:	f006 ff92 	bl	8008cb4 <HAL_TIM_PWM_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001d96:	f001 fcf1 	bl	800377c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001da2:	f107 0320 	add.w	r3, r7, #32
 8001da6:	4619      	mov	r1, r3
 8001da8:	480f      	ldr	r0, [pc, #60]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001daa:	f008 f99d 	bl	800a0e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001db4:	f001 fce2 	bl	800377c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db8:	2360      	movs	r3, #96	; 0x60
 8001dba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	2200      	movs	r2, #0
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4806      	ldr	r0, [pc, #24]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001dd0:	f007 fa90 	bl	80092f4 <HAL_TIM_PWM_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001dda:	f001 fccf 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001dde:	bf00      	nop
 8001de0:	3738      	adds	r7, #56	; 0x38
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	2000071c 	.word	0x2000071c
 8001dec:	40000800 	.word	0x40000800

08001df0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df6:	463b      	mov	r3, r7
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e00:	4a15      	ldr	r2, [pc, #84]	; (8001e58 <MX_TIM6_Init+0x68>)
 8001e02:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8001e04:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e06:	2253      	movs	r2, #83	; 0x53
 8001e08:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0a:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65000;
 8001e10:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e12:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001e16:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e1e:	480d      	ldr	r0, [pc, #52]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e20:	f006 fe20 	bl	8008a64 <HAL_TIM_Base_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001e2a:	f001 fca7 	bl	800377c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e36:	463b      	mov	r3, r7
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4806      	ldr	r0, [pc, #24]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e3c:	f008 f954 	bl	800a0e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001e46:	f001 fc99 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000764 	.word	0x20000764
 8001e58:	40001000 	.word	0x40001000

08001e5c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e62:	463b      	mov	r3, r7
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e6c:	4a15      	ldr	r2, [pc, #84]	; (8001ec4 <MX_TIM7_Init+0x68>)
 8001e6e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 85-1;
 8001e70:	4b13      	ldr	r3, [pc, #76]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e72:	2254      	movs	r2, #84	; 0x54
 8001e74:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e76:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8001e7c:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e7e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e82:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e84:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e8a:	480d      	ldr	r0, [pc, #52]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e8c:	f006 fdea 	bl	8008a64 <HAL_TIM_Base_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001e96:	f001 fc71 	bl	800377c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ea2:	463b      	mov	r3, r7
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4806      	ldr	r0, [pc, #24]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001ea8:	f008 f91e 	bl	800a0e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001eb2:	f001 fc63 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200007ac 	.word	0x200007ac
 8001ec4:	40001400 	.word	0x40001400

08001ec8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ece:	4a0f      	ldr	r2, [pc, #60]	; (8001f0c <MX_TIM10_Init+0x44>)
 8001ed0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ed4:	22a7      	movs	r2, #167	; 0xa7
 8001ed6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001ede:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ee0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ee4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee6:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eec:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001ef2:	4805      	ldr	r0, [pc, #20]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ef4:	f006 fdb6 	bl	8008a64 <HAL_TIM_Base_Init>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001efe:	f001 fc3d 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	200007f4 	.word	0x200007f4
 8001f0c:	40014400 	.word	0x40014400

08001f10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f14:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f16:	4a11      	ldr	r2, [pc, #68]	; (8001f5c <MX_USART1_UART_Init+0x4c>)
 8001f18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 420000;
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f1c:	4a10      	ldr	r2, [pc, #64]	; (8001f60 <MX_USART1_UART_Init+0x50>)
 8001f1e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f20:	4b0d      	ldr	r3, [pc, #52]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f26:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f34:	220c      	movs	r2, #12
 8001f36:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f38:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f3e:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f44:	4804      	ldr	r0, [pc, #16]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f46:	f008 f95f 	bl	800a208 <HAL_UART_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001f50:	f001 fc14 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	2000083c 	.word	0x2000083c
 8001f5c:	40011000 	.word	0x40011000
 8001f60:	000668a0 	.word	0x000668a0

08001f64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f68:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f6a:	4a12      	ldr	r2, [pc, #72]	; (8001fb4 <MX_USART2_UART_Init+0x50>)
 8001f6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f82:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f88:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8e:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f94:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f9a:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f9c:	f008 f934 	bl	800a208 <HAL_UART_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fa6:	f001 fbe9 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000880 	.word	0x20000880
 8001fb4:	40004400 	.word	0x40004400

08001fb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fbe:	4a12      	ldr	r2, [pc, #72]	; (8002008 <MX_USART3_UART_Init+0x50>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b0e      	ldr	r3, [pc, #56]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b09      	ldr	r3, [pc, #36]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b08      	ldr	r3, [pc, #32]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fee:	4805      	ldr	r0, [pc, #20]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001ff0:	f008 f90a 	bl	800a208 <HAL_UART_Init>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ffa:	f001 fbbf 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	200008c4 	.word	0x200008c4
 8002008:	40004800 	.word	0x40004800

0800200c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002010:	4b11      	ldr	r3, [pc, #68]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002012:	4a12      	ldr	r2, [pc, #72]	; (800205c <MX_USART6_UART_Init+0x50>)
 8002014:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002018:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800201c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002026:	2200      	movs	r2, #0
 8002028:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800202a:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002030:	4b09      	ldr	r3, [pc, #36]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002032:	220c      	movs	r2, #12
 8002034:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002036:	4b08      	ldr	r3, [pc, #32]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002042:	4805      	ldr	r0, [pc, #20]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002044:	f008 f8e0 	bl	800a208 <HAL_UART_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800204e:	f001 fb95 	bl	800377c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000908 	.word	0x20000908
 800205c:	40011400 	.word	0x40011400

08002060 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	4b0c      	ldr	r3, [pc, #48]	; (800209c <MX_DMA_Init+0x3c>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a0b      	ldr	r2, [pc, #44]	; (800209c <MX_DMA_Init+0x3c>)
 8002070:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <MX_DMA_Init+0x3c>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2105      	movs	r1, #5
 8002086:	203a      	movs	r0, #58	; 0x3a
 8002088:	f003 fd05 	bl	8005a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800208c:	203a      	movs	r0, #58	; 0x3a
 800208e:	f003 fd1e 	bl	8005ace <HAL_NVIC_EnableIRQ>

}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800

080020a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	; 0x28
 80020a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a6:	f107 0314 	add.w	r3, r7, #20
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	609a      	str	r2, [r3, #8]
 80020b2:	60da      	str	r2, [r3, #12]
 80020b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b6d      	ldr	r3, [pc, #436]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a6c      	ldr	r2, [pc, #432]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020c0:	f043 0304 	orr.w	r3, r3, #4
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b6a      	ldr	r3, [pc, #424]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b66      	ldr	r3, [pc, #408]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a65      	ldr	r2, [pc, #404]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b63      	ldr	r3, [pc, #396]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	4b5f      	ldr	r3, [pc, #380]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	4a5e      	ldr	r2, [pc, #376]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6313      	str	r3, [r2, #48]	; 0x30
 80020fe:	4b5c      	ldr	r3, [pc, #368]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	4b58      	ldr	r3, [pc, #352]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	4a57      	ldr	r2, [pc, #348]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002114:	f043 0302 	orr.w	r3, r3, #2
 8002118:	6313      	str	r3, [r2, #48]	; 0x30
 800211a:	4b55      	ldr	r3, [pc, #340]	; (8002270 <MX_GPIO_Init+0x1d0>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	607b      	str	r3, [r7, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	603b      	str	r3, [r7, #0]
 800212a:	4b51      	ldr	r3, [pc, #324]	; (8002270 <MX_GPIO_Init+0x1d0>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	4a50      	ldr	r2, [pc, #320]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002130:	f043 0308 	orr.w	r3, r3, #8
 8002134:	6313      	str	r3, [r2, #48]	; 0x30
 8002136:	4b4e      	ldr	r3, [pc, #312]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|GNSS_RST_Pin, GPIO_PIN_RESET);
 8002142:	2200      	movs	r2, #0
 8002144:	f248 0102 	movw	r1, #32770	; 0x8002
 8002148:	484a      	ldr	r0, [pc, #296]	; (8002274 <MX_GPIO_Init+0x1d4>)
 800214a:	f004 fa79 	bl	8006640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_GYRO_Pin|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	f241 0118 	movw	r1, #4120	; 0x1018
 8002154:	4848      	ldr	r0, [pc, #288]	; (8002278 <MX_GPIO_Init+0x1d8>)
 8002156:	f004 fa73 	bl	8006640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ACC_GPIO_Port, CS_ACC_Pin, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002160:	4846      	ldr	r0, [pc, #280]	; (800227c <MX_GPIO_Init+0x1dc>)
 8002162:	f004 fa6d 	bl	8006640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	2104      	movs	r1, #4
 800216a:	4845      	ldr	r0, [pc, #276]	; (8002280 <MX_GPIO_Init+0x1e0>)
 800216c:	f004 fa68 	bl	8006640 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IT_MAGN_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = IT_MAGN_Pin|BUTTON_Pin;
 8002170:	f242 0301 	movw	r3, #8193	; 0x2001
 8002174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002176:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800217a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	4619      	mov	r1, r3
 8002186:	483d      	ldr	r0, [pc, #244]	; (800227c <MX_GPIO_Init+0x1dc>)
 8002188:	f004 f8be 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin GNSS_RST_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|GNSS_RST_Pin;
 800218c:	f248 0302 	movw	r3, #32770	; 0x8002
 8002190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	4833      	ldr	r0, [pc, #204]	; (8002274 <MX_GPIO_Init+0x1d4>)
 80021a6:	f004 f8af 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : IT_PRESS_Pin */
  GPIO_InitStruct.Pin = IT_PRESS_Pin;
 80021aa:	2304      	movs	r3, #4
 80021ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021ae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IT_PRESS_GPIO_Port, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	482e      	ldr	r0, [pc, #184]	; (8002278 <MX_GPIO_Init+0x1d8>)
 80021c0:	f004 f8a2 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_GYRO_Pin PB3 PB4 */
  GPIO_InitStruct.Pin = CS_GYRO_Pin|GPIO_PIN_3|GPIO_PIN_4;
 80021c4:	f241 0318 	movw	r3, #4120	; 0x1018
 80021c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ca:	2301      	movs	r3, #1
 80021cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d6:	f107 0314 	add.w	r3, r7, #20
 80021da:	4619      	mov	r1, r3
 80021dc:	4826      	ldr	r0, [pc, #152]	; (8002278 <MX_GPIO_Init+0x1d8>)
 80021de:	f004 f893 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_ACC_Pin */
  GPIO_InitStruct.Pin = CS_ACC_Pin;
 80021e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e8:	2301      	movs	r3, #1
 80021ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_ACC_GPIO_Port, &GPIO_InitStruct);
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	4619      	mov	r1, r3
 80021fa:	4820      	ldr	r0, [pc, #128]	; (800227c <MX_GPIO_Init+0x1dc>)
 80021fc:	f004 f884 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : IT_GYRO_Pin IT_ACC_Pin */
  GPIO_InitStruct.Pin = IT_GYRO_Pin|IT_ACC_Pin;
 8002200:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002206:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800220a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	4817      	ldr	r0, [pc, #92]	; (8002274 <MX_GPIO_Init+0x1d4>)
 8002218:	f004 f876 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800221c:	2304      	movs	r3, #4
 800221e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002220:	2301      	movs	r3, #1
 8002222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002228:	2300      	movs	r3, #0
 800222a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	4619      	mov	r1, r3
 8002232:	4813      	ldr	r0, [pc, #76]	; (8002280 <MX_GPIO_Init+0x1e0>)
 8002234:	f004 f868 	bl	8006308 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002238:	2200      	movs	r2, #0
 800223a:	2105      	movs	r1, #5
 800223c:	2006      	movs	r0, #6
 800223e:	f003 fc2a 	bl	8005a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002242:	2006      	movs	r0, #6
 8002244:	f003 fc43 	bl	8005ace <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002248:	2200      	movs	r2, #0
 800224a:	2105      	movs	r1, #5
 800224c:	2008      	movs	r0, #8
 800224e:	f003 fc22 	bl	8005a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002252:	2008      	movs	r0, #8
 8002254:	f003 fc3b 	bl	8005ace <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002258:	2200      	movs	r2, #0
 800225a:	2105      	movs	r1, #5
 800225c:	2028      	movs	r0, #40	; 0x28
 800225e:	f003 fc1a 	bl	8005a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002262:	2028      	movs	r0, #40	; 0x28
 8002264:	f003 fc33 	bl	8005ace <HAL_NVIC_EnableIRQ>

}
 8002268:	bf00      	nop
 800226a:	3728      	adds	r7, #40	; 0x28
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40023800 	.word	0x40023800
 8002274:	40020000 	.word	0x40020000
 8002278:	40020400 	.word	0x40020400
 800227c:	40020800 	.word	0x40020800
 8002280:	40020c00 	.word	0x40020c00

08002284 <set_config>:

/* USER CODE BEGIN 4 */
static int8_t set_config(struct bmm150_dev *dev) {
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    struct bmm150_settings settings;

    /* Set powermode as normal mode */
    settings.pwr_mode = BMM150_POWERMODE_NORMAL;
 800228c:	2300      	movs	r3, #0
 800228e:	737b      	strb	r3, [r7, #13]
    rslt = bmm150_set_op_mode(&settings, dev);
 8002290:	f107 030c 	add.w	r3, r7, #12
 8002294:	6879      	ldr	r1, [r7, #4]
 8002296:	4618      	mov	r0, r3
 8002298:	f00a fd7e 	bl	800cd98 <bmm150_set_op_mode>
 800229c:	4603      	mov	r3, r0
 800229e:	77fb      	strb	r3, [r7, #31]
    bmm150_error_codes_print_result("bmm150_set_op_mode", rslt);
 80022a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022a4:	4619      	mov	r1, r3
 80022a6:	481d      	ldr	r0, [pc, #116]	; (800231c <set_config+0x98>)
 80022a8:	f00b fd6c 	bl	800dd84 <bmm150_error_codes_print_result>

    if (rslt == BMM150_OK) {
 80022ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d12d      	bne.n	8002310 <set_config+0x8c>
        /* Setting the preset mode as Low power mode
         * i.e. data rate = 10Hz, XY-rep = 1, Z-rep = 2
         */
        settings.preset_mode = BMM150_PRESETMODE_HIGHACCURACY;                  // TODO Change it to the desired preset
 80022b4:	2303      	movs	r3, #3
 80022b6:	747b      	strb	r3, [r7, #17]
        rslt = bmm150_set_presetmode(&settings, dev);
 80022b8:	f107 030c 	add.w	r3, r7, #12
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4618      	mov	r0, r3
 80022c0:	f00a fdd6 	bl	800ce70 <bmm150_set_presetmode>
 80022c4:	4603      	mov	r3, r0
 80022c6:	77fb      	strb	r3, [r7, #31]
        settings.data_rate = BMM150_DATA_RATE_30HZ;                             // TODO Change it to the desired ODR
 80022c8:	2307      	movs	r3, #7
 80022ca:	73bb      	strb	r3, [r7, #14]
        bmm150_set_sensor_settings(BMM150_SEL_DATA_RATE, &settings, dev);
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	4619      	mov	r1, r3
 80022d4:	2001      	movs	r0, #1
 80022d6:	f00a fe35 	bl	800cf44 <bmm150_set_sensor_settings>
        bmm150_error_codes_print_result("bmm150_set_presetmode", rslt);
 80022da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022de:	4619      	mov	r1, r3
 80022e0:	480f      	ldr	r0, [pc, #60]	; (8002320 <set_config+0x9c>)
 80022e2:	f00b fd4f 	bl	800dd84 <bmm150_error_codes_print_result>

        if (rslt == BMM150_OK) {
 80022e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d110      	bne.n	8002310 <set_config+0x8c>
            /* Map the data interrupt pin */
            settings.int_settings.drdy_pin_en = 0x01;
 80022ee:	2301      	movs	r3, #1
 80022f0:	74bb      	strb	r3, [r7, #18]
            rslt = bmm150_set_sensor_settings(BMM150_SEL_DRDY_PIN_EN, &settings, dev);
 80022f2:	f107 030c 	add.w	r3, r7, #12
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	4619      	mov	r1, r3
 80022fa:	2010      	movs	r0, #16
 80022fc:	f00a fe22 	bl	800cf44 <bmm150_set_sensor_settings>
 8002300:	4603      	mov	r3, r0
 8002302:	77fb      	strb	r3, [r7, #31]
            bmm150_error_codes_print_result("bmm150_set_sensor_settings", rslt);
 8002304:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002308:	4619      	mov	r1, r3
 800230a:	4806      	ldr	r0, [pc, #24]	; (8002324 <set_config+0xa0>)
 800230c:	f00b fd3a 	bl	800dd84 <bmm150_error_codes_print_result>
        }
    }

    return rslt;
 8002310:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3720      	adds	r7, #32
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	08014e30 	.word	0x08014e30
 8002320:	08014e44 	.word	0x08014e44
 8002324:	08014e5c 	.word	0x08014e5c

08002328 <HAL_GPIO_EXTI_Callback>:

    return reversed;
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_Pin) {
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d11c      	bne.n	8002372 <HAL_GPIO_EXTI_Callback+0x4a>
		if(state == 4){state = 5;}
 8002338:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b04      	cmp	r3, #4
 800233e:	d102      	bne.n	8002346 <HAL_GPIO_EXTI_Callback+0x1e>
 8002340:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002342:	2205      	movs	r2, #5
 8002344:	701a      	strb	r2, [r3, #0]
		if(state == 3){state = 4;}
 8002346:	4b17      	ldr	r3, [pc, #92]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b03      	cmp	r3, #3
 800234c:	d102      	bne.n	8002354 <HAL_GPIO_EXTI_Callback+0x2c>
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002350:	2204      	movs	r2, #4
 8002352:	701a      	strb	r2, [r3, #0]
		if(state == 2){state = 3;}
 8002354:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b02      	cmp	r3, #2
 800235a:	d102      	bne.n	8002362 <HAL_GPIO_EXTI_Callback+0x3a>
 800235c:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800235e:	2203      	movs	r2, #3
 8002360:	701a      	strb	r2, [r3, #0]
		if(state == 1){state = 2;}
 8002362:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d104      	bne.n	8002374 <HAL_GPIO_EXTI_Callback+0x4c>
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800236c:	2202      	movs	r2, #2
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	e000      	b.n	8002374 <HAL_GPIO_EXTI_Callback+0x4c>
	  } else {
	      __NOP();
 8002372:	bf00      	nop
	  }

	if(GPIO_Pin == IT_ACC_Pin) {
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237a:	d103      	bne.n	8002384 <HAL_GPIO_EXTI_Callback+0x5c>

	 readstart = 1;
 800237c:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x80>)
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
 8002382:	e000      	b.n	8002386 <HAL_GPIO_EXTI_Callback+0x5e>
  } else {
      __NOP();
 8002384:	bf00      	nop
  }
  if(GPIO_Pin == IT_MAGN_Pin) {
 8002386:	88fb      	ldrh	r3, [r7, #6]
 8002388:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800238c:	d103      	bne.n	8002396 <HAL_GPIO_EXTI_Callback+0x6e>
  	 //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

  	 billent = 1;
 800238e:	4b07      	ldr	r3, [pc, #28]	; (80023ac <HAL_GPIO_EXTI_Callback+0x84>)
 8002390:	2201      	movs	r2, #1
 8002392:	701a      	strb	r2, [r3, #0]
    } else {
        __NOP();
    }
}
 8002394:	e000      	b.n	8002398 <HAL_GPIO_EXTI_Callback+0x70>
        __NOP();
 8002396:	bf00      	nop
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	20000009 	.word	0x20000009
 80023a8:	20000008 	.word	0x20000008
 80023ac:	20000a50 	.word	0x20000a50

080023b0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim2 )
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a47      	ldr	r2, [pc, #284]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	f040 8083 	bne.w	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
	  {
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80023c2:	2110      	movs	r1, #16
 80023c4:	4845      	ldr	r0, [pc, #276]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x12c>)
 80023c6:	f004 f954 	bl	8006672 <HAL_GPIO_TogglePin>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	7f1b      	ldrb	r3, [r3, #28]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d17a      	bne.n	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
		{
			if (Is_First_Captured==0) // if the first value is not captured
 80023d2:	4b43      	ldr	r3, [pc, #268]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d11a      	bne.n	8002410 <HAL_TIM_IC_CaptureCallback+0x60>
			{
				IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80023da:	2100      	movs	r1, #0
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f007 f955 	bl	800968c <HAL_TIM_ReadCapturedValue>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a3f      	ldr	r2, [pc, #252]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 80023e6:	6013      	str	r3, [r2, #0]
				Is_First_Captured = 1;  // set the first captured as true
 80023e8:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
				// Now change the polarity to falling edge
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6a1a      	ldr	r2, [r3, #32]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 020a 	bic.w	r2, r2, #10
 80023fc:	621a      	str	r2, [r3, #32]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6a1a      	ldr	r2, [r3, #32]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 0202 	orr.w	r2, r2, #2
 800240c:	621a      	str	r2, [r3, #32]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
				//__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
			}
		}
	  }
}
 800240e:	e05b      	b.n	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
			else if (Is_First_Captured==1)   // if the first is already captured
 8002410:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d157      	bne.n	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8002418:	2100      	movs	r1, #0
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f007 f936 	bl	800968c <HAL_TIM_ReadCapturedValue>
 8002420:	4603      	mov	r3, r0
 8002422:	4a31      	ldr	r2, [pc, #196]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002424:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2200      	movs	r2, #0
 800242c:	625a      	str	r2, [r3, #36]	; 0x24
				if (IC_Val2 > IC_Val1)
 800242e:	4b2e      	ldr	r3, [pc, #184]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	4b2c      	ldr	r3, [pc, #176]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d907      	bls.n	800244a <HAL_TIM_IC_CaptureCallback+0x9a>
					Difference = IC_Val2-IC_Val1;
 800243a:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	4b29      	ldr	r3, [pc, #164]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	4a29      	ldr	r2, [pc, #164]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002446:	6013      	str	r3, [r2, #0]
 8002448:	e00f      	b.n	800246a <HAL_TIM_IC_CaptureCallback+0xba>
				else if (IC_Val1 > IC_Val2)
 800244a:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d909      	bls.n	800246a <HAL_TIM_IC_CaptureCallback+0xba>
					Difference = (0xffff - IC_Val1) + IC_Val2;
 8002456:	4b24      	ldr	r3, [pc, #144]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	4b22      	ldr	r3, [pc, #136]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002464:	33ff      	adds	r3, #255	; 0xff
 8002466:	4a21      	ldr	r2, [pc, #132]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002468:	6013      	str	r3, [r2, #0]
				Distance = Difference * .34/2;
 800246a:	4b20      	ldr	r3, [pc, #128]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x13c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f848 	bl	8000504 <__aeabi_ui2d>
 8002474:	a316      	add	r3, pc, #88	; (adr r3, 80024d0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8002476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247a:	f7fe f8bd 	bl	80005f8 <__aeabi_dmul>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f04f 0200 	mov.w	r2, #0
 800248a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800248e:	f7fe f9dd 	bl	800084c <__aeabi_ddiv>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	f7fe fb85 	bl	8000ba8 <__aeabi_d2uiz>
 800249e:	4603      	mov	r3, r0
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <HAL_TIM_IC_CaptureCallback+0x140>)
 80024a4:	701a      	strb	r2, [r3, #0]
				Is_First_Captured = 0; // set it back to false
 80024a6:	4b0e      	ldr	r3, [pc, #56]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6a1a      	ldr	r2, [r3, #32]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 020a 	bic.w	r2, r2, #10
 80024ba:	621a      	str	r2, [r3, #32]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6a12      	ldr	r2, [r2, #32]
 80024c6:	621a      	str	r2, [r3, #32]
}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	5c28f5c3 	.word	0x5c28f5c3
 80024d4:	3fd5c28f 	.word	0x3fd5c28f
 80024d8:	2000068c 	.word	0x2000068c
 80024dc:	40020400 	.word	0x40020400
 80024e0:	20000b54 	.word	0x20000b54
 80024e4:	20000b48 	.word	0x20000b48
 80024e8:	20000b4c 	.word	0x20000b4c
 80024ec:	20000b50 	.word	0x20000b50
 80024f0:	20000b55 	.word	0x20000b55

080024f4 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim6 )
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d10d      	bne.n	8002520 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
	  if(timerse == 1){timerse =0;}
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d102      	bne.n	8002512 <HAL_TIM_PeriodElapsedCallback+0x1e>
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800250e:	2200      	movs	r2, #0
 8002510:	701a      	strb	r2, [r3, #0]
	  if(timerse == 0){timerse =1;}
 8002512:	4b07      	ldr	r3, [pc, #28]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d102      	bne.n	8002520 <HAL_TIM_PeriodElapsedCallback+0x2c>
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800251c:	2201      	movs	r2, #1
 800251e:	701a      	strb	r2, [r3, #0]
  }
  if(htim == &htim7){

  }
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	20000764 	.word	0x20000764
 8002530:	20000b68 	.word	0x20000b68

08002534 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
	if(huart ==&huart1){
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a4b      	ldr	r2, [pc, #300]	; (800266c <HAL_UART_RxCpltCallback+0x138>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d17b      	bne.n	800263c <HAL_UART_RxCpltCallback+0x108>
		debug_i = __HAL_TIM_GET_COUNTER(&htim6);
 8002544:	4b4a      	ldr	r3, [pc, #296]	; (8002670 <HAL_UART_RxCpltCallback+0x13c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254a:	461a      	mov	r2, r3
 800254c:	4b49      	ldr	r3, [pc, #292]	; (8002674 <HAL_UART_RxCpltCallback+0x140>)
 800254e:	601a      	str	r2, [r3, #0]
		if(debug_i < 100){
 8002550:	4b48      	ldr	r3, [pc, #288]	; (8002674 <HAL_UART_RxCpltCallback+0x140>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b63      	cmp	r3, #99	; 0x63
 8002556:	dc0d      	bgt.n	8002574 <HAL_UART_RxCpltCallback+0x40>
			CRSF_debug[CRSF_i] = UART1_rxBuffer[0];
 8002558:	4b47      	ldr	r3, [pc, #284]	; (8002678 <HAL_UART_RxCpltCallback+0x144>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	4b47      	ldr	r3, [pc, #284]	; (800267c <HAL_UART_RxCpltCallback+0x148>)
 8002560:	7819      	ldrb	r1, [r3, #0]
 8002562:	4b47      	ldr	r3, [pc, #284]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 8002564:	5499      	strb	r1, [r3, r2]
			CRSF_i++;
 8002566:	4b44      	ldr	r3, [pc, #272]	; (8002678 <HAL_UART_RxCpltCallback+0x144>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	3301      	adds	r3, #1
 800256c:	b2da      	uxtb	r2, r3
 800256e:	4b42      	ldr	r3, [pc, #264]	; (8002678 <HAL_UART_RxCpltCallback+0x144>)
 8002570:	701a      	strb	r2, [r3, #0]
 8002572:	e05f      	b.n	8002634 <HAL_UART_RxCpltCallback+0x100>
		}
		else{
			if(CRSF_debug[2] == 0x16){
 8002574:	4b42      	ldr	r3, [pc, #264]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 8002576:	789b      	ldrb	r3, [r3, #2]
 8002578:	2b16      	cmp	r3, #22
 800257a:	d154      	bne.n	8002626 <HAL_UART_RxCpltCallback+0xf2>
				RX_roll = (((uint16_t)(CRSF_debug[4] & 0b00000111)) << 8) + (uint16_t)(CRSF_debug[3]);
 800257c:	4b40      	ldr	r3, [pc, #256]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 800257e:	791b      	ldrb	r3, [r3, #4]
 8002580:	021b      	lsls	r3, r3, #8
 8002582:	b29b      	uxth	r3, r3
 8002584:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002588:	b29a      	uxth	r2, r3
 800258a:	4b3d      	ldr	r3, [pc, #244]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 800258c:	78db      	ldrb	r3, [r3, #3]
 800258e:	b29b      	uxth	r3, r3
 8002590:	4413      	add	r3, r2
 8002592:	b29a      	uxth	r2, r3
 8002594:	4b3b      	ldr	r3, [pc, #236]	; (8002684 <HAL_UART_RxCpltCallback+0x150>)
 8002596:	801a      	strh	r2, [r3, #0]
				RX_pitch = (((uint16_t)(CRSF_debug[5] & 0b00111111)) << 5) + (((uint16_t)(CRSF_debug[4] & 0b11111000)) >> 3);
 8002598:	4b39      	ldr	r3, [pc, #228]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 800259a:	795b      	ldrb	r3, [r3, #5]
 800259c:	015b      	lsls	r3, r3, #5
 800259e:	b29b      	uxth	r3, r3
 80025a0:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	4b36      	ldr	r3, [pc, #216]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 80025a8:	791b      	ldrb	r3, [r3, #4]
 80025aa:	08db      	lsrs	r3, r3, #3
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	4b34      	ldr	r3, [pc, #208]	; (8002688 <HAL_UART_RxCpltCallback+0x154>)
 80025b6:	801a      	strh	r2, [r3, #0]
				RX_throttle = (((uint16_t)(CRSF_debug[7] & 0b00000001)) << 10)+ (((uint16_t)(CRSF_debug[6])) << 2) + (((uint16_t)(CRSF_debug[5] & 0b11000000)) >> 6);
 80025b8:	4b31      	ldr	r3, [pc, #196]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 80025ba:	79db      	ldrb	r3, [r3, #7]
 80025bc:	029b      	lsls	r3, r3, #10
 80025be:	b29b      	uxth	r3, r3
 80025c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	4b2e      	ldr	r3, [pc, #184]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 80025c8:	799b      	ldrb	r3, [r3, #6]
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	4413      	add	r3, r2
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	4b2a      	ldr	r3, [pc, #168]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 80025d6:	795b      	ldrb	r3, [r3, #5]
 80025d8:	099b      	lsrs	r3, r3, #6
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	b29b      	uxth	r3, r3
 80025de:	4413      	add	r3, r2
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	4b2a      	ldr	r3, [pc, #168]	; (800268c <HAL_UART_RxCpltCallback+0x158>)
 80025e4:	801a      	strh	r2, [r3, #0]
				RX_yaw = (((uint16_t)(CRSF_debug[8] & 0b00001111)) << 7) + (((uint16_t)(CRSF_debug[7] & 0b11111110)) >> 1);
 80025e6:	4b26      	ldr	r3, [pc, #152]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 80025e8:	7a1b      	ldrb	r3, [r3, #8]
 80025ea:	01db      	lsls	r3, r3, #7
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	4b22      	ldr	r3, [pc, #136]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 80025f6:	79db      	ldrb	r3, [r3, #7]
 80025f8:	085b      	lsrs	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	4413      	add	r3, r2
 8002600:	b29a      	uxth	r2, r3
 8002602:	4b23      	ldr	r3, [pc, #140]	; (8002690 <HAL_UART_RxCpltCallback+0x15c>)
 8002604:	801a      	strh	r2, [r3, #0]
				RX_arm = (((uint16_t)(CRSF_debug[9] & 0b01111111)) << 4) + (((uint16_t)(CRSF_debug[8] & 0b11110000)) >> 4);
 8002606:	4b1e      	ldr	r3, [pc, #120]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 8002608:	7a5b      	ldrb	r3, [r3, #9]
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	b29b      	uxth	r3, r3
 800260e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8002612:	b29a      	uxth	r2, r3
 8002614:	4b1a      	ldr	r3, [pc, #104]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 8002616:	7a1b      	ldrb	r3, [r3, #8]
 8002618:	091b      	lsrs	r3, r3, #4
 800261a:	b2db      	uxtb	r3, r3
 800261c:	b29b      	uxth	r3, r3
 800261e:	4413      	add	r3, r2
 8002620:	b29a      	uxth	r2, r3
 8002622:	4b1c      	ldr	r3, [pc, #112]	; (8002694 <HAL_UART_RxCpltCallback+0x160>)
 8002624:	801a      	strh	r2, [r3, #0]
			}
			CRSF_debug[0] = UART1_rxBuffer[0];
 8002626:	4b15      	ldr	r3, [pc, #84]	; (800267c <HAL_UART_RxCpltCallback+0x148>)
 8002628:	781a      	ldrb	r2, [r3, #0]
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_UART_RxCpltCallback+0x14c>)
 800262c:	701a      	strb	r2, [r3, #0]
			CRSF_i = 1;
 800262e:	4b12      	ldr	r3, [pc, #72]	; (8002678 <HAL_UART_RxCpltCallback+0x144>)
 8002630:	2201      	movs	r2, #1
 8002632:	701a      	strb	r2, [r3, #0]
		}
		htim6.Instance->CNT = 0;
 8002634:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <HAL_UART_RxCpltCallback+0x13c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2200      	movs	r2, #0
 800263a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	if(huart == &huart2){
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a16      	ldr	r2, [pc, #88]	; (8002698 <HAL_UART_RxCpltCallback+0x164>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d10e      	bne.n	8002662 <HAL_UART_RxCpltCallback+0x12e>
		if(uart_telemetria == 1){
 8002644:	4b15      	ldr	r3, [pc, #84]	; (800269c <HAL_UART_RxCpltCallback+0x168>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d105      	bne.n	8002658 <HAL_UART_RxCpltCallback+0x124>
			HAL_UART_Receive_IT(&huart2, telem, 11);
 800264c:	220b      	movs	r2, #11
 800264e:	4914      	ldr	r1, [pc, #80]	; (80026a0 <HAL_UART_RxCpltCallback+0x16c>)
 8002650:	4811      	ldr	r0, [pc, #68]	; (8002698 <HAL_UART_RxCpltCallback+0x164>)
 8002652:	f007 fe26 	bl	800a2a2 <HAL_UART_Receive_IT>
		}
		else
			HAL_UART_Receive_IT(&huart2, telem, 11);
	}
}
 8002656:	e004      	b.n	8002662 <HAL_UART_RxCpltCallback+0x12e>
			HAL_UART_Receive_IT(&huart2, telem, 11);
 8002658:	220b      	movs	r2, #11
 800265a:	4911      	ldr	r1, [pc, #68]	; (80026a0 <HAL_UART_RxCpltCallback+0x16c>)
 800265c:	480e      	ldr	r0, [pc, #56]	; (8002698 <HAL_UART_RxCpltCallback+0x164>)
 800265e:	f007 fe20 	bl	800a2a2 <HAL_UART_Receive_IT>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	2000083c 	.word	0x2000083c
 8002670:	20000764 	.word	0x20000764
 8002674:	20000b64 	.word	0x20000b64
 8002678:	20002b2c 	.word	0x20002b2c
 800267c:	20002b30 	.word	0x20002b30
 8002680:	20002aec 	.word	0x20002aec
 8002684:	20002b32 	.word	0x20002b32
 8002688:	20002b34 	.word	0x20002b34
 800268c:	20002b38 	.word	0x20002b38
 8002690:	20002b36 	.word	0x20002b36
 8002694:	20002b3a 	.word	0x20002b3a
 8002698:	20000880 	.word	0x20000880
 800269c:	20000b56 	.word	0x20000b56
 80026a0:	20000000 	.word	0x20000000

080026a4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80026a4:	b590      	push	{r4, r7, lr}
 80026a6:	b08d      	sub	sp, #52	; 0x34
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
	uint8_t telemetria[8];
	uint8_t telemetria_data[20] = "HELLO WORLD \r\n";
 80026ac:	4b52      	ldr	r3, [pc, #328]	; (80027f8 <StartDefaultTask+0x154>)
 80026ae:	f107 0414 	add.w	r4, r7, #20
 80026b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026b4:	c407      	stmia	r4!, {r0, r1, r2}
 80026b6:	8023      	strh	r3, [r4, #0]
 80026b8:	3402      	adds	r4, #2
 80026ba:	0c1b      	lsrs	r3, r3, #16
 80026bc:	7023      	strb	r3, [r4, #0]
 80026be:	f107 0323 	add.w	r3, r7, #35	; 0x23
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	711a      	strb	r2, [r3, #4]


  /* Infinite loop */
  for(;;)
  {
	  if(uart_telemetria == 1){
 80026c8:	4b4c      	ldr	r3, [pc, #304]	; (80027fc <StartDefaultTask+0x158>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	f040 8086 	bne.w	80027de <StartDefaultTask+0x13a>
		  if(telem[0] == 'P'){
 80026d2:	4b4b      	ldr	r3, [pc, #300]	; (8002800 <StartDefaultTask+0x15c>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b50      	cmp	r3, #80	; 0x50
 80026d8:	d13e      	bne.n	8002758 <StartDefaultTask+0xb4>
			  telem_P = (float)(((uint32_t)telem[1]-48)*1000000+((uint32_t)telem[2]-48)*100000+((uint32_t)telem[3]-48)*10000+((uint32_t)telem[4]-48)*1000+((uint32_t)telem[5]-48)*100+((uint32_t)telem[6]-48)*10+((uint32_t)telem[7]-48))/100000;
 80026da:	4b49      	ldr	r3, [pc, #292]	; (8002800 <StartDefaultTask+0x15c>)
 80026dc:	785b      	ldrb	r3, [r3, #1]
 80026de:	461a      	mov	r2, r3
 80026e0:	4b48      	ldr	r3, [pc, #288]	; (8002804 <StartDefaultTask+0x160>)
 80026e2:	fb03 f202 	mul.w	r2, r3, r2
 80026e6:	4b46      	ldr	r3, [pc, #280]	; (8002800 <StartDefaultTask+0x15c>)
 80026e8:	789b      	ldrb	r3, [r3, #2]
 80026ea:	4619      	mov	r1, r3
 80026ec:	4b46      	ldr	r3, [pc, #280]	; (8002808 <StartDefaultTask+0x164>)
 80026ee:	fb01 f303 	mul.w	r3, r1, r3
 80026f2:	441a      	add	r2, r3
 80026f4:	4b42      	ldr	r3, [pc, #264]	; (8002800 <StartDefaultTask+0x15c>)
 80026f6:	78db      	ldrb	r3, [r3, #3]
 80026f8:	4619      	mov	r1, r3
 80026fa:	f242 7310 	movw	r3, #10000	; 0x2710
 80026fe:	fb01 f303 	mul.w	r3, r1, r3
 8002702:	441a      	add	r2, r3
 8002704:	4b3e      	ldr	r3, [pc, #248]	; (8002800 <StartDefaultTask+0x15c>)
 8002706:	791b      	ldrb	r3, [r3, #4]
 8002708:	4619      	mov	r1, r3
 800270a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800270e:	fb01 f303 	mul.w	r3, r1, r3
 8002712:	441a      	add	r2, r3
 8002714:	4b3a      	ldr	r3, [pc, #232]	; (8002800 <StartDefaultTask+0x15c>)
 8002716:	795b      	ldrb	r3, [r3, #5]
 8002718:	4619      	mov	r1, r3
 800271a:	2364      	movs	r3, #100	; 0x64
 800271c:	fb01 f303 	mul.w	r3, r1, r3
 8002720:	441a      	add	r2, r3
 8002722:	4b37      	ldr	r3, [pc, #220]	; (8002800 <StartDefaultTask+0x15c>)
 8002724:	799b      	ldrb	r3, [r3, #6]
 8002726:	4619      	mov	r1, r3
 8002728:	460b      	mov	r3, r1
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4413      	add	r3, r2
 8002732:	4a33      	ldr	r2, [pc, #204]	; (8002800 <StartDefaultTask+0x15c>)
 8002734:	79d2      	ldrb	r2, [r2, #7]
 8002736:	441a      	add	r2, r3
 8002738:	4b34      	ldr	r3, [pc, #208]	; (800280c <StartDefaultTask+0x168>)
 800273a:	4413      	add	r3, r2
 800273c:	ee07 3a90 	vmov	s15, r3
 8002740:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002744:	eddf 6a32 	vldr	s13, [pc, #200]	; 8002810 <StartDefaultTask+0x16c>
 8002748:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800274c:	4b31      	ldr	r3, [pc, #196]	; (8002814 <StartDefaultTask+0x170>)
 800274e:	edc3 7a00 	vstr	s15, [r3]
			  new_P = 1;
 8002752:	4b31      	ldr	r3, [pc, #196]	; (8002818 <StartDefaultTask+0x174>)
 8002754:	2201      	movs	r2, #1
 8002756:	701a      	strb	r2, [r3, #0]
		  }
		  if(telem[0] == 'D'){
 8002758:	4b29      	ldr	r3, [pc, #164]	; (8002800 <StartDefaultTask+0x15c>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b44      	cmp	r3, #68	; 0x44
 800275e:	d13e      	bne.n	80027de <StartDefaultTask+0x13a>
			  telem_D = (float)(((uint32_t)telem[1]-48)*1000000+((uint32_t)telem[2]-48)*100000+((uint32_t)telem[3]-48)*10000+((uint32_t)telem[4]-48)*1000+((uint32_t)telem[5]-48)*100+((uint32_t)telem[6]-48)*10+((uint32_t)telem[7]-48))/100000;
 8002760:	4b27      	ldr	r3, [pc, #156]	; (8002800 <StartDefaultTask+0x15c>)
 8002762:	785b      	ldrb	r3, [r3, #1]
 8002764:	461a      	mov	r2, r3
 8002766:	4b27      	ldr	r3, [pc, #156]	; (8002804 <StartDefaultTask+0x160>)
 8002768:	fb03 f202 	mul.w	r2, r3, r2
 800276c:	4b24      	ldr	r3, [pc, #144]	; (8002800 <StartDefaultTask+0x15c>)
 800276e:	789b      	ldrb	r3, [r3, #2]
 8002770:	4619      	mov	r1, r3
 8002772:	4b25      	ldr	r3, [pc, #148]	; (8002808 <StartDefaultTask+0x164>)
 8002774:	fb01 f303 	mul.w	r3, r1, r3
 8002778:	441a      	add	r2, r3
 800277a:	4b21      	ldr	r3, [pc, #132]	; (8002800 <StartDefaultTask+0x15c>)
 800277c:	78db      	ldrb	r3, [r3, #3]
 800277e:	4619      	mov	r1, r3
 8002780:	f242 7310 	movw	r3, #10000	; 0x2710
 8002784:	fb01 f303 	mul.w	r3, r1, r3
 8002788:	441a      	add	r2, r3
 800278a:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <StartDefaultTask+0x15c>)
 800278c:	791b      	ldrb	r3, [r3, #4]
 800278e:	4619      	mov	r1, r3
 8002790:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002794:	fb01 f303 	mul.w	r3, r1, r3
 8002798:	441a      	add	r2, r3
 800279a:	4b19      	ldr	r3, [pc, #100]	; (8002800 <StartDefaultTask+0x15c>)
 800279c:	795b      	ldrb	r3, [r3, #5]
 800279e:	4619      	mov	r1, r3
 80027a0:	2364      	movs	r3, #100	; 0x64
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	441a      	add	r2, r3
 80027a8:	4b15      	ldr	r3, [pc, #84]	; (8002800 <StartDefaultTask+0x15c>)
 80027aa:	799b      	ldrb	r3, [r3, #6]
 80027ac:	4619      	mov	r1, r3
 80027ae:	460b      	mov	r3, r1
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	4413      	add	r3, r2
 80027b8:	4a11      	ldr	r2, [pc, #68]	; (8002800 <StartDefaultTask+0x15c>)
 80027ba:	79d2      	ldrb	r2, [r2, #7]
 80027bc:	441a      	add	r2, r3
 80027be:	4b13      	ldr	r3, [pc, #76]	; (800280c <StartDefaultTask+0x168>)
 80027c0:	4413      	add	r3, r2
 80027c2:	ee07 3a90 	vmov	s15, r3
 80027c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027ca:	eddf 6a11 	vldr	s13, [pc, #68]	; 8002810 <StartDefaultTask+0x16c>
 80027ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027d2:	4b12      	ldr	r3, [pc, #72]	; (800281c <StartDefaultTask+0x178>)
 80027d4:	edc3 7a00 	vstr	s15, [r3]
			  new_D = 1;
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <StartDefaultTask+0x17c>)
 80027da:	2201      	movs	r2, #1
 80027dc:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  if (xQueueReceive(telemetria_Queue, (void*)&drone_angle, 0) == pdTRUE){
 80027de:	4b11      	ldr	r3, [pc, #68]	; (8002824 <StartDefaultTask+0x180>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f107 0108 	add.w	r1, r7, #8
 80027e6:	2200      	movs	r2, #0
 80027e8:	4618      	mov	r0, r3
 80027ea:	f00b fde3 	bl	800e3b4 <xQueueReceive>
		  HAL_UART_Transmit (&huart2, telemetria_data, sizeof (telemetria_data), 200);
*/
	  }


	  osDelay(500);
 80027ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80027f2:	f00b fb56 	bl	800dea2 <osDelay>
	  if(uart_telemetria == 1){
 80027f6:	e767      	b.n	80026c8 <StartDefaultTask+0x24>
 80027f8:	08014e78 	.word	0x08014e78
 80027fc:	20000b56 	.word	0x20000b56
 8002800:	20000000 	.word	0x20000000
 8002804:	000f4240 	.word	0x000f4240
 8002808:	000186a0 	.word	0x000186a0
 800280c:	fcd232b0 	.word	0xfcd232b0
 8002810:	47c35000 	.word	0x47c35000
 8002814:	20000b58 	.word	0x20000b58
 8002818:	20000b60 	.word	0x20000b60
 800281c:	20000b5c 	.word	0x20000b5c
 8002820:	20000b61 	.word	0x20000b61
 8002824:	20002b54 	.word	0x20002b54

08002828 <Start_Data_Reading>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Data_Reading */
void Start_Data_Reading(void const * argument)
{
 8002828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800282a:	b0f9      	sub	sp, #484	; 0x1e4
 800282c:	af06      	add	r7, sp, #24
 800282e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002832:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002836:	6018      	str	r0, [r3, #0]
	//magnetometer calibration

//	FusionVector magneto_offset = {1.96, -8.81, -29.41};//{-11.8, -5.68, 3.08};
//	FusionMatrix magneto_transform = {1.051, 0.027, 0.032, 0.027, 1.025, -0.028, 0.032, -0.028, 0.931};

	FusionVector magneto_offset = {0, 0, 0};//{-11.8, -5.68, 3.08};
 8002838:	f04f 0300 	mov.w	r3, #0
 800283c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002840:	f04f 0300 	mov.w	r3, #0
 8002844:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002848:	f04f 0300 	mov.w	r3, #0
 800284c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	FusionMatrix magneto_transform = {1,0,0,0,1,0,0,0,1};
 8002850:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002854:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002858:	4a65      	ldr	r2, [pc, #404]	; (80029f0 <Start_Data_Reading+0x1c8>)
 800285a:	461c      	mov	r4, r3
 800285c:	4615      	mov	r5, r2
 800285e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002860:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002862:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002864:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002866:	682b      	ldr	r3, [r5, #0]
 8002868:	6023      	str	r3, [r4, #0]
	FusionVector magneto_data;

	//pitch angle velocity control params
	float err_pitch = 0;
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	float errd_pitch = 0;
 8002872:	f04f 0300 	mov.w	r3, #0
 8002876:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	float prev_err_pitch = 0;
 800287a:	f04f 0300 	mov.w	r3, #0
 800287e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	float control_pitch = 0;
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
	float P_pitch = 20;
 800288a:	4b5a      	ldr	r3, [pc, #360]	; (80029f4 <Start_Data_Reading+0x1cc>)
 800288c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
	float D_pitch = 0.1;
 8002890:	4b59      	ldr	r3, [pc, #356]	; (80029f8 <Start_Data_Reading+0x1d0>)
 8002892:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188

	//pitch angle control params
	float err_angle_pitch = 0;
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	float errd_angle_pitch = 0;
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	float prev_err_angle_pitch = 0;
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	float angle_control_pitch = 0;
 80028ae:	f04f 0300 	mov.w	r3, #0
 80028b2:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	float P_angle_pitch = 0.04;
 80028b6:	4b51      	ldr	r3, [pc, #324]	; (80029fc <Start_Data_Reading+0x1d4>)
 80028b8:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	float D_angle_pitch = 0.0001;//0.005;
 80028bc:	4b50      	ldr	r3, [pc, #320]	; (8002a00 <Start_Data_Reading+0x1d8>)
 80028be:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174

	//roll angle velocity control params
	float err_roll = 0;
 80028c2:	f04f 0300 	mov.w	r3, #0
 80028c6:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
	float errd_roll = 0;
 80028ca:	f04f 0300 	mov.w	r3, #0
 80028ce:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
	float prev_err_roll = 0;
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	float control_roll = 0;
 80028da:	f04f 0300 	mov.w	r3, #0
 80028de:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
	float P_roll = 5;
 80028e2:	4b48      	ldr	r3, [pc, #288]	; (8002a04 <Start_Data_Reading+0x1dc>)
 80028e4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
	float D_roll = 0.1;//0.4
 80028e8:	4b43      	ldr	r3, [pc, #268]	; (80029f8 <Start_Data_Reading+0x1d0>)
 80028ea:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160

	//roll angle control params
	float P_angle_roll = 0.2;
 80028ee:	4b46      	ldr	r3, [pc, #280]	; (8002a08 <Start_Data_Reading+0x1e0>)
 80028f0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
	float D_angle_roll = 0.0001;//0.005;
 80028f4:	4b42      	ldr	r3, [pc, #264]	; (8002a00 <Start_Data_Reading+0x1d8>)
 80028f6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
	float err_angle_roll = 0;
 80028fa:	f04f 0300 	mov.w	r3, #0
 80028fe:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
	float errd_angle_roll = 0;
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
	float prev_err_angle_roll = 0;
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	float angle_control_roll = 0;
 8002912:	f04f 0300 	mov.w	r3, #0
 8002916:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c

	//yaw angle velocity control params
	float err_yaw = 0;
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
	float errd_yaw = 0;
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	float prev_err_yaw = 0;
 800292a:	f04f 0300 	mov.w	r3, #0
 800292e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	float control_yaw = 0;
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	float P_yaw = 20;
 800293a:	4b2e      	ldr	r3, [pc, #184]	; (80029f4 <Start_Data_Reading+0x1cc>)
 800293c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	float D_yaw = 0.1;
 8002940:	4b2d      	ldr	r3, [pc, #180]	; (80029f8 <Start_Data_Reading+0x1d0>)
 8002942:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

	//yaw angle control params
	float P_angle_yaw = 0.8;//0.04;
 8002946:	4b31      	ldr	r3, [pc, #196]	; (8002a0c <Start_Data_Reading+0x1e4>)
 8002948:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
	float D_angle_yaw = 0.000;//0.005;
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	float err_angle_yaw = 0;
 8002954:	f04f 0300 	mov.w	r3, #0
 8002958:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	float errd_angle_yaw = 0;
 800295c:	f04f 0300 	mov.w	r3, #0
 8002960:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	float prev_err_angle_yaw = 0;
 8002964:	f04f 0300 	mov.w	r3, #0
 8002968:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	float angle_control_yaw = 0;
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	float yaw_angle = 0;
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	float prev_euler_yaw = 0;
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
	int n = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0



	//imu init function
	BMI088_Init(&imu, &hspi2, CS_ACC_GPIO_Port, CS_ACC_Pin, CS_GYRO_GPIO_Port, CS_GYRO_Pin);
 800298a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800298e:	9301      	str	r3, [sp, #4]
 8002990:	4b1f      	ldr	r3, [pc, #124]	; (8002a10 <Start_Data_Reading+0x1e8>)
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002998:	4a1e      	ldr	r2, [pc, #120]	; (8002a14 <Start_Data_Reading+0x1ec>)
 800299a:	491f      	ldr	r1, [pc, #124]	; (8002a18 <Start_Data_Reading+0x1f0>)
 800299c:	481f      	ldr	r0, [pc, #124]	; (8002a1c <Start_Data_Reading+0x1f4>)
 800299e:	f001 fca3 	bl	80042e8 <BMI088_Init>


	//bmp388 pressure sensor init
	bmp._hi2c = &hi2c2;
 80029a2:	4b1f      	ldr	r3, [pc, #124]	; (8002a20 <Start_Data_Reading+0x1f8>)
 80029a4:	4a1f      	ldr	r2, [pc, #124]	; (8002a24 <Start_Data_Reading+0x1fc>)
 80029a6:	601a      	str	r2, [r3, #0]


	BMP388_SetTempOS(&bmp, 0);
 80029a8:	2100      	movs	r1, #0
 80029aa:	481d      	ldr	r0, [pc, #116]	; (8002a20 <Start_Data_Reading+0x1f8>)
 80029ac:	f002 f80d 	bl	80049ca <BMP388_SetTempOS>
	HAL_Delay(10);
 80029b0:	200a      	movs	r0, #10
 80029b2:	f002 fd0f 	bl	80053d4 <HAL_Delay>
	BMP388_SetPressOS(&bmp, 0x03); //0 volt, de adatlap alapjn 8x-nek megfelel 0x03 berva
 80029b6:	2103      	movs	r1, #3
 80029b8:	4819      	ldr	r0, [pc, #100]	; (8002a20 <Start_Data_Reading+0x1f8>)
 80029ba:	f002 f826 	bl	8004a0a <BMP388_SetPressOS>
	HAL_Delay(10);
 80029be:	200a      	movs	r0, #10
 80029c0:	f002 fd08 	bl	80053d4 <HAL_Delay>
	BMP388_SetIIRFilterCoeff(&bmp, 2);
 80029c4:	2102      	movs	r1, #2
 80029c6:	4816      	ldr	r0, [pc, #88]	; (8002a20 <Start_Data_Reading+0x1f8>)
 80029c8:	f002 f83e 	bl	8004a48 <BMP388_SetIIRFilterCoeff>
	HAL_Delay(10);
 80029cc:	200a      	movs	r0, #10
 80029ce:	f002 fd01 	bl	80053d4 <HAL_Delay>
	BMP388_SetOutputDataRate(&bmp, 0x02);
 80029d2:	2102      	movs	r1, #2
 80029d4:	4812      	ldr	r0, [pc, #72]	; (8002a20 <Start_Data_Reading+0x1f8>)
 80029d6:	f002 f84e 	bl	8004a76 <BMP388_SetOutputDataRate>
	HAL_Delay(10);
 80029da:	200a      	movs	r0, #10
 80029dc:	f002 fcfa 	bl	80053d4 <HAL_Delay>
	BMP388_Init(&bmp);
 80029e0:	480f      	ldr	r0, [pc, #60]	; (8002a20 <Start_Data_Reading+0x1f8>)
 80029e2:	f001 ff77 	bl	80048d4 <BMP388_Init>

	for(int i_init = 0; i_init<2000; i_init++ ){
 80029e6:	2300      	movs	r3, #0
 80029e8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80029ec:	e077      	b.n	8002ade <Start_Data_Reading+0x2b6>
 80029ee:	bf00      	nop
 80029f0:	08014ec0 	.word	0x08014ec0
 80029f4:	41a00000 	.word	0x41a00000
 80029f8:	3dcccccd 	.word	0x3dcccccd
 80029fc:	3d23d70a 	.word	0x3d23d70a
 8002a00:	38d1b717 	.word	0x38d1b717
 8002a04:	40a00000 	.word	0x40a00000
 8002a08:	3e4ccccd 	.word	0x3e4ccccd
 8002a0c:	3f4ccccd 	.word	0x3f4ccccd
 8002a10:	40020400 	.word	0x40020400
 8002a14:	40020800 	.word	0x40020800
 8002a18:	20000634 	.word	0x20000634
 8002a1c:	200009b8 	.word	0x200009b8
 8002a20:	20000a08 	.word	0x20000a08
 8002a24:	2000058c 	.word	0x2000058c
	  BMP388_ReadRawPressTempTime(&bmp, &raw_press, &raw_temp, &raw_time);
 8002a28:	4bc0      	ldr	r3, [pc, #768]	; (8002d2c <Start_Data_Reading+0x504>)
 8002a2a:	4ac1      	ldr	r2, [pc, #772]	; (8002d30 <Start_Data_Reading+0x508>)
 8002a2c:	49c1      	ldr	r1, [pc, #772]	; (8002d34 <Start_Data_Reading+0x50c>)
 8002a2e:	48c2      	ldr	r0, [pc, #776]	; (8002d38 <Start_Data_Reading+0x510>)
 8002a30:	f002 f836 	bl	8004aa0 <BMP388_ReadRawPressTempTime>
	  BMP388_CompensateRawPressTemp(&bmp, raw_press, raw_temp, &press, &temp);
 8002a34:	4bbf      	ldr	r3, [pc, #764]	; (8002d34 <Start_Data_Reading+0x50c>)
 8002a36:	6819      	ldr	r1, [r3, #0]
 8002a38:	4bbd      	ldr	r3, [pc, #756]	; (8002d30 <Start_Data_Reading+0x508>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4bbf      	ldr	r3, [pc, #764]	; (8002d3c <Start_Data_Reading+0x514>)
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	4bbf      	ldr	r3, [pc, #764]	; (8002d40 <Start_Data_Reading+0x518>)
 8002a42:	48bd      	ldr	r0, [pc, #756]	; (8002d38 <Start_Data_Reading+0x510>)
 8002a44:	f002 f858 	bl	8004af8 <BMP388_CompensateRawPressTemp>
	  h0 += BMP388_FindAltitude(ground_pressure, press);
 8002a48:	4bbd      	ldr	r3, [pc, #756]	; (8002d40 <Start_Data_Reading+0x518>)
 8002a4a:	edd3 7a00 	vldr	s15, [r3]
 8002a4e:	eef0 0a67 	vmov.f32	s1, s15
 8002a52:	ed9f 0abc 	vldr	s0, [pc, #752]	; 8002d44 <Start_Data_Reading+0x51c>
 8002a56:	f002 f873 	bl	8004b40 <BMP388_FindAltitude>
 8002a5a:	eeb0 7a40 	vmov.f32	s14, s0
 8002a5e:	4bba      	ldr	r3, [pc, #744]	; (8002d48 <Start_Data_Reading+0x520>)
 8002a60:	edd3 7a00 	vldr	s15, [r3]
 8002a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a68:	4bb7      	ldr	r3, [pc, #732]	; (8002d48 <Start_Data_Reading+0x520>)
 8002a6a:	edc3 7a00 	vstr	s15, [r3]
	  BMI088_ReadGyroscope(&imu);
 8002a6e:	48b7      	ldr	r0, [pc, #732]	; (8002d4c <Start_Data_Reading+0x524>)
 8002a70:	f001 feb8 	bl	80047e4 <BMI088_ReadGyroscope>
	  gyro_offset_x_calc += imu.gyr_rps[0];
 8002a74:	4bb5      	ldr	r3, [pc, #724]	; (8002d4c <Start_Data_Reading+0x524>)
 8002a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fd fd65 	bl	8000548 <__aeabi_f2d>
 8002a7e:	4bb4      	ldr	r3, [pc, #720]	; (8002d50 <Start_Data_Reading+0x528>)
 8002a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a84:	f7fd fc02 	bl	800028c <__adddf3>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	49b0      	ldr	r1, [pc, #704]	; (8002d50 <Start_Data_Reading+0x528>)
 8002a8e:	e9c1 2300 	strd	r2, r3, [r1]
	  gyro_offset_y_calc += imu.gyr_rps[1];
 8002a92:	4bae      	ldr	r3, [pc, #696]	; (8002d4c <Start_Data_Reading+0x524>)
 8002a94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fd fd56 	bl	8000548 <__aeabi_f2d>
 8002a9c:	4bad      	ldr	r3, [pc, #692]	; (8002d54 <Start_Data_Reading+0x52c>)
 8002a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa2:	f7fd fbf3 	bl	800028c <__adddf3>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	49aa      	ldr	r1, [pc, #680]	; (8002d54 <Start_Data_Reading+0x52c>)
 8002aac:	e9c1 2300 	strd	r2, r3, [r1]
	  gyro_offset_z_calc += imu.gyr_rps[2];
 8002ab0:	4ba6      	ldr	r3, [pc, #664]	; (8002d4c <Start_Data_Reading+0x524>)
 8002ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fd fd47 	bl	8000548 <__aeabi_f2d>
 8002aba:	4ba7      	ldr	r3, [pc, #668]	; (8002d58 <Start_Data_Reading+0x530>)
 8002abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac0:	f7fd fbe4 	bl	800028c <__adddf3>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	49a3      	ldr	r1, [pc, #652]	; (8002d58 <Start_Data_Reading+0x530>)
 8002aca:	e9c1 2300 	strd	r2, r3, [r1]
	  HAL_Delay(1);
 8002ace:	2001      	movs	r0, #1
 8002ad0:	f002 fc80 	bl	80053d4 <HAL_Delay>
	for(int i_init = 0; i_init<2000; i_init++ ){
 8002ad4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002ade:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8002ae2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002ae6:	db9f      	blt.n	8002a28 <Start_Data_Reading+0x200>
	}
	h0 /= 2000;
 8002ae8:	4b97      	ldr	r3, [pc, #604]	; (8002d48 <Start_Data_Reading+0x520>)
 8002aea:	ed93 7a00 	vldr	s14, [r3]
 8002aee:	eddf 6a9b 	vldr	s13, [pc, #620]	; 8002d5c <Start_Data_Reading+0x534>
 8002af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002af6:	4b94      	ldr	r3, [pc, #592]	; (8002d48 <Start_Data_Reading+0x520>)
 8002af8:	edc3 7a00 	vstr	s15, [r3]
	gyro_offset_x = gyro_offset_x_calc/2000;
 8002afc:	4b94      	ldr	r3, [pc, #592]	; (8002d50 <Start_Data_Reading+0x528>)
 8002afe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	4b96      	ldr	r3, [pc, #600]	; (8002d60 <Start_Data_Reading+0x538>)
 8002b08:	f7fd fea0 	bl	800084c <__aeabi_ddiv>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4994      	ldr	r1, [pc, #592]	; (8002d64 <Start_Data_Reading+0x53c>)
 8002b12:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_offset_y = gyro_offset_y_calc/2000;
 8002b16:	4b8f      	ldr	r3, [pc, #572]	; (8002d54 <Start_Data_Reading+0x52c>)
 8002b18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	4b8f      	ldr	r3, [pc, #572]	; (8002d60 <Start_Data_Reading+0x538>)
 8002b22:	f7fd fe93 	bl	800084c <__aeabi_ddiv>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	498f      	ldr	r1, [pc, #572]	; (8002d68 <Start_Data_Reading+0x540>)
 8002b2c:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_offset_z = gyro_offset_z_calc/2000;
 8002b30:	4b89      	ldr	r3, [pc, #548]	; (8002d58 <Start_Data_Reading+0x530>)
 8002b32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b36:	f04f 0200 	mov.w	r2, #0
 8002b3a:	4b89      	ldr	r3, [pc, #548]	; (8002d60 <Start_Data_Reading+0x538>)
 8002b3c:	f7fd fe86 	bl	800084c <__aeabi_ddiv>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4989      	ldr	r1, [pc, #548]	; (8002d6c <Start_Data_Reading+0x544>)
 8002b46:	e9c1 2300 	strd	r2, r3, [r1]
	struct bmm150_mag_data mag_data;

	/* Status of api are returned to this variable */
	int8_t rslt;

	rslt = bmm150_interface_selection(&dev);
 8002b4a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f00b f8d2 	bl	800dcf8 <bmm150_interface_selection>
 8002b54:	4603      	mov	r3, r0
 8002b56:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
	bmm150_error_codes_print_result("bmm150_interface_selection", rslt);
 8002b5a:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4883      	ldr	r0, [pc, #524]	; (8002d70 <Start_Data_Reading+0x548>)
 8002b62:	f00b f90f 	bl	800dd84 <bmm150_error_codes_print_result>

	if (rslt == BMM150_OK) {
 8002b66:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d11f      	bne.n	8002bae <Start_Data_Reading+0x386>
	        rslt = bmm150_init(&dev);
 8002b6e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002b72:	4618      	mov	r0, r3
 8002b74:	f00a f87d 	bl	800cc72 <bmm150_init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
	        bmm150_error_codes_print_result("bmm150_init", rslt);
 8002b7e:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8002b82:	4619      	mov	r1, r3
 8002b84:	487b      	ldr	r0, [pc, #492]	; (8002d74 <Start_Data_Reading+0x54c>)
 8002b86:	f00b f8fd 	bl	800dd84 <bmm150_error_codes_print_result>

	        if (rslt == BMM150_OK) {
 8002b8a:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10d      	bne.n	8002bae <Start_Data_Reading+0x386>
	            rslt = set_config(&dev);
 8002b92:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fb74 	bl	8002284 <set_config>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
	            bmm150_error_codes_print_result("set_config", rslt);
 8002ba2:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	4873      	ldr	r0, [pc, #460]	; (8002d78 <Start_Data_Reading+0x550>)
 8002baa:	f00b f8eb 	bl	800dd84 <bmm150_error_codes_print_result>
	uint8_t transmit_data[40];
	float telemetria_float[3];



	q.SEq_1=1;
 8002bae:	4b73      	ldr	r3, [pc, #460]	; (8002d7c <Start_Data_Reading+0x554>)
 8002bb0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002bb4:	601a      	str	r2, [r3, #0]
	q.SEq_2=0;
 8002bb6:	4b71      	ldr	r3, [pc, #452]	; (8002d7c <Start_Data_Reading+0x554>)
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	605a      	str	r2, [r3, #4]
	q.SEq_3=0;
 8002bbe:	4b6f      	ldr	r3, [pc, #444]	; (8002d7c <Start_Data_Reading+0x554>)
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	609a      	str	r2, [r3, #8]
	q.SEq_4=0;
 8002bc6:	4b6d      	ldr	r3, [pc, #436]	; (8002d7c <Start_Data_Reading+0x554>)
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	60da      	str	r2, [r3, #12]

	w.w_bx=0;
 8002bce:	4b6c      	ldr	r3, [pc, #432]	; (8002d80 <Start_Data_Reading+0x558>)
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]
	w.w_by=0;
 8002bd6:	4b6a      	ldr	r3, [pc, #424]	; (8002d80 <Start_Data_Reading+0x558>)
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	605a      	str	r2, [r3, #4]
	w.w_bz=0;
 8002bde:	4b68      	ldr	r3, [pc, #416]	; (8002d80 <Start_Data_Reading+0x558>)
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
//	P_prev.a32 = 0;
//	P_prev.a33 = 0;
//	meas.a11=0;
//	meas.a21=0;

	HAL_TIM_Base_Start_IT(&htim6);
 8002be6:	4867      	ldr	r0, [pc, #412]	; (8002d84 <Start_Data_Reading+0x55c>)
 8002be8:	f005 fff4 	bl	8008bd4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8002bec:	4866      	ldr	r0, [pc, #408]	; (8002d88 <Start_Data_Reading+0x560>)
 8002bee:	f005 fff1 	bl	8008bd4 <HAL_TIM_Base_Start_IT>
	FusionAhrsInitialise(&ahrs);
 8002bf2:	4866      	ldr	r0, [pc, #408]	; (8002d8c <Start_Data_Reading+0x564>)
 8002bf4:	f009 f8bc 	bl	800bd70 <FusionAhrsInitialise>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2108      	movs	r1, #8
 8002bfc:	4864      	ldr	r0, [pc, #400]	; (8002d90 <Start_Data_Reading+0x568>)
 8002bfe:	f003 fd1f 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c02:	2064      	movs	r0, #100	; 0x64
 8002c04:	f002 fbe6 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002c08:	2201      	movs	r2, #1
 8002c0a:	2108      	movs	r1, #8
 8002c0c:	4860      	ldr	r0, [pc, #384]	; (8002d90 <Start_Data_Reading+0x568>)
 8002c0e:	f003 fd17 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c12:	2064      	movs	r0, #100	; 0x64
 8002c14:	f002 fbde 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2108      	movs	r1, #8
 8002c1c:	485c      	ldr	r0, [pc, #368]	; (8002d90 <Start_Data_Reading+0x568>)
 8002c1e:	f003 fd0f 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c22:	2064      	movs	r0, #100	; 0x64
 8002c24:	f002 fbd6 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002c28:	2201      	movs	r2, #1
 8002c2a:	2108      	movs	r1, #8
 8002c2c:	4858      	ldr	r0, [pc, #352]	; (8002d90 <Start_Data_Reading+0x568>)
 8002c2e:	f003 fd07 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c32:	2064      	movs	r0, #100	; 0x64
 8002c34:	f002 fbce 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2108      	movs	r1, #8
 8002c3c:	4854      	ldr	r0, [pc, #336]	; (8002d90 <Start_Data_Reading+0x568>)
 8002c3e:	f003 fcff 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c42:	2064      	movs	r0, #100	; 0x64
 8002c44:	f002 fbc6 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002c48:	2201      	movs	r2, #1
 8002c4a:	2108      	movs	r1, #8
 8002c4c:	4850      	ldr	r0, [pc, #320]	; (8002d90 <Start_Data_Reading+0x568>)
 8002c4e:	f003 fcf7 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c52:	2064      	movs	r0, #100	; 0x64
 8002c54:	f002 fbbe 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2108      	movs	r1, #8
 8002c5c:	484c      	ldr	r0, [pc, #304]	; (8002d90 <Start_Data_Reading+0x568>)
 8002c5e:	f003 fcef 	bl	8006640 <HAL_GPIO_WritePin>

	HAL_UART_Receive_DMA(&huart1, UART1_rxBuffer, bytetoread);
 8002c62:	4b4c      	ldr	r3, [pc, #304]	; (8002d94 <Start_Data_Reading+0x56c>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	461a      	mov	r2, r3
 8002c6a:	494b      	ldr	r1, [pc, #300]	; (8002d98 <Start_Data_Reading+0x570>)
 8002c6c:	484b      	ldr	r0, [pc, #300]	; (8002d9c <Start_Data_Reading+0x574>)
 8002c6e:	f007 fb48 	bl	800a302 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_IT(&huart2, telem, 11);
 8002c72:	220b      	movs	r2, #11
 8002c74:	494a      	ldr	r1, [pc, #296]	; (8002da0 <Start_Data_Reading+0x578>)
 8002c76:	484b      	ldr	r0, [pc, #300]	; (8002da4 <Start_Data_Reading+0x57c>)
 8002c78:	f007 fb13 	bl	800a2a2 <HAL_UART_Receive_IT>


	vTaskResume( defaultTaskHandle );
 8002c7c:	4b4a      	ldr	r3, [pc, #296]	; (8002da8 <Start_Data_Reading+0x580>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f00b ff81 	bl	800eb88 <vTaskResume>

  /* Infinite loop */
  for(;;)
  {

	  	  mytimer = __HAL_TIM_GET_COUNTER(&htim7);
 8002c86:	4b40      	ldr	r3, [pc, #256]	; (8002d88 <Start_Data_Reading+0x560>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4b47      	ldr	r3, [pc, #284]	; (8002dac <Start_Data_Reading+0x584>)
 8002c90:	601a      	str	r2, [r3, #0]
	  	  htim7.Instance->CNT = 0;
 8002c92:	4b3d      	ldr	r3, [pc, #244]	; (8002d88 <Start_Data_Reading+0x560>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2200      	movs	r2, #0
 8002c98:	625a      	str	r2, [r3, #36]	; 0x24
	  	  //BOSCH API magneto begin
	  	  bmm150_get_interrupt_status(&dev);
 8002c9a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f00a fa2f 	bl	800d102 <bmm150_get_interrupt_status>
	  	  if (dev.int_status & BMM150_INT_ASSERTED_DRDY) {
 8002ca4:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002ca8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d007      	beq.n	8002cc6 <Start_Data_Reading+0x49e>
	  		  /* Read mag data */
	  		  bmm150_read_mag_data(&mag_data, &dev);
 8002cb6:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002cba:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f00a f9a4 	bl	800d00e <bmm150_read_mag_data>

		  // magnetic field data in uT
//		  mag_data_x = BMM150_Compensate_x(field_x, Rhall,  &trim_data); //magn data compensation 33.4 us
//		  mag_data_y = BMM150_Compensate_y(field_y, Rhall,  &trim_data);
//		  mag_data_z = BMM150_Compensate_z(field_z, Rhall,  &trim_data);
		  magneto_data.axis.x = mag_data.y;
 8002cc6:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002cca:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002cce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002cd2:	ee07 3a90 	vmov	s15, r3
 8002cd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cda:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002cde:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ce2:	edc3 7a00 	vstr	s15, [r3]
		  magneto_data.axis.y = mag_data.x;
 8002ce6:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002cea:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002cee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cf2:	ee07 3a90 	vmov	s15, r3
 8002cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cfa:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002cfe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d02:	edc3 7a01 	vstr	s15, [r3, #4]
		  magneto_data.axis.z = mag_data.z;
 8002d06:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002d0a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002d0e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002d12:	ee07 3a90 	vmov	s15, r3
 8002d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d1a:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002d1e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d22:	edc3 7a02 	vstr	s15, [r3, #8]

		  if(i_mag < 1000){
 8002d26:	4b22      	ldr	r3, [pc, #136]	; (8002db0 <Start_Data_Reading+0x588>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	e043      	b.n	8002db4 <Start_Data_Reading+0x58c>
 8002d2c:	20000a5c 	.word	0x20000a5c
 8002d30:	20000a58 	.word	0x20000a58
 8002d34:	20000a54 	.word	0x20000a54
 8002d38:	20000a08 	.word	0x20000a08
 8002d3c:	20000a64 	.word	0x20000a64
 8002d40:	20000a60 	.word	0x20000a60
 8002d44:	47c5f400 	.word	0x47c5f400
 8002d48:	20000a68 	.word	0x20000a68
 8002d4c:	200009b8 	.word	0x200009b8
 8002d50:	20000b70 	.word	0x20000b70
 8002d54:	20000b78 	.word	0x20000b78
 8002d58:	20000b80 	.word	0x20000b80
 8002d5c:	44fa0000 	.word	0x44fa0000
 8002d60:	409f4000 	.word	0x409f4000
 8002d64:	20000b88 	.word	0x20000b88
 8002d68:	20000b90 	.word	0x20000b90
 8002d6c:	20000b98 	.word	0x20000b98
 8002d70:	08014e8c 	.word	0x08014e8c
 8002d74:	08014ea8 	.word	0x08014ea8
 8002d78:	08014eb4 	.word	0x08014eb4
 8002d7c:	20000a78 	.word	0x20000a78
 8002d80:	20000a88 	.word	0x20000a88
 8002d84:	20000764 	.word	0x20000764
 8002d88:	200007ac 	.word	0x200007ac
 8002d8c:	20000a98 	.word	0x20000a98
 8002d90:	40020400 	.word	0x40020400
 8002d94:	2000000a 	.word	0x2000000a
 8002d98:	20002b30 	.word	0x20002b30
 8002d9c:	2000083c 	.word	0x2000083c
 8002da0:	20000000 	.word	0x20000000
 8002da4:	20000880 	.word	0x20000880
 8002da8:	200009ac 	.word	0x200009ac
 8002dac:	20000b6c 	.word	0x20000b6c
 8002db0:	20002ae0 	.word	0x20002ae0
 8002db4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002db8:	da14      	bge.n	8002de4 <Start_Data_Reading+0x5bc>
			  mag_debug_x[i_mag] = mag_data_x;
 8002dba:	4bd3      	ldr	r3, [pc, #844]	; (8003108 <Start_Data_Reading+0x8e0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4ad3      	ldr	r2, [pc, #844]	; (800310c <Start_Data_Reading+0x8e4>)
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	49d3      	ldr	r1, [pc, #844]	; (8003110 <Start_Data_Reading+0x8e8>)
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	440b      	add	r3, r1
 8002dc8:	601a      	str	r2, [r3, #0]
			  mag_debug_y[i_mag] = mag_data_y;
 8002dca:	4bcf      	ldr	r3, [pc, #828]	; (8003108 <Start_Data_Reading+0x8e0>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4ad1      	ldr	r2, [pc, #836]	; (8003114 <Start_Data_Reading+0x8ec>)
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	49d1      	ldr	r1, [pc, #836]	; (8003118 <Start_Data_Reading+0x8f0>)
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	601a      	str	r2, [r3, #0]
			  i_mag++;
 8002dda:	4bcb      	ldr	r3, [pc, #812]	; (8003108 <Start_Data_Reading+0x8e0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	3301      	adds	r3, #1
 8002de0:	4ac9      	ldr	r2, [pc, #804]	; (8003108 <Start_Data_Reading+0x8e0>)
 8002de2:	6013      	str	r3, [r2, #0]
		  }

		  //read IMU
		  BMI088_ReadGyroscope(&imu);	// imu read 119 us
 8002de4:	48cd      	ldr	r0, [pc, #820]	; (800311c <Start_Data_Reading+0x8f4>)
 8002de6:	f001 fcfd 	bl	80047e4 <BMI088_ReadGyroscope>
		  BMI088_ReadAccelerometer(&imu);
 8002dea:	48cc      	ldr	r0, [pc, #816]	; (800311c <Start_Data_Reading+0x8f4>)
 8002dec:	f001 fc86 	bl	80046fc <BMI088_ReadAccelerometer>
		  //filterUpdate((imu.gyr_rps[0]-gyro_offset_x), (imu.gyr_rps[1]-gyro_offset_y), imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], (imu.gyr_rps[2]-gyro_offset_z), mag_data_y, -mag_data_x, mag_data_z, &q, &f, &w);


		  //eulerAngles(q, &roll, &pitch, &yaw);

		  gyro_x_degree = ((imu.gyr_rps[0]-gyro_offset_x)*57.29);
 8002df0:	4bca      	ldr	r3, [pc, #808]	; (800311c <Start_Data_Reading+0x8f4>)
 8002df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fd fba7 	bl	8000548 <__aeabi_f2d>
 8002dfa:	4bc9      	ldr	r3, [pc, #804]	; (8003120 <Start_Data_Reading+0x8f8>)
 8002dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e00:	f7fd fa42 	bl	8000288 <__aeabi_dsub>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	4610      	mov	r0, r2
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	a3ba      	add	r3, pc, #744	; (adr r3, 80030f8 <Start_Data_Reading+0x8d0>)
 8002e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e12:	f7fd fbf1 	bl	80005f8 <__aeabi_dmul>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4610      	mov	r0, r2
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f7fd fee3 	bl	8000be8 <__aeabi_d2f>
 8002e22:	4603      	mov	r3, r0
 8002e24:	4abf      	ldr	r2, [pc, #764]	; (8003124 <Start_Data_Reading+0x8fc>)
 8002e26:	6013      	str	r3, [r2, #0]
		  gyro_y_degree = ((imu.gyr_rps[1]-gyro_offset_x)*57.29);
 8002e28:	4bbc      	ldr	r3, [pc, #752]	; (800311c <Start_Data_Reading+0x8f4>)
 8002e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fd fb8b 	bl	8000548 <__aeabi_f2d>
 8002e32:	4bbb      	ldr	r3, [pc, #748]	; (8003120 <Start_Data_Reading+0x8f8>)
 8002e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e38:	f7fd fa26 	bl	8000288 <__aeabi_dsub>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4610      	mov	r0, r2
 8002e42:	4619      	mov	r1, r3
 8002e44:	a3ac      	add	r3, pc, #688	; (adr r3, 80030f8 <Start_Data_Reading+0x8d0>)
 8002e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4a:	f7fd fbd5 	bl	80005f8 <__aeabi_dmul>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	460b      	mov	r3, r1
 8002e52:	4610      	mov	r0, r2
 8002e54:	4619      	mov	r1, r3
 8002e56:	f7fd fec7 	bl	8000be8 <__aeabi_d2f>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	4ab2      	ldr	r2, [pc, #712]	; (8003128 <Start_Data_Reading+0x900>)
 8002e5e:	6013      	str	r3, [r2, #0]
		  gyro_z_degree = ((imu.gyr_rps[2]-gyro_offset_x)*57.29);
 8002e60:	4bae      	ldr	r3, [pc, #696]	; (800311c <Start_Data_Reading+0x8f4>)
 8002e62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd fb6f 	bl	8000548 <__aeabi_f2d>
 8002e6a:	4bad      	ldr	r3, [pc, #692]	; (8003120 <Start_Data_Reading+0x8f8>)
 8002e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e70:	f7fd fa0a 	bl	8000288 <__aeabi_dsub>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	a39e      	add	r3, pc, #632	; (adr r3, 80030f8 <Start_Data_Reading+0x8d0>)
 8002e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e82:	f7fd fbb9 	bl	80005f8 <__aeabi_dmul>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	f7fd feab 	bl	8000be8 <__aeabi_d2f>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4aa5      	ldr	r2, [pc, #660]	; (800312c <Start_Data_Reading+0x904>)
 8002e96:	6013      	str	r3, [r2, #0]


		  magneto_data = FusionVectorSubtract(magneto_data, magneto_offset);
 8002e98:	ed97 5a3b 	vldr	s10, [r7, #236]	; 0xec
 8002e9c:	edd7 5a3c 	vldr	s11, [r7, #240]	; 0xf0
 8002ea0:	ed97 6a3d 	vldr	s12, [r7, #244]	; 0xf4
 8002ea4:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002ea8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002eac:	edd3 6a00 	vldr	s13, [r3]
 8002eb0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002eb4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002eb8:	eef0 1a45 	vmov.f32	s3, s10
 8002ebc:	eeb0 2a65 	vmov.f32	s4, s11
 8002ec0:	eef0 2a46 	vmov.f32	s5, s12
 8002ec4:	eeb0 0a66 	vmov.f32	s0, s13
 8002ec8:	eef0 0a47 	vmov.f32	s1, s14
 8002ecc:	eeb0 1a67 	vmov.f32	s2, s15
 8002ed0:	f7fe f8b6 	bl	8001040 <FusionVectorSubtract>
 8002ed4:	eef0 6a40 	vmov.f32	s13, s0
 8002ed8:	eeb0 7a60 	vmov.f32	s14, s1
 8002edc:	eef0 7a41 	vmov.f32	s15, s2
 8002ee0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002ee4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ee8:	edc3 6a00 	vstr	s13, [r3]
 8002eec:	ed83 7a01 	vstr	s14, [r3, #4]
 8002ef0:	edc3 7a02 	vstr	s15, [r3, #8]
//		  magneto_data = FusionMatrixMultiplyVector(magneto_transform, FusionVectorSubtract(magneto_data, magneto_offset));

		  const FusionVector gyroscope = {gyro_x_degree, gyro_y_degree, gyro_z_degree};
 8002ef4:	4b8b      	ldr	r3, [pc, #556]	; (8003124 <Start_Data_Reading+0x8fc>)
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002efc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	4b89      	ldr	r3, [pc, #548]	; (8003128 <Start_Data_Reading+0x900>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002f0a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002f0e:	605a      	str	r2, [r3, #4]
 8002f10:	4b86      	ldr	r3, [pc, #536]	; (800312c <Start_Data_Reading+0x904>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002f18:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002f1c:	609a      	str	r2, [r3, #8]
		  const FusionVector accelerometer = {imu.acc_mps2[0]/9.81, imu.acc_mps2[1]/9.81, imu.acc_mps2[2]/9.81};
 8002f1e:	4b7f      	ldr	r3, [pc, #508]	; (800311c <Start_Data_Reading+0x8f4>)
 8002f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fd fb10 	bl	8000548 <__aeabi_f2d>
 8002f28:	a375      	add	r3, pc, #468	; (adr r3, 8003100 <Start_Data_Reading+0x8d8>)
 8002f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2e:	f7fd fc8d 	bl	800084c <__aeabi_ddiv>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f7fd fe55 	bl	8000be8 <__aeabi_d2f>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002f44:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	4b74      	ldr	r3, [pc, #464]	; (800311c <Start_Data_Reading+0x8f4>)
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd fafa 	bl	8000548 <__aeabi_f2d>
 8002f54:	a36a      	add	r3, pc, #424	; (adr r3, 8003100 <Start_Data_Reading+0x8d8>)
 8002f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5a:	f7fd fc77 	bl	800084c <__aeabi_ddiv>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	460b      	mov	r3, r1
 8002f62:	4610      	mov	r0, r2
 8002f64:	4619      	mov	r1, r3
 8002f66:	f7fd fe3f 	bl	8000be8 <__aeabi_d2f>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002f70:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	4b69      	ldr	r3, [pc, #420]	; (800311c <Start_Data_Reading+0x8f4>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fd fae4 	bl	8000548 <__aeabi_f2d>
 8002f80:	a35f      	add	r3, pc, #380	; (adr r3, 8003100 <Start_Data_Reading+0x8d8>)
 8002f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f86:	f7fd fc61 	bl	800084c <__aeabi_ddiv>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	4610      	mov	r0, r2
 8002f90:	4619      	mov	r1, r3
 8002f92:	f7fd fe29 	bl	8000be8 <__aeabi_d2f>
 8002f96:	4602      	mov	r2, r0
 8002f98:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002f9c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002fa0:	609a      	str	r2, [r3, #8]
		  const FusionVector magnetometer = {magneto_data.axis.x, magneto_data.axis.y, magneto_data.axis.z};
 8002fa2:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fa6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fb0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fc4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fd8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002fdc:	609a      	str	r2, [r3, #8]

		  //no magnetometer AHRS
//		  FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, SAMPLE_PERIOD);

		  //magnetometer AHRS
		  FusionAhrsUpdate(&ahrs, gyroscope, accelerometer, magnetometer, SAMPLE_PERIOD);
 8002fde:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002fe2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002fe6:	ed93 3a00 	vldr	s6, [r3]
 8002fea:	edd3 3a01 	vldr	s7, [r3, #4]
 8002fee:	ed93 4a02 	vldr	s8, [r3, #8]
 8002ff2:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8002ff6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002ffa:	ed93 5a00 	vldr	s10, [r3]
 8002ffe:	edd3 5a01 	vldr	s11, [r3, #4]
 8003002:	ed93 6a02 	vldr	s12, [r3, #8]
 8003006:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 800300a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800300e:	edd3 6a00 	vldr	s13, [r3]
 8003012:	ed93 7a01 	vldr	s14, [r3, #4]
 8003016:	edd3 7a02 	vldr	s15, [r3, #8]
 800301a:	eddf 4a45 	vldr	s9, [pc, #276]	; 8003130 <Start_Data_Reading+0x908>
 800301e:	eef0 1a45 	vmov.f32	s3, s10
 8003022:	eeb0 2a65 	vmov.f32	s4, s11
 8003026:	eef0 2a46 	vmov.f32	s5, s12
 800302a:	eeb0 0a66 	vmov.f32	s0, s13
 800302e:	eef0 0a47 	vmov.f32	s1, s14
 8003032:	eeb0 1a67 	vmov.f32	s2, s15
 8003036:	483f      	ldr	r0, [pc, #252]	; (8003134 <Start_Data_Reading+0x90c>)
 8003038:	f008 ffd4 	bl	800bfe4 <FusionAhrsUpdate>

		  euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
 800303c:	483d      	ldr	r0, [pc, #244]	; (8003134 <Start_Data_Reading+0x90c>)
 800303e:	f009 fdf5 	bl	800cc2c <FusionAhrsGetQuaternion>
 8003042:	eeb0 6a40 	vmov.f32	s12, s0
 8003046:	eef0 6a60 	vmov.f32	s13, s1
 800304a:	eeb0 7a41 	vmov.f32	s14, s2
 800304e:	eef0 7a61 	vmov.f32	s15, s3
 8003052:	ed87 6a3e 	vstr	s12, [r7, #248]	; 0xf8
 8003056:	edc7 6a3f 	vstr	s13, [r7, #252]	; 0xfc
 800305a:	ed87 7a40 	vstr	s14, [r7, #256]	; 0x100
 800305e:	edc7 7a41 	vstr	s15, [r7, #260]	; 0x104
 8003062:	ed97 6a3e 	vldr	s12, [r7, #248]	; 0xf8
 8003066:	edd7 6a3f 	vldr	s13, [r7, #252]	; 0xfc
 800306a:	ed97 7a40 	vldr	s14, [r7, #256]	; 0x100
 800306e:	edd7 7a41 	vldr	s15, [r7, #260]	; 0x104
 8003072:	eeb0 0a46 	vmov.f32	s0, s12
 8003076:	eef0 0a66 	vmov.f32	s1, s13
 800307a:	eeb0 1a47 	vmov.f32	s2, s14
 800307e:	eef0 1a67 	vmov.f32	s3, s15
 8003082:	f7fe f9b4 	bl	80013ee <FusionQuaternionToEuler>
 8003086:	eef0 6a40 	vmov.f32	s13, s0
 800308a:	eeb0 7a60 	vmov.f32	s14, s1
 800308e:	eef0 7a41 	vmov.f32	s15, s2
 8003092:	4b29      	ldr	r3, [pc, #164]	; (8003138 <Start_Data_Reading+0x910>)
 8003094:	edc3 6a00 	vstr	s13, [r3]
 8003098:	ed83 7a01 	vstr	s14, [r3, #4]
 800309c:	edc3 7a02 	vstr	s15, [r3, #8]
		  // Rotation matrix from sensor frame to earth(NWU) frame
		  ERS = FusionQuaternionToMatrix(FusionAhrsGetQuaternion(&ahrs));
 80030a0:	4824      	ldr	r0, [pc, #144]	; (8003134 <Start_Data_Reading+0x90c>)
 80030a2:	f009 fdc3 	bl	800cc2c <FusionAhrsGetQuaternion>
 80030a6:	eeb0 6a40 	vmov.f32	s12, s0
 80030aa:	eef0 6a60 	vmov.f32	s13, s1
 80030ae:	eeb0 7a41 	vmov.f32	s14, s2
 80030b2:	eef0 7a61 	vmov.f32	s15, s3
 80030b6:	ed87 6a42 	vstr	s12, [r7, #264]	; 0x108
 80030ba:	edc7 6a43 	vstr	s13, [r7, #268]	; 0x10c
 80030be:	ed87 7a44 	vstr	s14, [r7, #272]	; 0x110
 80030c2:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
 80030c6:	4c1d      	ldr	r4, [pc, #116]	; (800313c <Start_Data_Reading+0x914>)
 80030c8:	463b      	mov	r3, r7
 80030ca:	ed97 6a42 	vldr	s12, [r7, #264]	; 0x108
 80030ce:	edd7 6a43 	vldr	s13, [r7, #268]	; 0x10c
 80030d2:	ed97 7a44 	vldr	s14, [r7, #272]	; 0x110
 80030d6:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80030da:	eeb0 0a46 	vmov.f32	s0, s12
 80030de:	eef0 0a66 	vmov.f32	s1, s13
 80030e2:	eeb0 1a47 	vmov.f32	s2, s14
 80030e6:	eef0 1a67 	vmov.f32	s3, s15
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe f8b2 	bl	8001254 <FusionQuaternionToMatrix>
 80030f0:	e028      	b.n	8003144 <Start_Data_Reading+0x91c>
 80030f2:	bf00      	nop
 80030f4:	f3af 8000 	nop.w
 80030f8:	b851eb85 	.word	0xb851eb85
 80030fc:	404ca51e 	.word	0x404ca51e
 8003100:	51eb851f 	.word	0x51eb851f
 8003104:	40239eb8 	.word	0x40239eb8
 8003108:	20002ae0 	.word	0x20002ae0
 800310c:	20000a48 	.word	0x20000a48
 8003110:	20000ba0 	.word	0x20000ba0
 8003114:	20000a4c 	.word	0x20000a4c
 8003118:	20001b40 	.word	0x20001b40
 800311c:	200009b8 	.word	0x200009b8
 8003120:	20000b88 	.word	0x20000b88
 8003124:	20000a6c 	.word	0x20000a6c
 8003128:	20000a70 	.word	0x20000a70
 800312c:	20000a74 	.word	0x20000a74
 8003130:	3ba3d70a 	.word	0x3ba3d70a
 8003134:	20000a98 	.word	0x20000a98
 8003138:	20000b0c 	.word	0x20000b0c
 800313c:	20000b18 	.word	0x20000b18
 8003140:	411cf5c3 	.word	0x411cf5c3
 8003144:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003148:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800314c:	461d      	mov	r5, r3
 800314e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003150:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003152:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003154:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003156:	682b      	ldr	r3, [r5, #0]
 8003158:	6023      	str	r3, [r4, #0]
		  aE = FusionMatrixMultiplyVector(ERS, FusionVectorMultiplyScalar(accelerometer, 9.81));
 800315a:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 800315e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003162:	edd3 6a00 	vldr	s13, [r3]
 8003166:	ed93 7a01 	vldr	s14, [r3, #4]
 800316a:	edd3 7a02 	vldr	s15, [r3, #8]
 800316e:	ed5f 1a0c 	vldr	s3, [pc, #-48]	; 8003140 <Start_Data_Reading+0x918>
 8003172:	eeb0 0a66 	vmov.f32	s0, s13
 8003176:	eef0 0a47 	vmov.f32	s1, s14
 800317a:	eeb0 1a67 	vmov.f32	s2, s15
 800317e:	f7fd ffad 	bl	80010dc <FusionVectorMultiplyScalar>
 8003182:	eef0 6a40 	vmov.f32	s13, s0
 8003186:	eeb0 7a60 	vmov.f32	s14, s1
 800318a:	eef0 7a41 	vmov.f32	s15, s2
 800318e:	edc7 6a46 	vstr	s13, [r7, #280]	; 0x118
 8003192:	ed87 7a47 	vstr	s14, [r7, #284]	; 0x11c
 8003196:	edc7 7a48 	vstr	s15, [r7, #288]	; 0x120
 800319a:	edd7 6a46 	vldr	s13, [r7, #280]	; 0x118
 800319e:	ed97 7a47 	vldr	s14, [r7, #284]	; 0x11c
 80031a2:	edd7 7a48 	vldr	s15, [r7, #288]	; 0x120
 80031a6:	4ed8      	ldr	r6, [pc, #864]	; (8003508 <Start_Data_Reading+0xce0>)
 80031a8:	466d      	mov	r5, sp
 80031aa:	f106 0410 	add.w	r4, r6, #16
 80031ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	602b      	str	r3, [r5, #0]
 80031b6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80031ba:	eeb0 0a66 	vmov.f32	s0, s13
 80031be:	eef0 0a47 	vmov.f32	s1, s14
 80031c2:	eeb0 1a67 	vmov.f32	s2, s15
 80031c6:	f7fd ffcd 	bl	8001164 <FusionMatrixMultiplyVector>
 80031ca:	eef0 6a40 	vmov.f32	s13, s0
 80031ce:	eeb0 7a60 	vmov.f32	s14, s1
 80031d2:	eef0 7a41 	vmov.f32	s15, s2
 80031d6:	4bcd      	ldr	r3, [pc, #820]	; (800350c <Start_Data_Reading+0xce4>)
 80031d8:	edc3 6a00 	vstr	s13, [r3]
 80031dc:	ed83 7a01 	vstr	s14, [r3, #4]
 80031e0:	edc3 7a02 	vstr	s15, [r3, #8]
		  aE.axis.z -=9.85173;
 80031e4:	4bc9      	ldr	r3, [pc, #804]	; (800350c <Start_Data_Reading+0xce4>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fd f9ad 	bl	8000548 <__aeabi_f2d>
 80031ee:	a3c2      	add	r3, pc, #776	; (adr r3, 80034f8 <Start_Data_Reading+0xcd0>)
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	f7fd f848 	bl	8000288 <__aeabi_dsub>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4610      	mov	r0, r2
 80031fe:	4619      	mov	r1, r3
 8003200:	f7fd fcf2 	bl	8000be8 <__aeabi_d2f>
 8003204:	4603      	mov	r3, r0
 8003206:	4ac1      	ldr	r2, [pc, #772]	; (800350c <Start_Data_Reading+0xce4>)
 8003208:	6093      	str	r3, [r2, #8]



		  // calculate rotation around yaw axis
		  if(prev_euler_yaw > 170 && euler.angle.yaw < 0){
 800320a:	edd7 7a69 	vldr	s15, [r7, #420]	; 0x1a4
 800320e:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 8003510 <Start_Data_Reading+0xce8>
 8003212:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321a:	dd0c      	ble.n	8003236 <Start_Data_Reading+0xa0e>
 800321c:	4bbd      	ldr	r3, [pc, #756]	; (8003514 <Start_Data_Reading+0xcec>)
 800321e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003222:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322a:	d504      	bpl.n	8003236 <Start_Data_Reading+0xa0e>
			  n++;
 800322c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003230:	3301      	adds	r3, #1
 8003232:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
		  }
		  if(prev_euler_yaw < -170 && euler.angle.yaw > 0){
 8003236:	edd7 7a69 	vldr	s15, [r7, #420]	; 0x1a4
 800323a:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8003518 <Start_Data_Reading+0xcf0>
 800323e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	d50c      	bpl.n	8003262 <Start_Data_Reading+0xa3a>
 8003248:	4bb2      	ldr	r3, [pc, #712]	; (8003514 <Start_Data_Reading+0xcec>)
 800324a:	edd3 7a02 	vldr	s15, [r3, #8]
 800324e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003256:	dd04      	ble.n	8003262 <Start_Data_Reading+0xa3a>
			  n--;
 8003258:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800325c:	3b01      	subs	r3, #1
 800325e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
		  }
		  yaw_angle = euler.angle.yaw + n * 360.0;
 8003262:	4bac      	ldr	r3, [pc, #688]	; (8003514 <Start_Data_Reading+0xcec>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	4618      	mov	r0, r3
 8003268:	f7fd f96e 	bl	8000548 <__aeabi_f2d>
 800326c:	4604      	mov	r4, r0
 800326e:	460d      	mov	r5, r1
 8003270:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 8003274:	f7fd f956 	bl	8000524 <__aeabi_i2d>
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	4ba7      	ldr	r3, [pc, #668]	; (800351c <Start_Data_Reading+0xcf4>)
 800327e:	f7fd f9bb 	bl	80005f8 <__aeabi_dmul>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	4620      	mov	r0, r4
 8003288:	4629      	mov	r1, r5
 800328a:	f7fc ffff 	bl	800028c <__adddf3>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4610      	mov	r0, r2
 8003294:	4619      	mov	r1, r3
 8003296:	f7fd fca7 	bl	8000be8 <__aeabi_d2f>
 800329a:	4603      	mov	r3, r0
 800329c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
		  abs_yaw = yaw_angle;
 80032a0:	4a9f      	ldr	r2, [pc, #636]	; (8003520 <Start_Data_Reading+0xcf8>)
 80032a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80032a6:	6013      	str	r3, [r2, #0]
		  prev_euler_yaw = euler.angle.yaw;
 80032a8:	4b9a      	ldr	r3, [pc, #616]	; (8003514 <Start_Data_Reading+0xcec>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
		  //motioncal
//		  sprintf((char*)transmit_data, "Raw:0,0,0,0,0,0,%d,%d,%d\r\n", (int)(magnetometer.axis.x*10), (int)((magnetometer.axis.y)*10), (int)(magnetometer.axis.z)*10); //%5.2f
//		  HAL_UART_Transmit (&huart2, transmit_data, sizeof (transmit_data), 500);

		  //telemetria
		  telemetria_float[0] = M_yaw;
 80032b0:	4b9c      	ldr	r3, [pc, #624]	; (8003524 <Start_Data_Reading+0xcfc>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 80032b8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80032bc:	601a      	str	r2, [r3, #0]
		  telemetria_float[1] = euler.angle.yaw;
 80032be:	4b95      	ldr	r3, [pc, #596]	; (8003514 <Start_Data_Reading+0xcec>)
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 80032c6:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80032ca:	605a      	str	r2, [r3, #4]
		  telemetria_float[2] = euler.angle.roll;
 80032cc:	4b91      	ldr	r3, [pc, #580]	; (8003514 <Start_Data_Reading+0xcec>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 80032d4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80032d8:	609a      	str	r2, [r3, #8]
		  xQueueSendToFront(telemetria_Queue, (void*)&telemetria_float, 0);
 80032da:	4b93      	ldr	r3, [pc, #588]	; (8003528 <Start_Data_Reading+0xd00>)
 80032dc:	6818      	ldr	r0, [r3, #0]
 80032de:	f107 0154 	add.w	r1, r7, #84	; 0x54
 80032e2:	2301      	movs	r3, #1
 80032e4:	2200      	movs	r2, #0
 80032e6:	f00a ff67 	bl	800e1b8 <xQueueGenericSend>

		  //altitudeKF(prev_state, &current_state, P_prev, &P, meas);
		  M_throttle = CRSFtoDuty(RX_throttle);
 80032ea:	4b90      	ldr	r3, [pc, #576]	; (800352c <Start_Data_Reading+0xd04>)
 80032ec:	881b      	ldrh	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f001 ff62 	bl	80051b8 <CRSFtoDuty>
 80032f4:	eef0 7a40 	vmov.f32	s15, s0
 80032f8:	4b8d      	ldr	r3, [pc, #564]	; (8003530 <Start_Data_Reading+0xd08>)
 80032fa:	edc3 7a00 	vstr	s15, [r3]
		  M_pitch = CRSFtoPitch(RX_pitch)*25;
 80032fe:	4b8d      	ldr	r3, [pc, #564]	; (8003534 <Start_Data_Reading+0xd0c>)
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f001 ff9a 	bl	800523c <CRSFtoPitch>
 8003308:	eef0 7a40 	vmov.f32	s15, s0
 800330c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003310:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003314:	4b88      	ldr	r3, [pc, #544]	; (8003538 <Start_Data_Reading+0xd10>)
 8003316:	edc3 7a00 	vstr	s15, [r3]
		  M_roll = CRSFtoRoll(RX_roll)*15;
 800331a:	4b88      	ldr	r3, [pc, #544]	; (800353c <Start_Data_Reading+0xd14>)
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f001 ffaa 	bl	8005278 <CRSFtoRoll>
 8003324:	eef0 7a40 	vmov.f32	s15, s0
 8003328:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800332c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003330:	4b83      	ldr	r3, [pc, #524]	; (8003540 <Start_Data_Reading+0xd18>)
 8003332:	edc3 7a00 	vstr	s15, [r3]
		  M_yaw += CRSFtoYaw(RX_yaw)*0.3;
 8003336:	4b83      	ldr	r3, [pc, #524]	; (8003544 <Start_Data_Reading+0xd1c>)
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f001 ffba 	bl	80052b4 <CRSFtoYaw>
 8003340:	ee10 3a10 	vmov	r3, s0
 8003344:	4618      	mov	r0, r3
 8003346:	f7fd f8ff 	bl	8000548 <__aeabi_f2d>
 800334a:	a36d      	add	r3, pc, #436	; (adr r3, 8003500 <Start_Data_Reading+0xcd8>)
 800334c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003350:	f7fd f952 	bl	80005f8 <__aeabi_dmul>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	4614      	mov	r4, r2
 800335a:	461d      	mov	r5, r3
 800335c:	4b71      	ldr	r3, [pc, #452]	; (8003524 <Start_Data_Reading+0xcfc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7fd f8f1 	bl	8000548 <__aeabi_f2d>
 8003366:	4602      	mov	r2, r0
 8003368:	460b      	mov	r3, r1
 800336a:	4620      	mov	r0, r4
 800336c:	4629      	mov	r1, r5
 800336e:	f7fc ff8d 	bl	800028c <__adddf3>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4610      	mov	r0, r2
 8003378:	4619      	mov	r1, r3
 800337a:	f7fd fc35 	bl	8000be8 <__aeabi_d2f>
 800337e:	4603      	mov	r3, r0
 8003380:	4a68      	ldr	r2, [pc, #416]	; (8003524 <Start_Data_Reading+0xcfc>)
 8003382:	6013      	str	r3, [r2, #0]

		  //pitch angle control
		  err_angle_pitch = M_pitch - euler.angle.pitch;
 8003384:	4b6c      	ldr	r3, [pc, #432]	; (8003538 <Start_Data_Reading+0xd10>)
 8003386:	ed93 7a00 	vldr	s14, [r3]
 800338a:	4b62      	ldr	r3, [pc, #392]	; (8003514 <Start_Data_Reading+0xcec>)
 800338c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003390:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003394:	edc7 7a61 	vstr	s15, [r7, #388]	; 0x184
		  errd_angle_pitch = (err_angle_pitch - prev_err_angle_pitch)/SAMPLE_PERIOD;
 8003398:	ed97 7a61 	vldr	s14, [r7, #388]	; 0x184
 800339c:	edd7 7a70 	vldr	s15, [r7, #448]	; 0x1c0
 80033a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033a4:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8003554 <Start_Data_Reading+0xd2c>
 80033a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033ac:	edc7 7a60 	vstr	s15, [r7, #384]	; 0x180
		  angle_control_pitch = P_angle_pitch * err_angle_pitch + D_angle_pitch * errd_angle_pitch;
 80033b0:	ed97 7a5e 	vldr	s14, [r7, #376]	; 0x178
 80033b4:	edd7 7a61 	vldr	s15, [r7, #388]	; 0x184
 80033b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033bc:	edd7 6a5d 	vldr	s13, [r7, #372]	; 0x174
 80033c0:	edd7 7a60 	vldr	s15, [r7, #384]	; 0x180
 80033c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033cc:	edc7 7a5f 	vstr	s15, [r7, #380]	; 0x17c
		  prev_err_angle_pitch = err_angle_pitch;
 80033d0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80033d4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
		  //debug_control1 = err_angle_pitch;

		  //pitch angle velocity control
		  err_pitch = angle_control_pitch - imu.gyr_rps[1];
 80033d8:	4b5b      	ldr	r3, [pc, #364]	; (8003548 <Start_Data_Reading+0xd20>)
 80033da:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80033de:	ed97 7a5f 	vldr	s14, [r7, #380]	; 0x17c
 80033e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033e6:	edc7 7a66 	vstr	s15, [r7, #408]	; 0x198
		  errd_pitch = (err_pitch - prev_err_pitch)/SAMPLE_PERIOD;
 80033ea:	ed97 7a66 	vldr	s14, [r7, #408]	; 0x198
 80033ee:	edd7 7a71 	vldr	s15, [r7, #452]	; 0x1c4
 80033f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033f6:	eddf 6a57 	vldr	s13, [pc, #348]	; 8003554 <Start_Data_Reading+0xd2c>
 80033fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033fe:	edc7 7a65 	vstr	s15, [r7, #404]	; 0x194
		  prev_err_pitch = err_pitch;
 8003402:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8003406:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		  control_pitch = P_pitch * err_pitch + D_pitch * errd_pitch;
 800340a:	ed97 7a63 	vldr	s14, [r7, #396]	; 0x18c
 800340e:	edd7 7a66 	vldr	s15, [r7, #408]	; 0x198
 8003412:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003416:	edd7 6a62 	vldr	s13, [r7, #392]	; 0x188
 800341a:	edd7 7a65 	vldr	s15, [r7, #404]	; 0x194
 800341e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003426:	edc7 7a64 	vstr	s15, [r7, #400]	; 0x190

		  //roll angle control
		  err_angle_roll = M_roll - euler.angle.roll;
 800342a:	4b45      	ldr	r3, [pc, #276]	; (8003540 <Start_Data_Reading+0xd18>)
 800342c:	ed93 7a00 	vldr	s14, [r3]
 8003430:	4b38      	ldr	r3, [pc, #224]	; (8003514 <Start_Data_Reading+0xcec>)
 8003432:	edd3 7a00 	vldr	s15, [r3]
 8003436:	ee77 7a67 	vsub.f32	s15, s14, s15
 800343a:	edc7 7a55 	vstr	s15, [r7, #340]	; 0x154
		  errd_angle_roll = (err_angle_roll - prev_err_angle_roll)/SAMPLE_PERIOD;
 800343e:	ed97 7a55 	vldr	s14, [r7, #340]	; 0x154
 8003442:	edd7 7a6e 	vldr	s15, [r7, #440]	; 0x1b8
 8003446:	ee37 7a67 	vsub.f32	s14, s14, s15
 800344a:	eddf 6a42 	vldr	s13, [pc, #264]	; 8003554 <Start_Data_Reading+0xd2c>
 800344e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003452:	edc7 7a54 	vstr	s15, [r7, #336]	; 0x150
		  angle_control_roll = P_angle_roll * err_angle_roll + D_angle_roll * errd_angle_roll;
 8003456:	ed97 7a57 	vldr	s14, [r7, #348]	; 0x15c
 800345a:	edd7 7a55 	vldr	s15, [r7, #340]	; 0x154
 800345e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003462:	edd7 6a56 	vldr	s13, [r7, #344]	; 0x158
 8003466:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 800346a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800346e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003472:	edc7 7a53 	vstr	s15, [r7, #332]	; 0x14c
		  prev_err_angle_roll = err_angle_roll;
 8003476:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800347a:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
		  debug_control1 = err_angle_roll;
 800347e:	4a33      	ldr	r2, [pc, #204]	; (800354c <Start_Data_Reading+0xd24>)
 8003480:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003484:	6013      	str	r3, [r2, #0]


		  //roll angle velocity control
		  err_roll = angle_control_roll - imu.gyr_rps[0]; //M_roll
 8003486:	4b30      	ldr	r3, [pc, #192]	; (8003548 <Start_Data_Reading+0xd20>)
 8003488:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800348c:	ed97 7a53 	vldr	s14, [r7, #332]	; 0x14c
 8003490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003494:	edc7 7a5c 	vstr	s15, [r7, #368]	; 0x170
		  errd_roll = (err_roll - prev_err_roll)/SAMPLE_PERIOD;
 8003498:	ed97 7a5c 	vldr	s14, [r7, #368]	; 0x170
 800349c:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 80034a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034a4:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8003554 <Start_Data_Reading+0xd2c>
 80034a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034ac:	edc7 7a5b 	vstr	s15, [r7, #364]	; 0x16c
		  prev_err_roll = err_roll;
 80034b0:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80034b4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
		  control_roll = P_roll * err_roll + D_roll * errd_roll;
 80034b8:	ed97 7a59 	vldr	s14, [r7, #356]	; 0x164
 80034bc:	edd7 7a5c 	vldr	s15, [r7, #368]	; 0x170
 80034c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034c4:	edd7 6a58 	vldr	s13, [r7, #352]	; 0x160
 80034c8:	edd7 7a5b 	vldr	s15, [r7, #364]	; 0x16c
 80034cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034d4:	edc7 7a5a 	vstr	s15, [r7, #360]	; 0x168
		  debug_control2 = control_roll;
 80034d8:	4a1d      	ldr	r2, [pc, #116]	; (8003550 <Start_Data_Reading+0xd28>)
 80034da:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80034de:	6013      	str	r3, [r2, #0]


		  //yaw angle control
		  err_angle_yaw = M_yaw - euler.angle.yaw;
 80034e0:	4b10      	ldr	r3, [pc, #64]	; (8003524 <Start_Data_Reading+0xcfc>)
 80034e2:	ed93 7a00 	vldr	s14, [r3]
 80034e6:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <Start_Data_Reading+0xcec>)
 80034e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80034ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f0:	edc7 7a4d 	vstr	s15, [r7, #308]	; 0x134
 80034f4:	e030      	b.n	8003558 <Start_Data_Reading+0xd30>
 80034f6:	bf00      	nop
 80034f8:	f45e0b4e 	.word	0xf45e0b4e
 80034fc:	4023b415 	.word	0x4023b415
 8003500:	33333333 	.word	0x33333333
 8003504:	3fd33333 	.word	0x3fd33333
 8003508:	20000b18 	.word	0x20000b18
 800350c:	20000b3c 	.word	0x20000b3c
 8003510:	432a0000 	.word	0x432a0000
 8003514:	20000b0c 	.word	0x20000b0c
 8003518:	c32a0000 	.word	0xc32a0000
 800351c:	40768000 	.word	0x40768000
 8003520:	20000a94 	.word	0x20000a94
 8003524:	20002b48 	.word	0x20002b48
 8003528:	20002b54 	.word	0x20002b54
 800352c:	20002b38 	.word	0x20002b38
 8003530:	20002b3c 	.word	0x20002b3c
 8003534:	20002b34 	.word	0x20002b34
 8003538:	20002b40 	.word	0x20002b40
 800353c:	20002b32 	.word	0x20002b32
 8003540:	20002b44 	.word	0x20002b44
 8003544:	20002b36 	.word	0x20002b36
 8003548:	200009b8 	.word	0x200009b8
 800354c:	20002b4c 	.word	0x20002b4c
 8003550:	20002b50 	.word	0x20002b50
 8003554:	3ba3d70a 	.word	0x3ba3d70a
		  errd_angle_yaw = (err_angle_yaw - prev_err_angle_yaw)/SAMPLE_PERIOD;
 8003558:	ed97 7a4d 	vldr	s14, [r7, #308]	; 0x134
 800355c:	edd7 7a6a 	vldr	s15, [r7, #424]	; 0x1a8
 8003560:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003564:	ed5f 6a05 	vldr	s13, [pc, #-20]	; 8003554 <Start_Data_Reading+0xd2c>
 8003568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800356c:	edc7 7a4c 	vstr	s15, [r7, #304]	; 0x130
		  angle_control_yaw = P_angle_yaw * err_angle_yaw + D_angle_yaw * errd_angle_yaw;
 8003570:	ed97 7a4f 	vldr	s14, [r7, #316]	; 0x13c
 8003574:	edd7 7a4d 	vldr	s15, [r7, #308]	; 0x134
 8003578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800357c:	edd7 6a4e 	vldr	s13, [r7, #312]	; 0x138
 8003580:	edd7 7a4c 	vldr	s15, [r7, #304]	; 0x130
 8003584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800358c:	edc7 7a4b 	vstr	s15, [r7, #300]	; 0x12c
		  prev_err_angle_yaw = err_angle_yaw;
 8003590:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003594:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8



		  //yaw angle velocity control
		  err_yaw = angle_control_yaw - imu.gyr_rps[2]; //angle_control_yaw
 8003598:	4b66      	ldr	r3, [pc, #408]	; (8003734 <Start_Data_Reading+0xf0c>)
 800359a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800359e:	ed97 7a4b 	vldr	s14, [r7, #300]	; 0x12c
 80035a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035a6:	edc7 7a52 	vstr	s15, [r7, #328]	; 0x148
		  errd_yaw = (err_yaw - prev_err_yaw)/SAMPLE_PERIOD;
 80035aa:	ed97 7a52 	vldr	s14, [r7, #328]	; 0x148
 80035ae:	edd7 7a6d 	vldr	s15, [r7, #436]	; 0x1b4
 80035b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035b6:	eddf 6a60 	vldr	s13, [pc, #384]	; 8003738 <Start_Data_Reading+0xf10>
 80035ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035be:	edc7 7a51 	vstr	s15, [r7, #324]	; 0x144
		  prev_err_yaw = err_yaw;
 80035c2:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80035c6:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
		  control_yaw = P_yaw * err_yaw + D_yaw * errd_yaw;
 80035ca:	ed97 7a6c 	vldr	s14, [r7, #432]	; 0x1b0
 80035ce:	edd7 7a52 	vldr	s15, [r7, #328]	; 0x148
 80035d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035d6:	edd7 6a6b 	vldr	s13, [r7, #428]	; 0x1ac
 80035da:	edd7 7a51 	vldr	s15, [r7, #324]	; 0x144
 80035de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e6:	edc7 7a50 	vstr	s15, [r7, #320]	; 0x140



		  if(RX_arm > 1000){
 80035ea:	4b54      	ldr	r3, [pc, #336]	; (800373c <Start_Data_Reading+0xf14>)
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035f2:	d963      	bls.n	80036bc <Start_Data_Reading+0xe94>
			  uart_telemetria = 0;
 80035f4:	4b52      	ldr	r3, [pc, #328]	; (8003740 <Start_Data_Reading+0xf18>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	701a      	strb	r2, [r3, #0]
//			  ref2 = (uint16_t)(M_throttle - control_roll);
//			  ref3 = (uint16_t)(M_throttle - control_roll);
//			  ref4 = (uint16_t)(M_throttle + control_roll);

			  //yaw
			  ref1 = (uint16_t)(M_throttle - control_yaw);
 80035fa:	4b52      	ldr	r3, [pc, #328]	; (8003744 <Start_Data_Reading+0xf1c>)
 80035fc:	ed93 7a00 	vldr	s14, [r3]
 8003600:	edd7 7a50 	vldr	s15, [r7, #320]	; 0x140
 8003604:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003608:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800360c:	ee17 3a90 	vmov	r3, s15
 8003610:	b29a      	uxth	r2, r3
 8003612:	4b4d      	ldr	r3, [pc, #308]	; (8003748 <Start_Data_Reading+0xf20>)
 8003614:	801a      	strh	r2, [r3, #0]
			  ref2 = (uint16_t)(M_throttle + control_yaw);
 8003616:	4b4b      	ldr	r3, [pc, #300]	; (8003744 <Start_Data_Reading+0xf1c>)
 8003618:	ed93 7a00 	vldr	s14, [r3]
 800361c:	edd7 7a50 	vldr	s15, [r7, #320]	; 0x140
 8003620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003628:	ee17 3a90 	vmov	r3, s15
 800362c:	b29a      	uxth	r2, r3
 800362e:	4b47      	ldr	r3, [pc, #284]	; (800374c <Start_Data_Reading+0xf24>)
 8003630:	801a      	strh	r2, [r3, #0]
			  ref3 = (uint16_t)(M_throttle - control_yaw);
 8003632:	4b44      	ldr	r3, [pc, #272]	; (8003744 <Start_Data_Reading+0xf1c>)
 8003634:	ed93 7a00 	vldr	s14, [r3]
 8003638:	edd7 7a50 	vldr	s15, [r7, #320]	; 0x140
 800363c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003640:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003644:	ee17 3a90 	vmov	r3, s15
 8003648:	b29a      	uxth	r2, r3
 800364a:	4b41      	ldr	r3, [pc, #260]	; (8003750 <Start_Data_Reading+0xf28>)
 800364c:	801a      	strh	r2, [r3, #0]
			  ref4 = (uint16_t)(M_throttle + control_yaw);
 800364e:	4b3d      	ldr	r3, [pc, #244]	; (8003744 <Start_Data_Reading+0xf1c>)
 8003650:	ed93 7a00 	vldr	s14, [r3]
 8003654:	edd7 7a50 	vldr	s15, [r7, #320]	; 0x140
 8003658:	ee77 7a27 	vadd.f32	s15, s14, s15
 800365c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003660:	ee17 3a90 	vmov	r3, s15
 8003664:	b29a      	uxth	r2, r3
 8003666:	4b3b      	ldr	r3, [pc, #236]	; (8003754 <Start_Data_Reading+0xf2c>)
 8003668:	801a      	strh	r2, [r3, #0]

			  if(ref1<550) ref1 = 550;
 800366a:	4b37      	ldr	r3, [pc, #220]	; (8003748 <Start_Data_Reading+0xf20>)
 800366c:	881b      	ldrh	r3, [r3, #0]
 800366e:	f240 2225 	movw	r2, #549	; 0x225
 8003672:	4293      	cmp	r3, r2
 8003674:	d803      	bhi.n	800367e <Start_Data_Reading+0xe56>
 8003676:	4b34      	ldr	r3, [pc, #208]	; (8003748 <Start_Data_Reading+0xf20>)
 8003678:	f240 2226 	movw	r2, #550	; 0x226
 800367c:	801a      	strh	r2, [r3, #0]
			  if(ref2<550) ref2 = 550;
 800367e:	4b33      	ldr	r3, [pc, #204]	; (800374c <Start_Data_Reading+0xf24>)
 8003680:	881b      	ldrh	r3, [r3, #0]
 8003682:	f240 2225 	movw	r2, #549	; 0x225
 8003686:	4293      	cmp	r3, r2
 8003688:	d803      	bhi.n	8003692 <Start_Data_Reading+0xe6a>
 800368a:	4b30      	ldr	r3, [pc, #192]	; (800374c <Start_Data_Reading+0xf24>)
 800368c:	f240 2226 	movw	r2, #550	; 0x226
 8003690:	801a      	strh	r2, [r3, #0]
			  if(ref3<550) ref3 = 550;
 8003692:	4b2f      	ldr	r3, [pc, #188]	; (8003750 <Start_Data_Reading+0xf28>)
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	f240 2225 	movw	r2, #549	; 0x225
 800369a:	4293      	cmp	r3, r2
 800369c:	d803      	bhi.n	80036a6 <Start_Data_Reading+0xe7e>
 800369e:	4b2c      	ldr	r3, [pc, #176]	; (8003750 <Start_Data_Reading+0xf28>)
 80036a0:	f240 2226 	movw	r2, #550	; 0x226
 80036a4:	801a      	strh	r2, [r3, #0]
			  if(ref4<550) ref4 = 550;
 80036a6:	4b2b      	ldr	r3, [pc, #172]	; (8003754 <Start_Data_Reading+0xf2c>)
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	f240 2225 	movw	r2, #549	; 0x225
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d82d      	bhi.n	800370e <Start_Data_Reading+0xee6>
 80036b2:	4b28      	ldr	r3, [pc, #160]	; (8003754 <Start_Data_Reading+0xf2c>)
 80036b4:	f240 2226 	movw	r2, #550	; 0x226
 80036b8:	801a      	strh	r2, [r3, #0]
 80036ba:	e028      	b.n	800370e <Start_Data_Reading+0xee6>
//			  ref2 = (uint16_t)CRSFtoDuty(RX_throttle);
//			  ref3 = (uint16_t)CRSFtoDuty(RX_throttle);
//			  ref4 = (uint16_t)CRSFtoDuty(RX_throttle);
		  }
		  else{
			  uart_telemetria = 1;
 80036bc:	4b20      	ldr	r3, [pc, #128]	; (8003740 <Start_Data_Reading+0xf18>)
 80036be:	2201      	movs	r2, #1
 80036c0:	701a      	strb	r2, [r3, #0]
			  if(new_P == 1){
 80036c2:	4b25      	ldr	r3, [pc, #148]	; (8003758 <Start_Data_Reading+0xf30>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d106      	bne.n	80036d8 <Start_Data_Reading+0xeb0>
				  P_yaw = telem_P;
 80036ca:	4b24      	ldr	r3, [pc, #144]	; (800375c <Start_Data_Reading+0xf34>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
				  new_P = 0;
 80036d2:	4b21      	ldr	r3, [pc, #132]	; (8003758 <Start_Data_Reading+0xf30>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
			  }
			  if(new_D == 1){
 80036d8:	4b21      	ldr	r3, [pc, #132]	; (8003760 <Start_Data_Reading+0xf38>)
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d106      	bne.n	80036ee <Start_Data_Reading+0xec6>
				  D_yaw = telem_D;
 80036e0:	4b20      	ldr	r3, [pc, #128]	; (8003764 <Start_Data_Reading+0xf3c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
				  new_D = 0;
 80036e8:	4b1d      	ldr	r3, [pc, #116]	; (8003760 <Start_Data_Reading+0xf38>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	701a      	strb	r2, [r3, #0]
			  }
			  ref1 = 550;
 80036ee:	4b16      	ldr	r3, [pc, #88]	; (8003748 <Start_Data_Reading+0xf20>)
 80036f0:	f240 2226 	movw	r2, #550	; 0x226
 80036f4:	801a      	strh	r2, [r3, #0]
			  ref2 = 550;
 80036f6:	4b15      	ldr	r3, [pc, #84]	; (800374c <Start_Data_Reading+0xf24>)
 80036f8:	f240 2226 	movw	r2, #550	; 0x226
 80036fc:	801a      	strh	r2, [r3, #0]
			  ref3 = 550;
 80036fe:	4b14      	ldr	r3, [pc, #80]	; (8003750 <Start_Data_Reading+0xf28>)
 8003700:	f240 2226 	movw	r2, #550	; 0x226
 8003704:	801a      	strh	r2, [r3, #0]
			  ref4 = 550;
 8003706:	4b13      	ldr	r3, [pc, #76]	; (8003754 <Start_Data_Reading+0xf2c>)
 8003708:	f240 2226 	movw	r2, #550	; 0x226
 800370c:	801a      	strh	r2, [r3, #0]




//		  set_duty_Oneshot42(&htim3, 550, 550, 550, 550);
		  set_duty_Oneshot42(&htim3, ref1, ref2, ref3, ref4);
 800370e:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <Start_Data_Reading+0xf20>)
 8003710:	8819      	ldrh	r1, [r3, #0]
 8003712:	4b0e      	ldr	r3, [pc, #56]	; (800374c <Start_Data_Reading+0xf24>)
 8003714:	881a      	ldrh	r2, [r3, #0]
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <Start_Data_Reading+0xf28>)
 8003718:	8818      	ldrh	r0, [r3, #0]
 800371a:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <Start_Data_Reading+0xf2c>)
 800371c:	881b      	ldrh	r3, [r3, #0]
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	4603      	mov	r3, r0
 8003722:	4811      	ldr	r0, [pc, #68]	; (8003768 <Start_Data_Reading+0xf40>)
 8003724:	f001 fd25 	bl	8005172 <set_duty_Oneshot42>
	osDelay(3);
 8003728:	2003      	movs	r0, #3
 800372a:	f00a fbba 	bl	800dea2 <osDelay>
  {
 800372e:	f7ff baaa 	b.w	8002c86 <Start_Data_Reading+0x45e>
 8003732:	bf00      	nop
 8003734:	200009b8 	.word	0x200009b8
 8003738:	3ba3d70a 	.word	0x3ba3d70a
 800373c:	20002b3a 	.word	0x20002b3a
 8003740:	20000b56 	.word	0x20000b56
 8003744:	20002b3c 	.word	0x20002b3c
 8003748:	20002ae4 	.word	0x20002ae4
 800374c:	20002ae6 	.word	0x20002ae6
 8003750:	20002ae8 	.word	0x20002ae8
 8003754:	20002aea 	.word	0x20002aea
 8003758:	20000b60 	.word	0x20000b60
 800375c:	20000b58 	.word	0x20000b58
 8003760:	20000b61 	.word	0x20000b61
 8003764:	20000b5c 	.word	0x20000b5c
 8003768:	200006d4 	.word	0x200006d4

0800376c <Start_Orientation>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Orientation */
void Start_Orientation(void const * argument)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
//		//filterUpdateIMU(imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2], &q );
//		filterUpdate(imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2], mag_data_y, -mag_data_x, mag_data_z, &q, &f);
//		eulerAngles(q, &roll, &pitch, &yaw);
//		oricalc = 0;
//	  }
    osDelay(1);
 8003774:	2001      	movs	r0, #1
 8003776:	f00a fb94 	bl	800dea2 <osDelay>
 800377a:	e7fb      	b.n	8003774 <Start_Orientation+0x8>

0800377c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003780:	b672      	cpsid	i
}
 8003782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003784:	e7fe      	b.n	8003784 <Error_Handler+0x8>
	...

08003788 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	607b      	str	r3, [r7, #4]
 8003792:	4b12      	ldr	r3, [pc, #72]	; (80037dc <HAL_MspInit+0x54>)
 8003794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003796:	4a11      	ldr	r2, [pc, #68]	; (80037dc <HAL_MspInit+0x54>)
 8003798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800379c:	6453      	str	r3, [r2, #68]	; 0x44
 800379e:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <HAL_MspInit+0x54>)
 80037a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037a6:	607b      	str	r3, [r7, #4]
 80037a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	603b      	str	r3, [r7, #0]
 80037ae:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <HAL_MspInit+0x54>)
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	4a0a      	ldr	r2, [pc, #40]	; (80037dc <HAL_MspInit+0x54>)
 80037b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037b8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ba:	4b08      	ldr	r3, [pc, #32]	; (80037dc <HAL_MspInit+0x54>)
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c2:	603b      	str	r3, [r7, #0]
 80037c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	210f      	movs	r1, #15
 80037ca:	f06f 0001 	mvn.w	r0, #1
 80037ce:	f002 f962 	bl	8005a96 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037d2:	bf00      	nop
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40023800 	.word	0x40023800

080037e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08e      	sub	sp, #56	; 0x38
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a45      	ldr	r2, [pc, #276]	; (8003914 <HAL_ADC_MspInit+0x134>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d128      	bne.n	8003854 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	623b      	str	r3, [r7, #32]
 8003806:	4b44      	ldr	r3, [pc, #272]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380a:	4a43      	ldr	r2, [pc, #268]	; (8003918 <HAL_ADC_MspInit+0x138>)
 800380c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003810:	6453      	str	r3, [r2, #68]	; 0x44
 8003812:	4b41      	ldr	r3, [pc, #260]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	623b      	str	r3, [r7, #32]
 800381c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800381e:	2300      	movs	r3, #0
 8003820:	61fb      	str	r3, [r7, #28]
 8003822:	4b3d      	ldr	r3, [pc, #244]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	4a3c      	ldr	r2, [pc, #240]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	6313      	str	r3, [r2, #48]	; 0x30
 800382e:	4b3a      	ldr	r3, [pc, #232]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	61fb      	str	r3, [r7, #28]
 8003838:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = CRNT_Pin;
 800383a:	2320      	movs	r3, #32
 800383c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800383e:	2303      	movs	r3, #3
 8003840:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003842:	2300      	movs	r3, #0
 8003844:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CRNT_GPIO_Port, &GPIO_InitStruct);
 8003846:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800384a:	4619      	mov	r1, r3
 800384c:	4833      	ldr	r0, [pc, #204]	; (800391c <HAL_ADC_MspInit+0x13c>)
 800384e:	f002 fd5b 	bl	8006308 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003852:	e05a      	b.n	800390a <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a31      	ldr	r2, [pc, #196]	; (8003920 <HAL_ADC_MspInit+0x140>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d128      	bne.n	80038b0 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800385e:	2300      	movs	r3, #0
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	4b2d      	ldr	r3, [pc, #180]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003866:	4a2c      	ldr	r2, [pc, #176]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003868:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800386c:	6453      	str	r3, [r2, #68]	; 0x44
 800386e:	4b2a      	ldr	r3, [pc, #168]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003872:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003876:	61bb      	str	r3, [r7, #24]
 8003878:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	4b26      	ldr	r3, [pc, #152]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003882:	4a25      	ldr	r2, [pc, #148]	; (8003918 <HAL_ADC_MspInit+0x138>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	6313      	str	r3, [r2, #48]	; 0x30
 800388a:	4b23      	ldr	r3, [pc, #140]	; (8003918 <HAL_ADC_MspInit+0x138>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003896:	2310      	movs	r3, #16
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800389a:	2303      	movs	r3, #3
 800389c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389e:	2300      	movs	r3, #0
 80038a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038a6:	4619      	mov	r1, r3
 80038a8:	481c      	ldr	r0, [pc, #112]	; (800391c <HAL_ADC_MspInit+0x13c>)
 80038aa:	f002 fd2d 	bl	8006308 <HAL_GPIO_Init>
}
 80038ae:	e02c      	b.n	800390a <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <HAL_ADC_MspInit+0x144>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d127      	bne.n	800390a <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80038ba:	2300      	movs	r3, #0
 80038bc:	613b      	str	r3, [r7, #16]
 80038be:	4b16      	ldr	r3, [pc, #88]	; (8003918 <HAL_ADC_MspInit+0x138>)
 80038c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c2:	4a15      	ldr	r2, [pc, #84]	; (8003918 <HAL_ADC_MspInit+0x138>)
 80038c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038c8:	6453      	str	r3, [r2, #68]	; 0x44
 80038ca:	4b13      	ldr	r3, [pc, #76]	; (8003918 <HAL_ADC_MspInit+0x138>)
 80038cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <HAL_ADC_MspInit+0x138>)
 80038dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038de:	4a0e      	ldr	r2, [pc, #56]	; (8003918 <HAL_ADC_MspInit+0x138>)
 80038e0:	f043 0304 	orr.w	r3, r3, #4
 80038e4:	6313      	str	r3, [r2, #48]	; 0x30
 80038e6:	4b0c      	ldr	r3, [pc, #48]	; (8003918 <HAL_ADC_MspInit+0x138>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80038f2:	2308      	movs	r3, #8
 80038f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038f6:	2303      	movs	r3, #3
 80038f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003902:	4619      	mov	r1, r3
 8003904:	4808      	ldr	r0, [pc, #32]	; (8003928 <HAL_ADC_MspInit+0x148>)
 8003906:	f002 fcff 	bl	8006308 <HAL_GPIO_Init>
}
 800390a:	bf00      	nop
 800390c:	3738      	adds	r7, #56	; 0x38
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40012000 	.word	0x40012000
 8003918:	40023800 	.word	0x40023800
 800391c:	40020000 	.word	0x40020000
 8003920:	40012100 	.word	0x40012100
 8003924:	40012200 	.word	0x40012200
 8003928:	40020800 	.word	0x40020800

0800392c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b08e      	sub	sp, #56	; 0x38
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003934:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	605a      	str	r2, [r3, #4]
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	60da      	str	r2, [r3, #12]
 8003942:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a5c      	ldr	r2, [pc, #368]	; (8003abc <HAL_I2C_MspInit+0x190>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d12d      	bne.n	80039aa <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	4b5b      	ldr	r3, [pc, #364]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	4a5a      	ldr	r2, [pc, #360]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003958:	f043 0302 	orr.w	r3, r3, #2
 800395c:	6313      	str	r3, [r2, #48]	; 0x30
 800395e:	4b58      	ldr	r3, [pc, #352]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	623b      	str	r3, [r7, #32]
 8003968:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MAGN_SCL_Pin|MAGN_SDA_Pin;
 800396a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800396e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003970:	2312      	movs	r3, #18
 8003972:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003974:	2300      	movs	r3, #0
 8003976:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003978:	2303      	movs	r3, #3
 800397a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800397c:	2304      	movs	r3, #4
 800397e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003980:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003984:	4619      	mov	r1, r3
 8003986:	484f      	ldr	r0, [pc, #316]	; (8003ac4 <HAL_I2C_MspInit+0x198>)
 8003988:	f002 fcbe 	bl	8006308 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800398c:	2300      	movs	r3, #0
 800398e:	61fb      	str	r3, [r7, #28]
 8003990:	4b4b      	ldr	r3, [pc, #300]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003994:	4a4a      	ldr	r2, [pc, #296]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003996:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800399a:	6413      	str	r3, [r2, #64]	; 0x40
 800399c:	4b48      	ldr	r3, [pc, #288]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 800399e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039a4:	61fb      	str	r3, [r7, #28]
 80039a6:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80039a8:	e083      	b.n	8003ab2 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a46      	ldr	r2, [pc, #280]	; (8003ac8 <HAL_I2C_MspInit+0x19c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d12d      	bne.n	8003a10 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
 80039b8:	4b41      	ldr	r3, [pc, #260]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 80039ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039bc:	4a40      	ldr	r2, [pc, #256]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 80039be:	f043 0302 	orr.w	r3, r3, #2
 80039c2:	6313      	str	r3, [r2, #48]	; 0x30
 80039c4:	4b3e      	ldr	r3, [pc, #248]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 80039c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	61bb      	str	r3, [r7, #24]
 80039ce:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = PRESS_SCL_Pin|PRESS_SDA_Pin;
 80039d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80039d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039d6:	2312      	movs	r3, #18
 80039d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039de:	2303      	movs	r3, #3
 80039e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80039e2:	2304      	movs	r3, #4
 80039e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039ea:	4619      	mov	r1, r3
 80039ec:	4835      	ldr	r0, [pc, #212]	; (8003ac4 <HAL_I2C_MspInit+0x198>)
 80039ee:	f002 fc8b 	bl	8006308 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80039f2:	2300      	movs	r3, #0
 80039f4:	617b      	str	r3, [r7, #20]
 80039f6:	4b32      	ldr	r3, [pc, #200]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	4a31      	ldr	r2, [pc, #196]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 80039fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a00:	6413      	str	r3, [r2, #64]	; 0x40
 8003a02:	4b2f      	ldr	r3, [pc, #188]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	697b      	ldr	r3, [r7, #20]
}
 8003a0e:	e050      	b.n	8003ab2 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a2d      	ldr	r2, [pc, #180]	; (8003acc <HAL_I2C_MspInit+0x1a0>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d14b      	bne.n	8003ab2 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	4b28      	ldr	r3, [pc, #160]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	4a27      	ldr	r2, [pc, #156]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a24:	f043 0304 	orr.w	r3, r3, #4
 8003a28:	6313      	str	r3, [r2, #48]	; 0x30
 8003a2a:	4b25      	ldr	r3, [pc, #148]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	f003 0304 	and.w	r3, r3, #4
 8003a32:	613b      	str	r3, [r7, #16]
 8003a34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	4b21      	ldr	r3, [pc, #132]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	4a20      	ldr	r2, [pc, #128]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a40:	f043 0301 	orr.w	r3, r3, #1
 8003a44:	6313      	str	r3, [r2, #48]	; 0x30
 8003a46:	4b1e      	ldr	r3, [pc, #120]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a58:	2312      	movs	r3, #18
 8003a5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a60:	2303      	movs	r3, #3
 8003a62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a64:	2304      	movs	r3, #4
 8003a66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4818      	ldr	r0, [pc, #96]	; (8003ad0 <HAL_I2C_MspInit+0x1a4>)
 8003a70:	f002 fc4a 	bl	8006308 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a7a:	2312      	movs	r3, #18
 8003a7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a82:	2303      	movs	r3, #3
 8003a84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a86:	2304      	movs	r3, #4
 8003a88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a8e:	4619      	mov	r1, r3
 8003a90:	4810      	ldr	r0, [pc, #64]	; (8003ad4 <HAL_I2C_MspInit+0x1a8>)
 8003a92:	f002 fc39 	bl	8006308 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003a96:	2300      	movs	r3, #0
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003aa0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_I2C_MspInit+0x194>)
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
}
 8003ab2:	bf00      	nop
 8003ab4:	3738      	adds	r7, #56	; 0x38
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40005400 	.word	0x40005400
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	40020400 	.word	0x40020400
 8003ac8:	40005800 	.word	0x40005800
 8003acc:	40005c00 	.word	0x40005c00
 8003ad0:	40020800 	.word	0x40020800
 8003ad4:	40020000 	.word	0x40020000

08003ad8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08a      	sub	sp, #40	; 0x28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae0:	f107 0314 	add.w	r3, r7, #20
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	60da      	str	r2, [r3, #12]
 8003aee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a19      	ldr	r2, [pc, #100]	; (8003b5c <HAL_SPI_MspInit+0x84>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d12c      	bne.n	8003b54 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	613b      	str	r3, [r7, #16]
 8003afe:	4b18      	ldr	r3, [pc, #96]	; (8003b60 <HAL_SPI_MspInit+0x88>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	4a17      	ldr	r2, [pc, #92]	; (8003b60 <HAL_SPI_MspInit+0x88>)
 8003b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b08:	6413      	str	r3, [r2, #64]	; 0x40
 8003b0a:	4b15      	ldr	r3, [pc, #84]	; (8003b60 <HAL_SPI_MspInit+0x88>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b12:	613b      	str	r3, [r7, #16]
 8003b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
 8003b1a:	4b11      	ldr	r3, [pc, #68]	; (8003b60 <HAL_SPI_MspInit+0x88>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1e:	4a10      	ldr	r2, [pc, #64]	; (8003b60 <HAL_SPI_MspInit+0x88>)
 8003b20:	f043 0302 	orr.w	r3, r3, #2
 8003b24:	6313      	str	r3, [r2, #48]	; 0x30
 8003b26:	4b0e      	ldr	r3, [pc, #56]	; (8003b60 <HAL_SPI_MspInit+0x88>)
 8003b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8003b32:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003b36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b40:	2303      	movs	r3, #3
 8003b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b44:	2305      	movs	r3, #5
 8003b46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b48:	f107 0314 	add.w	r3, r7, #20
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4805      	ldr	r0, [pc, #20]	; (8003b64 <HAL_SPI_MspInit+0x8c>)
 8003b50:	f002 fbda 	bl	8006308 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003b54:	bf00      	nop
 8003b56:	3728      	adds	r7, #40	; 0x28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40003800 	.word	0x40003800
 8003b60:	40023800 	.word	0x40023800
 8003b64:	40020400 	.word	0x40020400

08003b68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b08e      	sub	sp, #56	; 0x38
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	609a      	str	r2, [r3, #8]
 8003b7c:	60da      	str	r2, [r3, #12]
 8003b7e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b88:	d134      	bne.n	8003bf4 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	623b      	str	r3, [r7, #32]
 8003b8e:	4b55      	ldr	r3, [pc, #340]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	4a54      	ldr	r2, [pc, #336]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003b94:	f043 0301 	orr.w	r3, r3, #1
 8003b98:	6413      	str	r3, [r2, #64]	; 0x40
 8003b9a:	4b52      	ldr	r3, [pc, #328]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	623b      	str	r3, [r7, #32]
 8003ba4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	61fb      	str	r3, [r7, #28]
 8003baa:	4b4e      	ldr	r3, [pc, #312]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bae:	4a4d      	ldr	r2, [pc, #308]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003bb0:	f043 0301 	orr.w	r3, r3, #1
 8003bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bb6:	4b4b      	ldr	r3, [pc, #300]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	61fb      	str	r3, [r7, #28]
 8003bc0:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bda:	4619      	mov	r1, r3
 8003bdc:	4842      	ldr	r0, [pc, #264]	; (8003ce8 <HAL_TIM_Base_MspInit+0x180>)
 8003bde:	f002 fb93 	bl	8006308 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003be2:	2200      	movs	r2, #0
 8003be4:	2105      	movs	r1, #5
 8003be6:	201c      	movs	r0, #28
 8003be8:	f001 ff55 	bl	8005a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bec:	201c      	movs	r0, #28
 8003bee:	f001 ff6e 	bl	8005ace <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003bf2:	e072      	b.n	8003cda <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM3)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a3c      	ldr	r2, [pc, #240]	; (8003cec <HAL_TIM_Base_MspInit+0x184>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d10e      	bne.n	8003c1c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61bb      	str	r3, [r7, #24]
 8003c02:	4b38      	ldr	r3, [pc, #224]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	4a37      	ldr	r2, [pc, #220]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c08:	f043 0302 	orr.w	r3, r3, #2
 8003c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c0e:	4b35      	ldr	r3, [pc, #212]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	61bb      	str	r3, [r7, #24]
 8003c18:	69bb      	ldr	r3, [r7, #24]
}
 8003c1a:	e05e      	b.n	8003cda <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM4)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a33      	ldr	r2, [pc, #204]	; (8003cf0 <HAL_TIM_Base_MspInit+0x188>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d10e      	bne.n	8003c44 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	4b2e      	ldr	r3, [pc, #184]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	4a2d      	ldr	r2, [pc, #180]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c30:	f043 0304 	orr.w	r3, r3, #4
 8003c34:	6413      	str	r3, [r2, #64]	; 0x40
 8003c36:	4b2b      	ldr	r3, [pc, #172]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3a:	f003 0304 	and.w	r3, r3, #4
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	697b      	ldr	r3, [r7, #20]
}
 8003c42:	e04a      	b.n	8003cda <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM6)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a2a      	ldr	r2, [pc, #168]	; (8003cf4 <HAL_TIM_Base_MspInit+0x18c>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d116      	bne.n	8003c7c <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	613b      	str	r3, [r7, #16]
 8003c52:	4b24      	ldr	r3, [pc, #144]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	4a23      	ldr	r2, [pc, #140]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c58:	f043 0310 	orr.w	r3, r3, #16
 8003c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c5e:	4b21      	ldr	r3, [pc, #132]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2105      	movs	r1, #5
 8003c6e:	2036      	movs	r0, #54	; 0x36
 8003c70:	f001 ff11 	bl	8005a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c74:	2036      	movs	r0, #54	; 0x36
 8003c76:	f001 ff2a 	bl	8005ace <HAL_NVIC_EnableIRQ>
}
 8003c7a:	e02e      	b.n	8003cda <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM7)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a1d      	ldr	r2, [pc, #116]	; (8003cf8 <HAL_TIM_Base_MspInit+0x190>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d116      	bne.n	8003cb4 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c86:	2300      	movs	r3, #0
 8003c88:	60fb      	str	r3, [r7, #12]
 8003c8a:	4b16      	ldr	r3, [pc, #88]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	4a15      	ldr	r2, [pc, #84]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c90:	f043 0320 	orr.w	r3, r3, #32
 8003c94:	6413      	str	r3, [r2, #64]	; 0x40
 8003c96:	4b13      	ldr	r3, [pc, #76]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f003 0320 	and.w	r3, r3, #32
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	2105      	movs	r1, #5
 8003ca6:	2037      	movs	r0, #55	; 0x37
 8003ca8:	f001 fef5 	bl	8005a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003cac:	2037      	movs	r0, #55	; 0x37
 8003cae:	f001 ff0e 	bl	8005ace <HAL_NVIC_EnableIRQ>
}
 8003cb2:	e012      	b.n	8003cda <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM10)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a10      	ldr	r2, [pc, #64]	; (8003cfc <HAL_TIM_Base_MspInit+0x194>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d10d      	bne.n	8003cda <HAL_TIM_Base_MspInit+0x172>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	60bb      	str	r3, [r7, #8]
 8003cc2:	4b08      	ldr	r3, [pc, #32]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc6:	4a07      	ldr	r2, [pc, #28]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8003cce:	4b05      	ldr	r3, [pc, #20]	; (8003ce4 <HAL_TIM_Base_MspInit+0x17c>)
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
}
 8003cda:	bf00      	nop
 8003cdc:	3738      	adds	r7, #56	; 0x38
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	40023800 	.word	0x40023800
 8003ce8:	40020000 	.word	0x40020000
 8003cec:	40000400 	.word	0x40000400
 8003cf0:	40000800 	.word	0x40000800
 8003cf4:	40001000 	.word	0x40001000
 8003cf8:	40001400 	.word	0x40001400
 8003cfc:	40014400 	.word	0x40014400

08003d00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08a      	sub	sp, #40	; 0x28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d08:	f107 0314 	add.w	r3, r7, #20
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	605a      	str	r2, [r3, #4]
 8003d12:	609a      	str	r2, [r3, #8]
 8003d14:	60da      	str	r2, [r3, #12]
 8003d16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a21      	ldr	r2, [pc, #132]	; (8003da4 <HAL_TIM_MspPostInit+0xa4>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d13b      	bne.n	8003d9a <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d22:	2300      	movs	r3, #0
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	4b20      	ldr	r3, [pc, #128]	; (8003da8 <HAL_TIM_MspPostInit+0xa8>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	4a1f      	ldr	r2, [pc, #124]	; (8003da8 <HAL_TIM_MspPostInit+0xa8>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6313      	str	r3, [r2, #48]	; 0x30
 8003d32:	4b1d      	ldr	r3, [pc, #116]	; (8003da8 <HAL_TIM_MspPostInit+0xa8>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	4b19      	ldr	r3, [pc, #100]	; (8003da8 <HAL_TIM_MspPostInit+0xa8>)
 8003d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d46:	4a18      	ldr	r2, [pc, #96]	; (8003da8 <HAL_TIM_MspPostInit+0xa8>)
 8003d48:	f043 0302 	orr.w	r3, r3, #2
 8003d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d4e:	4b16      	ldr	r3, [pc, #88]	; (8003da8 <HAL_TIM_MspPostInit+0xa8>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8003d5a:	23c0      	movs	r3, #192	; 0xc0
 8003d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d5e:	2302      	movs	r3, #2
 8003d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d62:	2300      	movs	r3, #0
 8003d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d66:	2300      	movs	r3, #0
 8003d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d6e:	f107 0314 	add.w	r3, r7, #20
 8003d72:	4619      	mov	r1, r3
 8003d74:	480d      	ldr	r0, [pc, #52]	; (8003dac <HAL_TIM_MspPostInit+0xac>)
 8003d76:	f002 fac7 	bl	8006308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d7e:	2302      	movs	r3, #2
 8003d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d86:	2300      	movs	r3, #0
 8003d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d8e:	f107 0314 	add.w	r3, r7, #20
 8003d92:	4619      	mov	r1, r3
 8003d94:	4806      	ldr	r0, [pc, #24]	; (8003db0 <HAL_TIM_MspPostInit+0xb0>)
 8003d96:	f002 fab7 	bl	8006308 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003d9a:	bf00      	nop
 8003d9c:	3728      	adds	r7, #40	; 0x28
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40000400 	.word	0x40000400
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40020000 	.word	0x40020000
 8003db0:	40020400 	.word	0x40020400

08003db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b090      	sub	sp, #64	; 0x40
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dbc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]
 8003dc4:	605a      	str	r2, [r3, #4]
 8003dc6:	609a      	str	r2, [r3, #8]
 8003dc8:	60da      	str	r2, [r3, #12]
 8003dca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a81      	ldr	r2, [pc, #516]	; (8003fd8 <HAL_UART_MspInit+0x224>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d15d      	bne.n	8003e92 <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dda:	4b80      	ldr	r3, [pc, #512]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dde:	4a7f      	ldr	r2, [pc, #508]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003de0:	f043 0310 	orr.w	r3, r3, #16
 8003de4:	6453      	str	r3, [r2, #68]	; 0x44
 8003de6:	4b7d      	ldr	r3, [pc, #500]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	62bb      	str	r3, [r7, #40]	; 0x28
 8003df0:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
 8003df6:	4b79      	ldr	r3, [pc, #484]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	4a78      	ldr	r2, [pc, #480]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003dfc:	f043 0301 	orr.w	r3, r3, #1
 8003e00:	6313      	str	r3, [r2, #48]	; 0x30
 8003e02:	4b76      	ldr	r3, [pc, #472]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RECEIVER_TX_Pin|RECEIVER_RX_Pin;
 8003e0e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e14:	2302      	movs	r3, #2
 8003e16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e20:	2307      	movs	r3, #7
 8003e22:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e28:	4619      	mov	r1, r3
 8003e2a:	486d      	ldr	r0, [pc, #436]	; (8003fe0 <HAL_UART_MspInit+0x22c>)
 8003e2c:	f002 fa6c 	bl	8006308 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003e30:	4b6c      	ldr	r3, [pc, #432]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e32:	4a6d      	ldr	r2, [pc, #436]	; (8003fe8 <HAL_UART_MspInit+0x234>)
 8003e34:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003e36:	4b6b      	ldr	r3, [pc, #428]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e38:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e3c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e3e:	4b69      	ldr	r3, [pc, #420]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e44:	4b67      	ldr	r3, [pc, #412]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e4a:	4b66      	ldr	r3, [pc, #408]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e50:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e52:	4b64      	ldr	r3, [pc, #400]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e58:	4b62      	ldr	r3, [pc, #392]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003e5e:	4b61      	ldr	r3, [pc, #388]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e64:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e66:	4b5f      	ldr	r3, [pc, #380]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e68:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003e6c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e6e:	4b5d      	ldr	r3, [pc, #372]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e74:	485b      	ldr	r0, [pc, #364]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e76:	f001 fe45 	bl	8005b04 <HAL_DMA_Init>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d001      	beq.n	8003e84 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003e80:	f7ff fc7c 	bl	800377c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a57      	ldr	r2, [pc, #348]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e88:	639a      	str	r2, [r3, #56]	; 0x38
 8003e8a:	4a56      	ldr	r2, [pc, #344]	; (8003fe4 <HAL_UART_MspInit+0x230>)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003e90:	e09d      	b.n	8003fce <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART2)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a55      	ldr	r2, [pc, #340]	; (8003fec <HAL_UART_MspInit+0x238>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d134      	bne.n	8003f06 <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	623b      	str	r3, [r7, #32]
 8003ea0:	4b4e      	ldr	r3, [pc, #312]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	4a4d      	ldr	r2, [pc, #308]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8003eac:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb4:	623b      	str	r3, [r7, #32]
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb8:	2300      	movs	r3, #0
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	4b47      	ldr	r3, [pc, #284]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec0:	4a46      	ldr	r2, [pc, #280]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003ec2:	f043 0301 	orr.w	r3, r3, #1
 8003ec6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec8:	4b44      	ldr	r3, [pc, #272]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	61fb      	str	r3, [r7, #28]
 8003ed2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003ed4:	230c      	movs	r3, #12
 8003ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ed8:	2302      	movs	r3, #2
 8003eda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003edc:	2300      	movs	r3, #0
 8003ede:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ee4:	2307      	movs	r3, #7
 8003ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003eec:	4619      	mov	r1, r3
 8003eee:	483c      	ldr	r0, [pc, #240]	; (8003fe0 <HAL_UART_MspInit+0x22c>)
 8003ef0:	f002 fa0a 	bl	8006308 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2105      	movs	r1, #5
 8003ef8:	2026      	movs	r0, #38	; 0x26
 8003efa:	f001 fdcc 	bl	8005a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003efe:	2026      	movs	r0, #38	; 0x26
 8003f00:	f001 fde5 	bl	8005ace <HAL_NVIC_EnableIRQ>
}
 8003f04:	e063      	b.n	8003fce <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART3)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a39      	ldr	r2, [pc, #228]	; (8003ff0 <HAL_UART_MspInit+0x23c>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d12d      	bne.n	8003f6c <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f10:	2300      	movs	r3, #0
 8003f12:	61bb      	str	r3, [r7, #24]
 8003f14:	4b31      	ldr	r3, [pc, #196]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f18:	4a30      	ldr	r2, [pc, #192]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f1e:	6413      	str	r3, [r2, #64]	; 0x40
 8003f20:	4b2e      	ldr	r3, [pc, #184]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f28:	61bb      	str	r3, [r7, #24]
 8003f2a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	4b2a      	ldr	r3, [pc, #168]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f34:	4a29      	ldr	r2, [pc, #164]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f36:	f043 0304 	orr.w	r3, r3, #4
 8003f3a:	6313      	str	r3, [r2, #48]	; 0x30
 8003f3c:	4b27      	ldr	r3, [pc, #156]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003f48:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f4e:	2302      	movs	r3, #2
 8003f50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f56:	2303      	movs	r3, #3
 8003f58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003f5a:	2307      	movs	r3, #7
 8003f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f62:	4619      	mov	r1, r3
 8003f64:	4823      	ldr	r0, [pc, #140]	; (8003ff4 <HAL_UART_MspInit+0x240>)
 8003f66:	f002 f9cf 	bl	8006308 <HAL_GPIO_Init>
}
 8003f6a:	e030      	b.n	8003fce <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART6)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a21      	ldr	r2, [pc, #132]	; (8003ff8 <HAL_UART_MspInit+0x244>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d12b      	bne.n	8003fce <HAL_UART_MspInit+0x21a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	4b18      	ldr	r3, [pc, #96]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	4a17      	ldr	r2, [pc, #92]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f80:	f043 0320 	orr.w	r3, r3, #32
 8003f84:	6453      	str	r3, [r2, #68]	; 0x44
 8003f86:	4b15      	ldr	r3, [pc, #84]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f8a:	f003 0320 	and.w	r3, r3, #32
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f92:	2300      	movs	r3, #0
 8003f94:	60fb      	str	r3, [r7, #12]
 8003f96:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9a:	4a10      	ldr	r2, [pc, #64]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003f9c:	f043 0304 	orr.w	r3, r3, #4
 8003fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fa2:	4b0e      	ldr	r3, [pc, #56]	; (8003fdc <HAL_UART_MspInit+0x228>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003fae:	23c0      	movs	r3, #192	; 0xc0
 8003fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003fbe:	2308      	movs	r3, #8
 8003fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	480a      	ldr	r0, [pc, #40]	; (8003ff4 <HAL_UART_MspInit+0x240>)
 8003fca:	f002 f99d 	bl	8006308 <HAL_GPIO_Init>
}
 8003fce:	bf00      	nop
 8003fd0:	3740      	adds	r7, #64	; 0x40
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40011000 	.word	0x40011000
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	40020000 	.word	0x40020000
 8003fe4:	2000094c 	.word	0x2000094c
 8003fe8:	40026440 	.word	0x40026440
 8003fec:	40004400 	.word	0x40004400
 8003ff0:	40004800 	.word	0x40004800
 8003ff4:	40020800 	.word	0x40020800
 8003ff8:	40011400 	.word	0x40011400

08003ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004000:	e7fe      	b.n	8004000 <NMI_Handler+0x4>

08004002 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004002:	b480      	push	{r7}
 8004004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004006:	e7fe      	b.n	8004006 <HardFault_Handler+0x4>

08004008 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800400c:	e7fe      	b.n	800400c <MemManage_Handler+0x4>

0800400e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800400e:	b480      	push	{r7}
 8004010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004012:	e7fe      	b.n	8004012 <BusFault_Handler+0x4>

08004014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004018:	e7fe      	b.n	8004018 <UsageFault_Handler+0x4>

0800401a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800402c:	f001 f9b2 	bl	8005394 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004030:	f00b fa06 	bl	800f440 <xTaskGetSchedulerState>
 8004034:	4603      	mov	r3, r0
 8004036:	2b01      	cmp	r3, #1
 8004038:	d001      	beq.n	800403e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800403a:	f00b fccd 	bl	800f9d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	bd80      	pop	{r7, pc}

08004042 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8004046:	2001      	movs	r0, #1
 8004048:	f002 fb2e 	bl	80066a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800404c:	bf00      	nop
 800404e:	bd80      	pop	{r7, pc}

08004050 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IT_PRESS_Pin);
 8004054:	2004      	movs	r0, #4
 8004056:	f002 fb27 	bl	80066a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004064:	4802      	ldr	r0, [pc, #8]	; (8004070 <TIM2_IRQHandler+0x10>)
 8004066:	f004 ffa0 	bl	8008faa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	2000068c 	.word	0x2000068c

08004074 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004078:	4802      	ldr	r0, [pc, #8]	; (8004084 <USART2_IRQHandler+0x10>)
 800407a:	f006 f973 	bl	800a364 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20000880 	.word	0x20000880

08004088 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IT_GYRO_Pin);
 800408c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004090:	f002 fb0a 	bl	80066a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IT_ACC_Pin);
 8004094:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004098:	f002 fb06 	bl	80066a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IT_MAGN_Pin);
 800409c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80040a0:	f002 fb02 	bl	80066a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80040a4:	bf00      	nop
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80040ac:	4802      	ldr	r0, [pc, #8]	; (80040b8 <TIM6_DAC_IRQHandler+0x10>)
 80040ae:	f004 ff7c 	bl	8008faa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80040b2:	bf00      	nop
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000764 	.word	0x20000764

080040bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80040c0:	4802      	ldr	r0, [pc, #8]	; (80040cc <TIM7_IRQHandler+0x10>)
 80040c2:	f004 ff72 	bl	8008faa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80040c6:	bf00      	nop
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200007ac 	.word	0x200007ac

080040d0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80040d4:	4802      	ldr	r0, [pc, #8]	; (80040e0 <DMA2_Stream2_IRQHandler+0x10>)
 80040d6:	f001 fead 	bl	8005e34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80040da:	bf00      	nop
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	2000094c 	.word	0x2000094c

080040e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
  return 1;
 80040e8:	2301      	movs	r3, #1
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <_kill>:

int _kill(int pid, int sig)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80040fe:	f00b fea5 	bl	800fe4c <__errno>
 8004102:	4603      	mov	r3, r0
 8004104:	2216      	movs	r2, #22
 8004106:	601a      	str	r2, [r3, #0]
  return -1;
 8004108:	f04f 33ff 	mov.w	r3, #4294967295
}
 800410c:	4618      	mov	r0, r3
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <_exit>:

void _exit (int status)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800411c:	f04f 31ff 	mov.w	r1, #4294967295
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7ff ffe7 	bl	80040f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004126:	e7fe      	b.n	8004126 <_exit+0x12>

08004128 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004134:	2300      	movs	r3, #0
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	e00a      	b.n	8004150 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800413a:	f3af 8000 	nop.w
 800413e:	4601      	mov	r1, r0
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	1c5a      	adds	r2, r3, #1
 8004144:	60ba      	str	r2, [r7, #8]
 8004146:	b2ca      	uxtb	r2, r1
 8004148:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	3301      	adds	r3, #1
 800414e:	617b      	str	r3, [r7, #20]
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	429a      	cmp	r2, r3
 8004156:	dbf0      	blt.n	800413a <_read+0x12>
  }

  return len;
 8004158:	687b      	ldr	r3, [r7, #4]
}
 800415a:	4618      	mov	r0, r3
 800415c:	3718      	adds	r7, #24
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b086      	sub	sp, #24
 8004166:	af00      	add	r7, sp, #0
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	e009      	b.n	8004188 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	1c5a      	adds	r2, r3, #1
 8004178:	60ba      	str	r2, [r7, #8]
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	3301      	adds	r3, #1
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	429a      	cmp	r2, r3
 800418e:	dbf1      	blt.n	8004174 <_write+0x12>
  }
  return len;
 8004190:	687b      	ldr	r3, [r7, #4]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <_close>:

int _close(int file)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80041a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr

080041b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80041b2:	b480      	push	{r7}
 80041b4:	b083      	sub	sp, #12
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
 80041ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041c2:	605a      	str	r2, [r3, #4]
  return 0;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <_isatty>:

int _isatty(int file)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041da:	2301      	movs	r3, #1
}
 80041dc:	4618      	mov	r0, r3
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
	...

08004204 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800420c:	4a14      	ldr	r2, [pc, #80]	; (8004260 <_sbrk+0x5c>)
 800420e:	4b15      	ldr	r3, [pc, #84]	; (8004264 <_sbrk+0x60>)
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004218:	4b13      	ldr	r3, [pc, #76]	; (8004268 <_sbrk+0x64>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d102      	bne.n	8004226 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004220:	4b11      	ldr	r3, [pc, #68]	; (8004268 <_sbrk+0x64>)
 8004222:	4a12      	ldr	r2, [pc, #72]	; (800426c <_sbrk+0x68>)
 8004224:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004226:	4b10      	ldr	r3, [pc, #64]	; (8004268 <_sbrk+0x64>)
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4413      	add	r3, r2
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	429a      	cmp	r2, r3
 8004232:	d207      	bcs.n	8004244 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004234:	f00b fe0a 	bl	800fe4c <__errno>
 8004238:	4603      	mov	r3, r0
 800423a:	220c      	movs	r2, #12
 800423c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800423e:	f04f 33ff 	mov.w	r3, #4294967295
 8004242:	e009      	b.n	8004258 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004244:	4b08      	ldr	r3, [pc, #32]	; (8004268 <_sbrk+0x64>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800424a:	4b07      	ldr	r3, [pc, #28]	; (8004268 <_sbrk+0x64>)
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4413      	add	r3, r2
 8004252:	4a05      	ldr	r2, [pc, #20]	; (8004268 <_sbrk+0x64>)
 8004254:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004256:	68fb      	ldr	r3, [r7, #12]
}
 8004258:	4618      	mov	r0, r3
 800425a:	3718      	adds	r7, #24
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	20020000 	.word	0x20020000
 8004264:	00000400 	.word	0x00000400
 8004268:	20002b58 	.word	0x20002b58
 800426c:	200068c8 	.word	0x200068c8

08004270 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004270:	b480      	push	{r7}
 8004272:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004274:	4b06      	ldr	r3, [pc, #24]	; (8004290 <SystemInit+0x20>)
 8004276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427a:	4a05      	ldr	r2, [pc, #20]	; (8004290 <SystemInit+0x20>)
 800427c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004280:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004284:	bf00      	nop
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	e000ed00 	.word	0xe000ed00

08004294 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004294:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004298:	480d      	ldr	r0, [pc, #52]	; (80042d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800429a:	490e      	ldr	r1, [pc, #56]	; (80042d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800429c:	4a0e      	ldr	r2, [pc, #56]	; (80042d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800429e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042a0:	e002      	b.n	80042a8 <LoopCopyDataInit>

080042a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042a6:	3304      	adds	r3, #4

080042a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042ac:	d3f9      	bcc.n	80042a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042ae:	4a0b      	ldr	r2, [pc, #44]	; (80042dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80042b0:	4c0b      	ldr	r4, [pc, #44]	; (80042e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80042b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042b4:	e001      	b.n	80042ba <LoopFillZerobss>

080042b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042b8:	3204      	adds	r2, #4

080042ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042bc:	d3fb      	bcc.n	80042b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80042be:	f7ff ffd7 	bl	8004270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80042c2:	f00b fdc9 	bl	800fe58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042c6:	f7fd f939 	bl	800153c <main>
  bx  lr    
 80042ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80042cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80042d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042d4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80042d8:	08015770 	.word	0x08015770
  ldr r2, =_sbss
 80042dc:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80042e0:	200068c8 	.word	0x200068c8

080042e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042e4:	e7fe      	b.n	80042e4 <ADC_IRQHandler>
	...

080042e8 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	887a      	ldrh	r2, [r7, #2]
 8004306:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a3a      	ldr	r2, [r7, #32]
 800430c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004312:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	75fb      	strb	r3, [r7, #23]
	/*
	 *
	 * ACCELEROMETER
	 *
	 */
	uint8_t chipID=2;
 8004324:	2302      	movs	r3, #2
 8004326:	75bb      	strb	r3, [r7, #22]
		}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
		HAL_Delay(200);
	}*/
	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6858      	ldr	r0, [r3, #4]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	899b      	ldrh	r3, [r3, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	4619      	mov	r1, r3
 8004334:	f002 f984 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004338:	2001      	movs	r0, #1
 800433a:	f001 f84b 	bl	80053d4 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6858      	ldr	r0, [r3, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	899b      	ldrh	r3, [r3, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	4619      	mov	r1, r3
 800434a:	f002 f979 	bl	8006640 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800434e:	2032      	movs	r0, #50	; 0x32
 8004350:	f001 f840 	bl	80053d4 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8004354:	22b6      	movs	r2, #182	; 0xb6
 8004356:	217e      	movs	r1, #126	; 0x7e
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 f95b 	bl	8004614 <BMI088_WriteAccRegister>
 800435e:	4603      	mov	r3, r0
 8004360:	461a      	mov	r2, r3
 8004362:	7dfb      	ldrb	r3, [r7, #23]
 8004364:	4413      	add	r3, r2
 8004366:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8004368:	2032      	movs	r0, #50	; 0x32
 800436a:	f001 f833 	bl	80053d4 <HAL_Delay>

	/* Check chip ID */
	chipID=2;
 800436e:	2302      	movs	r3, #2
 8004370:	75bb      	strb	r3, [r7, #22]

	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8004372:	f107 0316 	add.w	r3, r7, #22
 8004376:	461a      	mov	r2, r3
 8004378:	2100      	movs	r1, #0
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f8d0 	bl	8004520 <BMI088_ReadAccRegister>
 8004380:	4603      	mov	r3, r0
 8004382:	461a      	mov	r2, r3
 8004384:	7dfb      	ldrb	r3, [r7, #23]
 8004386:	4413      	add	r3, r2
 8004388:	75fb      	strb	r3, [r7, #23]

	/*HAL_Delay(10);
	//status += BMI088_ReadAccRegister(imu, 0x02, &chipID); //0x02 ACC_ERR_REG return 0xFF ->fatal error
	status += BMI088_ReadAccRegister(imu, 0x02, &chipID);*/

	HAL_Delay(10);
 800438a:	200a      	movs	r0, #10
 800438c:	f001 f822 	bl	80053d4 <HAL_Delay>

	/* Configure accelerometer  */

	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA9); /* (0xA8 no oversampling, ODR = 100 Hz, BW = 40 Hz), 200 Hz no oversampling 0xA9, 0x99 200Hz OSR2  */
 8004390:	22a9      	movs	r2, #169	; 0xa9
 8004392:	2140      	movs	r1, #64	; 0x40
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 f93d 	bl	8004614 <BMI088_WriteAccRegister>
 800439a:	4603      	mov	r3, r0
 800439c:	461a      	mov	r2, r3
 800439e:	7dfb      	ldrb	r3, [r7, #23]
 80043a0:	4413      	add	r3, r2
 80043a2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80043a4:	200a      	movs	r0, #10
 80043a6:	f001 f815 	bl	80053d4 <HAL_Delay>


	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 80043aa:	2200      	movs	r2, #0
 80043ac:	2141      	movs	r1, #65	; 0x41
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f930 	bl	8004614 <BMI088_WriteAccRegister>
 80043b4:	4603      	mov	r3, r0
 80043b6:	461a      	mov	r2, r3
 80043b8:	7dfb      	ldrb	r3, [r7, #23]
 80043ba:	4413      	add	r3, r2
 80043bc:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80043be:	200a      	movs	r0, #10
 80043c0:	f001 f808 	bl	80053d4 <HAL_Delay>


	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 80043c4:	220a      	movs	r2, #10
 80043c6:	2153      	movs	r1, #83	; 0x53
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f923 	bl	8004614 <BMI088_WriteAccRegister>
 80043ce:	4603      	mov	r3, r0
 80043d0:	461a      	mov	r2, r3
 80043d2:	7dfb      	ldrb	r3, [r7, #23]
 80043d4:	4413      	add	r3, r2
 80043d6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80043d8:	200a      	movs	r0, #10
 80043da:	f000 fffb 	bl	80053d4 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);//ACC INT -> INT1
 80043de:	2204      	movs	r2, #4
 80043e0:	2158      	movs	r1, #88	; 0x58
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 f916 	bl	8004614 <BMI088_WriteAccRegister>
 80043e8:	4603      	mov	r3, r0
 80043ea:	461a      	mov	r2, r3
 80043ec:	7dfb      	ldrb	r3, [r7, #23]
 80043ee:	4413      	add	r3, r2
 80043f0:	75fb      	strb	r3, [r7, #23]

	HAL_Delay(10);
 80043f2:	200a      	movs	r0, #10
 80043f4:	f000 ffee 	bl	80053d4 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 80043f8:	2200      	movs	r2, #0
 80043fa:	217c      	movs	r1, #124	; 0x7c
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f909 	bl	8004614 <BMI088_WriteAccRegister>
 8004402:	4603      	mov	r3, r0
 8004404:	461a      	mov	r2, r3
 8004406:	7dfb      	ldrb	r3, [r7, #23]
 8004408:	4413      	add	r3, r2
 800440a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800440c:	200a      	movs	r0, #10
 800440e:	f000 ffe1 	bl	80053d4 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 8004412:	2204      	movs	r2, #4
 8004414:	217d      	movs	r1, #125	; 0x7d
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 f8fc 	bl	8004614 <BMI088_WriteAccRegister>
 800441c:	4603      	mov	r3, r0
 800441e:	461a      	mov	r2, r3
 8004420:	7dfb      	ldrb	r3, [r7, #23]
 8004422:	4413      	add	r3, r2
 8004424:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004426:	200a      	movs	r0, #10
 8004428:	f000 ffd4 	bl	80053d4 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2), 9.81 g-constant, 32768 normalize raw data, 2^(<0x41>+1)*1.5, <0x41> is the acc range register */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4a3a      	ldr	r2, [pc, #232]	; (8004518 <BMI088_Init+0x230>)
 8004430:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2292      	movs	r2, #146	; 0x92
 8004436:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6898      	ldr	r0, [r3, #8]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	89db      	ldrh	r3, [r3, #14]
 8004440:	2201      	movs	r2, #1
 8004442:	4619      	mov	r1, r3
 8004444:	f002 f8fc 	bl	8006640 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8004448:	22b6      	movs	r2, #182	; 0xb6
 800444a:	2114      	movs	r1, #20
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 f91b 	bl	8004688 <BMI088_WriteGyrRegister>
 8004452:	4603      	mov	r3, r0
 8004454:	461a      	mov	r2, r3
 8004456:	7dfb      	ldrb	r3, [r7, #23]
 8004458:	4413      	add	r3, r2
 800445a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 800445c:	20fa      	movs	r0, #250	; 0xfa
 800445e:	f000 ffb9 	bl	80053d4 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 8004462:	f107 0316 	add.w	r3, r7, #22
 8004466:	461a      	mov	r2, r3
 8004468:	2100      	movs	r1, #0
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 f896 	bl	800459c <BMI088_ReadGyrRegister>
 8004470:	4603      	mov	r3, r0
 8004472:	461a      	mov	r2, r3
 8004474:	7dfb      	ldrb	r3, [r7, #23]
 8004476:	4413      	add	r3, r2
 8004478:	75fb      	strb	r3, [r7, #23]

		//return 0;

	}

	HAL_Delay(10);
 800447a:	200a      	movs	r0, #10
 800447c:	f000 ffaa 	bl	80053d4 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 8004480:	2201      	movs	r2, #1
 8004482:	210f      	movs	r1, #15
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f8ff 	bl	8004688 <BMI088_WriteGyrRegister>
 800448a:	4603      	mov	r3, r0
 800448c:	461a      	mov	r2, r3
 800448e:	7dfb      	ldrb	r3, [r7, #23]
 8004490:	4413      	add	r3, r2
 8004492:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004494:	200a      	movs	r0, #10
 8004496:	f000 ff9d 	bl	80053d4 <HAL_Delay>


	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x06); /* 0x07 ODR = 100 Hz, Filter bandwidth = 32 Hz, 0x06 BW = 64Hz ODR = 200 Hz, 0x04 ODR = 200Hz BW = 23Hz */
 800449a:	2206      	movs	r2, #6
 800449c:	2110      	movs	r1, #16
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 f8f2 	bl	8004688 <BMI088_WriteGyrRegister>
 80044a4:	4603      	mov	r3, r0
 80044a6:	461a      	mov	r2, r3
 80044a8:	7dfb      	ldrb	r3, [r7, #23]
 80044aa:	4413      	add	r3, r2
 80044ac:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80044ae:	200a      	movs	r0, #10
 80044b0:	f000 ff90 	bl	80053d4 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 80044b4:	2280      	movs	r2, #128	; 0x80
 80044b6:	2115      	movs	r1, #21
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 f8e5 	bl	8004688 <BMI088_WriteGyrRegister>
 80044be:	4603      	mov	r3, r0
 80044c0:	461a      	mov	r2, r3
 80044c2:	7dfb      	ldrb	r3, [r7, #23]
 80044c4:	4413      	add	r3, r2
 80044c6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80044c8:	200a      	movs	r0, #10
 80044ca:	f000 ff83 	bl	80053d4 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 80044ce:	2201      	movs	r2, #1
 80044d0:	2116      	movs	r1, #22
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 f8d8 	bl	8004688 <BMI088_WriteGyrRegister>
 80044d8:	4603      	mov	r3, r0
 80044da:	461a      	mov	r2, r3
 80044dc:	7dfb      	ldrb	r3, [r7, #23]
 80044de:	4413      	add	r3, r2
 80044e0:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80044e2:	200a      	movs	r0, #10
 80044e4:	f000 ff76 	bl	80053d4 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 80044e8:	2201      	movs	r2, #1
 80044ea:	2118      	movs	r1, #24
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	f000 f8cb 	bl	8004688 <BMI088_WriteGyrRegister>
 80044f2:	4603      	mov	r3, r0
 80044f4:	461a      	mov	r2, r3
 80044f6:	7dfb      	ldrb	r3, [r7, #23]
 80044f8:	4413      	add	r3, r2
 80044fa:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80044fc:	200a      	movs	r0, #10
 80044fe:	f000 ff69 	bl	80053d4 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) 0.017 /s -> rad/s, 1000 the range, 32768 normalize the raw data*/
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4a05      	ldr	r2, [pc, #20]	; (800451c <BMI088_Init+0x234>)
 8004506:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2282      	movs	r2, #130	; 0x82
 800450c:	769a      	strb	r2, [r3, #26]

	return status;
 800450e:	7dfb      	ldrb	r3, [r7, #23]

}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	3a6b70a4 	.word	0x3a6b70a4
 800451c:	3a0ba058 	.word	0x3a0ba058

08004520 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af02      	add	r7, sp, #8
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	460b      	mov	r3, r1
 800452a:	607a      	str	r2, [r7, #4]
 800452c:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 800452e:	7afb      	ldrb	r3, [r7, #11]
 8004530:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004534:	b2db      	uxtb	r3, r3
 8004536:	753b      	strb	r3, [r7, #20]
 8004538:	2300      	movs	r3, #0
 800453a:	757b      	strb	r3, [r7, #21]
 800453c:	2300      	movs	r3, #0
 800453e:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6858      	ldr	r0, [r3, #4]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	899b      	ldrh	r3, [r3, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	4619      	mov	r1, r3
 800454c:	f002 f878 	bl	8006640 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6818      	ldr	r0, [r3, #0]
 8004554:	f107 0210 	add.w	r2, r7, #16
 8004558:	f107 0114 	add.w	r1, r7, #20
 800455c:	f04f 33ff 	mov.w	r3, #4294967295
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	2303      	movs	r3, #3
 8004564:	f004 f803 	bl	800856e <HAL_SPI_TransmitReceive>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	bf0c      	ite	eq
 800456e:	2301      	moveq	r3, #1
 8004570:	2300      	movne	r3, #0
 8004572:	b2db      	uxtb	r3, r3
 8004574:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6858      	ldr	r0, [r3, #4]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	899b      	ldrh	r3, [r3, #12]
 800457e:	2201      	movs	r2, #1
 8004580:	4619      	mov	r1, r3
 8004582:	f002 f85d 	bl	8006640 <HAL_GPIO_WritePin>

	if (status == 1) {
 8004586:	7dfb      	ldrb	r3, [r7, #23]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d102      	bne.n	8004592 <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 800458c:	7cba      	ldrb	r2, [r7, #18]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8004592:	7dfb      	ldrb	r3, [r7, #23]

}
 8004594:	4618      	mov	r0, r3
 8004596:	3718      	adds	r7, #24
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 800459c:	b580      	push	{r7, lr}
 800459e:	b088      	sub	sp, #32
 80045a0:	af02      	add	r7, sp, #8
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	460b      	mov	r3, r1
 80045a6:	607a      	str	r2, [r7, #4]
 80045a8:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00}; //0x80
 80045aa:	7afb      	ldrb	r3, [r7, #11]
 80045ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	753b      	strb	r3, [r7, #20]
 80045b4:	2300      	movs	r3, #0
 80045b6:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6898      	ldr	r0, [r3, #8]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	89db      	ldrh	r3, [r3, #14]
 80045c0:	2200      	movs	r2, #0
 80045c2:	4619      	mov	r1, r3
 80045c4:	f002 f83c 	bl	8006640 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	f107 0210 	add.w	r2, r7, #16
 80045d0:	f107 0114 	add.w	r1, r7, #20
 80045d4:	f04f 33ff 	mov.w	r3, #4294967295
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	2302      	movs	r3, #2
 80045dc:	f003 ffc7 	bl	800856e <HAL_SPI_TransmitReceive>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	bf0c      	ite	eq
 80045e6:	2301      	moveq	r3, #1
 80045e8:	2300      	movne	r3, #0
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6898      	ldr	r0, [r3, #8]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	89db      	ldrh	r3, [r3, #14]
 80045f6:	2201      	movs	r2, #1
 80045f8:	4619      	mov	r1, r3
 80045fa:	f002 f821 	bl	8006640 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);*/

	if (status == 1) {
 80045fe:	7dfb      	ldrb	r3, [r7, #23]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d102      	bne.n	800460a <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 8004604:	7c7a      	ldrb	r2, [r7, #17]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	701a      	strb	r2, [r3, #0]

	}

	return status;
 800460a:	7dfb      	ldrb	r3, [r7, #23]

}
 800460c:	4618      	mov	r0, r3
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	460b      	mov	r3, r1
 800461e:	70fb      	strb	r3, [r7, #3]
 8004620:	4613      	mov	r3, r2
 8004622:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	733b      	strb	r3, [r7, #12]
 8004628:	78bb      	ldrb	r3, [r7, #2]
 800462a:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6858      	ldr	r0, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	899b      	ldrh	r3, [r3, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	4619      	mov	r1, r3
 8004638:	f002 f802 	bl	8006640 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6818      	ldr	r0, [r3, #0]
 8004640:	f107 010c 	add.w	r1, r7, #12
 8004644:	f04f 33ff 	mov.w	r3, #4294967295
 8004648:	2202      	movs	r2, #2
 800464a:	f003 fe54 	bl	80082f6 <HAL_SPI_Transmit>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	bf0c      	ite	eq
 8004654:	2301      	moveq	r3, #1
 8004656:	2300      	movne	r3, #0
 8004658:	b2db      	uxtb	r3, r3
 800465a:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800465c:	bf00      	nop
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f004 f925 	bl	80088b2 <HAL_SPI_GetState>
 8004668:	4603      	mov	r3, r0
 800466a:	2b01      	cmp	r3, #1
 800466c:	d1f7      	bne.n	800465e <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6858      	ldr	r0, [r3, #4]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	899b      	ldrh	r3, [r3, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	4619      	mov	r1, r3
 800467a:	f001 ffe1 	bl	8006640 <HAL_GPIO_WritePin>

	return status;
 800467e:	7bfb      	ldrb	r3, [r7, #15]

}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	460b      	mov	r3, r1
 8004692:	70fb      	strb	r3, [r7, #3]
 8004694:	4613      	mov	r3, r2
 8004696:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	733b      	strb	r3, [r7, #12]
 800469c:	78bb      	ldrb	r3, [r7, #2]
 800469e:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6898      	ldr	r0, [r3, #8]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	89db      	ldrh	r3, [r3, #14]
 80046a8:	2200      	movs	r2, #0
 80046aa:	4619      	mov	r1, r3
 80046ac:	f001 ffc8 	bl	8006640 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6818      	ldr	r0, [r3, #0]
 80046b4:	f107 010c 	add.w	r1, r7, #12
 80046b8:	f04f 33ff 	mov.w	r3, #4294967295
 80046bc:	2202      	movs	r2, #2
 80046be:	f003 fe1a 	bl	80082f6 <HAL_SPI_Transmit>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	bf0c      	ite	eq
 80046c8:	2301      	moveq	r3, #1
 80046ca:	2300      	movne	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80046d0:	bf00      	nop
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f004 f8eb 	bl	80088b2 <HAL_SPI_GetState>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d1f7      	bne.n	80046d2 <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6898      	ldr	r0, [r3, #8]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	89db      	ldrh	r3, [r3, #14]
 80046ea:	2201      	movs	r2, #1
 80046ec:	4619      	mov	r1, r3
 80046ee:	f001 ffa7 	bl	8006640 <HAL_GPIO_WritePin>

	return status;
 80046f2:	7bfb      	ldrb	r3, [r7, #15]

}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <BMI088_ReadAccelerometer>:
/*
 *
 * POLLING
 *
 */
uint8_t BMI088_ReadAccelerometer(BMI088 *imu) {
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b08a      	sub	sp, #40	; 0x28
 8004700:	af02      	add	r7, sp, #8
 8004702:	6078      	str	r0, [r7, #4]

	/* Read raw accelerometer data */
	uint8_t txBuf[8] = {(BMI_ACC_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 1 byte dummy, 6 bytes data */
 8004704:	4a36      	ldr	r2, [pc, #216]	; (80047e0 <BMI088_ReadAccelerometer+0xe4>)
 8004706:	f107 0310 	add.w	r3, r7, #16
 800470a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800470e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t rxBuf[8];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6858      	ldr	r0, [r3, #4]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	899b      	ldrh	r3, [r3, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	4619      	mov	r1, r3
 800471e:	f001 ff8f 	bl	8006640 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 8, HAL_MAX_DELAY) == HAL_OK);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6818      	ldr	r0, [r3, #0]
 8004726:	f107 0208 	add.w	r2, r7, #8
 800472a:	f107 0110 	add.w	r1, r7, #16
 800472e:	f04f 33ff 	mov.w	r3, #4294967295
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	2308      	movs	r3, #8
 8004736:	f003 ff1a 	bl	800856e <HAL_SPI_TransmitReceive>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	bf0c      	ite	eq
 8004740:	2301      	moveq	r3, #1
 8004742:	2300      	movne	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6858      	ldr	r0, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	899b      	ldrh	r3, [r3, #12]
 8004750:	2201      	movs	r2, #1
 8004752:	4619      	mov	r1, r3
 8004754:	f001 ff74 	bl	8006640 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((rxBuf[3] << 8) | rxBuf[2]);
 8004758:	7afb      	ldrb	r3, [r7, #11]
 800475a:	021b      	lsls	r3, r3, #8
 800475c:	b21a      	sxth	r2, r3
 800475e:	7abb      	ldrb	r3, [r7, #10]
 8004760:	b21b      	sxth	r3, r3
 8004762:	4313      	orrs	r3, r2
 8004764:	83bb      	strh	r3, [r7, #28]
	int16_t accY = (int16_t) ((rxBuf[5] << 8) | rxBuf[4]);
 8004766:	7b7b      	ldrb	r3, [r7, #13]
 8004768:	021b      	lsls	r3, r3, #8
 800476a:	b21a      	sxth	r2, r3
 800476c:	7b3b      	ldrb	r3, [r7, #12]
 800476e:	b21b      	sxth	r3, r3
 8004770:	4313      	orrs	r3, r2
 8004772:	837b      	strh	r3, [r7, #26]
	int16_t accZ = (int16_t) ((rxBuf[7] << 8) | rxBuf[6]);
 8004774:	7bfb      	ldrb	r3, [r7, #15]
 8004776:	021b      	lsls	r3, r3, #8
 8004778:	b21a      	sxth	r2, r3
 800477a:	7bbb      	ldrb	r3, [r7, #14]
 800477c:	b21b      	sxth	r3, r3
 800477e:	4313      	orrs	r3, r2
 8004780:	833b      	strh	r3, [r7, #24]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004788:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800478c:	ee07 3a90 	vmov	s15, r3
 8004790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80047a4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80047a8:	ee07 3a90 	vmov	s15, r3
 80047ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80047c0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80047c4:	ee07 3a90 	vmov	s15, r3
 80047c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	return status;
 80047d6:	7ffb      	ldrb	r3, [r7, #31]

}
 80047d8:	4618      	mov	r0, r3
 80047da:	3720      	adds	r7, #32
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	08014ee4 	.word	0x08014ee4

080047e4 <BMI088_ReadGyroscope>:

uint8_t BMI088_ReadGyroscope(BMI088 *imu) {
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b08a      	sub	sp, #40	; 0x28
 80047e8:	af02      	add	r7, sp, #8
 80047ea:	6078      	str	r0, [r7, #4]

	/* Read raw gyroscope data */
	uint8_t txBuf[7] = {(BMI_GYR_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 6 bytes data */
 80047ec:	4a38      	ldr	r2, [pc, #224]	; (80048d0 <BMI088_ReadGyroscope+0xec>)
 80047ee:	f107 0310 	add.w	r3, r7, #16
 80047f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047f6:	6018      	str	r0, [r3, #0]
 80047f8:	3304      	adds	r3, #4
 80047fa:	8019      	strh	r1, [r3, #0]
 80047fc:	3302      	adds	r3, #2
 80047fe:	0c0a      	lsrs	r2, r1, #16
 8004800:	701a      	strb	r2, [r3, #0]
	uint8_t rxBuf[7];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6898      	ldr	r0, [r3, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	89db      	ldrh	r3, [r3, #14]
 800480a:	2200      	movs	r2, #0
 800480c:	4619      	mov	r1, r3
 800480e:	f001 ff17 	bl	8006640 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 7, HAL_MAX_DELAY) == HAL_OK);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
 8004816:	f107 0208 	add.w	r2, r7, #8
 800481a:	f107 0110 	add.w	r1, r7, #16
 800481e:	f04f 33ff 	mov.w	r3, #4294967295
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	2307      	movs	r3, #7
 8004826:	f003 fea2 	bl	800856e <HAL_SPI_TransmitReceive>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	bf0c      	ite	eq
 8004830:	2301      	moveq	r3, #1
 8004832:	2300      	movne	r3, #0
 8004834:	b2db      	uxtb	r3, r3
 8004836:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6898      	ldr	r0, [r3, #8]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	89db      	ldrh	r3, [r3, #14]
 8004840:	2201      	movs	r2, #1
 8004842:	4619      	mov	r1, r3
 8004844:	f001 fefc 	bl	8006640 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((rxBuf[2] << 8) | rxBuf[1]);
 8004848:	7abb      	ldrb	r3, [r7, #10]
 800484a:	021b      	lsls	r3, r3, #8
 800484c:	b21a      	sxth	r2, r3
 800484e:	7a7b      	ldrb	r3, [r7, #9]
 8004850:	b21b      	sxth	r3, r3
 8004852:	4313      	orrs	r3, r2
 8004854:	83bb      	strh	r3, [r7, #28]
	int16_t gyrY = (int16_t) ((rxBuf[4] << 8) | rxBuf[3]);
 8004856:	7b3b      	ldrb	r3, [r7, #12]
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	b21a      	sxth	r2, r3
 800485c:	7afb      	ldrb	r3, [r7, #11]
 800485e:	b21b      	sxth	r3, r3
 8004860:	4313      	orrs	r3, r2
 8004862:	837b      	strh	r3, [r7, #26]
	int16_t gyrZ = (int16_t) ((rxBuf[6] << 8) | rxBuf[5]);
 8004864:	7bbb      	ldrb	r3, [r7, #14]
 8004866:	021b      	lsls	r3, r3, #8
 8004868:	b21a      	sxth	r2, r3
 800486a:	7b7b      	ldrb	r3, [r7, #13]
 800486c:	b21b      	sxth	r3, r3
 800486e:	4313      	orrs	r3, r2
 8004870:	833b      	strh	r3, [r7, #24]

	/* Convert to rad/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;//-0.0000661263;//-0.000220318;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004878:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800487c:	ee07 3a90 	vmov	s15, r3
 8004880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;//-0.000491353;//-0.001161367;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004894:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004898:	ee07 3a90 	vmov	s15, r3
 800489c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;//-0.002349043;//-0.002582031;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80048b0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80048b4:	ee07 3a90 	vmov	s15, r3
 80048b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

	//own code line
	//if(status == 1) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
	return status;
 80048c6:	7ffb      	ldrb	r3, [r7, #31]

}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3720      	adds	r7, #32
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	08014eec 	.word	0x08014eec

080048d4 <BMP388_Init>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_Init(BMP388_HandleTypeDef *bmp){
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rslt;
	uint8_t chip_id;

	// Read CHIP_ID byte
	rslt = BMP388_ReadBytes(bmp, CHIP_ID, &chip_id, 1);
 80048dc:	f107 020e 	add.w	r2, r7, #14
 80048e0:	2301      	movs	r3, #1
 80048e2:	2100      	movs	r1, #0
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 fc08 	bl	80050fa <BMP388_ReadBytes>
 80048ea:	4603      	mov	r3, r0
 80048ec:	73fb      	strb	r3, [r7, #15]
	if(rslt == HAL_OK && chip_id == BMP388_CHIP_ID){
 80048ee:	7bfb      	ldrb	r3, [r7, #15]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d12a      	bne.n	800494a <BMP388_Init+0x76>
 80048f4:	7bbb      	ldrb	r3, [r7, #14]
 80048f6:	2b50      	cmp	r3, #80	; 0x50
 80048f8:	d127      	bne.n	800494a <BMP388_Init+0x76>
		// using softreset command
		rslt = BMP388_SoftReset(bmp);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f962 	bl	8004bc4 <BMP388_SoftReset>
 8004900:	4603      	mov	r3, r0
 8004902:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004904:	7bfb      	ldrb	r3, [r7, #15]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d11d      	bne.n	8004946 <BMP388_Init+0x72>
			// get calibration data
			rslt = BMP388_GetCalibData(bmp);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f99a 	bl	8004c44 <BMP388_GetCalibData>
 8004910:	4603      	mov	r3, r0
 8004912:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004914:	bf00      	nop
		}
	}
	else{
		return rslt;
	}
	uint8_t pwr_ctrl = BMP388_PWR_CTRL_PRESS_ON | BMP388_PWR_CTRL_TEMP_ON | BMP388_PWR_CTRL_MODE_NORMAL;
 8004916:	2333      	movs	r3, #51	; 0x33
 8004918:	737b      	strb	r3, [r7, #13]

	uint8_t oversampling = bmp->_oversampling;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	791b      	ldrb	r3, [r3, #4]
 800491e:	733b      	strb	r3, [r7, #12]
	uint8_t odr = bmp->_odr;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	799b      	ldrb	r3, [r3, #6]
 8004924:	72fb      	strb	r3, [r7, #11]
	uint8_t filtercoeff = bmp->_filtercoeff;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	795b      	ldrb	r3, [r3, #5]
 800492a:	72bb      	strb	r3, [r7, #10]



	// Set OSR register
	rslt = BMP388_WriteBytes(bmp, OSR, &oversampling, 1);
 800492c:	f107 020c 	add.w	r2, r7, #12
 8004930:	2301      	movs	r3, #1
 8004932:	211c      	movs	r1, #28
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 fbfe 	bl	8005136 <BMP388_WriteBytes>
 800493a:	4603      	mov	r3, r0
 800493c:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 800493e:	7bfb      	ldrb	r3, [r7, #15]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d006      	beq.n	8004952 <BMP388_Init+0x7e>
 8004944:	e003      	b.n	800494e <BMP388_Init+0x7a>
			return rslt;
 8004946:	7bfb      	ldrb	r3, [r7, #15]
 8004948:	e03b      	b.n	80049c2 <BMP388_Init+0xee>
		return rslt;
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	e039      	b.n	80049c2 <BMP388_Init+0xee>
		return rslt;
 800494e:	7bfb      	ldrb	r3, [r7, #15]
 8004950:	e037      	b.n	80049c2 <BMP388_Init+0xee>
	}
	// Set ODR register
	rslt = BMP388_WriteBytes(bmp, ODR, &odr, 1);
 8004952:	f107 020b 	add.w	r2, r7, #11
 8004956:	2301      	movs	r3, #1
 8004958:	211d      	movs	r1, #29
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 fbeb 	bl	8005136 <BMP388_WriteBytes>
 8004960:	4603      	mov	r3, r0
 8004962:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <BMP388_Init+0x9a>
		return rslt;
 800496a:	7bfb      	ldrb	r3, [r7, #15]
 800496c:	e029      	b.n	80049c2 <BMP388_Init+0xee>
	}
	// Set CONFIG register
	rslt = BMP388_WriteBytes(bmp, CONFIG, &filtercoeff, 1);
 800496e:	f107 020a 	add.w	r2, r7, #10
 8004972:	2301      	movs	r3, #1
 8004974:	211f      	movs	r1, #31
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fbdd 	bl	8005136 <BMP388_WriteBytes>
 800497c:	4603      	mov	r3, r0
 800497e:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <BMP388_Init+0xb6>
		return rslt;
 8004986:	7bfb      	ldrb	r3, [r7, #15]
 8004988:	e01b      	b.n	80049c2 <BMP388_Init+0xee>
	}
	// Set PWR_CTRL register
	rslt = BMP388_WriteBytes(bmp, PWR_CTRL, &pwr_ctrl, 1);
 800498a:	f107 020d 	add.w	r2, r7, #13
 800498e:	2301      	movs	r3, #1
 8004990:	211b      	movs	r1, #27
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fbcf 	bl	8005136 <BMP388_WriteBytes>
 8004998:	4603      	mov	r3, r0
 800499a:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <BMP388_Init+0xd2>
		return rslt;
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
 80049a4:	e00d      	b.n	80049c2 <BMP388_Init+0xee>
	}

	rslt = BMP388_WriteBytes(bmp, INT_CTRL, 0x40, 1);
 80049a6:	2301      	movs	r3, #1
 80049a8:	2240      	movs	r2, #64	; 0x40
 80049aa:	2119      	movs	r1, #25
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 fbc2 	bl	8005136 <BMP388_WriteBytes>
 80049b2:	4603      	mov	r3, r0
 80049b4:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <BMP388_Init+0xec>
		return rslt;
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
 80049be:	e000      	b.n	80049c2 <BMP388_Init+0xee>
	}

	return rslt;
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <BMP388_SetTempOS>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetTempOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	460b      	mov	r3, r1
 80049d4:	70fb      	strb	r3, [r7, #3]
	if(oversample > BMP388_OVERSAMPLING_32X){
 80049d6:	78fb      	ldrb	r3, [r7, #3]
 80049d8:	2b05      	cmp	r3, #5
 80049da:	d901      	bls.n	80049e0 <BMP388_SetTempOS+0x16>
		return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e00e      	b.n	80049fe <BMP388_SetTempOS+0x34>
	}
	bmp->_oversampling = (bmp->_oversampling & 0b11000111) | (oversample << 3); //& clear the temp OS bits and the | set the temp OS reg
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	791b      	ldrb	r3, [r3, #4]
 80049e4:	b25b      	sxtb	r3, r3
 80049e6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80049ea:	b25a      	sxtb	r2, r3
 80049ec:	78fb      	ldrb	r3, [r7, #3]
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	b25b      	sxtb	r3, r3
 80049f2:	4313      	orrs	r3, r2
 80049f4:	b25b      	sxtb	r3, r3
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	711a      	strb	r2, [r3, #4]
	return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <BMP388_SetPressOS>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetPressOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
 8004a12:	460b      	mov	r3, r1
 8004a14:	70fb      	strb	r3, [r7, #3]
	if(oversample > BMP388_OVERSAMPLING_32X){
 8004a16:	78fb      	ldrb	r3, [r7, #3]
 8004a18:	2b05      	cmp	r3, #5
 8004a1a:	d901      	bls.n	8004a20 <BMP388_SetPressOS+0x16>
		return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e00d      	b.n	8004a3c <BMP388_SetPressOS+0x32>
	}
	bmp->_oversampling = (bmp->_oversampling & 0b11111000) | oversample; //& clear the press OS bits and the | set the press OS reg
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	791b      	ldrb	r3, [r3, #4]
 8004a24:	b25b      	sxtb	r3, r3
 8004a26:	f023 0307 	bic.w	r3, r3, #7
 8004a2a:	b25a      	sxtb	r2, r3
 8004a2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	b25b      	sxtb	r3, r3
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	711a      	strb	r2, [r3, #4]
	return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <BMP388_SetIIRFilterCoeff>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong filter coefficient
 */
HAL_StatusTypeDef BMP388_SetIIRFilterCoeff(BMP388_HandleTypeDef *bmp, uint8_t filtercoeff){
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	70fb      	strb	r3, [r7, #3]
	if(filtercoeff > BMP3_IIR_FILTER_COEFF_127){
 8004a54:	78fb      	ldrb	r3, [r7, #3]
 8004a56:	2b07      	cmp	r3, #7
 8004a58:	d901      	bls.n	8004a5e <BMP388_SetIIRFilterCoeff+0x16>
		return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e005      	b.n	8004a6a <BMP388_SetIIRFilterCoeff+0x22>
	}
	bmp->_filtercoeff = filtercoeff << 1;
 8004a5e:	78fb      	ldrb	r3, [r7, #3]
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	715a      	strb	r2, [r3, #5]
	return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <BMP388_SetOutputDataRate>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetOutputDataRate(BMP388_HandleTypeDef *bmp, uint8_t odr){
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
 8004a7e:	460b      	mov	r3, r1
 8004a80:	70fb      	strb	r3, [r7, #3]
	if(odr > BMP3_ODR_0_001_HZ){
 8004a82:	78fb      	ldrb	r3, [r7, #3]
 8004a84:	2b11      	cmp	r3, #17
 8004a86:	d901      	bls.n	8004a8c <BMP388_SetOutputDataRate+0x16>
		return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e003      	b.n	8004a94 <BMP388_SetOutputDataRate+0x1e>
	}
	bmp->_odr = odr;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	78fa      	ldrb	r2, [r7, #3]
 8004a90:	719a      	strb	r2, [r3, #6]
	return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <BMP388_ReadRawPressTempTime>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadRawPressTempTime(BMP388_HandleTypeDef *bmp, uint32_t *raw_pressure, uint32_t *raw_temperature, uint32_t *time){
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	603b      	str	r3, [r7, #0]
	}*/

	uint8_t raw_data[11]; //registers in order 0x04 - 0x06 press data, 0x07 - 0x09 temp data, 0x0A and 0x0B reserved, 0x0C - 0x0E time data -> 11 byte
	// Get raw data for pressure and temperature
	//rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 11);
	rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 6);
 8004aae:	f107 0214 	add.w	r2, r7, #20
 8004ab2:	2306      	movs	r3, #6
 8004ab4:	2104      	movs	r1, #4
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 fb1f 	bl	80050fa <BMP388_ReadBytes>
 8004abc:	4603      	mov	r3, r0
 8004abe:	77fb      	strb	r3, [r7, #31]
	if(rslt != HAL_OK){
 8004ac0:	7ffb      	ldrb	r3, [r7, #31]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <BMP388_ReadRawPressTempTime+0x2a>
		return rslt;
 8004ac6:	7ffb      	ldrb	r3, [r7, #31]
 8004ac8:	e012      	b.n	8004af0 <BMP388_ReadRawPressTempTime+0x50>
//	uint32_t data_xlsb;
//	uint32_t data_lsb;
//	uint32_t data_msb;

	// Parsing pressure data
	*raw_pressure = (uint32_t)raw_data[2] << 16 | (uint32_t)raw_data[1] << 8 | (uint32_t)raw_data[0];
 8004aca:	7dbb      	ldrb	r3, [r7, #22]
 8004acc:	041a      	lsls	r2, r3, #16
 8004ace:	7d7b      	ldrb	r3, [r7, #21]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	7d3a      	ldrb	r2, [r7, #20]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	601a      	str	r2, [r3, #0]

	// Parsing temperature data
	*raw_temperature = (uint32_t)raw_data[5] << 16 | (uint32_t)raw_data[4] << 8 | (uint32_t)raw_data[3];
 8004adc:	7e7b      	ldrb	r3, [r7, #25]
 8004ade:	041a      	lsls	r2, r3, #16
 8004ae0:	7e3b      	ldrb	r3, [r7, #24]
 8004ae2:	021b      	lsls	r3, r3, #8
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	7dfa      	ldrb	r2, [r7, #23]
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	601a      	str	r2, [r3, #0]

	// Parsing time bytes
	//*time = (uint32_t)raw_data[10] << 16 | (uint32_t)raw_data[9] << 8 | (uint32_t)raw_data[8];


	return rslt;
 8004aee:	7ffb      	ldrb	r3, [r7, #31]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3720      	adds	r7, #32
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <BMP388_CompensateRawPressTemp>:
 *	@param[out]	temperature		: Pointer to the variable that contain temperature.
 *
 *  @return none
 */
void BMP388_CompensateRawPressTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_pressure, uint32_t raw_temperature,
									  	  	  	  	  	  	  float *pressure, float *temperature){
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	603b      	str	r3, [r7, #0]
	float temp;
	float press;

	BMP388_CompensateTemp(bmp, raw_temperature, &temp);
 8004b06:	f107 0314 	add.w	r3, r7, #20
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 f9ec 	bl	8004eec <BMP388_CompensateTemp>
	BMP388_CompensatePress(bmp, temp, raw_pressure, &press);
 8004b14:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b18:	f107 0310 	add.w	r3, r7, #16
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	68b9      	ldr	r1, [r7, #8]
 8004b20:	eeb0 0a67 	vmov.f32	s0, s15
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 fa17 	bl	8004f58 <BMP388_CompensatePress>

	*pressure = press;
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	601a      	str	r2, [r3, #0]
	*temperature = temp;
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	601a      	str	r2, [r3, #0]
}
 8004b36:	bf00      	nop
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
	...

08004b40 <BMP388_FindAltitude>:
 *	@param[in] ground_pressure	: Pressure at ground
 *  @param[in] pressure			: Pressure that measured at flight.
 *
 *  @return Altitude
 */
float BMP388_FindAltitude(float ground_pressure, float pressure){
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	ed87 0a01 	vstr	s0, [r7, #4]
 8004b4a:	edc7 0a00 	vstr	s1, [r7]

	// Note that using the equation from wikipedia can give bad results
	// at high altitude. See this thread for more information:
	//  http://forums.adafruit.com/viewtopic.php?f=22&t=58064

	return 44330.0 * (1.0 - pow(pressure / ground_pressure, 0.1903));
 8004b4e:	ed97 7a00 	vldr	s14, [r7]
 8004b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b5a:	ee16 0a90 	vmov	r0, s13
 8004b5e:	f7fb fcf3 	bl	8000548 <__aeabi_f2d>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8004bb0 <BMP388_FindAltitude+0x70>
 8004b6a:	ec43 2b10 	vmov	d0, r2, r3
 8004b6e:	f00d fefb 	bl	8012968 <pow>
 8004b72:	ec53 2b10 	vmov	r2, r3, d0
 8004b76:	f04f 0000 	mov.w	r0, #0
 8004b7a:	4911      	ldr	r1, [pc, #68]	; (8004bc0 <BMP388_FindAltitude+0x80>)
 8004b7c:	f7fb fb84 	bl	8000288 <__aeabi_dsub>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4610      	mov	r0, r2
 8004b86:	4619      	mov	r1, r3
 8004b88:	a30b      	add	r3, pc, #44	; (adr r3, 8004bb8 <BMP388_FindAltitude+0x78>)
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	f7fb fd33 	bl	80005f8 <__aeabi_dmul>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4610      	mov	r0, r2
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f7fc f825 	bl	8000be8 <__aeabi_d2f>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	ee07 3a90 	vmov	s15, r3
}
 8004ba4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	1a36e2eb 	.word	0x1a36e2eb
 8004bb4:	3fc85bc0 	.word	0x3fc85bc0
 8004bb8:	00000000 	.word	0x00000000
 8004bbc:	40e5a540 	.word	0x40e5a540
 8004bc0:	3ff00000 	.word	0x3ff00000

08004bc4 <BMP388_SoftReset>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_SoftReset(BMP388_HandleTypeDef *bmp){
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
	uint8_t rst_cmnd = BMP388_SOFTRESET;
 8004bcc:	23b6      	movs	r3, #182	; 0xb6
 8004bce:	73bb      	strb	r3, [r7, #14]
    uint8_t cmd_err_status;

	HAL_StatusTypeDef rslt;

	// Reading STATUS reg to understand that the BMP388 is ready to receive command
	rslt = BMP388_ReadBytes(bmp, STATUS, &cmd_rdy_status, 1);
 8004bd0:	f107 020d 	add.w	r2, r7, #13
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	2103      	movs	r1, #3
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 fa8e 	bl	80050fa <BMP388_ReadBytes>
 8004bde:	4603      	mov	r3, r0
 8004be0:	73fb      	strb	r3, [r7, #15]
	if((rslt == HAL_OK) && (cmd_rdy_status & BMP388_CMD_RDY)){
 8004be2:	7bfb      	ldrb	r3, [r7, #15]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d128      	bne.n	8004c3a <BMP388_SoftReset+0x76>
 8004be8:	7b7b      	ldrb	r3, [r7, #13]
 8004bea:	f003 0310 	and.w	r3, r3, #16
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d023      	beq.n	8004c3a <BMP388_SoftReset+0x76>
		// Writing SOFTRESET command to CMD reg
		rslt = BMP388_WriteBytes(bmp, CMD, &rst_cmnd, 1);
 8004bf2:	f107 020e 	add.w	r2, r7, #14
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	217e      	movs	r1, #126	; 0x7e
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 fa9b 	bl	8005136 <BMP388_WriteBytes>
 8004c00:	4603      	mov	r3, r0
 8004c02:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d115      	bne.n	8004c36 <BMP388_SoftReset+0x72>
			// 2 ms pause then check ERR reg
			HAL_Delay(2);
 8004c0a:	2002      	movs	r0, #2
 8004c0c:	f000 fbe2 	bl	80053d4 <HAL_Delay>
			rslt = BMP388_ReadBytes(bmp, ERR_REG, &cmd_err_status, 1);
 8004c10:	f107 020c 	add.w	r2, r7, #12
 8004c14:	2301      	movs	r3, #1
 8004c16:	2102      	movs	r1, #2
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 fa6e 	bl	80050fa <BMP388_ReadBytes>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	73fb      	strb	r3, [r7, #15]
			if((cmd_err_status & CMD) || (rslt != HAL_OK)){
 8004c22:	7b3b      	ldrb	r3, [r7, #12]
 8004c24:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d102      	bne.n	8004c32 <BMP388_SoftReset+0x6e>
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <BMP388_SoftReset+0x76>
				return rslt;
 8004c32:	7bfb      	ldrb	r3, [r7, #15]
 8004c34:	e002      	b.n	8004c3c <BMP388_SoftReset+0x78>
			}
		}
		else{
			return rslt;
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	e000      	b.n	8004c3c <BMP388_SoftReset+0x78>
		}
	}

	return rslt;
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <BMP388_GetCalibData>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_GetCalibData(BMP388_HandleTypeDef *bmp){
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b090      	sub	sp, #64	; 0x40
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rslt;
	uint8_t calib_buff[BMP388_CALIBDATA_LEN] = {0};
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]
 8004c50:	f107 0310 	add.w	r3, r7, #16
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]
 8004c58:	605a      	str	r2, [r3, #4]
 8004c5a:	609a      	str	r2, [r3, #8]
 8004c5c:	60da      	str	r2, [r3, #12]
 8004c5e:	741a      	strb	r2, [r3, #16]
	int8_t		raw_par_p8;
	int16_t		raw_par_p9;
	int8_t		raw_par_p10;
	int8_t		raw_par_p11;

	rslt = BMP388_ReadBytes(bmp, CALIB_DATA, calib_buff, BMP388_CALIBDATA_LEN);
 8004c60:	f107 020c 	add.w	r2, r7, #12
 8004c64:	2315      	movs	r3, #21
 8004c66:	2131      	movs	r1, #49	; 0x31
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 fa46 	bl	80050fa <BMP388_ReadBytes>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	float temp_var;
	if(rslt == HAL_OK){
 8004c74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f040 812f 	bne.w	8004edc <BMP388_GetCalibData+0x298>
		// PAR_T1
		temp_var = 0.00390625f;
 8004c7e:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 8004c82:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t1 = ((uint16_t)calib_buff[1] << 8) | (uint16_t)calib_buff[0];
 8004c84:	7b7b      	ldrb	r3, [r7, #13]
 8004c86:	021b      	lsls	r3, r3, #8
 8004c88:	b21a      	sxth	r2, r3
 8004c8a:	7b3b      	ldrb	r3, [r7, #12]
 8004c8c:	b21b      	sxth	r3, r3
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	b21b      	sxth	r3, r3
 8004c92:	86fb      	strh	r3, [r7, #54]	; 0x36
		bmp->_calib_data.par_t1 = (float)raw_par_t1 / temp_var;
 8004c94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004c96:	ee07 3a90 	vmov	s15, r3
 8004c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c9e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	edc3 7a02 	vstr	s15, [r3, #8]
		// PAR_T2
		temp_var = 1073741824.f;
 8004cac:	f04f 439d 	mov.w	r3, #1317011456	; 0x4e800000
 8004cb0:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t2 = ((uint16_t)calib_buff[3] << 8) | (uint16_t)calib_buff[2];
 8004cb2:	7bfb      	ldrb	r3, [r7, #15]
 8004cb4:	021b      	lsls	r3, r3, #8
 8004cb6:	b21a      	sxth	r2, r3
 8004cb8:	7bbb      	ldrb	r3, [r7, #14]
 8004cba:	b21b      	sxth	r3, r3
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	b21b      	sxth	r3, r3
 8004cc0:	86bb      	strh	r3, [r7, #52]	; 0x34
		bmp->_calib_data.par_t2 = (float)raw_par_t2 / temp_var;
 8004cc2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004cc4:	ee07 3a90 	vmov	s15, r3
 8004cc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ccc:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	edc3 7a03 	vstr	s15, [r3, #12]
		// PAR_T3
		temp_var = 281474976710656.f;
 8004cda:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004cde:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t3 = calib_buff[4];
 8004ce0:	7c3b      	ldrb	r3, [r7, #16]
 8004ce2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		bmp->_calib_data.par_t3 = (float)raw_par_t3 / temp_var;
 8004ce6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004cf2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	edc3 7a04 	vstr	s15, [r3, #16]
		// PAR_P1
		temp_var = 1048576.f;
 8004d00:	f04f 4393 	mov.w	r3, #1233125376	; 0x49800000
 8004d04:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p1 = ((int16_t)calib_buff[6] << 8) | (int16_t)calib_buff[5];
 8004d06:	7cbb      	ldrb	r3, [r7, #18]
 8004d08:	021b      	lsls	r3, r3, #8
 8004d0a:	b21a      	sxth	r2, r3
 8004d0c:	7c7b      	ldrb	r3, [r7, #17]
 8004d0e:	b21b      	sxth	r3, r3
 8004d10:	4313      	orrs	r3, r2
 8004d12:	863b      	strh	r3, [r7, #48]	; 0x30
		bmp->_calib_data.par_p1 = ((float)raw_par_p1 - 16384) / temp_var;
 8004d14:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8004d18:	ee07 3a90 	vmov	s15, r3
 8004d1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d20:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8004ee8 <BMP388_GetCalibData+0x2a4>
 8004d24:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004d28:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	edc3 7a05 	vstr	s15, [r3, #20]
		// PAR_P2
		temp_var = 536870912.f;
 8004d36:	f04f 439c 	mov.w	r3, #1308622848	; 0x4e000000
 8004d3a:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p2 = ((int16_t)calib_buff[8] << 8) | (int16_t)calib_buff[7];
 8004d3c:	7d3b      	ldrb	r3, [r7, #20]
 8004d3e:	021b      	lsls	r3, r3, #8
 8004d40:	b21a      	sxth	r2, r3
 8004d42:	7cfb      	ldrb	r3, [r7, #19]
 8004d44:	b21b      	sxth	r3, r3
 8004d46:	4313      	orrs	r3, r2
 8004d48:	85fb      	strh	r3, [r7, #46]	; 0x2e
		bmp->_calib_data.par_p2 = ((float)raw_par_p2 - 16384) / temp_var;
 8004d4a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8004d4e:	ee07 3a90 	vmov	s15, r3
 8004d52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d56:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8004ee8 <BMP388_GetCalibData+0x2a4>
 8004d5a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004d5e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	edc3 7a06 	vstr	s15, [r3, #24]
		// PAR_P3
		temp_var = 4294967296.f;
 8004d6c:	f04f 439f 	mov.w	r3, #1333788672	; 0x4f800000
 8004d70:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p3 = (int8_t)calib_buff[9];
 8004d72:	7d7b      	ldrb	r3, [r7, #21]
 8004d74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		bmp->_calib_data.par_p3 = (float)raw_par_p3 / temp_var;
 8004d78:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8004d7c:	ee07 3a90 	vmov	s15, r3
 8004d80:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d84:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	edc3 7a07 	vstr	s15, [r3, #28]
		// PAR_P4
		temp_var = 137438953472.f;
 8004d92:	f04f 43a4 	mov.w	r3, #1375731712	; 0x52000000
 8004d96:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p4 = (int8_t)calib_buff[10];
 8004d98:	7dbb      	ldrb	r3, [r7, #22]
 8004d9a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		bmp->_calib_data.par_p4 = (float)raw_par_p4 / temp_var;
 8004d9e:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8004da2:	ee07 3a90 	vmov	s15, r3
 8004da6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004daa:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004dae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	edc3 7a08 	vstr	s15, [r3, #32]
		// PAR_P5
		temp_var = 0.125f;
 8004db8:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
 8004dbc:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p5 = ((uint16_t)calib_buff[12] << 8) | (uint16_t)calib_buff[11];
 8004dbe:	7e3b      	ldrb	r3, [r7, #24]
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	b21a      	sxth	r2, r3
 8004dc4:	7dfb      	ldrb	r3, [r7, #23]
 8004dc6:	b21b      	sxth	r3, r3
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	b21b      	sxth	r3, r3
 8004dcc:	857b      	strh	r3, [r7, #42]	; 0x2a
		bmp->_calib_data.par_p5 = (float)raw_par_p5 / temp_var;
 8004dce:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004dd0:	ee07 3a90 	vmov	s15, r3
 8004dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dd8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004ddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		// PAR_P6
		temp_var = 64.f;
 8004de6:	f04f 4385 	mov.w	r3, #1115684864	; 0x42800000
 8004dea:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p6 = ((uint16_t)calib_buff[14] << 8) | (uint16_t)calib_buff[13];
 8004dec:	7ebb      	ldrb	r3, [r7, #26]
 8004dee:	021b      	lsls	r3, r3, #8
 8004df0:	b21a      	sxth	r2, r3
 8004df2:	7e7b      	ldrb	r3, [r7, #25]
 8004df4:	b21b      	sxth	r3, r3
 8004df6:	4313      	orrs	r3, r2
 8004df8:	b21b      	sxth	r3, r3
 8004dfa:	853b      	strh	r3, [r7, #40]	; 0x28
		bmp->_calib_data.par_p6 = (float)raw_par_p6 / temp_var;
 8004dfc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004dfe:	ee07 3a90 	vmov	s15, r3
 8004e02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e06:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		// PAR_P7
		temp_var = 256.f;
 8004e14:	f04f 4387 	mov.w	r3, #1132462080	; 0x43800000
 8004e18:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p7 = (int8_t)calib_buff[15];
 8004e1a:	7efb      	ldrb	r3, [r7, #27]
 8004e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		bmp->_calib_data.par_p7 = (float)raw_par_p7 / temp_var;
 8004e20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004e24:	ee07 3a90 	vmov	s15, r3
 8004e28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e2c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		// PAR_P8
		temp_var = 32768.f;
 8004e3a:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
 8004e3e:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p8 = (int8_t)calib_buff[16];
 8004e40:	7f3b      	ldrb	r3, [r7, #28]
 8004e42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		bmp->_calib_data.par_p8 = (float)raw_par_p8 / temp_var;
 8004e46:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8004e4a:	ee07 3a90 	vmov	s15, r3
 8004e4e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e52:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		// PAR_P9
		temp_var = 281474976710656.f;
 8004e60:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004e64:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p9 = ((int16_t)calib_buff[18] << 8) | (int16_t)calib_buff[17];
 8004e66:	7fbb      	ldrb	r3, [r7, #30]
 8004e68:	021b      	lsls	r3, r3, #8
 8004e6a:	b21a      	sxth	r2, r3
 8004e6c:	7f7b      	ldrb	r3, [r7, #29]
 8004e6e:	b21b      	sxth	r3, r3
 8004e70:	4313      	orrs	r3, r2
 8004e72:	84bb      	strh	r3, [r7, #36]	; 0x24
		bmp->_calib_data.par_p9 = (float)raw_par_p9 / temp_var;
 8004e74:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8004e78:	ee07 3a90 	vmov	s15, r3
 8004e7c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e80:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		// PAR_P10
		temp_var = 281474976710656.f;
 8004e8e:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004e92:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p10 = (int8_t)calib_buff[19];
 8004e94:	7ffb      	ldrb	r3, [r7, #31]
 8004e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		bmp->_calib_data.par_p10 = (float)raw_par_p10 / temp_var;
 8004e9a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8004e9e:	ee07 3a90 	vmov	s15, r3
 8004ea2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004ea6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		// PAR_P11
		temp_var = 36893488147419103232.f;
 8004eb4:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8004eb8:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p11 = (int8_t)calib_buff[20];
 8004eba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004ebe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		bmp->_calib_data.par_p11 = (float)raw_par_p11 / temp_var;
 8004ec2:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004ece:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
	return rslt;
 8004edc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3740      	adds	r7, #64	; 0x40
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	46800000 	.word	0x46800000

08004eec <BMP388_CompensateTemp>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
float BMP388_CompensateTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_temp, float *temp){
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
    float partial_data1 = (float)(raw_temp - bmp->_calib_data.par_t1);;
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	ee07 3a90 	vmov	s15, r3
 8004efe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	edd3 7a02 	vldr	s15, [r3, #8]
 8004f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f0c:	edc7 7a05 	vstr	s15, [r7, #20]
    float partial_data2 = (float)(partial_data1 * bmp->_calib_data.par_t2);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	edd3 7a03 	vldr	s15, [r3, #12]
 8004f16:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f1e:	edc7 7a04 	vstr	s15, [r7, #16]

    *temp = partial_data2 + (partial_data1 * partial_data1) * bmp->_calib_data.par_t3;
 8004f22:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f26:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	edd3 7a04 	vldr	s15, [r3, #16]
 8004f30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f34:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	edc3 7a00 	vstr	s15, [r3]

    return *temp;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	ee07 3a90 	vmov	s15, r3
}
 8004f4a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f4e:	371c      	adds	r7, #28
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <BMP388_CompensatePress>:
 *	@param[out] press		: Measured pressure in Pa
 *
 *  @return Status of execution
 *  @retval = press			: Compensated pressure value
 */
float BMP388_CompensatePress(BMP388_HandleTypeDef *bmp, float temp, uint32_t raw_press, float *press){
 8004f58:	b480      	push	{r7}
 8004f5a:	b08b      	sub	sp, #44	; 0x2c
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	ed87 0a02 	vstr	s0, [r7, #8]
 8004f64:	6079      	str	r1, [r7, #4]
 8004f66:	603a      	str	r2, [r7, #0]
    float partial_out1;
    float partial_out2;



    partial_data1 = bmp->_calib_data.par_p6 * temp;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004f6e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f76:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p7 * (temp * temp);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004f80:	edd7 7a02 	vldr	s15, [r7, #8]
 8004f84:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f8c:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = bmp->_calib_data.par_p8 * (temp * temp * temp);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004f96:	edd7 7a02 	vldr	s15, [r7, #8]
 8004f9a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8004f9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004fa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004faa:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_out1 = bmp->_calib_data.par_p5 + partial_data1 + partial_data2 + partial_data3;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004fb4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004fb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004fbc:	edd7 7a08 	vldr	s15, [r7, #32]
 8004fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fc4:	ed97 7a07 	vldr	s14, [r7, #28]
 8004fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fcc:	edc7 7a06 	vstr	s15, [r7, #24]

    partial_data1 = bmp->_calib_data.par_p2 * temp;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	edd3 7a06 	vldr	s15, [r3, #24]
 8004fd6:	ed97 7a02 	vldr	s14, [r7, #8]
 8004fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fde:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p3 * (temp * temp);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	ed93 7a07 	vldr	s14, [r3, #28]
 8004fe8:	edd7 7a02 	vldr	s15, [r7, #8]
 8004fec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ff4:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = bmp->_calib_data.par_p4 * (temp * temp * temp);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	ed93 7a08 	vldr	s14, [r3, #32]
 8004ffe:	edd7 7a02 	vldr	s15, [r7, #8]
 8005002:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8005006:	edd7 7a02 	vldr	s15, [r7, #8]
 800500a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800500e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005012:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_out2 = (float)raw_press * (bmp->_calib_data.par_p1 + partial_data1 + partial_data2 + partial_data3);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	ee07 3a90 	vmov	s15, r3
 800501c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	edd3 6a05 	vldr	s13, [r3, #20]
 8005026:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800502a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800502e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005032:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005036:	edd7 7a07 	vldr	s15, [r7, #28]
 800503a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800503e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005042:	edc7 7a05 	vstr	s15, [r7, #20]

    partial_data1 = (float)raw_press * (float)raw_press;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	ee07 3a90 	vmov	s15, r3
 800504c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	ee07 3a90 	vmov	s15, r3
 8005056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800505a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800505e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p9 + bmp->_calib_data.par_p10 * temp;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800506e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800507a:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = partial_data1 * partial_data2;
 800507e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005082:	edd7 7a08 	vldr	s15, [r7, #32]
 8005086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800508a:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_data4 = partial_data3 + ((float)raw_press * (float)raw_press * (float)raw_press) * bmp->_calib_data.par_p11;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	ee07 3a90 	vmov	s15, r3
 8005094:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	ee07 3a90 	vmov	s15, r3
 800509e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	ee07 3a90 	vmov	s15, r3
 80050ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80050ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050be:	ed97 7a07 	vldr	s14, [r7, #28]
 80050c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050c6:	edc7 7a04 	vstr	s15, [r7, #16]

    *press = partial_out1 + partial_out2 + partial_data4;
 80050ca:	ed97 7a06 	vldr	s14, [r7, #24]
 80050ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80050d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80050da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	edc3 7a00 	vstr	s15, [r3]

    return *press;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	ee07 3a90 	vmov	s15, r3
}
 80050ec:	eeb0 0a67 	vmov.f32	s0, s15
 80050f0:	372c      	adds	r7, #44	; 0x2c
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr

080050fa <BMP388_ReadBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b088      	sub	sp, #32
 80050fe:	af04      	add	r7, sp, #16
 8005100:	60f8      	str	r0, [r7, #12]
 8005102:	607a      	str	r2, [r7, #4]
 8005104:	461a      	mov	r2, r3
 8005106:	460b      	mov	r3, r1
 8005108:	72fb      	strb	r3, [r7, #11]
 800510a:	4613      	mov	r3, r2
 800510c:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(bmp->_hi2c, BMP388_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6818      	ldr	r0, [r3, #0]
 8005112:	7afb      	ldrb	r3, [r7, #11]
 8005114:	b29a      	uxth	r2, r3
 8005116:	7abb      	ldrb	r3, [r7, #10]
 8005118:	b29b      	uxth	r3, r3
 800511a:	2164      	movs	r1, #100	; 0x64
 800511c:	9102      	str	r1, [sp, #8]
 800511e:	9301      	str	r3, [sp, #4]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	2301      	movs	r3, #1
 8005126:	21ec      	movs	r1, #236	; 0xec
 8005128:	f001 fd14 	bl	8006b54 <HAL_I2C_Mem_Read>
 800512c:	4603      	mov	r3, r0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3710      	adds	r7, #16
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}

08005136 <BMP388_WriteBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_WriteBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 8005136:	b580      	push	{r7, lr}
 8005138:	b088      	sub	sp, #32
 800513a:	af04      	add	r7, sp, #16
 800513c:	60f8      	str	r0, [r7, #12]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	461a      	mov	r2, r3
 8005142:	460b      	mov	r3, r1
 8005144:	72fb      	strb	r3, [r7, #11]
 8005146:	4613      	mov	r3, r2
 8005148:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Write(bmp->_hi2c, BMP388_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6818      	ldr	r0, [r3, #0]
 800514e:	7afb      	ldrb	r3, [r7, #11]
 8005150:	b29a      	uxth	r2, r3
 8005152:	7abb      	ldrb	r3, [r7, #10]
 8005154:	b29b      	uxth	r3, r3
 8005156:	2164      	movs	r1, #100	; 0x64
 8005158:	9102      	str	r1, [sp, #8]
 800515a:	9301      	str	r3, [sp, #4]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	2301      	movs	r3, #1
 8005162:	21ec      	movs	r1, #236	; 0xec
 8005164:	f001 fbfc 	bl	8006960 <HAL_I2C_Mem_Write>
 8005168:	4603      	mov	r3, r0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <set_duty_Oneshot42>:
#define P_yaw 5
#define D_yaw 0



void set_duty_Oneshot42(TIM_HandleTypeDef* const pwmHandle1, uint16_t ref_1, uint16_t ref_2, uint16_t ref_3, uint16_t ref_4){
 8005172:	b480      	push	{r7}
 8005174:	b085      	sub	sp, #20
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	4608      	mov	r0, r1
 800517c:	4611      	mov	r1, r2
 800517e:	461a      	mov	r2, r3
 8005180:	4603      	mov	r3, r0
 8005182:	817b      	strh	r3, [r7, #10]
 8005184:	460b      	mov	r3, r1
 8005186:	813b      	strh	r3, [r7, #8]
 8005188:	4613      	mov	r3, r2
 800518a:	80fb      	strh	r3, [r7, #6]
	// Multishot42 12 kHz PSC 7-1, ARR 1000-1 -> 1000 = 100%, 500 = stop, ?0 = -100%?
	pwmHandle1 -> Instance -> CCR1 = ref_1;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	897a      	ldrh	r2, [r7, #10]
 8005192:	635a      	str	r2, [r3, #52]	; 0x34
	pwmHandle1 -> Instance -> CCR2 = ref_2;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	893a      	ldrh	r2, [r7, #8]
 800519a:	639a      	str	r2, [r3, #56]	; 0x38
	pwmHandle1 -> Instance -> CCR3 = ref_3;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	88fa      	ldrh	r2, [r7, #6]
 80051a2:	63da      	str	r2, [r3, #60]	; 0x3c
	pwmHandle1 -> Instance -> CCR4 = ref_4;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	8b3a      	ldrh	r2, [r7, #24]
 80051aa:	641a      	str	r2, [r3, #64]	; 0x40
}
 80051ac:	bf00      	nop
 80051ae:	3714      	adds	r7, #20
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <CRSFtoDuty>:

float CRSFtoDuty(uint16_t CRSF_val){
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	4603      	mov	r3, r0
 80051c0:	80fb      	strh	r3, [r7, #6]
	float Duty;
//	Duty = 550+((float)(CRSF_val-172))/4.1; // minimum duty 55% max duty 95%
	Duty = 550+((float)(CRSF_val-172))/4.1*0.6; //for safety reasons minimum duty 55% max duty 79%
 80051c2:	88fb      	ldrh	r3, [r7, #6]
 80051c4:	3bac      	subs	r3, #172	; 0xac
 80051c6:	ee07 3a90 	vmov	s15, r3
 80051ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051ce:	ee17 0a90 	vmov	r0, s15
 80051d2:	f7fb f9b9 	bl	8000548 <__aeabi_f2d>
 80051d6:	a315      	add	r3, pc, #84	; (adr r3, 800522c <CRSFtoDuty+0x74>)
 80051d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051dc:	f7fb fb36 	bl	800084c <__aeabi_ddiv>
 80051e0:	4602      	mov	r2, r0
 80051e2:	460b      	mov	r3, r1
 80051e4:	4610      	mov	r0, r2
 80051e6:	4619      	mov	r1, r3
 80051e8:	a312      	add	r3, pc, #72	; (adr r3, 8005234 <CRSFtoDuty+0x7c>)
 80051ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ee:	f7fb fa03 	bl	80005f8 <__aeabi_dmul>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	4610      	mov	r0, r2
 80051f8:	4619      	mov	r1, r3
 80051fa:	f04f 0200 	mov.w	r2, #0
 80051fe:	4b0a      	ldr	r3, [pc, #40]	; (8005228 <CRSFtoDuty+0x70>)
 8005200:	f7fb f844 	bl	800028c <__adddf3>
 8005204:	4602      	mov	r2, r0
 8005206:	460b      	mov	r3, r1
 8005208:	4610      	mov	r0, r2
 800520a:	4619      	mov	r1, r3
 800520c:	f7fb fcec 	bl	8000be8 <__aeabi_d2f>
 8005210:	4603      	mov	r3, r0
 8005212:	60fb      	str	r3, [r7, #12]
	return Duty;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	ee07 3a90 	vmov	s15, r3
}
 800521a:	eeb0 0a67 	vmov.f32	s0, s15
 800521e:	3710      	adds	r7, #16
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	f3af 8000 	nop.w
 8005228:	40813000 	.word	0x40813000
 800522c:	66666666 	.word	0x66666666
 8005230:	40106666 	.word	0x40106666
 8005234:	33333333 	.word	0x33333333
 8005238:	3fe33333 	.word	0x3fe33333

0800523c <CRSFtoPitch>:

float CRSFtoPitch(uint16_t CRSF_val){
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	4603      	mov	r3, r0
 8005244:	80fb      	strh	r3, [r7, #6]
	float pitch;
	pitch = ((float)(CRSF_val-992))/820.0;
 8005246:	88fb      	ldrh	r3, [r7, #6]
 8005248:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 800524c:	ee07 3a90 	vmov	s15, r3
 8005250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005254:	eddf 6a07 	vldr	s13, [pc, #28]	; 8005274 <CRSFtoPitch+0x38>
 8005258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800525c:	edc7 7a03 	vstr	s15, [r7, #12]
	return pitch;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	ee07 3a90 	vmov	s15, r3
}
 8005266:	eeb0 0a67 	vmov.f32	s0, s15
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	444d0000 	.word	0x444d0000

08005278 <CRSFtoRoll>:

float CRSFtoRoll(uint16_t CRSF_val){
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	4603      	mov	r3, r0
 8005280:	80fb      	strh	r3, [r7, #6]
	float roll;
	roll = ((float)(CRSF_val-992))/820.0;
 8005282:	88fb      	ldrh	r3, [r7, #6]
 8005284:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 8005288:	ee07 3a90 	vmov	s15, r3
 800528c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005290:	eddf 6a07 	vldr	s13, [pc, #28]	; 80052b0 <CRSFtoRoll+0x38>
 8005294:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005298:	edc7 7a03 	vstr	s15, [r7, #12]
	return roll;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	ee07 3a90 	vmov	s15, r3
}
 80052a2:	eeb0 0a67 	vmov.f32	s0, s15
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	444d0000 	.word	0x444d0000

080052b4 <CRSFtoYaw>:

float CRSFtoYaw(uint16_t CRSF_val){
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	4603      	mov	r3, r0
 80052bc:	80fb      	strh	r3, [r7, #6]
	float yaw;
	yaw = ((float)(CRSF_val-992))/820.0;
 80052be:	88fb      	ldrh	r3, [r7, #6]
 80052c0:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 80052c4:	ee07 3a90 	vmov	s15, r3
 80052c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052cc:	eddf 6a07 	vldr	s13, [pc, #28]	; 80052ec <CRSFtoYaw+0x38>
 80052d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80052d4:	edc7 7a03 	vstr	s15, [r7, #12]
	return yaw;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	ee07 3a90 	vmov	s15, r3
}
 80052de:	eeb0 0a67 	vmov.f32	s0, s15
 80052e2:	3714      	adds	r7, #20
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	444d0000 	.word	0x444d0000

080052f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80052f4:	4b0e      	ldr	r3, [pc, #56]	; (8005330 <HAL_Init+0x40>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a0d      	ldr	r2, [pc, #52]	; (8005330 <HAL_Init+0x40>)
 80052fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005300:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <HAL_Init+0x40>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a0a      	ldr	r2, [pc, #40]	; (8005330 <HAL_Init+0x40>)
 8005306:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800530a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800530c:	4b08      	ldr	r3, [pc, #32]	; (8005330 <HAL_Init+0x40>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a07      	ldr	r2, [pc, #28]	; (8005330 <HAL_Init+0x40>)
 8005312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005316:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005318:	2003      	movs	r0, #3
 800531a:	f000 fbb1 	bl	8005a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800531e:	200f      	movs	r0, #15
 8005320:	f000 f808 	bl	8005334 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005324:	f7fe fa30 	bl	8003788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	40023c00 	.word	0x40023c00

08005334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800533c:	4b12      	ldr	r3, [pc, #72]	; (8005388 <HAL_InitTick+0x54>)
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4b12      	ldr	r3, [pc, #72]	; (800538c <HAL_InitTick+0x58>)
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	4619      	mov	r1, r3
 8005346:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800534a:	fbb3 f3f1 	udiv	r3, r3, r1
 800534e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005352:	4618      	mov	r0, r3
 8005354:	f000 fbc9 	bl	8005aea <HAL_SYSTICK_Config>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e00e      	b.n	8005380 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b0f      	cmp	r3, #15
 8005366:	d80a      	bhi.n	800537e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005368:	2200      	movs	r2, #0
 800536a:	6879      	ldr	r1, [r7, #4]
 800536c:	f04f 30ff 	mov.w	r0, #4294967295
 8005370:	f000 fb91 	bl	8005a96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005374:	4a06      	ldr	r2, [pc, #24]	; (8005390 <HAL_InitTick+0x5c>)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	e000      	b.n	8005380 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
}
 8005380:	4618      	mov	r0, r3
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	2000000c 	.word	0x2000000c
 800538c:	20000014 	.word	0x20000014
 8005390:	20000010 	.word	0x20000010

08005394 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005398:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <HAL_IncTick+0x20>)
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	461a      	mov	r2, r3
 800539e:	4b06      	ldr	r3, [pc, #24]	; (80053b8 <HAL_IncTick+0x24>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4413      	add	r3, r2
 80053a4:	4a04      	ldr	r2, [pc, #16]	; (80053b8 <HAL_IncTick+0x24>)
 80053a6:	6013      	str	r3, [r2, #0]
}
 80053a8:	bf00      	nop
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	20000014 	.word	0x20000014
 80053b8:	20002b5c 	.word	0x20002b5c

080053bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  return uwTick;
 80053c0:	4b03      	ldr	r3, [pc, #12]	; (80053d0 <HAL_GetTick+0x14>)
 80053c2:	681b      	ldr	r3, [r3, #0]
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	20002b5c 	.word	0x20002b5c

080053d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053dc:	f7ff ffee 	bl	80053bc <HAL_GetTick>
 80053e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ec:	d005      	beq.n	80053fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053ee:	4b0a      	ldr	r3, [pc, #40]	; (8005418 <HAL_Delay+0x44>)
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	461a      	mov	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	4413      	add	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80053fa:	bf00      	nop
 80053fc:	f7ff ffde 	bl	80053bc <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	429a      	cmp	r2, r3
 800540a:	d8f7      	bhi.n	80053fc <HAL_Delay+0x28>
  {
  }
}
 800540c:	bf00      	nop
 800540e:	bf00      	nop
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	20000014 	.word	0x20000014

0800541c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005424:	2300      	movs	r3, #0
 8005426:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e033      	b.n	800549a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	d109      	bne.n	800544e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fe f9d0 	bl	80037e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	f003 0310 	and.w	r3, r3, #16
 8005456:	2b00      	cmp	r3, #0
 8005458:	d118      	bne.n	800548c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005462:	f023 0302 	bic.w	r3, r3, #2
 8005466:	f043 0202 	orr.w	r2, r3, #2
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f93a 	bl	80056e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	f023 0303 	bic.w	r3, r3, #3
 8005482:	f043 0201 	orr.w	r2, r3, #1
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	641a      	str	r2, [r3, #64]	; 0x40
 800548a:	e001      	b.n	8005490 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005498:	7bfb      	ldrb	r3, [r7, #15]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
	...

080054a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80054ae:	2300      	movs	r3, #0
 80054b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d101      	bne.n	80054c0 <HAL_ADC_ConfigChannel+0x1c>
 80054bc:	2302      	movs	r3, #2
 80054be:	e105      	b.n	80056cc <HAL_ADC_ConfigChannel+0x228>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b09      	cmp	r3, #9
 80054ce:	d925      	bls.n	800551c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68d9      	ldr	r1, [r3, #12]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	b29b      	uxth	r3, r3
 80054dc:	461a      	mov	r2, r3
 80054de:	4613      	mov	r3, r2
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	4413      	add	r3, r2
 80054e4:	3b1e      	subs	r3, #30
 80054e6:	2207      	movs	r2, #7
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	43da      	mvns	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	400a      	ands	r2, r1
 80054f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68d9      	ldr	r1, [r3, #12]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	b29b      	uxth	r3, r3
 8005506:	4618      	mov	r0, r3
 8005508:	4603      	mov	r3, r0
 800550a:	005b      	lsls	r3, r3, #1
 800550c:	4403      	add	r3, r0
 800550e:	3b1e      	subs	r3, #30
 8005510:	409a      	lsls	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	60da      	str	r2, [r3, #12]
 800551a:	e022      	b.n	8005562 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6919      	ldr	r1, [r3, #16]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	b29b      	uxth	r3, r3
 8005528:	461a      	mov	r2, r3
 800552a:	4613      	mov	r3, r2
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	4413      	add	r3, r2
 8005530:	2207      	movs	r2, #7
 8005532:	fa02 f303 	lsl.w	r3, r2, r3
 8005536:	43da      	mvns	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	400a      	ands	r2, r1
 800553e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6919      	ldr	r1, [r3, #16]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	689a      	ldr	r2, [r3, #8]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	b29b      	uxth	r3, r3
 8005550:	4618      	mov	r0, r3
 8005552:	4603      	mov	r3, r0
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	4403      	add	r3, r0
 8005558:	409a      	lsls	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	430a      	orrs	r2, r1
 8005560:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	2b06      	cmp	r3, #6
 8005568:	d824      	bhi.n	80055b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4613      	mov	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	3b05      	subs	r3, #5
 800557c:	221f      	movs	r2, #31
 800557e:	fa02 f303 	lsl.w	r3, r2, r3
 8005582:	43da      	mvns	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	400a      	ands	r2, r1
 800558a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	b29b      	uxth	r3, r3
 8005598:	4618      	mov	r0, r3
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	4613      	mov	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	4413      	add	r3, r2
 80055a4:	3b05      	subs	r3, #5
 80055a6:	fa00 f203 	lsl.w	r2, r0, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	635a      	str	r2, [r3, #52]	; 0x34
 80055b2:	e04c      	b.n	800564e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b0c      	cmp	r3, #12
 80055ba:	d824      	bhi.n	8005606 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	4613      	mov	r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	4413      	add	r3, r2
 80055cc:	3b23      	subs	r3, #35	; 0x23
 80055ce:	221f      	movs	r2, #31
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	43da      	mvns	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	400a      	ands	r2, r1
 80055dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	4618      	mov	r0, r3
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	3b23      	subs	r3, #35	; 0x23
 80055f8:	fa00 f203 	lsl.w	r2, r0, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	631a      	str	r2, [r3, #48]	; 0x30
 8005604:	e023      	b.n	800564e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	3b41      	subs	r3, #65	; 0x41
 8005618:	221f      	movs	r2, #31
 800561a:	fa02 f303 	lsl.w	r3, r2, r3
 800561e:	43da      	mvns	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	400a      	ands	r2, r1
 8005626:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	b29b      	uxth	r3, r3
 8005634:	4618      	mov	r0, r3
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	4613      	mov	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4413      	add	r3, r2
 8005640:	3b41      	subs	r3, #65	; 0x41
 8005642:	fa00 f203 	lsl.w	r2, r0, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800564e:	4b22      	ldr	r3, [pc, #136]	; (80056d8 <HAL_ADC_ConfigChannel+0x234>)
 8005650:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a21      	ldr	r2, [pc, #132]	; (80056dc <HAL_ADC_ConfigChannel+0x238>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d109      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x1cc>
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b12      	cmp	r3, #18
 8005662:	d105      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a19      	ldr	r2, [pc, #100]	; (80056dc <HAL_ADC_ConfigChannel+0x238>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d123      	bne.n	80056c2 <HAL_ADC_ConfigChannel+0x21e>
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b10      	cmp	r3, #16
 8005680:	d003      	beq.n	800568a <HAL_ADC_ConfigChannel+0x1e6>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2b11      	cmp	r3, #17
 8005688:	d11b      	bne.n	80056c2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2b10      	cmp	r3, #16
 800569c:	d111      	bne.n	80056c2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800569e:	4b10      	ldr	r3, [pc, #64]	; (80056e0 <HAL_ADC_ConfigChannel+0x23c>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a10      	ldr	r2, [pc, #64]	; (80056e4 <HAL_ADC_ConfigChannel+0x240>)
 80056a4:	fba2 2303 	umull	r2, r3, r2, r3
 80056a8:	0c9a      	lsrs	r2, r3, #18
 80056aa:	4613      	mov	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	005b      	lsls	r3, r3, #1
 80056b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80056b4:	e002      	b.n	80056bc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	3b01      	subs	r3, #1
 80056ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1f9      	bne.n	80056b6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr
 80056d8:	40012300 	.word	0x40012300
 80056dc:	40012000 	.word	0x40012000
 80056e0:	2000000c 	.word	0x2000000c
 80056e4:	431bde83 	.word	0x431bde83

080056e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056f0:	4b79      	ldr	r3, [pc, #484]	; (80058d8 <ADC_Init+0x1f0>)
 80056f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	431a      	orrs	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800571c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	6859      	ldr	r1, [r3, #4]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	021a      	lsls	r2, r3, #8
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005740:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6859      	ldr	r1, [r3, #4]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689a      	ldr	r2, [r3, #8]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689a      	ldr	r2, [r3, #8]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005762:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6899      	ldr	r1, [r3, #8]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577a:	4a58      	ldr	r2, [pc, #352]	; (80058dc <ADC_Init+0x1f4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d022      	beq.n	80057c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689a      	ldr	r2, [r3, #8]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800578e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6899      	ldr	r1, [r3, #8]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80057b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6899      	ldr	r1, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	609a      	str	r2, [r3, #8]
 80057c4:	e00f      	b.n	80057e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80057d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80057e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689a      	ldr	r2, [r3, #8]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0202 	bic.w	r2, r2, #2
 80057f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6899      	ldr	r1, [r3, #8]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	7e1b      	ldrb	r3, [r3, #24]
 8005800:	005a      	lsls	r2, r3, #1
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d01b      	beq.n	800584c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005822:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005832:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6859      	ldr	r1, [r3, #4]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583e:	3b01      	subs	r3, #1
 8005840:	035a      	lsls	r2, r3, #13
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	605a      	str	r2, [r3, #4]
 800584a:	e007      	b.n	800585c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800585a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800586a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	3b01      	subs	r3, #1
 8005878:	051a      	lsls	r2, r3, #20
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005890:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	6899      	ldr	r1, [r3, #8]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800589e:	025a      	lsls	r2, r3, #9
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6899      	ldr	r1, [r3, #8]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	029a      	lsls	r2, r3, #10
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	430a      	orrs	r2, r1
 80058ca:	609a      	str	r2, [r3, #8]
}
 80058cc:	bf00      	nop
 80058ce:	3714      	adds	r7, #20
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	40012300 	.word	0x40012300
 80058dc:	0f000001 	.word	0x0f000001

080058e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f003 0307 	and.w	r3, r3, #7
 80058ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80058f0:	4b0c      	ldr	r3, [pc, #48]	; (8005924 <__NVIC_SetPriorityGrouping+0x44>)
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80058fc:	4013      	ands	r3, r2
 80058fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005908:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800590c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005910:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005912:	4a04      	ldr	r2, [pc, #16]	; (8005924 <__NVIC_SetPriorityGrouping+0x44>)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	60d3      	str	r3, [r2, #12]
}
 8005918:	bf00      	nop
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	e000ed00 	.word	0xe000ed00

08005928 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800592c:	4b04      	ldr	r3, [pc, #16]	; (8005940 <__NVIC_GetPriorityGrouping+0x18>)
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	0a1b      	lsrs	r3, r3, #8
 8005932:	f003 0307 	and.w	r3, r3, #7
}
 8005936:	4618      	mov	r0, r3
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	e000ed00 	.word	0xe000ed00

08005944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	4603      	mov	r3, r0
 800594c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800594e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005952:	2b00      	cmp	r3, #0
 8005954:	db0b      	blt.n	800596e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005956:	79fb      	ldrb	r3, [r7, #7]
 8005958:	f003 021f 	and.w	r2, r3, #31
 800595c:	4907      	ldr	r1, [pc, #28]	; (800597c <__NVIC_EnableIRQ+0x38>)
 800595e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005962:	095b      	lsrs	r3, r3, #5
 8005964:	2001      	movs	r0, #1
 8005966:	fa00 f202 	lsl.w	r2, r0, r2
 800596a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800596e:	bf00      	nop
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	e000e100 	.word	0xe000e100

08005980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	4603      	mov	r3, r0
 8005988:	6039      	str	r1, [r7, #0]
 800598a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800598c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005990:	2b00      	cmp	r3, #0
 8005992:	db0a      	blt.n	80059aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	b2da      	uxtb	r2, r3
 8005998:	490c      	ldr	r1, [pc, #48]	; (80059cc <__NVIC_SetPriority+0x4c>)
 800599a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800599e:	0112      	lsls	r2, r2, #4
 80059a0:	b2d2      	uxtb	r2, r2
 80059a2:	440b      	add	r3, r1
 80059a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80059a8:	e00a      	b.n	80059c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	b2da      	uxtb	r2, r3
 80059ae:	4908      	ldr	r1, [pc, #32]	; (80059d0 <__NVIC_SetPriority+0x50>)
 80059b0:	79fb      	ldrb	r3, [r7, #7]
 80059b2:	f003 030f 	and.w	r3, r3, #15
 80059b6:	3b04      	subs	r3, #4
 80059b8:	0112      	lsls	r2, r2, #4
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	440b      	add	r3, r1
 80059be:	761a      	strb	r2, [r3, #24]
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	e000e100 	.word	0xe000e100
 80059d0:	e000ed00 	.word	0xe000ed00

080059d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b089      	sub	sp, #36	; 0x24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f003 0307 	and.w	r3, r3, #7
 80059e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	f1c3 0307 	rsb	r3, r3, #7
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	bf28      	it	cs
 80059f2:	2304      	movcs	r3, #4
 80059f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	3304      	adds	r3, #4
 80059fa:	2b06      	cmp	r3, #6
 80059fc:	d902      	bls.n	8005a04 <NVIC_EncodePriority+0x30>
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	3b03      	subs	r3, #3
 8005a02:	e000      	b.n	8005a06 <NVIC_EncodePriority+0x32>
 8005a04:	2300      	movs	r3, #0
 8005a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a08:	f04f 32ff 	mov.w	r2, #4294967295
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a12:	43da      	mvns	r2, r3
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	401a      	ands	r2, r3
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	fa01 f303 	lsl.w	r3, r1, r3
 8005a26:	43d9      	mvns	r1, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a2c:	4313      	orrs	r3, r2
         );
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3724      	adds	r7, #36	; 0x24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
	...

08005a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	3b01      	subs	r3, #1
 8005a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a4c:	d301      	bcc.n	8005a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e00f      	b.n	8005a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a52:	4a0a      	ldr	r2, [pc, #40]	; (8005a7c <SysTick_Config+0x40>)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	3b01      	subs	r3, #1
 8005a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a5a:	210f      	movs	r1, #15
 8005a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a60:	f7ff ff8e 	bl	8005980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a64:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <SysTick_Config+0x40>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a6a:	4b04      	ldr	r3, [pc, #16]	; (8005a7c <SysTick_Config+0x40>)
 8005a6c:	2207      	movs	r2, #7
 8005a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3708      	adds	r7, #8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	e000e010 	.word	0xe000e010

08005a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f7ff ff29 	bl	80058e0 <__NVIC_SetPriorityGrouping>
}
 8005a8e:	bf00      	nop
 8005a90:	3708      	adds	r7, #8
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b086      	sub	sp, #24
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	60b9      	str	r1, [r7, #8]
 8005aa0:	607a      	str	r2, [r7, #4]
 8005aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005aa8:	f7ff ff3e 	bl	8005928 <__NVIC_GetPriorityGrouping>
 8005aac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	6978      	ldr	r0, [r7, #20]
 8005ab4:	f7ff ff8e 	bl	80059d4 <NVIC_EncodePriority>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005abe:	4611      	mov	r1, r2
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7ff ff5d 	bl	8005980 <__NVIC_SetPriority>
}
 8005ac6:	bf00      	nop
 8005ac8:	3718      	adds	r7, #24
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b082      	sub	sp, #8
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff ff31 	bl	8005944 <__NVIC_EnableIRQ>
}
 8005ae2:	bf00      	nop
 8005ae4:	3708      	adds	r7, #8
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b082      	sub	sp, #8
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7ff ffa2 	bl	8005a3c <SysTick_Config>
 8005af8:	4603      	mov	r3, r0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005b10:	f7ff fc54 	bl	80053bc <HAL_GetTick>
 8005b14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e099      	b.n	8005c54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0201 	bic.w	r2, r2, #1
 8005b3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b40:	e00f      	b.n	8005b62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b42:	f7ff fc3b 	bl	80053bc <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	2b05      	cmp	r3, #5
 8005b4e:	d908      	bls.n	8005b62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2220      	movs	r2, #32
 8005b54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2203      	movs	r2, #3
 8005b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e078      	b.n	8005c54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0301 	and.w	r3, r3, #1
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e8      	bne.n	8005b42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005b78:	697a      	ldr	r2, [r7, #20]
 8005b7a:	4b38      	ldr	r3, [pc, #224]	; (8005c5c <HAL_DMA_Init+0x158>)
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685a      	ldr	r2, [r3, #4]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ba6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d107      	bne.n	8005bcc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f023 0307 	bic.w	r3, r3, #7
 8005be2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	d117      	bne.n	8005c26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00e      	beq.n	8005c26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 fb01 	bl	8006210 <DMA_CheckFifoParam>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d008      	beq.n	8005c26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2240      	movs	r2, #64	; 0x40
 8005c18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005c22:	2301      	movs	r3, #1
 8005c24:	e016      	b.n	8005c54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 fab8 	bl	80061a4 <DMA_CalcBaseAndBitshift>
 8005c34:	4603      	mov	r3, r0
 8005c36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c3c:	223f      	movs	r2, #63	; 0x3f
 8005c3e:	409a      	lsls	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3718      	adds	r7, #24
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	f010803f 	.word	0xf010803f

08005c60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
 8005c6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d101      	bne.n	8005c86 <HAL_DMA_Start_IT+0x26>
 8005c82:	2302      	movs	r3, #2
 8005c84:	e040      	b.n	8005d08 <HAL_DMA_Start_IT+0xa8>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d12f      	bne.n	8005cfa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2202      	movs	r2, #2
 8005c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	68b9      	ldr	r1, [r7, #8]
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	f000 fa4a 	bl	8006148 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cb8:	223f      	movs	r2, #63	; 0x3f
 8005cba:	409a      	lsls	r2, r3
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0216 	orr.w	r2, r2, #22
 8005cce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d007      	beq.n	8005ce8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f042 0208 	orr.w	r2, r2, #8
 8005ce6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0201 	orr.w	r2, r2, #1
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	e005      	b.n	8005d06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005d02:	2302      	movs	r3, #2
 8005d04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3718      	adds	r7, #24
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d1c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005d1e:	f7ff fb4d 	bl	80053bc <HAL_GetTick>
 8005d22:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d008      	beq.n	8005d42 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2280      	movs	r2, #128	; 0x80
 8005d34:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e052      	b.n	8005de8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 0216 	bic.w	r2, r2, #22
 8005d50:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	695a      	ldr	r2, [r3, #20]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d60:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d103      	bne.n	8005d72 <HAL_DMA_Abort+0x62>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d007      	beq.n	8005d82 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f022 0208 	bic.w	r2, r2, #8
 8005d80:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f022 0201 	bic.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d92:	e013      	b.n	8005dbc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d94:	f7ff fb12 	bl	80053bc <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b05      	cmp	r3, #5
 8005da0:	d90c      	bls.n	8005dbc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2220      	movs	r2, #32
 8005da6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2203      	movs	r2, #3
 8005dac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e015      	b.n	8005de8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0301 	and.w	r3, r3, #1
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1e4      	bne.n	8005d94 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dce:	223f      	movs	r2, #63	; 0x3f
 8005dd0:	409a      	lsls	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d004      	beq.n	8005e0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2280      	movs	r2, #128	; 0x80
 8005e08:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e00c      	b.n	8005e28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2205      	movs	r2, #5
 8005e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0201 	bic.w	r2, r2, #1
 8005e24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e40:	4b8e      	ldr	r3, [pc, #568]	; (800607c <HAL_DMA_IRQHandler+0x248>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a8e      	ldr	r2, [pc, #568]	; (8006080 <HAL_DMA_IRQHandler+0x24c>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	0a9b      	lsrs	r3, r3, #10
 8005e4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e5e:	2208      	movs	r2, #8
 8005e60:	409a      	lsls	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	4013      	ands	r3, r2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d01a      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0304 	and.w	r3, r3, #4
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d013      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0204 	bic.w	r2, r2, #4
 8005e86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	409a      	lsls	r2, r3
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e98:	f043 0201 	orr.w	r2, r3, #1
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	409a      	lsls	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d012      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00b      	beq.n	8005ed6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	409a      	lsls	r2, r3
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ece:	f043 0202 	orr.w	r2, r3, #2
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eda:	2204      	movs	r2, #4
 8005edc:	409a      	lsls	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d012      	beq.n	8005f0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0302 	and.w	r3, r3, #2
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00b      	beq.n	8005f0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef8:	2204      	movs	r2, #4
 8005efa:	409a      	lsls	r2, r3
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f04:	f043 0204 	orr.w	r2, r3, #4
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f10:	2210      	movs	r2, #16
 8005f12:	409a      	lsls	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	4013      	ands	r3, r2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d043      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0308 	and.w	r3, r3, #8
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d03c      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f2e:	2210      	movs	r2, #16
 8005f30:	409a      	lsls	r2, r3
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d018      	beq.n	8005f76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d108      	bne.n	8005f64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d024      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	4798      	blx	r3
 8005f62:	e01f      	b.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d01b      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	4798      	blx	r3
 8005f74:	e016      	b.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d107      	bne.n	8005f94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0208 	bic.w	r2, r2, #8
 8005f92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fa8:	2220      	movs	r2, #32
 8005faa:	409a      	lsls	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 808f 	beq.w	80060d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0310 	and.w	r3, r3, #16
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 8087 	beq.w	80060d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fca:	2220      	movs	r2, #32
 8005fcc:	409a      	lsls	r2, r3
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b05      	cmp	r3, #5
 8005fdc:	d136      	bne.n	800604c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 0216 	bic.w	r2, r2, #22
 8005fec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	695a      	ldr	r2, [r3, #20]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ffc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006002:	2b00      	cmp	r3, #0
 8006004:	d103      	bne.n	800600e <HAL_DMA_IRQHandler+0x1da>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800600a:	2b00      	cmp	r3, #0
 800600c:	d007      	beq.n	800601e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f022 0208 	bic.w	r2, r2, #8
 800601c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006022:	223f      	movs	r2, #63	; 0x3f
 8006024:	409a      	lsls	r2, r3
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800603e:	2b00      	cmp	r3, #0
 8006040:	d07e      	beq.n	8006140 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	4798      	blx	r3
        }
        return;
 800604a:	e079      	b.n	8006140 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d01d      	beq.n	8006096 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10d      	bne.n	8006084 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606c:	2b00      	cmp	r3, #0
 800606e:	d031      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	4798      	blx	r3
 8006078:	e02c      	b.n	80060d4 <HAL_DMA_IRQHandler+0x2a0>
 800607a:	bf00      	nop
 800607c:	2000000c 	.word	0x2000000c
 8006080:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006088:	2b00      	cmp	r3, #0
 800608a:	d023      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	4798      	blx	r3
 8006094:	e01e      	b.n	80060d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10f      	bne.n	80060c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 0210 	bic.w	r2, r2, #16
 80060b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d032      	beq.n	8006142 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d022      	beq.n	800612e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2205      	movs	r2, #5
 80060ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0201 	bic.w	r2, r2, #1
 80060fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	3301      	adds	r3, #1
 8006104:	60bb      	str	r3, [r7, #8]
 8006106:	697a      	ldr	r2, [r7, #20]
 8006108:	429a      	cmp	r2, r3
 800610a:	d307      	bcc.n	800611c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1f2      	bne.n	8006100 <HAL_DMA_IRQHandler+0x2cc>
 800611a:	e000      	b.n	800611e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800611c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006132:	2b00      	cmp	r3, #0
 8006134:	d005      	beq.n	8006142 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	4798      	blx	r3
 800613e:	e000      	b.n	8006142 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006140:	bf00      	nop
    }
  }
}
 8006142:	3718      	adds	r7, #24
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006148:	b480      	push	{r7}
 800614a:	b085      	sub	sp, #20
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
 8006154:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006164:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	2b40      	cmp	r3, #64	; 0x40
 8006174:	d108      	bne.n	8006188 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006186:	e007      	b.n	8006198 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	60da      	str	r2, [r3, #12]
}
 8006198:	bf00      	nop
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	3b10      	subs	r3, #16
 80061b4:	4a14      	ldr	r2, [pc, #80]	; (8006208 <DMA_CalcBaseAndBitshift+0x64>)
 80061b6:	fba2 2303 	umull	r2, r3, r2, r3
 80061ba:	091b      	lsrs	r3, r3, #4
 80061bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80061be:	4a13      	ldr	r2, [pc, #76]	; (800620c <DMA_CalcBaseAndBitshift+0x68>)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	4413      	add	r3, r2
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2b03      	cmp	r3, #3
 80061d0:	d909      	bls.n	80061e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80061da:	f023 0303 	bic.w	r3, r3, #3
 80061de:	1d1a      	adds	r2, r3, #4
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	659a      	str	r2, [r3, #88]	; 0x58
 80061e4:	e007      	b.n	80061f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80061ee:	f023 0303 	bic.w	r3, r3, #3
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	aaaaaaab 	.word	0xaaaaaaab
 800620c:	08014f2c 	.word	0x08014f2c

08006210 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006220:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d11f      	bne.n	800626a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b03      	cmp	r3, #3
 800622e:	d856      	bhi.n	80062de <DMA_CheckFifoParam+0xce>
 8006230:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <DMA_CheckFifoParam+0x28>)
 8006232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006236:	bf00      	nop
 8006238:	08006249 	.word	0x08006249
 800623c:	0800625b 	.word	0x0800625b
 8006240:	08006249 	.word	0x08006249
 8006244:	080062df 	.word	0x080062df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800624c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d046      	beq.n	80062e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006258:	e043      	b.n	80062e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006262:	d140      	bne.n	80062e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006268:	e03d      	b.n	80062e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006272:	d121      	bne.n	80062b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	2b03      	cmp	r3, #3
 8006278:	d837      	bhi.n	80062ea <DMA_CheckFifoParam+0xda>
 800627a:	a201      	add	r2, pc, #4	; (adr r2, 8006280 <DMA_CheckFifoParam+0x70>)
 800627c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006280:	08006291 	.word	0x08006291
 8006284:	08006297 	.word	0x08006297
 8006288:	08006291 	.word	0x08006291
 800628c:	080062a9 	.word	0x080062a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	73fb      	strb	r3, [r7, #15]
      break;
 8006294:	e030      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800629a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d025      	beq.n	80062ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062a6:	e022      	b.n	80062ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80062b0:	d11f      	bne.n	80062f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80062b6:	e01c      	b.n	80062f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d903      	bls.n	80062c6 <DMA_CheckFifoParam+0xb6>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	2b03      	cmp	r3, #3
 80062c2:	d003      	beq.n	80062cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80062c4:	e018      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	73fb      	strb	r3, [r7, #15]
      break;
 80062ca:	e015      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00e      	beq.n	80062f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	73fb      	strb	r3, [r7, #15]
      break;
 80062dc:	e00b      	b.n	80062f6 <DMA_CheckFifoParam+0xe6>
      break;
 80062de:	bf00      	nop
 80062e0:	e00a      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      break;
 80062e2:	bf00      	nop
 80062e4:	e008      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      break;
 80062e6:	bf00      	nop
 80062e8:	e006      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      break;
 80062ea:	bf00      	nop
 80062ec:	e004      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      break;
 80062ee:	bf00      	nop
 80062f0:	e002      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80062f2:	bf00      	nop
 80062f4:	e000      	b.n	80062f8 <DMA_CheckFifoParam+0xe8>
      break;
 80062f6:	bf00      	nop
    }
  } 
  
  return status; 
 80062f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3714      	adds	r7, #20
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop

08006308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006308:	b480      	push	{r7}
 800630a:	b089      	sub	sp, #36	; 0x24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006312:	2300      	movs	r3, #0
 8006314:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006316:	2300      	movs	r3, #0
 8006318:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800631a:	2300      	movs	r3, #0
 800631c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800631e:	2300      	movs	r3, #0
 8006320:	61fb      	str	r3, [r7, #28]
 8006322:	e16b      	b.n	80065fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006324:	2201      	movs	r2, #1
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	fa02 f303 	lsl.w	r3, r2, r3
 800632c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	4013      	ands	r3, r2
 8006336:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	429a      	cmp	r2, r3
 800633e:	f040 815a 	bne.w	80065f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f003 0303 	and.w	r3, r3, #3
 800634a:	2b01      	cmp	r3, #1
 800634c:	d005      	beq.n	800635a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006356:	2b02      	cmp	r3, #2
 8006358:	d130      	bne.n	80063bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	2203      	movs	r2, #3
 8006366:	fa02 f303 	lsl.w	r3, r2, r3
 800636a:	43db      	mvns	r3, r3
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	4013      	ands	r3, r2
 8006370:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	68da      	ldr	r2, [r3, #12]
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	005b      	lsls	r3, r3, #1
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	4313      	orrs	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006390:	2201      	movs	r2, #1
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	fa02 f303 	lsl.w	r3, r2, r3
 8006398:	43db      	mvns	r3, r3
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	4013      	ands	r3, r2
 800639e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	091b      	lsrs	r3, r3, #4
 80063a6:	f003 0201 	and.w	r2, r3, #1
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	fa02 f303 	lsl.w	r3, r2, r3
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f003 0303 	and.w	r3, r3, #3
 80063c4:	2b03      	cmp	r3, #3
 80063c6:	d017      	beq.n	80063f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	005b      	lsls	r3, r3, #1
 80063d2:	2203      	movs	r2, #3
 80063d4:	fa02 f303 	lsl.w	r3, r2, r3
 80063d8:	43db      	mvns	r3, r3
 80063da:	69ba      	ldr	r2, [r7, #24]
 80063dc:	4013      	ands	r3, r2
 80063de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	689a      	ldr	r2, [r3, #8]
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	005b      	lsls	r3, r3, #1
 80063e8:	fa02 f303 	lsl.w	r3, r2, r3
 80063ec:	69ba      	ldr	r2, [r7, #24]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	69ba      	ldr	r2, [r7, #24]
 80063f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f003 0303 	and.w	r3, r3, #3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d123      	bne.n	800644c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	08da      	lsrs	r2, r3, #3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3208      	adds	r2, #8
 800640c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006410:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	f003 0307 	and.w	r3, r3, #7
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	220f      	movs	r2, #15
 800641c:	fa02 f303 	lsl.w	r3, r2, r3
 8006420:	43db      	mvns	r3, r3
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	4013      	ands	r3, r2
 8006426:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	691a      	ldr	r2, [r3, #16]
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	f003 0307 	and.w	r3, r3, #7
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	fa02 f303 	lsl.w	r3, r2, r3
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	4313      	orrs	r3, r2
 800643c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	08da      	lsrs	r2, r3, #3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	3208      	adds	r2, #8
 8006446:	69b9      	ldr	r1, [r7, #24]
 8006448:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	2203      	movs	r2, #3
 8006458:	fa02 f303 	lsl.w	r3, r2, r3
 800645c:	43db      	mvns	r3, r3
 800645e:	69ba      	ldr	r2, [r7, #24]
 8006460:	4013      	ands	r3, r2
 8006462:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f003 0203 	and.w	r2, r3, #3
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	005b      	lsls	r3, r3, #1
 8006470:	fa02 f303 	lsl.w	r3, r2, r3
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	4313      	orrs	r3, r2
 8006478:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006488:	2b00      	cmp	r3, #0
 800648a:	f000 80b4 	beq.w	80065f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800648e:	2300      	movs	r3, #0
 8006490:	60fb      	str	r3, [r7, #12]
 8006492:	4b60      	ldr	r3, [pc, #384]	; (8006614 <HAL_GPIO_Init+0x30c>)
 8006494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006496:	4a5f      	ldr	r2, [pc, #380]	; (8006614 <HAL_GPIO_Init+0x30c>)
 8006498:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800649c:	6453      	str	r3, [r2, #68]	; 0x44
 800649e:	4b5d      	ldr	r3, [pc, #372]	; (8006614 <HAL_GPIO_Init+0x30c>)
 80064a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064aa:	4a5b      	ldr	r2, [pc, #364]	; (8006618 <HAL_GPIO_Init+0x310>)
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	089b      	lsrs	r3, r3, #2
 80064b0:	3302      	adds	r3, #2
 80064b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	f003 0303 	and.w	r3, r3, #3
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	220f      	movs	r2, #15
 80064c2:	fa02 f303 	lsl.w	r3, r2, r3
 80064c6:	43db      	mvns	r3, r3
 80064c8:	69ba      	ldr	r2, [r7, #24]
 80064ca:	4013      	ands	r3, r2
 80064cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a52      	ldr	r2, [pc, #328]	; (800661c <HAL_GPIO_Init+0x314>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d02b      	beq.n	800652e <HAL_GPIO_Init+0x226>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a51      	ldr	r2, [pc, #324]	; (8006620 <HAL_GPIO_Init+0x318>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d025      	beq.n	800652a <HAL_GPIO_Init+0x222>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a50      	ldr	r2, [pc, #320]	; (8006624 <HAL_GPIO_Init+0x31c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d01f      	beq.n	8006526 <HAL_GPIO_Init+0x21e>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a4f      	ldr	r2, [pc, #316]	; (8006628 <HAL_GPIO_Init+0x320>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d019      	beq.n	8006522 <HAL_GPIO_Init+0x21a>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a4e      	ldr	r2, [pc, #312]	; (800662c <HAL_GPIO_Init+0x324>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d013      	beq.n	800651e <HAL_GPIO_Init+0x216>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a4d      	ldr	r2, [pc, #308]	; (8006630 <HAL_GPIO_Init+0x328>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d00d      	beq.n	800651a <HAL_GPIO_Init+0x212>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a4c      	ldr	r2, [pc, #304]	; (8006634 <HAL_GPIO_Init+0x32c>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d007      	beq.n	8006516 <HAL_GPIO_Init+0x20e>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a4b      	ldr	r2, [pc, #300]	; (8006638 <HAL_GPIO_Init+0x330>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d101      	bne.n	8006512 <HAL_GPIO_Init+0x20a>
 800650e:	2307      	movs	r3, #7
 8006510:	e00e      	b.n	8006530 <HAL_GPIO_Init+0x228>
 8006512:	2308      	movs	r3, #8
 8006514:	e00c      	b.n	8006530 <HAL_GPIO_Init+0x228>
 8006516:	2306      	movs	r3, #6
 8006518:	e00a      	b.n	8006530 <HAL_GPIO_Init+0x228>
 800651a:	2305      	movs	r3, #5
 800651c:	e008      	b.n	8006530 <HAL_GPIO_Init+0x228>
 800651e:	2304      	movs	r3, #4
 8006520:	e006      	b.n	8006530 <HAL_GPIO_Init+0x228>
 8006522:	2303      	movs	r3, #3
 8006524:	e004      	b.n	8006530 <HAL_GPIO_Init+0x228>
 8006526:	2302      	movs	r3, #2
 8006528:	e002      	b.n	8006530 <HAL_GPIO_Init+0x228>
 800652a:	2301      	movs	r3, #1
 800652c:	e000      	b.n	8006530 <HAL_GPIO_Init+0x228>
 800652e:	2300      	movs	r3, #0
 8006530:	69fa      	ldr	r2, [r7, #28]
 8006532:	f002 0203 	and.w	r2, r2, #3
 8006536:	0092      	lsls	r2, r2, #2
 8006538:	4093      	lsls	r3, r2
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	4313      	orrs	r3, r2
 800653e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006540:	4935      	ldr	r1, [pc, #212]	; (8006618 <HAL_GPIO_Init+0x310>)
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	089b      	lsrs	r3, r3, #2
 8006546:	3302      	adds	r3, #2
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800654e:	4b3b      	ldr	r3, [pc, #236]	; (800663c <HAL_GPIO_Init+0x334>)
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	43db      	mvns	r3, r3
 8006558:	69ba      	ldr	r2, [r7, #24]
 800655a:	4013      	ands	r3, r2
 800655c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800656a:	69ba      	ldr	r2, [r7, #24]
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4313      	orrs	r3, r2
 8006570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006572:	4a32      	ldr	r2, [pc, #200]	; (800663c <HAL_GPIO_Init+0x334>)
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006578:	4b30      	ldr	r3, [pc, #192]	; (800663c <HAL_GPIO_Init+0x334>)
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	43db      	mvns	r3, r3
 8006582:	69ba      	ldr	r2, [r7, #24]
 8006584:	4013      	ands	r3, r2
 8006586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d003      	beq.n	800659c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006594:	69ba      	ldr	r2, [r7, #24]
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800659c:	4a27      	ldr	r2, [pc, #156]	; (800663c <HAL_GPIO_Init+0x334>)
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065a2:	4b26      	ldr	r3, [pc, #152]	; (800663c <HAL_GPIO_Init+0x334>)
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	43db      	mvns	r3, r3
 80065ac:	69ba      	ldr	r2, [r7, #24]
 80065ae:	4013      	ands	r3, r2
 80065b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d003      	beq.n	80065c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80065c6:	4a1d      	ldr	r2, [pc, #116]	; (800663c <HAL_GPIO_Init+0x334>)
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065cc:	4b1b      	ldr	r3, [pc, #108]	; (800663c <HAL_GPIO_Init+0x334>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	43db      	mvns	r3, r3
 80065d6:	69ba      	ldr	r2, [r7, #24]
 80065d8:	4013      	ands	r3, r2
 80065da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d003      	beq.n	80065f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80065e8:	69ba      	ldr	r2, [r7, #24]
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80065f0:	4a12      	ldr	r2, [pc, #72]	; (800663c <HAL_GPIO_Init+0x334>)
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	3301      	adds	r3, #1
 80065fa:	61fb      	str	r3, [r7, #28]
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	2b0f      	cmp	r3, #15
 8006600:	f67f ae90 	bls.w	8006324 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop
 8006608:	3724      	adds	r7, #36	; 0x24
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40023800 	.word	0x40023800
 8006618:	40013800 	.word	0x40013800
 800661c:	40020000 	.word	0x40020000
 8006620:	40020400 	.word	0x40020400
 8006624:	40020800 	.word	0x40020800
 8006628:	40020c00 	.word	0x40020c00
 800662c:	40021000 	.word	0x40021000
 8006630:	40021400 	.word	0x40021400
 8006634:	40021800 	.word	0x40021800
 8006638:	40021c00 	.word	0x40021c00
 800663c:	40013c00 	.word	0x40013c00

08006640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	460b      	mov	r3, r1
 800664a:	807b      	strh	r3, [r7, #2]
 800664c:	4613      	mov	r3, r2
 800664e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006650:	787b      	ldrb	r3, [r7, #1]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d003      	beq.n	800665e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006656:	887a      	ldrh	r2, [r7, #2]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800665c:	e003      	b.n	8006666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800665e:	887b      	ldrh	r3, [r7, #2]
 8006660:	041a      	lsls	r2, r3, #16
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	619a      	str	r2, [r3, #24]
}
 8006666:	bf00      	nop
 8006668:	370c      	adds	r7, #12
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr

08006672 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006672:	b480      	push	{r7}
 8006674:	b085      	sub	sp, #20
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	4013      	ands	r3, r2
 800668a:	041a      	lsls	r2, r3, #16
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	43d9      	mvns	r1, r3
 8006690:	887b      	ldrh	r3, [r7, #2]
 8006692:	400b      	ands	r3, r1
 8006694:	431a      	orrs	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	619a      	str	r2, [r3, #24]
}
 800669a:	bf00      	nop
 800669c:	3714      	adds	r7, #20
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
	...

080066a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	4603      	mov	r3, r0
 80066b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80066b2:	4b08      	ldr	r3, [pc, #32]	; (80066d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066b4:	695a      	ldr	r2, [r3, #20]
 80066b6:	88fb      	ldrh	r3, [r7, #6]
 80066b8:	4013      	ands	r3, r2
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d006      	beq.n	80066cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066be:	4a05      	ldr	r2, [pc, #20]	; (80066d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066c0:	88fb      	ldrh	r3, [r7, #6]
 80066c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066c4:	88fb      	ldrh	r3, [r7, #6]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fb fe2e 	bl	8002328 <HAL_GPIO_EXTI_Callback>
  }
}
 80066cc:	bf00      	nop
 80066ce:	3708      	adds	r7, #8
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	40013c00 	.word	0x40013c00

080066d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d101      	bne.n	80066ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e12b      	b.n	8006942 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fd f914 	bl	800392c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2224      	movs	r2, #36	; 0x24
 8006708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f022 0201 	bic.w	r2, r2, #1
 800671a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800672a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800673a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800673c:	f001 fd2a 	bl	8008194 <HAL_RCC_GetPCLK1Freq>
 8006740:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	4a81      	ldr	r2, [pc, #516]	; (800694c <HAL_I2C_Init+0x274>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d807      	bhi.n	800675c <HAL_I2C_Init+0x84>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4a80      	ldr	r2, [pc, #512]	; (8006950 <HAL_I2C_Init+0x278>)
 8006750:	4293      	cmp	r3, r2
 8006752:	bf94      	ite	ls
 8006754:	2301      	movls	r3, #1
 8006756:	2300      	movhi	r3, #0
 8006758:	b2db      	uxtb	r3, r3
 800675a:	e006      	b.n	800676a <HAL_I2C_Init+0x92>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4a7d      	ldr	r2, [pc, #500]	; (8006954 <HAL_I2C_Init+0x27c>)
 8006760:	4293      	cmp	r3, r2
 8006762:	bf94      	ite	ls
 8006764:	2301      	movls	r3, #1
 8006766:	2300      	movhi	r3, #0
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b00      	cmp	r3, #0
 800676c:	d001      	beq.n	8006772 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e0e7      	b.n	8006942 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	4a78      	ldr	r2, [pc, #480]	; (8006958 <HAL_I2C_Init+0x280>)
 8006776:	fba2 2303 	umull	r2, r3, r2, r3
 800677a:	0c9b      	lsrs	r3, r3, #18
 800677c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6a1b      	ldr	r3, [r3, #32]
 8006798:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	4a6a      	ldr	r2, [pc, #424]	; (800694c <HAL_I2C_Init+0x274>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d802      	bhi.n	80067ac <HAL_I2C_Init+0xd4>
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	3301      	adds	r3, #1
 80067aa:	e009      	b.n	80067c0 <HAL_I2C_Init+0xe8>
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	4a69      	ldr	r2, [pc, #420]	; (800695c <HAL_I2C_Init+0x284>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	099b      	lsrs	r3, r3, #6
 80067be:	3301      	adds	r3, #1
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6812      	ldr	r2, [r2, #0]
 80067c4:	430b      	orrs	r3, r1
 80067c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80067d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	495c      	ldr	r1, [pc, #368]	; (800694c <HAL_I2C_Init+0x274>)
 80067dc:	428b      	cmp	r3, r1
 80067de:	d819      	bhi.n	8006814 <HAL_I2C_Init+0x13c>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	1e59      	subs	r1, r3, #1
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	005b      	lsls	r3, r3, #1
 80067ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80067ee:	1c59      	adds	r1, r3, #1
 80067f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80067f4:	400b      	ands	r3, r1
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d00a      	beq.n	8006810 <HAL_I2C_Init+0x138>
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	1e59      	subs	r1, r3, #1
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	fbb1 f3f3 	udiv	r3, r1, r3
 8006808:	3301      	adds	r3, #1
 800680a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800680e:	e051      	b.n	80068b4 <HAL_I2C_Init+0x1dc>
 8006810:	2304      	movs	r3, #4
 8006812:	e04f      	b.n	80068b4 <HAL_I2C_Init+0x1dc>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d111      	bne.n	8006840 <HAL_I2C_Init+0x168>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	1e58      	subs	r0, r3, #1
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6859      	ldr	r1, [r3, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	005b      	lsls	r3, r3, #1
 8006828:	440b      	add	r3, r1
 800682a:	fbb0 f3f3 	udiv	r3, r0, r3
 800682e:	3301      	adds	r3, #1
 8006830:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006834:	2b00      	cmp	r3, #0
 8006836:	bf0c      	ite	eq
 8006838:	2301      	moveq	r3, #1
 800683a:	2300      	movne	r3, #0
 800683c:	b2db      	uxtb	r3, r3
 800683e:	e012      	b.n	8006866 <HAL_I2C_Init+0x18e>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	1e58      	subs	r0, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6859      	ldr	r1, [r3, #4]
 8006848:	460b      	mov	r3, r1
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	440b      	add	r3, r1
 800684e:	0099      	lsls	r1, r3, #2
 8006850:	440b      	add	r3, r1
 8006852:	fbb0 f3f3 	udiv	r3, r0, r3
 8006856:	3301      	adds	r3, #1
 8006858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800685c:	2b00      	cmp	r3, #0
 800685e:	bf0c      	ite	eq
 8006860:	2301      	moveq	r3, #1
 8006862:	2300      	movne	r3, #0
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d001      	beq.n	800686e <HAL_I2C_Init+0x196>
 800686a:	2301      	movs	r3, #1
 800686c:	e022      	b.n	80068b4 <HAL_I2C_Init+0x1dc>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10e      	bne.n	8006894 <HAL_I2C_Init+0x1bc>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	1e58      	subs	r0, r3, #1
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6859      	ldr	r1, [r3, #4]
 800687e:	460b      	mov	r3, r1
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	440b      	add	r3, r1
 8006884:	fbb0 f3f3 	udiv	r3, r0, r3
 8006888:	3301      	adds	r3, #1
 800688a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800688e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006892:	e00f      	b.n	80068b4 <HAL_I2C_Init+0x1dc>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	1e58      	subs	r0, r3, #1
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6859      	ldr	r1, [r3, #4]
 800689c:	460b      	mov	r3, r1
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	440b      	add	r3, r1
 80068a2:	0099      	lsls	r1, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80068aa:	3301      	adds	r3, #1
 80068ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	6809      	ldr	r1, [r1, #0]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	69da      	ldr	r2, [r3, #28]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80068e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	6911      	ldr	r1, [r2, #16]
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	68d2      	ldr	r2, [r2, #12]
 80068ee:	4311      	orrs	r1, r2
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	430b      	orrs	r3, r1
 80068f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	695a      	ldr	r2, [r3, #20]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	431a      	orrs	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	430a      	orrs	r2, r1
 8006912:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f042 0201 	orr.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2220      	movs	r2, #32
 800692e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	000186a0 	.word	0x000186a0
 8006950:	001e847f 	.word	0x001e847f
 8006954:	003d08ff 	.word	0x003d08ff
 8006958:	431bde83 	.word	0x431bde83
 800695c:	10624dd3 	.word	0x10624dd3

08006960 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af02      	add	r7, sp, #8
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	4608      	mov	r0, r1
 800696a:	4611      	mov	r1, r2
 800696c:	461a      	mov	r2, r3
 800696e:	4603      	mov	r3, r0
 8006970:	817b      	strh	r3, [r7, #10]
 8006972:	460b      	mov	r3, r1
 8006974:	813b      	strh	r3, [r7, #8]
 8006976:	4613      	mov	r3, r2
 8006978:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800697a:	f7fe fd1f 	bl	80053bc <HAL_GetTick>
 800697e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b20      	cmp	r3, #32
 800698a:	f040 80d9 	bne.w	8006b40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	2319      	movs	r3, #25
 8006994:	2201      	movs	r2, #1
 8006996:	496d      	ldr	r1, [pc, #436]	; (8006b4c <HAL_I2C_Mem_Write+0x1ec>)
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 fdad 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 800699e:	4603      	mov	r3, r0
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069a4:	2302      	movs	r3, #2
 80069a6:	e0cc      	b.n	8006b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d101      	bne.n	80069b6 <HAL_I2C_Mem_Write+0x56>
 80069b2:	2302      	movs	r3, #2
 80069b4:	e0c5      	b.n	8006b42 <HAL_I2C_Mem_Write+0x1e2>
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0301 	and.w	r3, r3, #1
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d007      	beq.n	80069dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f042 0201 	orr.w	r2, r2, #1
 80069da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2221      	movs	r2, #33	; 0x21
 80069f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2240      	movs	r2, #64	; 0x40
 80069f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2200      	movs	r2, #0
 8006a00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6a3a      	ldr	r2, [r7, #32]
 8006a06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	4a4d      	ldr	r2, [pc, #308]	; (8006b50 <HAL_I2C_Mem_Write+0x1f0>)
 8006a1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a1e:	88f8      	ldrh	r0, [r7, #6]
 8006a20:	893a      	ldrh	r2, [r7, #8]
 8006a22:	8979      	ldrh	r1, [r7, #10]
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	9301      	str	r3, [sp, #4]
 8006a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2a:	9300      	str	r3, [sp, #0]
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 fbe4 	bl	80071fc <I2C_RequestMemoryWrite>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d052      	beq.n	8006ae0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e081      	b.n	8006b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f000 fe2e 	bl	80076a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00d      	beq.n	8006a6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	d107      	bne.n	8006a66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e06b      	b.n	8006b42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6e:	781a      	ldrb	r2, [r3, #0]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	3b01      	subs	r3, #1
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	695b      	ldr	r3, [r3, #20]
 8006aa0:	f003 0304 	and.w	r3, r3, #4
 8006aa4:	2b04      	cmp	r3, #4
 8006aa6:	d11b      	bne.n	8006ae0 <HAL_I2C_Mem_Write+0x180>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d017      	beq.n	8006ae0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab4:	781a      	ldrb	r2, [r3, #0]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac0:	1c5a      	adds	r2, r3, #1
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aca:	3b01      	subs	r3, #1
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1aa      	bne.n	8006a3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 fe1a 	bl	8007726 <I2C_WaitOnBTFFlagUntilTimeout>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00d      	beq.n	8006b14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afc:	2b04      	cmp	r3, #4
 8006afe:	d107      	bne.n	8006b10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e016      	b.n	8006b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2220      	movs	r2, #32
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	e000      	b.n	8006b42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b40:	2302      	movs	r3, #2
  }
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	00100002 	.word	0x00100002
 8006b50:	ffff0000 	.word	0xffff0000

08006b54 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b08c      	sub	sp, #48	; 0x30
 8006b58:	af02      	add	r7, sp, #8
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	4611      	mov	r1, r2
 8006b60:	461a      	mov	r2, r3
 8006b62:	4603      	mov	r3, r0
 8006b64:	817b      	strh	r3, [r7, #10]
 8006b66:	460b      	mov	r3, r1
 8006b68:	813b      	strh	r3, [r7, #8]
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b6e:	f7fe fc25 	bl	80053bc <HAL_GetTick>
 8006b72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	2b20      	cmp	r3, #32
 8006b7e:	f040 8208 	bne.w	8006f92 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	2319      	movs	r3, #25
 8006b88:	2201      	movs	r2, #1
 8006b8a:	497b      	ldr	r1, [pc, #492]	; (8006d78 <HAL_I2C_Mem_Read+0x224>)
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f000 fcb3 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d001      	beq.n	8006b9c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006b98:	2302      	movs	r3, #2
 8006b9a:	e1fb      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d101      	bne.n	8006baa <HAL_I2C_Mem_Read+0x56>
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	e1f4      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d007      	beq.n	8006bd0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0201 	orr.w	r2, r2, #1
 8006bce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2222      	movs	r2, #34	; 0x22
 8006be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2240      	movs	r2, #64	; 0x40
 8006bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006c00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	4a5b      	ldr	r2, [pc, #364]	; (8006d7c <HAL_I2C_Mem_Read+0x228>)
 8006c10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c12:	88f8      	ldrh	r0, [r7, #6]
 8006c14:	893a      	ldrh	r2, [r7, #8]
 8006c16:	8979      	ldrh	r1, [r7, #10]
 8006c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1a:	9301      	str	r3, [sp, #4]
 8006c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	4603      	mov	r3, r0
 8006c22:	68f8      	ldr	r0, [r7, #12]
 8006c24:	f000 fb80 	bl	8007328 <I2C_RequestMemoryRead>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d001      	beq.n	8006c32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e1b0      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d113      	bne.n	8006c62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	623b      	str	r3, [r7, #32]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	623b      	str	r3, [r7, #32]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	623b      	str	r3, [r7, #32]
 8006c4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c5e:	601a      	str	r2, [r3, #0]
 8006c60:	e184      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d11b      	bne.n	8006ca2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	61fb      	str	r3, [r7, #28]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	61fb      	str	r3, [r7, #28]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	61fb      	str	r3, [r7, #28]
 8006c8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	e164      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d11b      	bne.n	8006ce2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cb8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cca:	2300      	movs	r3, #0
 8006ccc:	61bb      	str	r3, [r7, #24]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	61bb      	str	r3, [r7, #24]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	61bb      	str	r3, [r7, #24]
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	e144      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	617b      	str	r3, [r7, #20]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	695b      	ldr	r3, [r3, #20]
 8006cec:	617b      	str	r3, [r7, #20]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	699b      	ldr	r3, [r3, #24]
 8006cf4:	617b      	str	r3, [r7, #20]
 8006cf6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006cf8:	e138      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cfe:	2b03      	cmp	r3, #3
 8006d00:	f200 80f1 	bhi.w	8006ee6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d123      	bne.n	8006d54 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d10:	68f8      	ldr	r0, [r7, #12]
 8006d12:	f000 fd49 	bl	80077a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e139      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	691a      	ldr	r2, [r3, #16]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2a:	b2d2      	uxtb	r2, r2
 8006d2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d32:	1c5a      	adds	r2, r3, #1
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	b29a      	uxth	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d52:	e10b      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d14e      	bne.n	8006dfa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d62:	2200      	movs	r2, #0
 8006d64:	4906      	ldr	r1, [pc, #24]	; (8006d80 <HAL_I2C_Mem_Read+0x22c>)
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 fbc6 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d008      	beq.n	8006d84 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e10e      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
 8006d76:	bf00      	nop
 8006d78:	00100002 	.word	0x00100002
 8006d7c:	ffff0000 	.word	0xffff0000
 8006d80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	691a      	ldr	r2, [r3, #16]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	1c5a      	adds	r2, r3, #1
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db0:	3b01      	subs	r3, #1
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	691a      	ldr	r2, [r3, #16]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	b2d2      	uxtb	r2, r2
 8006dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd8:	1c5a      	adds	r2, r3, #1
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006de2:	3b01      	subs	r3, #1
 8006de4:	b29a      	uxth	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006df8:	e0b8      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e00:	2200      	movs	r2, #0
 8006e02:	4966      	ldr	r1, [pc, #408]	; (8006f9c <HAL_I2C_Mem_Read+0x448>)
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 fb77 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d001      	beq.n	8006e14 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006e10:	2301      	movs	r3, #1
 8006e12:	e0bf      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	691a      	ldr	r2, [r3, #16]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2e:	b2d2      	uxtb	r2, r2
 8006e30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e40:	3b01      	subs	r3, #1
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	494f      	ldr	r1, [pc, #316]	; (8006f9c <HAL_I2C_Mem_Read+0x448>)
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f000 fb49 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d001      	beq.n	8006e70 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e091      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	691a      	ldr	r2, [r3, #16]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8a:	b2d2      	uxtb	r2, r2
 8006e8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	691a      	ldr	r2, [r3, #16]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ebc:	b2d2      	uxtb	r2, r2
 8006ebe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ee4:	e042      	b.n	8006f6c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ee8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f000 fc5c 	bl	80077a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e04c      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	691a      	ldr	r2, [r3, #16]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f04:	b2d2      	uxtb	r2, r2
 8006f06:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0c:	1c5a      	adds	r2, r3, #1
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	3b01      	subs	r3, #1
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	f003 0304 	and.w	r3, r3, #4
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	d118      	bne.n	8006f6c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	691a      	ldr	r2, [r3, #16]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f44:	b2d2      	uxtb	r2, r2
 8006f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f56:	3b01      	subs	r3, #1
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	3b01      	subs	r3, #1
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f47f aec2 	bne.w	8006cfa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2220      	movs	r2, #32
 8006f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	e000      	b.n	8006f94 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006f92:	2302      	movs	r3, #2
  }
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3728      	adds	r7, #40	; 0x28
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	00010004 	.word	0x00010004

08006fa0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08a      	sub	sp, #40	; 0x28
 8006fa4:	af02      	add	r7, sp, #8
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	607a      	str	r2, [r7, #4]
 8006faa:	603b      	str	r3, [r7, #0]
 8006fac:	460b      	mov	r3, r1
 8006fae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006fb0:	f7fe fa04 	bl	80053bc <HAL_GetTick>
 8006fb4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b20      	cmp	r3, #32
 8006fc4:	f040 8111 	bne.w	80071ea <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	9300      	str	r3, [sp, #0]
 8006fcc:	2319      	movs	r3, #25
 8006fce:	2201      	movs	r2, #1
 8006fd0:	4988      	ldr	r1, [pc, #544]	; (80071f4 <HAL_I2C_IsDeviceReady+0x254>)
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 fa90 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d001      	beq.n	8006fe2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006fde:	2302      	movs	r3, #2
 8006fe0:	e104      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d101      	bne.n	8006ff0 <HAL_I2C_IsDeviceReady+0x50>
 8006fec:	2302      	movs	r3, #2
 8006fee:	e0fd      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b01      	cmp	r3, #1
 8007004:	d007      	beq.n	8007016 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f042 0201 	orr.w	r2, r2, #1
 8007014:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007024:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2224      	movs	r2, #36	; 0x24
 800702a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	4a70      	ldr	r2, [pc, #448]	; (80071f8 <HAL_I2C_IsDeviceReady+0x258>)
 8007038:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007048:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	9300      	str	r3, [sp, #0]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	2200      	movs	r2, #0
 8007052:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f000 fa4e 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00d      	beq.n	800707e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800706c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007070:	d103      	bne.n	800707a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007078:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e0b6      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800707e:	897b      	ldrh	r3, [r7, #10]
 8007080:	b2db      	uxtb	r3, r3
 8007082:	461a      	mov	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800708c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800708e:	f7fe f995 	bl	80053bc <HAL_GetTick>
 8007092:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b02      	cmp	r3, #2
 80070a0:	bf0c      	ite	eq
 80070a2:	2301      	moveq	r3, #1
 80070a4:	2300      	movne	r3, #0
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	695b      	ldr	r3, [r3, #20]
 80070b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070b8:	bf0c      	ite	eq
 80070ba:	2301      	moveq	r3, #1
 80070bc:	2300      	movne	r3, #0
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80070c2:	e025      	b.n	8007110 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070c4:	f7fe f97a 	bl	80053bc <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	683a      	ldr	r2, [r7, #0]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d302      	bcc.n	80070da <HAL_I2C_IsDeviceReady+0x13a>
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d103      	bne.n	80070e2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	22a0      	movs	r2, #160	; 0xa0
 80070de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	695b      	ldr	r3, [r3, #20]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	bf0c      	ite	eq
 80070f0:	2301      	moveq	r3, #1
 80070f2:	2300      	movne	r3, #0
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007106:	bf0c      	ite	eq
 8007108:	2301      	moveq	r3, #1
 800710a:	2300      	movne	r3, #0
 800710c:	b2db      	uxtb	r3, r3
 800710e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2ba0      	cmp	r3, #160	; 0xa0
 800711a:	d005      	beq.n	8007128 <HAL_I2C_IsDeviceReady+0x188>
 800711c:	7dfb      	ldrb	r3, [r7, #23]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d102      	bne.n	8007128 <HAL_I2C_IsDeviceReady+0x188>
 8007122:	7dbb      	ldrb	r3, [r7, #22]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d0cd      	beq.n	80070c4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	f003 0302 	and.w	r3, r3, #2
 800713a:	2b02      	cmp	r3, #2
 800713c:	d129      	bne.n	8007192 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800714c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800714e:	2300      	movs	r3, #0
 8007150:	613b      	str	r3, [r7, #16]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	695b      	ldr	r3, [r3, #20]
 8007158:	613b      	str	r3, [r7, #16]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	613b      	str	r3, [r7, #16]
 8007162:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	2319      	movs	r3, #25
 800716a:	2201      	movs	r2, #1
 800716c:	4921      	ldr	r1, [pc, #132]	; (80071f4 <HAL_I2C_IsDeviceReady+0x254>)
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f000 f9c2 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e036      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2220      	movs	r2, #32
 8007182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	e02c      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071a0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071aa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	2319      	movs	r3, #25
 80071b2:	2201      	movs	r2, #1
 80071b4:	490f      	ldr	r1, [pc, #60]	; (80071f4 <HAL_I2C_IsDeviceReady+0x254>)
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f000 f99e 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e012      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	3301      	adds	r3, #1
 80071ca:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	f4ff af32 	bcc.w	800703a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2220      	movs	r2, #32
 80071da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e000      	b.n	80071ec <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80071ea:	2302      	movs	r3, #2
  }
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3720      	adds	r7, #32
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	00100002 	.word	0x00100002
 80071f8:	ffff0000 	.word	0xffff0000

080071fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b088      	sub	sp, #32
 8007200:	af02      	add	r7, sp, #8
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	4608      	mov	r0, r1
 8007206:	4611      	mov	r1, r2
 8007208:	461a      	mov	r2, r3
 800720a:	4603      	mov	r3, r0
 800720c:	817b      	strh	r3, [r7, #10]
 800720e:	460b      	mov	r3, r1
 8007210:	813b      	strh	r3, [r7, #8]
 8007212:	4613      	mov	r3, r2
 8007214:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007224:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007228:	9300      	str	r3, [sp, #0]
 800722a:	6a3b      	ldr	r3, [r7, #32]
 800722c:	2200      	movs	r2, #0
 800722e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f000 f960 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00d      	beq.n	800725a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800724c:	d103      	bne.n	8007256 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007254:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e05f      	b.n	800731a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800725a:	897b      	ldrh	r3, [r7, #10]
 800725c:	b2db      	uxtb	r3, r3
 800725e:	461a      	mov	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007268:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800726a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726c:	6a3a      	ldr	r2, [r7, #32]
 800726e:	492d      	ldr	r1, [pc, #180]	; (8007324 <I2C_RequestMemoryWrite+0x128>)
 8007270:	68f8      	ldr	r0, [r7, #12]
 8007272:	f000 f998 	bl	80075a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d001      	beq.n	8007280 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e04c      	b.n	800731a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007280:	2300      	movs	r3, #0
 8007282:	617b      	str	r3, [r7, #20]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	617b      	str	r3, [r7, #20]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	699b      	ldr	r3, [r3, #24]
 8007292:	617b      	str	r3, [r7, #20]
 8007294:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007298:	6a39      	ldr	r1, [r7, #32]
 800729a:	68f8      	ldr	r0, [r7, #12]
 800729c:	f000 fa02 	bl	80076a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00d      	beq.n	80072c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072aa:	2b04      	cmp	r3, #4
 80072ac:	d107      	bne.n	80072be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e02b      	b.n	800731a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80072c2:	88fb      	ldrh	r3, [r7, #6]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d105      	bne.n	80072d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80072c8:	893b      	ldrh	r3, [r7, #8]
 80072ca:	b2da      	uxtb	r2, r3
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	611a      	str	r2, [r3, #16]
 80072d2:	e021      	b.n	8007318 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80072d4:	893b      	ldrh	r3, [r7, #8]
 80072d6:	0a1b      	lsrs	r3, r3, #8
 80072d8:	b29b      	uxth	r3, r3
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072e4:	6a39      	ldr	r1, [r7, #32]
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f000 f9dc 	bl	80076a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00d      	beq.n	800730e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f6:	2b04      	cmp	r3, #4
 80072f8:	d107      	bne.n	800730a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007308:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e005      	b.n	800731a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800730e:	893b      	ldrh	r3, [r7, #8]
 8007310:	b2da      	uxtb	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3718      	adds	r7, #24
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	00010002 	.word	0x00010002

08007328 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b088      	sub	sp, #32
 800732c:	af02      	add	r7, sp, #8
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	4608      	mov	r0, r1
 8007332:	4611      	mov	r1, r2
 8007334:	461a      	mov	r2, r3
 8007336:	4603      	mov	r3, r0
 8007338:	817b      	strh	r3, [r7, #10]
 800733a:	460b      	mov	r3, r1
 800733c:	813b      	strh	r3, [r7, #8]
 800733e:	4613      	mov	r3, r2
 8007340:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007350:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007360:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	6a3b      	ldr	r3, [r7, #32]
 8007368:	2200      	movs	r2, #0
 800736a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f000 f8c2 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00d      	beq.n	8007396 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007388:	d103      	bne.n	8007392 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007390:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e0aa      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007396:	897b      	ldrh	r3, [r7, #10]
 8007398:	b2db      	uxtb	r3, r3
 800739a:	461a      	mov	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80073a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a8:	6a3a      	ldr	r2, [r7, #32]
 80073aa:	4952      	ldr	r1, [pc, #328]	; (80074f4 <I2C_RequestMemoryRead+0x1cc>)
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f000 f8fa 	bl	80075a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d001      	beq.n	80073bc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e097      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073bc:	2300      	movs	r3, #0
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	699b      	ldr	r3, [r3, #24]
 80073ce:	617b      	str	r3, [r7, #20]
 80073d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073d4:	6a39      	ldr	r1, [r7, #32]
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 f964 	bl	80076a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00d      	beq.n	80073fe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e6:	2b04      	cmp	r3, #4
 80073e8:	d107      	bne.n	80073fa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e076      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80073fe:	88fb      	ldrh	r3, [r7, #6]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d105      	bne.n	8007410 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007404:	893b      	ldrh	r3, [r7, #8]
 8007406:	b2da      	uxtb	r2, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	611a      	str	r2, [r3, #16]
 800740e:	e021      	b.n	8007454 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007410:	893b      	ldrh	r3, [r7, #8]
 8007412:	0a1b      	lsrs	r3, r3, #8
 8007414:	b29b      	uxth	r3, r3
 8007416:	b2da      	uxtb	r2, r3
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800741e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007420:	6a39      	ldr	r1, [r7, #32]
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f000 f93e 	bl	80076a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00d      	beq.n	800744a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007432:	2b04      	cmp	r3, #4
 8007434:	d107      	bne.n	8007446 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007444:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e050      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800744a:	893b      	ldrh	r3, [r7, #8]
 800744c:	b2da      	uxtb	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007456:	6a39      	ldr	r1, [r7, #32]
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f000 f923 	bl	80076a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00d      	beq.n	8007480 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007468:	2b04      	cmp	r3, #4
 800746a:	d107      	bne.n	800747c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800747a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e035      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800748e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	2200      	movs	r2, #0
 8007498:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f000 f82b 	bl	80074f8 <I2C_WaitOnFlagUntilTimeout>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d00d      	beq.n	80074c4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074b6:	d103      	bne.n	80074c0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e013      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80074c4:	897b      	ldrh	r3, [r7, #10]
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	f043 0301 	orr.w	r3, r3, #1
 80074cc:	b2da      	uxtb	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	6a3a      	ldr	r2, [r7, #32]
 80074d8:	4906      	ldr	r1, [pc, #24]	; (80074f4 <I2C_RequestMemoryRead+0x1cc>)
 80074da:	68f8      	ldr	r0, [r7, #12]
 80074dc:	f000 f863 	bl	80075a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d001      	beq.n	80074ea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e000      	b.n	80074ec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3718      	adds	r7, #24
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	00010002 	.word	0x00010002

080074f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	603b      	str	r3, [r7, #0]
 8007504:	4613      	mov	r3, r2
 8007506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007508:	e025      	b.n	8007556 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007510:	d021      	beq.n	8007556 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007512:	f7fd ff53 	bl	80053bc <HAL_GetTick>
 8007516:	4602      	mov	r2, r0
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	683a      	ldr	r2, [r7, #0]
 800751e:	429a      	cmp	r2, r3
 8007520:	d302      	bcc.n	8007528 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d116      	bne.n	8007556 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2220      	movs	r2, #32
 8007532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007542:	f043 0220 	orr.w	r2, r3, #32
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e023      	b.n	800759e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	0c1b      	lsrs	r3, r3, #16
 800755a:	b2db      	uxtb	r3, r3
 800755c:	2b01      	cmp	r3, #1
 800755e:	d10d      	bne.n	800757c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	43da      	mvns	r2, r3
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	4013      	ands	r3, r2
 800756c:	b29b      	uxth	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	bf0c      	ite	eq
 8007572:	2301      	moveq	r3, #1
 8007574:	2300      	movne	r3, #0
 8007576:	b2db      	uxtb	r3, r3
 8007578:	461a      	mov	r2, r3
 800757a:	e00c      	b.n	8007596 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	43da      	mvns	r2, r3
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	4013      	ands	r3, r2
 8007588:	b29b      	uxth	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	bf0c      	ite	eq
 800758e:	2301      	moveq	r3, #1
 8007590:	2300      	movne	r3, #0
 8007592:	b2db      	uxtb	r3, r3
 8007594:	461a      	mov	r2, r3
 8007596:	79fb      	ldrb	r3, [r7, #7]
 8007598:	429a      	cmp	r2, r3
 800759a:	d0b6      	beq.n	800750a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	b084      	sub	sp, #16
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	60f8      	str	r0, [r7, #12]
 80075ae:	60b9      	str	r1, [r7, #8]
 80075b0:	607a      	str	r2, [r7, #4]
 80075b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80075b4:	e051      	b.n	800765a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075c4:	d123      	bne.n	800760e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80075de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2200      	movs	r2, #0
 80075e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fa:	f043 0204 	orr.w	r2, r3, #4
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e046      	b.n	800769c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007614:	d021      	beq.n	800765a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007616:	f7fd fed1 	bl	80053bc <HAL_GetTick>
 800761a:	4602      	mov	r2, r0
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	429a      	cmp	r2, r3
 8007624:	d302      	bcc.n	800762c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d116      	bne.n	800765a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2220      	movs	r2, #32
 8007636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007646:	f043 0220 	orr.w	r2, r3, #32
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e020      	b.n	800769c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	0c1b      	lsrs	r3, r3, #16
 800765e:	b2db      	uxtb	r3, r3
 8007660:	2b01      	cmp	r3, #1
 8007662:	d10c      	bne.n	800767e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	43da      	mvns	r2, r3
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	4013      	ands	r3, r2
 8007670:	b29b      	uxth	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	bf14      	ite	ne
 8007676:	2301      	movne	r3, #1
 8007678:	2300      	moveq	r3, #0
 800767a:	b2db      	uxtb	r3, r3
 800767c:	e00b      	b.n	8007696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	43da      	mvns	r2, r3
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	4013      	ands	r3, r2
 800768a:	b29b      	uxth	r3, r3
 800768c:	2b00      	cmp	r3, #0
 800768e:	bf14      	ite	ne
 8007690:	2301      	movne	r3, #1
 8007692:	2300      	moveq	r3, #0
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d18d      	bne.n	80075b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800769a:	2300      	movs	r3, #0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3710      	adds	r7, #16
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80076b0:	e02d      	b.n	800770e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 f8ce 	bl	8007854 <I2C_IsAcknowledgeFailed>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e02d      	b.n	800771e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c8:	d021      	beq.n	800770e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ca:	f7fd fe77 	bl	80053bc <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d302      	bcc.n	80076e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d116      	bne.n	800770e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2200      	movs	r2, #0
 80076e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2220      	movs	r2, #32
 80076ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fa:	f043 0220 	orr.w	r2, r3, #32
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2200      	movs	r2, #0
 8007706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e007      	b.n	800771e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	695b      	ldr	r3, [r3, #20]
 8007714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007718:	2b80      	cmp	r3, #128	; 0x80
 800771a:	d1ca      	bne.n	80076b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b084      	sub	sp, #16
 800772a:	af00      	add	r7, sp, #0
 800772c:	60f8      	str	r0, [r7, #12]
 800772e:	60b9      	str	r1, [r7, #8]
 8007730:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007732:	e02d      	b.n	8007790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f000 f88d 	bl	8007854 <I2C_IsAcknowledgeFailed>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e02d      	b.n	80077a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774a:	d021      	beq.n	8007790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800774c:	f7fd fe36 	bl	80053bc <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	429a      	cmp	r2, r3
 800775a:	d302      	bcc.n	8007762 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d116      	bne.n	8007790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2220      	movs	r2, #32
 800776c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800777c:	f043 0220 	orr.w	r2, r3, #32
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e007      	b.n	80077a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	695b      	ldr	r3, [r3, #20]
 8007796:	f003 0304 	and.w	r3, r3, #4
 800779a:	2b04      	cmp	r3, #4
 800779c:	d1ca      	bne.n	8007734 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80077b4:	e042      	b.n	800783c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	695b      	ldr	r3, [r3, #20]
 80077bc:	f003 0310 	and.w	r3, r3, #16
 80077c0:	2b10      	cmp	r3, #16
 80077c2:	d119      	bne.n	80077f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f06f 0210 	mvn.w	r2, #16
 80077cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2220      	movs	r2, #32
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e029      	b.n	800784c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077f8:	f7fd fde0 	bl	80053bc <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	68ba      	ldr	r2, [r7, #8]
 8007804:	429a      	cmp	r2, r3
 8007806:	d302      	bcc.n	800780e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d116      	bne.n	800783c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2220      	movs	r2, #32
 8007818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007828:	f043 0220 	orr.w	r2, r3, #32
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e007      	b.n	800784c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007846:	2b40      	cmp	r3, #64	; 0x40
 8007848:	d1b5      	bne.n	80077b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800786a:	d11b      	bne.n	80078a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007874:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2220      	movs	r2, #32
 8007880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007890:	f043 0204 	orr.w	r2, r3, #4
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e000      	b.n	80078a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80078a4:	2300      	movs	r3, #0
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	370c      	adds	r7, #12
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr
	...

080078b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b086      	sub	sp, #24
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e267      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d075      	beq.n	80079be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80078d2:	4b88      	ldr	r3, [pc, #544]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f003 030c 	and.w	r3, r3, #12
 80078da:	2b04      	cmp	r3, #4
 80078dc:	d00c      	beq.n	80078f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80078de:	4b85      	ldr	r3, [pc, #532]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80078e6:	2b08      	cmp	r3, #8
 80078e8:	d112      	bne.n	8007910 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80078ea:	4b82      	ldr	r3, [pc, #520]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80078f6:	d10b      	bne.n	8007910 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078f8:	4b7e      	ldr	r3, [pc, #504]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d05b      	beq.n	80079bc <HAL_RCC_OscConfig+0x108>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d157      	bne.n	80079bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e242      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007918:	d106      	bne.n	8007928 <HAL_RCC_OscConfig+0x74>
 800791a:	4b76      	ldr	r3, [pc, #472]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a75      	ldr	r2, [pc, #468]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	e01d      	b.n	8007964 <HAL_RCC_OscConfig+0xb0>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007930:	d10c      	bne.n	800794c <HAL_RCC_OscConfig+0x98>
 8007932:	4b70      	ldr	r3, [pc, #448]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a6f      	ldr	r2, [pc, #444]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	4b6d      	ldr	r3, [pc, #436]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a6c      	ldr	r2, [pc, #432]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007948:	6013      	str	r3, [r2, #0]
 800794a:	e00b      	b.n	8007964 <HAL_RCC_OscConfig+0xb0>
 800794c:	4b69      	ldr	r3, [pc, #420]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a68      	ldr	r2, [pc, #416]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007956:	6013      	str	r3, [r2, #0]
 8007958:	4b66      	ldr	r3, [pc, #408]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a65      	ldr	r2, [pc, #404]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 800795e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d013      	beq.n	8007994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800796c:	f7fd fd26 	bl	80053bc <HAL_GetTick>
 8007970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007972:	e008      	b.n	8007986 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007974:	f7fd fd22 	bl	80053bc <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	2b64      	cmp	r3, #100	; 0x64
 8007980:	d901      	bls.n	8007986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	e207      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007986:	4b5b      	ldr	r3, [pc, #364]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d0f0      	beq.n	8007974 <HAL_RCC_OscConfig+0xc0>
 8007992:	e014      	b.n	80079be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007994:	f7fd fd12 	bl	80053bc <HAL_GetTick>
 8007998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800799a:	e008      	b.n	80079ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800799c:	f7fd fd0e 	bl	80053bc <HAL_GetTick>
 80079a0:	4602      	mov	r2, r0
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	1ad3      	subs	r3, r2, r3
 80079a6:	2b64      	cmp	r3, #100	; 0x64
 80079a8:	d901      	bls.n	80079ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80079aa:	2303      	movs	r3, #3
 80079ac:	e1f3      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079ae:	4b51      	ldr	r3, [pc, #324]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1f0      	bne.n	800799c <HAL_RCC_OscConfig+0xe8>
 80079ba:	e000      	b.n	80079be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0302 	and.w	r3, r3, #2
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d063      	beq.n	8007a92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80079ca:	4b4a      	ldr	r3, [pc, #296]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	f003 030c 	and.w	r3, r3, #12
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00b      	beq.n	80079ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80079d6:	4b47      	ldr	r3, [pc, #284]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80079de:	2b08      	cmp	r3, #8
 80079e0:	d11c      	bne.n	8007a1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80079e2:	4b44      	ldr	r3, [pc, #272]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d116      	bne.n	8007a1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079ee:	4b41      	ldr	r3, [pc, #260]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0302 	and.w	r3, r3, #2
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d005      	beq.n	8007a06 <HAL_RCC_OscConfig+0x152>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d001      	beq.n	8007a06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e1c7      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a06:	4b3b      	ldr	r3, [pc, #236]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	00db      	lsls	r3, r3, #3
 8007a14:	4937      	ldr	r1, [pc, #220]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a1a:	e03a      	b.n	8007a92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d020      	beq.n	8007a66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a24:	4b34      	ldr	r3, [pc, #208]	; (8007af8 <HAL_RCC_OscConfig+0x244>)
 8007a26:	2201      	movs	r2, #1
 8007a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a2a:	f7fd fcc7 	bl	80053bc <HAL_GetTick>
 8007a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a30:	e008      	b.n	8007a44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a32:	f7fd fcc3 	bl	80053bc <HAL_GetTick>
 8007a36:	4602      	mov	r2, r0
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	1ad3      	subs	r3, r2, r3
 8007a3c:	2b02      	cmp	r3, #2
 8007a3e:	d901      	bls.n	8007a44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007a40:	2303      	movs	r3, #3
 8007a42:	e1a8      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a44:	4b2b      	ldr	r3, [pc, #172]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0302 	and.w	r3, r3, #2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d0f0      	beq.n	8007a32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a50:	4b28      	ldr	r3, [pc, #160]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	00db      	lsls	r3, r3, #3
 8007a5e:	4925      	ldr	r1, [pc, #148]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	600b      	str	r3, [r1, #0]
 8007a64:	e015      	b.n	8007a92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a66:	4b24      	ldr	r3, [pc, #144]	; (8007af8 <HAL_RCC_OscConfig+0x244>)
 8007a68:	2200      	movs	r2, #0
 8007a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a6c:	f7fd fca6 	bl	80053bc <HAL_GetTick>
 8007a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a72:	e008      	b.n	8007a86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a74:	f7fd fca2 	bl	80053bc <HAL_GetTick>
 8007a78:	4602      	mov	r2, r0
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d901      	bls.n	8007a86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007a82:	2303      	movs	r3, #3
 8007a84:	e187      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a86:	4b1b      	ldr	r3, [pc, #108]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0302 	and.w	r3, r3, #2
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d1f0      	bne.n	8007a74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0308 	and.w	r3, r3, #8
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d036      	beq.n	8007b0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d016      	beq.n	8007ad4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007aa6:	4b15      	ldr	r3, [pc, #84]	; (8007afc <HAL_RCC_OscConfig+0x248>)
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aac:	f7fd fc86 	bl	80053bc <HAL_GetTick>
 8007ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ab2:	e008      	b.n	8007ac6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ab4:	f7fd fc82 	bl	80053bc <HAL_GetTick>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	d901      	bls.n	8007ac6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e167      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ac6:	4b0b      	ldr	r3, [pc, #44]	; (8007af4 <HAL_RCC_OscConfig+0x240>)
 8007ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d0f0      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x200>
 8007ad2:	e01b      	b.n	8007b0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ad4:	4b09      	ldr	r3, [pc, #36]	; (8007afc <HAL_RCC_OscConfig+0x248>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ada:	f7fd fc6f 	bl	80053bc <HAL_GetTick>
 8007ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ae0:	e00e      	b.n	8007b00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ae2:	f7fd fc6b 	bl	80053bc <HAL_GetTick>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	1ad3      	subs	r3, r2, r3
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	d907      	bls.n	8007b00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e150      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
 8007af4:	40023800 	.word	0x40023800
 8007af8:	42470000 	.word	0x42470000
 8007afc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b00:	4b88      	ldr	r3, [pc, #544]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b04:	f003 0302 	and.w	r3, r3, #2
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1ea      	bne.n	8007ae2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 0304 	and.w	r3, r3, #4
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f000 8097 	beq.w	8007c48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b1e:	4b81      	ldr	r3, [pc, #516]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d10f      	bne.n	8007b4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	60bb      	str	r3, [r7, #8]
 8007b2e:	4b7d      	ldr	r3, [pc, #500]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b32:	4a7c      	ldr	r2, [pc, #496]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b38:	6413      	str	r3, [r2, #64]	; 0x40
 8007b3a:	4b7a      	ldr	r3, [pc, #488]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b42:	60bb      	str	r3, [r7, #8]
 8007b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b46:	2301      	movs	r3, #1
 8007b48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b4a:	4b77      	ldr	r3, [pc, #476]	; (8007d28 <HAL_RCC_OscConfig+0x474>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d118      	bne.n	8007b88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b56:	4b74      	ldr	r3, [pc, #464]	; (8007d28 <HAL_RCC_OscConfig+0x474>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a73      	ldr	r2, [pc, #460]	; (8007d28 <HAL_RCC_OscConfig+0x474>)
 8007b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b62:	f7fd fc2b 	bl	80053bc <HAL_GetTick>
 8007b66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b68:	e008      	b.n	8007b7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b6a:	f7fd fc27 	bl	80053bc <HAL_GetTick>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	1ad3      	subs	r3, r2, r3
 8007b74:	2b02      	cmp	r3, #2
 8007b76:	d901      	bls.n	8007b7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e10c      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b7c:	4b6a      	ldr	r3, [pc, #424]	; (8007d28 <HAL_RCC_OscConfig+0x474>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d0f0      	beq.n	8007b6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d106      	bne.n	8007b9e <HAL_RCC_OscConfig+0x2ea>
 8007b90:	4b64      	ldr	r3, [pc, #400]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b94:	4a63      	ldr	r2, [pc, #396]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007b96:	f043 0301 	orr.w	r3, r3, #1
 8007b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8007b9c:	e01c      	b.n	8007bd8 <HAL_RCC_OscConfig+0x324>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	2b05      	cmp	r3, #5
 8007ba4:	d10c      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x30c>
 8007ba6:	4b5f      	ldr	r3, [pc, #380]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007baa:	4a5e      	ldr	r2, [pc, #376]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bac:	f043 0304 	orr.w	r3, r3, #4
 8007bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8007bb2:	4b5c      	ldr	r3, [pc, #368]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bb6:	4a5b      	ldr	r2, [pc, #364]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bb8:	f043 0301 	orr.w	r3, r3, #1
 8007bbc:	6713      	str	r3, [r2, #112]	; 0x70
 8007bbe:	e00b      	b.n	8007bd8 <HAL_RCC_OscConfig+0x324>
 8007bc0:	4b58      	ldr	r3, [pc, #352]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bc4:	4a57      	ldr	r2, [pc, #348]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bc6:	f023 0301 	bic.w	r3, r3, #1
 8007bca:	6713      	str	r3, [r2, #112]	; 0x70
 8007bcc:	4b55      	ldr	r3, [pc, #340]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bd0:	4a54      	ldr	r2, [pc, #336]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007bd2:	f023 0304 	bic.w	r3, r3, #4
 8007bd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d015      	beq.n	8007c0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007be0:	f7fd fbec 	bl	80053bc <HAL_GetTick>
 8007be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007be6:	e00a      	b.n	8007bfe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007be8:	f7fd fbe8 	bl	80053bc <HAL_GetTick>
 8007bec:	4602      	mov	r2, r0
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d901      	bls.n	8007bfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e0cb      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bfe:	4b49      	ldr	r3, [pc, #292]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d0ee      	beq.n	8007be8 <HAL_RCC_OscConfig+0x334>
 8007c0a:	e014      	b.n	8007c36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c0c:	f7fd fbd6 	bl	80053bc <HAL_GetTick>
 8007c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c12:	e00a      	b.n	8007c2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c14:	f7fd fbd2 	bl	80053bc <HAL_GetTick>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d901      	bls.n	8007c2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007c26:	2303      	movs	r3, #3
 8007c28:	e0b5      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c2a:	4b3e      	ldr	r3, [pc, #248]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c2e:	f003 0302 	and.w	r3, r3, #2
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1ee      	bne.n	8007c14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c36:	7dfb      	ldrb	r3, [r7, #23]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d105      	bne.n	8007c48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c3c:	4b39      	ldr	r3, [pc, #228]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c40:	4a38      	ldr	r2, [pc, #224]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	699b      	ldr	r3, [r3, #24]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 80a1 	beq.w	8007d94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c52:	4b34      	ldr	r3, [pc, #208]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 030c 	and.w	r3, r3, #12
 8007c5a:	2b08      	cmp	r3, #8
 8007c5c:	d05c      	beq.n	8007d18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	699b      	ldr	r3, [r3, #24]
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	d141      	bne.n	8007cea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c66:	4b31      	ldr	r3, [pc, #196]	; (8007d2c <HAL_RCC_OscConfig+0x478>)
 8007c68:	2200      	movs	r2, #0
 8007c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c6c:	f7fd fba6 	bl	80053bc <HAL_GetTick>
 8007c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c72:	e008      	b.n	8007c86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c74:	f7fd fba2 	bl	80053bc <HAL_GetTick>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d901      	bls.n	8007c86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e087      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c86:	4b27      	ldr	r3, [pc, #156]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1f0      	bne.n	8007c74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	69da      	ldr	r2, [r3, #28]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	431a      	orrs	r2, r3
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	019b      	lsls	r3, r3, #6
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca8:	085b      	lsrs	r3, r3, #1
 8007caa:	3b01      	subs	r3, #1
 8007cac:	041b      	lsls	r3, r3, #16
 8007cae:	431a      	orrs	r2, r3
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb4:	061b      	lsls	r3, r3, #24
 8007cb6:	491b      	ldr	r1, [pc, #108]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cbc:	4b1b      	ldr	r3, [pc, #108]	; (8007d2c <HAL_RCC_OscConfig+0x478>)
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cc2:	f7fd fb7b 	bl	80053bc <HAL_GetTick>
 8007cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cc8:	e008      	b.n	8007cdc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cca:	f7fd fb77 	bl	80053bc <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d901      	bls.n	8007cdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e05c      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cdc:	4b11      	ldr	r3, [pc, #68]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0f0      	beq.n	8007cca <HAL_RCC_OscConfig+0x416>
 8007ce8:	e054      	b.n	8007d94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cea:	4b10      	ldr	r3, [pc, #64]	; (8007d2c <HAL_RCC_OscConfig+0x478>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cf0:	f7fd fb64 	bl	80053bc <HAL_GetTick>
 8007cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cf6:	e008      	b.n	8007d0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cf8:	f7fd fb60 	bl	80053bc <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	d901      	bls.n	8007d0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e045      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d0a:	4b06      	ldr	r3, [pc, #24]	; (8007d24 <HAL_RCC_OscConfig+0x470>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1f0      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x444>
 8007d16:	e03d      	b.n	8007d94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	699b      	ldr	r3, [r3, #24]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d107      	bne.n	8007d30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e038      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
 8007d24:	40023800 	.word	0x40023800
 8007d28:	40007000 	.word	0x40007000
 8007d2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007d30:	4b1b      	ldr	r3, [pc, #108]	; (8007da0 <HAL_RCC_OscConfig+0x4ec>)
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d028      	beq.n	8007d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d121      	bne.n	8007d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d11a      	bne.n	8007d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007d5a:	68fa      	ldr	r2, [r7, #12]
 8007d5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007d60:	4013      	ands	r3, r2
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007d66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d111      	bne.n	8007d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d76:	085b      	lsrs	r3, r3, #1
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d107      	bne.n	8007d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d001      	beq.n	8007d94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e000      	b.n	8007d96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3718      	adds	r7, #24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	40023800 	.word	0x40023800

08007da4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d101      	bne.n	8007db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e0cc      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007db8:	4b68      	ldr	r3, [pc, #416]	; (8007f5c <HAL_RCC_ClockConfig+0x1b8>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 0307 	and.w	r3, r3, #7
 8007dc0:	683a      	ldr	r2, [r7, #0]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d90c      	bls.n	8007de0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dc6:	4b65      	ldr	r3, [pc, #404]	; (8007f5c <HAL_RCC_ClockConfig+0x1b8>)
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	b2d2      	uxtb	r2, r2
 8007dcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dce:	4b63      	ldr	r3, [pc, #396]	; (8007f5c <HAL_RCC_ClockConfig+0x1b8>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 0307 	and.w	r3, r3, #7
 8007dd6:	683a      	ldr	r2, [r7, #0]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d001      	beq.n	8007de0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e0b8      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0302 	and.w	r3, r3, #2
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d020      	beq.n	8007e2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d005      	beq.n	8007e04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007df8:	4b59      	ldr	r3, [pc, #356]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	4a58      	ldr	r2, [pc, #352]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007dfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007e02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 0308 	and.w	r3, r3, #8
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d005      	beq.n	8007e1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007e10:	4b53      	ldr	r3, [pc, #332]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	4a52      	ldr	r2, [pc, #328]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007e1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e1c:	4b50      	ldr	r3, [pc, #320]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	494d      	ldr	r1, [pc, #308]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0301 	and.w	r3, r3, #1
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d044      	beq.n	8007ec4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d107      	bne.n	8007e52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e42:	4b47      	ldr	r3, [pc, #284]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d119      	bne.n	8007e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e07f      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d003      	beq.n	8007e62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e5e:	2b03      	cmp	r3, #3
 8007e60:	d107      	bne.n	8007e72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e62:	4b3f      	ldr	r3, [pc, #252]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d109      	bne.n	8007e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e06f      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e72:	4b3b      	ldr	r3, [pc, #236]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d101      	bne.n	8007e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e067      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e82:	4b37      	ldr	r3, [pc, #220]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f023 0203 	bic.w	r2, r3, #3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	4934      	ldr	r1, [pc, #208]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007e90:	4313      	orrs	r3, r2
 8007e92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007e94:	f7fd fa92 	bl	80053bc <HAL_GetTick>
 8007e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e9a:	e00a      	b.n	8007eb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e9c:	f7fd fa8e 	bl	80053bc <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d901      	bls.n	8007eb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	e04f      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eb2:	4b2b      	ldr	r3, [pc, #172]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	f003 020c 	and.w	r2, r3, #12
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d1eb      	bne.n	8007e9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ec4:	4b25      	ldr	r3, [pc, #148]	; (8007f5c <HAL_RCC_ClockConfig+0x1b8>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f003 0307 	and.w	r3, r3, #7
 8007ecc:	683a      	ldr	r2, [r7, #0]
 8007ece:	429a      	cmp	r2, r3
 8007ed0:	d20c      	bcs.n	8007eec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ed2:	4b22      	ldr	r3, [pc, #136]	; (8007f5c <HAL_RCC_ClockConfig+0x1b8>)
 8007ed4:	683a      	ldr	r2, [r7, #0]
 8007ed6:	b2d2      	uxtb	r2, r2
 8007ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eda:	4b20      	ldr	r3, [pc, #128]	; (8007f5c <HAL_RCC_ClockConfig+0x1b8>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 0307 	and.w	r3, r3, #7
 8007ee2:	683a      	ldr	r2, [r7, #0]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d001      	beq.n	8007eec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e032      	b.n	8007f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 0304 	and.w	r3, r3, #4
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d008      	beq.n	8007f0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ef8:	4b19      	ldr	r3, [pc, #100]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	4916      	ldr	r1, [pc, #88]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 0308 	and.w	r3, r3, #8
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d009      	beq.n	8007f2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f16:	4b12      	ldr	r3, [pc, #72]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	00db      	lsls	r3, r3, #3
 8007f24:	490e      	ldr	r1, [pc, #56]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007f2a:	f000 f821 	bl	8007f70 <HAL_RCC_GetSysClockFreq>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	4b0b      	ldr	r3, [pc, #44]	; (8007f60 <HAL_RCC_ClockConfig+0x1bc>)
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	091b      	lsrs	r3, r3, #4
 8007f36:	f003 030f 	and.w	r3, r3, #15
 8007f3a:	490a      	ldr	r1, [pc, #40]	; (8007f64 <HAL_RCC_ClockConfig+0x1c0>)
 8007f3c:	5ccb      	ldrb	r3, [r1, r3]
 8007f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8007f42:	4a09      	ldr	r2, [pc, #36]	; (8007f68 <HAL_RCC_ClockConfig+0x1c4>)
 8007f44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007f46:	4b09      	ldr	r3, [pc, #36]	; (8007f6c <HAL_RCC_ClockConfig+0x1c8>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7fd f9f2 	bl	8005334 <HAL_InitTick>

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	40023c00 	.word	0x40023c00
 8007f60:	40023800 	.word	0x40023800
 8007f64:	08014f14 	.word	0x08014f14
 8007f68:	2000000c 	.word	0x2000000c
 8007f6c:	20000010 	.word	0x20000010

08007f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f74:	b094      	sub	sp, #80	; 0x50
 8007f76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	647b      	str	r3, [r7, #68]	; 0x44
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f80:	2300      	movs	r3, #0
 8007f82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f88:	4b79      	ldr	r3, [pc, #484]	; (8008170 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	f003 030c 	and.w	r3, r3, #12
 8007f90:	2b08      	cmp	r3, #8
 8007f92:	d00d      	beq.n	8007fb0 <HAL_RCC_GetSysClockFreq+0x40>
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	f200 80e1 	bhi.w	800815c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d002      	beq.n	8007fa4 <HAL_RCC_GetSysClockFreq+0x34>
 8007f9e:	2b04      	cmp	r3, #4
 8007fa0:	d003      	beq.n	8007faa <HAL_RCC_GetSysClockFreq+0x3a>
 8007fa2:	e0db      	b.n	800815c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007fa4:	4b73      	ldr	r3, [pc, #460]	; (8008174 <HAL_RCC_GetSysClockFreq+0x204>)
 8007fa6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007fa8:	e0db      	b.n	8008162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007faa:	4b73      	ldr	r3, [pc, #460]	; (8008178 <HAL_RCC_GetSysClockFreq+0x208>)
 8007fac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007fae:	e0d8      	b.n	8008162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007fb0:	4b6f      	ldr	r3, [pc, #444]	; (8008170 <HAL_RCC_GetSysClockFreq+0x200>)
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fb8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007fba:	4b6d      	ldr	r3, [pc, #436]	; (8008170 <HAL_RCC_GetSysClockFreq+0x200>)
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d063      	beq.n	800808e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fc6:	4b6a      	ldr	r3, [pc, #424]	; (8008170 <HAL_RCC_GetSysClockFreq+0x200>)
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	099b      	lsrs	r3, r3, #6
 8007fcc:	2200      	movs	r2, #0
 8007fce:	63bb      	str	r3, [r7, #56]	; 0x38
 8007fd0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd8:	633b      	str	r3, [r7, #48]	; 0x30
 8007fda:	2300      	movs	r3, #0
 8007fdc:	637b      	str	r3, [r7, #52]	; 0x34
 8007fde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007fe2:	4622      	mov	r2, r4
 8007fe4:	462b      	mov	r3, r5
 8007fe6:	f04f 0000 	mov.w	r0, #0
 8007fea:	f04f 0100 	mov.w	r1, #0
 8007fee:	0159      	lsls	r1, r3, #5
 8007ff0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ff4:	0150      	lsls	r0, r2, #5
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	1a51      	subs	r1, r2, r1
 8007ffe:	6139      	str	r1, [r7, #16]
 8008000:	4629      	mov	r1, r5
 8008002:	eb63 0301 	sbc.w	r3, r3, r1
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008014:	4659      	mov	r1, fp
 8008016:	018b      	lsls	r3, r1, #6
 8008018:	4651      	mov	r1, sl
 800801a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800801e:	4651      	mov	r1, sl
 8008020:	018a      	lsls	r2, r1, #6
 8008022:	4651      	mov	r1, sl
 8008024:	ebb2 0801 	subs.w	r8, r2, r1
 8008028:	4659      	mov	r1, fp
 800802a:	eb63 0901 	sbc.w	r9, r3, r1
 800802e:	f04f 0200 	mov.w	r2, #0
 8008032:	f04f 0300 	mov.w	r3, #0
 8008036:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800803a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800803e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008042:	4690      	mov	r8, r2
 8008044:	4699      	mov	r9, r3
 8008046:	4623      	mov	r3, r4
 8008048:	eb18 0303 	adds.w	r3, r8, r3
 800804c:	60bb      	str	r3, [r7, #8]
 800804e:	462b      	mov	r3, r5
 8008050:	eb49 0303 	adc.w	r3, r9, r3
 8008054:	60fb      	str	r3, [r7, #12]
 8008056:	f04f 0200 	mov.w	r2, #0
 800805a:	f04f 0300 	mov.w	r3, #0
 800805e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008062:	4629      	mov	r1, r5
 8008064:	024b      	lsls	r3, r1, #9
 8008066:	4621      	mov	r1, r4
 8008068:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800806c:	4621      	mov	r1, r4
 800806e:	024a      	lsls	r2, r1, #9
 8008070:	4610      	mov	r0, r2
 8008072:	4619      	mov	r1, r3
 8008074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008076:	2200      	movs	r2, #0
 8008078:	62bb      	str	r3, [r7, #40]	; 0x28
 800807a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800807c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008080:	f7f8 fe02 	bl	8000c88 <__aeabi_uldivmod>
 8008084:	4602      	mov	r2, r0
 8008086:	460b      	mov	r3, r1
 8008088:	4613      	mov	r3, r2
 800808a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800808c:	e058      	b.n	8008140 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800808e:	4b38      	ldr	r3, [pc, #224]	; (8008170 <HAL_RCC_GetSysClockFreq+0x200>)
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	099b      	lsrs	r3, r3, #6
 8008094:	2200      	movs	r2, #0
 8008096:	4618      	mov	r0, r3
 8008098:	4611      	mov	r1, r2
 800809a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800809e:	623b      	str	r3, [r7, #32]
 80080a0:	2300      	movs	r3, #0
 80080a2:	627b      	str	r3, [r7, #36]	; 0x24
 80080a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80080a8:	4642      	mov	r2, r8
 80080aa:	464b      	mov	r3, r9
 80080ac:	f04f 0000 	mov.w	r0, #0
 80080b0:	f04f 0100 	mov.w	r1, #0
 80080b4:	0159      	lsls	r1, r3, #5
 80080b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080ba:	0150      	lsls	r0, r2, #5
 80080bc:	4602      	mov	r2, r0
 80080be:	460b      	mov	r3, r1
 80080c0:	4641      	mov	r1, r8
 80080c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80080c6:	4649      	mov	r1, r9
 80080c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80080cc:	f04f 0200 	mov.w	r2, #0
 80080d0:	f04f 0300 	mov.w	r3, #0
 80080d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80080d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80080dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80080e0:	ebb2 040a 	subs.w	r4, r2, sl
 80080e4:	eb63 050b 	sbc.w	r5, r3, fp
 80080e8:	f04f 0200 	mov.w	r2, #0
 80080ec:	f04f 0300 	mov.w	r3, #0
 80080f0:	00eb      	lsls	r3, r5, #3
 80080f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080f6:	00e2      	lsls	r2, r4, #3
 80080f8:	4614      	mov	r4, r2
 80080fa:	461d      	mov	r5, r3
 80080fc:	4643      	mov	r3, r8
 80080fe:	18e3      	adds	r3, r4, r3
 8008100:	603b      	str	r3, [r7, #0]
 8008102:	464b      	mov	r3, r9
 8008104:	eb45 0303 	adc.w	r3, r5, r3
 8008108:	607b      	str	r3, [r7, #4]
 800810a:	f04f 0200 	mov.w	r2, #0
 800810e:	f04f 0300 	mov.w	r3, #0
 8008112:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008116:	4629      	mov	r1, r5
 8008118:	028b      	lsls	r3, r1, #10
 800811a:	4621      	mov	r1, r4
 800811c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008120:	4621      	mov	r1, r4
 8008122:	028a      	lsls	r2, r1, #10
 8008124:	4610      	mov	r0, r2
 8008126:	4619      	mov	r1, r3
 8008128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800812a:	2200      	movs	r2, #0
 800812c:	61bb      	str	r3, [r7, #24]
 800812e:	61fa      	str	r2, [r7, #28]
 8008130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008134:	f7f8 fda8 	bl	8000c88 <__aeabi_uldivmod>
 8008138:	4602      	mov	r2, r0
 800813a:	460b      	mov	r3, r1
 800813c:	4613      	mov	r3, r2
 800813e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008140:	4b0b      	ldr	r3, [pc, #44]	; (8008170 <HAL_RCC_GetSysClockFreq+0x200>)
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	0c1b      	lsrs	r3, r3, #16
 8008146:	f003 0303 	and.w	r3, r3, #3
 800814a:	3301      	adds	r3, #1
 800814c:	005b      	lsls	r3, r3, #1
 800814e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008150:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008152:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008154:	fbb2 f3f3 	udiv	r3, r2, r3
 8008158:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800815a:	e002      	b.n	8008162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800815c:	4b05      	ldr	r3, [pc, #20]	; (8008174 <HAL_RCC_GetSysClockFreq+0x204>)
 800815e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008160:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008162:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008164:	4618      	mov	r0, r3
 8008166:	3750      	adds	r7, #80	; 0x50
 8008168:	46bd      	mov	sp, r7
 800816a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800816e:	bf00      	nop
 8008170:	40023800 	.word	0x40023800
 8008174:	00f42400 	.word	0x00f42400
 8008178:	007a1200 	.word	0x007a1200

0800817c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800817c:	b480      	push	{r7}
 800817e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008180:	4b03      	ldr	r3, [pc, #12]	; (8008190 <HAL_RCC_GetHCLKFreq+0x14>)
 8008182:	681b      	ldr	r3, [r3, #0]
}
 8008184:	4618      	mov	r0, r3
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	2000000c 	.word	0x2000000c

08008194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008198:	f7ff fff0 	bl	800817c <HAL_RCC_GetHCLKFreq>
 800819c:	4602      	mov	r2, r0
 800819e:	4b05      	ldr	r3, [pc, #20]	; (80081b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	0a9b      	lsrs	r3, r3, #10
 80081a4:	f003 0307 	and.w	r3, r3, #7
 80081a8:	4903      	ldr	r1, [pc, #12]	; (80081b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80081aa:	5ccb      	ldrb	r3, [r1, r3]
 80081ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	40023800 	.word	0x40023800
 80081b8:	08014f24 	.word	0x08014f24

080081bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80081c0:	f7ff ffdc 	bl	800817c <HAL_RCC_GetHCLKFreq>
 80081c4:	4602      	mov	r2, r0
 80081c6:	4b05      	ldr	r3, [pc, #20]	; (80081dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	0b5b      	lsrs	r3, r3, #13
 80081cc:	f003 0307 	and.w	r3, r3, #7
 80081d0:	4903      	ldr	r1, [pc, #12]	; (80081e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80081d2:	5ccb      	ldrb	r3, [r1, r3]
 80081d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081d8:	4618      	mov	r0, r3
 80081da:	bd80      	pop	{r7, pc}
 80081dc:	40023800 	.word	0x40023800
 80081e0:	08014f24 	.word	0x08014f24

080081e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e07b      	b.n	80082ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d108      	bne.n	8008210 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008206:	d009      	beq.n	800821c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	61da      	str	r2, [r3, #28]
 800820e:	e005      	b.n	800821c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d106      	bne.n	800823c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f7fb fc4e 	bl	8003ad8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2202      	movs	r2, #2
 8008240:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008252:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008264:	431a      	orrs	r2, r3
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800826e:	431a      	orrs	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	f003 0302 	and.w	r3, r3, #2
 8008278:	431a      	orrs	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	431a      	orrs	r2, r3
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	699b      	ldr	r3, [r3, #24]
 8008288:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800828c:	431a      	orrs	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	69db      	ldr	r3, [r3, #28]
 8008292:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008296:	431a      	orrs	r2, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a1b      	ldr	r3, [r3, #32]
 800829c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082a0:	ea42 0103 	orr.w	r1, r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	430a      	orrs	r2, r1
 80082b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	699b      	ldr	r3, [r3, #24]
 80082b8:	0c1b      	lsrs	r3, r3, #16
 80082ba:	f003 0104 	and.w	r1, r3, #4
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c2:	f003 0210 	and.w	r2, r3, #16
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	430a      	orrs	r2, r1
 80082cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	69da      	ldr	r2, [r3, #28]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80082dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3708      	adds	r7, #8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b088      	sub	sp, #32
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	603b      	str	r3, [r7, #0]
 8008302:	4613      	mov	r3, r2
 8008304:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008306:	2300      	movs	r3, #0
 8008308:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008310:	2b01      	cmp	r3, #1
 8008312:	d101      	bne.n	8008318 <HAL_SPI_Transmit+0x22>
 8008314:	2302      	movs	r3, #2
 8008316:	e126      	b.n	8008566 <HAL_SPI_Transmit+0x270>
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008320:	f7fd f84c 	bl	80053bc <HAL_GetTick>
 8008324:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008326:	88fb      	ldrh	r3, [r7, #6]
 8008328:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008330:	b2db      	uxtb	r3, r3
 8008332:	2b01      	cmp	r3, #1
 8008334:	d002      	beq.n	800833c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008336:	2302      	movs	r3, #2
 8008338:	77fb      	strb	r3, [r7, #31]
    goto error;
 800833a:	e10b      	b.n	8008554 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d002      	beq.n	8008348 <HAL_SPI_Transmit+0x52>
 8008342:	88fb      	ldrh	r3, [r7, #6]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d102      	bne.n	800834e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800834c:	e102      	b.n	8008554 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2203      	movs	r2, #3
 8008352:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	68ba      	ldr	r2, [r7, #8]
 8008360:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	88fa      	ldrh	r2, [r7, #6]
 8008366:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	88fa      	ldrh	r2, [r7, #6]
 800836c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008394:	d10f      	bne.n	80083b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80083b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c0:	2b40      	cmp	r3, #64	; 0x40
 80083c2:	d007      	beq.n	80083d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083dc:	d14b      	bne.n	8008476 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <HAL_SPI_Transmit+0xf6>
 80083e6:	8afb      	ldrh	r3, [r7, #22]
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d13e      	bne.n	800846a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f0:	881a      	ldrh	r2, [r3, #0]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083fc:	1c9a      	adds	r2, r3, #2
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008406:	b29b      	uxth	r3, r3
 8008408:	3b01      	subs	r3, #1
 800840a:	b29a      	uxth	r2, r3
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008410:	e02b      	b.n	800846a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b02      	cmp	r3, #2
 800841e:	d112      	bne.n	8008446 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008424:	881a      	ldrh	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008430:	1c9a      	adds	r2, r3, #2
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800843a:	b29b      	uxth	r3, r3
 800843c:	3b01      	subs	r3, #1
 800843e:	b29a      	uxth	r2, r3
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	86da      	strh	r2, [r3, #54]	; 0x36
 8008444:	e011      	b.n	800846a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008446:	f7fc ffb9 	bl	80053bc <HAL_GetTick>
 800844a:	4602      	mov	r2, r0
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	683a      	ldr	r2, [r7, #0]
 8008452:	429a      	cmp	r2, r3
 8008454:	d803      	bhi.n	800845e <HAL_SPI_Transmit+0x168>
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800845c:	d102      	bne.n	8008464 <HAL_SPI_Transmit+0x16e>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d102      	bne.n	800846a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8008464:	2303      	movs	r3, #3
 8008466:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008468:	e074      	b.n	8008554 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800846e:	b29b      	uxth	r3, r3
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1ce      	bne.n	8008412 <HAL_SPI_Transmit+0x11c>
 8008474:	e04c      	b.n	8008510 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d002      	beq.n	8008484 <HAL_SPI_Transmit+0x18e>
 800847e:	8afb      	ldrh	r3, [r7, #22]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d140      	bne.n	8008506 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	330c      	adds	r3, #12
 800848e:	7812      	ldrb	r2, [r2, #0]
 8008490:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008496:	1c5a      	adds	r2, r3, #1
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	3b01      	subs	r3, #1
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80084aa:	e02c      	b.n	8008506 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f003 0302 	and.w	r3, r3, #2
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d113      	bne.n	80084e2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	330c      	adds	r3, #12
 80084c4:	7812      	ldrb	r2, [r2, #0]
 80084c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084cc:	1c5a      	adds	r2, r3, #1
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	3b01      	subs	r3, #1
 80084da:	b29a      	uxth	r2, r3
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	86da      	strh	r2, [r3, #54]	; 0x36
 80084e0:	e011      	b.n	8008506 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084e2:	f7fc ff6b 	bl	80053bc <HAL_GetTick>
 80084e6:	4602      	mov	r2, r0
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	1ad3      	subs	r3, r2, r3
 80084ec:	683a      	ldr	r2, [r7, #0]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d803      	bhi.n	80084fa <HAL_SPI_Transmit+0x204>
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f8:	d102      	bne.n	8008500 <HAL_SPI_Transmit+0x20a>
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d102      	bne.n	8008506 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008500:	2303      	movs	r3, #3
 8008502:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008504:	e026      	b.n	8008554 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800850a:	b29b      	uxth	r3, r3
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1cd      	bne.n	80084ac <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008510:	69ba      	ldr	r2, [r7, #24]
 8008512:	6839      	ldr	r1, [r7, #0]
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f000 fa63 	bl	80089e0 <SPI_EndRxTxTransaction>
 800851a:	4603      	mov	r3, r0
 800851c:	2b00      	cmp	r3, #0
 800851e:	d002      	beq.n	8008526 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2220      	movs	r2, #32
 8008524:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d10a      	bne.n	8008544 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800852e:	2300      	movs	r3, #0
 8008530:	613b      	str	r3, [r7, #16]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	613b      	str	r3, [r7, #16]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	613b      	str	r3, [r7, #16]
 8008542:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008548:	2b00      	cmp	r3, #0
 800854a:	d002      	beq.n	8008552 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800854c:	2301      	movs	r3, #1
 800854e:	77fb      	strb	r3, [r7, #31]
 8008550:	e000      	b.n	8008554 <HAL_SPI_Transmit+0x25e>
  }

error:
 8008552:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2201      	movs	r2, #1
 8008558:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008564:	7ffb      	ldrb	r3, [r7, #31]
}
 8008566:	4618      	mov	r0, r3
 8008568:	3720      	adds	r7, #32
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b08c      	sub	sp, #48	; 0x30
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	607a      	str	r2, [r7, #4]
 800857a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800857c:	2301      	movs	r3, #1
 800857e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008580:	2300      	movs	r3, #0
 8008582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800858c:	2b01      	cmp	r3, #1
 800858e:	d101      	bne.n	8008594 <HAL_SPI_TransmitReceive+0x26>
 8008590:	2302      	movs	r3, #2
 8008592:	e18a      	b.n	80088aa <HAL_SPI_TransmitReceive+0x33c>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800859c:	f7fc ff0e 	bl	80053bc <HAL_GetTick>
 80085a0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80085b2:	887b      	ldrh	r3, [r7, #2]
 80085b4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80085b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d00f      	beq.n	80085de <HAL_SPI_TransmitReceive+0x70>
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085c4:	d107      	bne.n	80085d6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d103      	bne.n	80085d6 <HAL_SPI_TransmitReceive+0x68>
 80085ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80085d2:	2b04      	cmp	r3, #4
 80085d4:	d003      	beq.n	80085de <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80085d6:	2302      	movs	r3, #2
 80085d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80085dc:	e15b      	b.n	8008896 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d005      	beq.n	80085f0 <HAL_SPI_TransmitReceive+0x82>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d002      	beq.n	80085f0 <HAL_SPI_TransmitReceive+0x82>
 80085ea:	887b      	ldrh	r3, [r7, #2]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d103      	bne.n	80085f8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80085f6:	e14e      	b.n	8008896 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	2b04      	cmp	r3, #4
 8008602:	d003      	beq.n	800860c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2205      	movs	r2, #5
 8008608:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	887a      	ldrh	r2, [r7, #2]
 800861c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	887a      	ldrh	r2, [r7, #2]
 8008622:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	887a      	ldrh	r2, [r7, #2]
 800862e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	887a      	ldrh	r2, [r7, #2]
 8008634:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2200      	movs	r2, #0
 8008640:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800864c:	2b40      	cmp	r3, #64	; 0x40
 800864e:	d007      	beq.n	8008660 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800865e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008668:	d178      	bne.n	800875c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d002      	beq.n	8008678 <HAL_SPI_TransmitReceive+0x10a>
 8008672:	8b7b      	ldrh	r3, [r7, #26]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d166      	bne.n	8008746 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800867c:	881a      	ldrh	r2, [r3, #0]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008688:	1c9a      	adds	r2, r3, #2
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008692:	b29b      	uxth	r3, r3
 8008694:	3b01      	subs	r3, #1
 8008696:	b29a      	uxth	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800869c:	e053      	b.n	8008746 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d11b      	bne.n	80086e4 <HAL_SPI_TransmitReceive+0x176>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d016      	beq.n	80086e4 <HAL_SPI_TransmitReceive+0x176>
 80086b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d113      	bne.n	80086e4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086c0:	881a      	ldrh	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086cc:	1c9a      	adds	r2, r3, #2
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	3b01      	subs	r3, #1
 80086da:	b29a      	uxth	r2, r3
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80086e0:	2300      	movs	r3, #0
 80086e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f003 0301 	and.w	r3, r3, #1
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d119      	bne.n	8008726 <HAL_SPI_TransmitReceive+0x1b8>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d014      	beq.n	8008726 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68da      	ldr	r2, [r3, #12]
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008706:	b292      	uxth	r2, r2
 8008708:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870e:	1c9a      	adds	r2, r3, #2
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008718:	b29b      	uxth	r3, r3
 800871a:	3b01      	subs	r3, #1
 800871c:	b29a      	uxth	r2, r3
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008722:	2301      	movs	r3, #1
 8008724:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008726:	f7fc fe49 	bl	80053bc <HAL_GetTick>
 800872a:	4602      	mov	r2, r0
 800872c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008732:	429a      	cmp	r2, r3
 8008734:	d807      	bhi.n	8008746 <HAL_SPI_TransmitReceive+0x1d8>
 8008736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800873c:	d003      	beq.n	8008746 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008744:	e0a7      	b.n	8008896 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800874a:	b29b      	uxth	r3, r3
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1a6      	bne.n	800869e <HAL_SPI_TransmitReceive+0x130>
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008754:	b29b      	uxth	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1a1      	bne.n	800869e <HAL_SPI_TransmitReceive+0x130>
 800875a:	e07c      	b.n	8008856 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d002      	beq.n	800876a <HAL_SPI_TransmitReceive+0x1fc>
 8008764:	8b7b      	ldrh	r3, [r7, #26]
 8008766:	2b01      	cmp	r3, #1
 8008768:	d16b      	bne.n	8008842 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	330c      	adds	r3, #12
 8008774:	7812      	ldrb	r2, [r2, #0]
 8008776:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877c:	1c5a      	adds	r2, r3, #1
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008786:	b29b      	uxth	r3, r3
 8008788:	3b01      	subs	r3, #1
 800878a:	b29a      	uxth	r2, r3
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008790:	e057      	b.n	8008842 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	f003 0302 	and.w	r3, r3, #2
 800879c:	2b02      	cmp	r3, #2
 800879e:	d11c      	bne.n	80087da <HAL_SPI_TransmitReceive+0x26c>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d017      	beq.n	80087da <HAL_SPI_TransmitReceive+0x26c>
 80087aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d114      	bne.n	80087da <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	330c      	adds	r3, #12
 80087ba:	7812      	ldrb	r2, [r2, #0]
 80087bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087c2:	1c5a      	adds	r2, r3, #1
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	3b01      	subs	r3, #1
 80087d0:	b29a      	uxth	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087d6:	2300      	movs	r3, #0
 80087d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f003 0301 	and.w	r3, r3, #1
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d119      	bne.n	800881c <HAL_SPI_TransmitReceive+0x2ae>
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d014      	beq.n	800881c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68da      	ldr	r2, [r3, #12]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fc:	b2d2      	uxtb	r2, r2
 80087fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008804:	1c5a      	adds	r2, r3, #1
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800880e:	b29b      	uxth	r3, r3
 8008810:	3b01      	subs	r3, #1
 8008812:	b29a      	uxth	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008818:	2301      	movs	r3, #1
 800881a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800881c:	f7fc fdce 	bl	80053bc <HAL_GetTick>
 8008820:	4602      	mov	r2, r0
 8008822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008828:	429a      	cmp	r2, r3
 800882a:	d803      	bhi.n	8008834 <HAL_SPI_TransmitReceive+0x2c6>
 800882c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800882e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008832:	d102      	bne.n	800883a <HAL_SPI_TransmitReceive+0x2cc>
 8008834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008836:	2b00      	cmp	r3, #0
 8008838:	d103      	bne.n	8008842 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008840:	e029      	b.n	8008896 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008846:	b29b      	uxth	r3, r3
 8008848:	2b00      	cmp	r3, #0
 800884a:	d1a2      	bne.n	8008792 <HAL_SPI_TransmitReceive+0x224>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008850:	b29b      	uxth	r3, r3
 8008852:	2b00      	cmp	r3, #0
 8008854:	d19d      	bne.n	8008792 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008858:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800885a:	68f8      	ldr	r0, [r7, #12]
 800885c:	f000 f8c0 	bl	80089e0 <SPI_EndRxTxTransaction>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d006      	beq.n	8008874 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2220      	movs	r2, #32
 8008870:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008872:	e010      	b.n	8008896 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d10b      	bne.n	8008894 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800887c:	2300      	movs	r3, #0
 800887e:	617b      	str	r3, [r7, #20]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	617b      	str	r3, [r7, #20]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	617b      	str	r3, [r7, #20]
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	e000      	b.n	8008896 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008894:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80088a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3730      	adds	r7, #48	; 0x30
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b083      	sub	sp, #12
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80088c0:	b2db      	uxtb	r3, r3
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
	...

080088d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b088      	sub	sp, #32
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	60b9      	str	r1, [r7, #8]
 80088da:	603b      	str	r3, [r7, #0]
 80088dc:	4613      	mov	r3, r2
 80088de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80088e0:	f7fc fd6c 	bl	80053bc <HAL_GetTick>
 80088e4:	4602      	mov	r2, r0
 80088e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e8:	1a9b      	subs	r3, r3, r2
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	4413      	add	r3, r2
 80088ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80088f0:	f7fc fd64 	bl	80053bc <HAL_GetTick>
 80088f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80088f6:	4b39      	ldr	r3, [pc, #228]	; (80089dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	015b      	lsls	r3, r3, #5
 80088fc:	0d1b      	lsrs	r3, r3, #20
 80088fe:	69fa      	ldr	r2, [r7, #28]
 8008900:	fb02 f303 	mul.w	r3, r2, r3
 8008904:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008906:	e054      	b.n	80089b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800890e:	d050      	beq.n	80089b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008910:	f7fc fd54 	bl	80053bc <HAL_GetTick>
 8008914:	4602      	mov	r2, r0
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	69fa      	ldr	r2, [r7, #28]
 800891c:	429a      	cmp	r2, r3
 800891e:	d902      	bls.n	8008926 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008920:	69fb      	ldr	r3, [r7, #28]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d13d      	bne.n	80089a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	685a      	ldr	r2, [r3, #4]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008934:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800893e:	d111      	bne.n	8008964 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	689b      	ldr	r3, [r3, #8]
 8008944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008948:	d004      	beq.n	8008954 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008952:	d107      	bne.n	8008964 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008962:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800896c:	d10f      	bne.n	800898e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800897c:	601a      	str	r2, [r3, #0]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800898c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2201      	movs	r2, #1
 8008992:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800899e:	2303      	movs	r3, #3
 80089a0:	e017      	b.n	80089d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d101      	bne.n	80089ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80089a8:	2300      	movs	r3, #0
 80089aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	3b01      	subs	r3, #1
 80089b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	4013      	ands	r3, r2
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	429a      	cmp	r2, r3
 80089c0:	bf0c      	ite	eq
 80089c2:	2301      	moveq	r3, #1
 80089c4:	2300      	movne	r3, #0
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	461a      	mov	r2, r3
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d19b      	bne.n	8008908 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3720      	adds	r7, #32
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	2000000c 	.word	0x2000000c

080089e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b088      	sub	sp, #32
 80089e4:	af02      	add	r7, sp, #8
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80089ec:	4b1b      	ldr	r3, [pc, #108]	; (8008a5c <SPI_EndRxTxTransaction+0x7c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a1b      	ldr	r2, [pc, #108]	; (8008a60 <SPI_EndRxTxTransaction+0x80>)
 80089f2:	fba2 2303 	umull	r2, r3, r2, r3
 80089f6:	0d5b      	lsrs	r3, r3, #21
 80089f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80089fc:	fb02 f303 	mul.w	r3, r2, r3
 8008a00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a0a:	d112      	bne.n	8008a32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	9300      	str	r3, [sp, #0]
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2200      	movs	r2, #0
 8008a14:	2180      	movs	r1, #128	; 0x80
 8008a16:	68f8      	ldr	r0, [r7, #12]
 8008a18:	f7ff ff5a 	bl	80088d0 <SPI_WaitFlagStateUntilTimeout>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d016      	beq.n	8008a50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a26:	f043 0220 	orr.w	r2, r3, #32
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e00f      	b.n	8008a52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d00a      	beq.n	8008a4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a48:	2b80      	cmp	r3, #128	; 0x80
 8008a4a:	d0f2      	beq.n	8008a32 <SPI_EndRxTxTransaction+0x52>
 8008a4c:	e000      	b.n	8008a50 <SPI_EndRxTxTransaction+0x70>
        break;
 8008a4e:	bf00      	nop
  }

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3718      	adds	r7, #24
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	2000000c 	.word	0x2000000c
 8008a60:	165e9f81 	.word	0x165e9f81

08008a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d101      	bne.n	8008a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e041      	b.n	8008afa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d106      	bne.n	8008a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f7fb f86c 	bl	8003b68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2202      	movs	r2, #2
 8008a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	3304      	adds	r3, #4
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	4610      	mov	r0, r2
 8008aa4:	f000 fe54 	bl	8009750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3708      	adds	r7, #8
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
	...

08008b04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d001      	beq.n	8008b1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e046      	b.n	8008baa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a23      	ldr	r2, [pc, #140]	; (8008bb8 <HAL_TIM_Base_Start+0xb4>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d022      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b36:	d01d      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a1f      	ldr	r2, [pc, #124]	; (8008bbc <HAL_TIM_Base_Start+0xb8>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d018      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a1e      	ldr	r2, [pc, #120]	; (8008bc0 <HAL_TIM_Base_Start+0xbc>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d013      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a1c      	ldr	r2, [pc, #112]	; (8008bc4 <HAL_TIM_Base_Start+0xc0>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d00e      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a1b      	ldr	r2, [pc, #108]	; (8008bc8 <HAL_TIM_Base_Start+0xc4>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d009      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a19      	ldr	r2, [pc, #100]	; (8008bcc <HAL_TIM_Base_Start+0xc8>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d004      	beq.n	8008b74 <HAL_TIM_Base_Start+0x70>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a18      	ldr	r2, [pc, #96]	; (8008bd0 <HAL_TIM_Base_Start+0xcc>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d111      	bne.n	8008b98 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f003 0307 	and.w	r3, r3, #7
 8008b7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2b06      	cmp	r3, #6
 8008b84:	d010      	beq.n	8008ba8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f042 0201 	orr.w	r2, r2, #1
 8008b94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b96:	e007      	b.n	8008ba8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f042 0201 	orr.w	r2, r2, #1
 8008ba6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	40010000 	.word	0x40010000
 8008bbc:	40000400 	.word	0x40000400
 8008bc0:	40000800 	.word	0x40000800
 8008bc4:	40000c00 	.word	0x40000c00
 8008bc8:	40010400 	.word	0x40010400
 8008bcc:	40014000 	.word	0x40014000
 8008bd0:	40001800 	.word	0x40001800

08008bd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d001      	beq.n	8008bec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e04e      	b.n	8008c8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	68da      	ldr	r2, [r3, #12]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f042 0201 	orr.w	r2, r2, #1
 8008c02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a23      	ldr	r2, [pc, #140]	; (8008c98 <HAL_TIM_Base_Start_IT+0xc4>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d022      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c16:	d01d      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a1f      	ldr	r2, [pc, #124]	; (8008c9c <HAL_TIM_Base_Start_IT+0xc8>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d018      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a1e      	ldr	r2, [pc, #120]	; (8008ca0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d013      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a1c      	ldr	r2, [pc, #112]	; (8008ca4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d00e      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a1b      	ldr	r2, [pc, #108]	; (8008ca8 <HAL_TIM_Base_Start_IT+0xd4>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d009      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a19      	ldr	r2, [pc, #100]	; (8008cac <HAL_TIM_Base_Start_IT+0xd8>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d004      	beq.n	8008c54 <HAL_TIM_Base_Start_IT+0x80>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a18      	ldr	r2, [pc, #96]	; (8008cb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d111      	bne.n	8008c78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f003 0307 	and.w	r3, r3, #7
 8008c5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2b06      	cmp	r3, #6
 8008c64:	d010      	beq.n	8008c88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f042 0201 	orr.w	r2, r2, #1
 8008c74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c76:	e007      	b.n	8008c88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f042 0201 	orr.w	r2, r2, #1
 8008c86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	40010000 	.word	0x40010000
 8008c9c:	40000400 	.word	0x40000400
 8008ca0:	40000800 	.word	0x40000800
 8008ca4:	40000c00 	.word	0x40000c00
 8008ca8:	40010400 	.word	0x40010400
 8008cac:	40014000 	.word	0x40014000
 8008cb0:	40001800 	.word	0x40001800

08008cb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d101      	bne.n	8008cc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e041      	b.n	8008d4a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d106      	bne.n	8008ce0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 f839 	bl	8008d52 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	3304      	adds	r3, #4
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	4610      	mov	r0, r2
 8008cf4:	f000 fd2c 	bl	8009750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2201      	movs	r2, #1
 8008d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3708      	adds	r7, #8
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr
	...

08008d68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d109      	bne.n	8008d8c <HAL_TIM_PWM_Start+0x24>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	bf14      	ite	ne
 8008d84:	2301      	movne	r3, #1
 8008d86:	2300      	moveq	r3, #0
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	e022      	b.n	8008dd2 <HAL_TIM_PWM_Start+0x6a>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	d109      	bne.n	8008da6 <HAL_TIM_PWM_Start+0x3e>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	bf14      	ite	ne
 8008d9e:	2301      	movne	r3, #1
 8008da0:	2300      	moveq	r3, #0
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	e015      	b.n	8008dd2 <HAL_TIM_PWM_Start+0x6a>
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b08      	cmp	r3, #8
 8008daa:	d109      	bne.n	8008dc0 <HAL_TIM_PWM_Start+0x58>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	bf14      	ite	ne
 8008db8:	2301      	movne	r3, #1
 8008dba:	2300      	moveq	r3, #0
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	e008      	b.n	8008dd2 <HAL_TIM_PWM_Start+0x6a>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	bf14      	ite	ne
 8008dcc:	2301      	movne	r3, #1
 8008dce:	2300      	moveq	r3, #0
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d001      	beq.n	8008dda <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e07c      	b.n	8008ed4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d104      	bne.n	8008dea <HAL_TIM_PWM_Start+0x82>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2202      	movs	r2, #2
 8008de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008de8:	e013      	b.n	8008e12 <HAL_TIM_PWM_Start+0xaa>
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	2b04      	cmp	r3, #4
 8008dee:	d104      	bne.n	8008dfa <HAL_TIM_PWM_Start+0x92>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2202      	movs	r2, #2
 8008df4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008df8:	e00b      	b.n	8008e12 <HAL_TIM_PWM_Start+0xaa>
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	2b08      	cmp	r3, #8
 8008dfe:	d104      	bne.n	8008e0a <HAL_TIM_PWM_Start+0xa2>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2202      	movs	r2, #2
 8008e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e08:	e003      	b.n	8008e12 <HAL_TIM_PWM_Start+0xaa>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2202      	movs	r2, #2
 8008e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2201      	movs	r2, #1
 8008e18:	6839      	ldr	r1, [r7, #0]
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f001 f93e 	bl	800a09c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a2d      	ldr	r2, [pc, #180]	; (8008edc <HAL_TIM_PWM_Start+0x174>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d004      	beq.n	8008e34 <HAL_TIM_PWM_Start+0xcc>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a2c      	ldr	r2, [pc, #176]	; (8008ee0 <HAL_TIM_PWM_Start+0x178>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d101      	bne.n	8008e38 <HAL_TIM_PWM_Start+0xd0>
 8008e34:	2301      	movs	r3, #1
 8008e36:	e000      	b.n	8008e3a <HAL_TIM_PWM_Start+0xd2>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d007      	beq.n	8008e4e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a22      	ldr	r2, [pc, #136]	; (8008edc <HAL_TIM_PWM_Start+0x174>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d022      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e60:	d01d      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a1f      	ldr	r2, [pc, #124]	; (8008ee4 <HAL_TIM_PWM_Start+0x17c>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d018      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a1d      	ldr	r2, [pc, #116]	; (8008ee8 <HAL_TIM_PWM_Start+0x180>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d013      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a1c      	ldr	r2, [pc, #112]	; (8008eec <HAL_TIM_PWM_Start+0x184>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d00e      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a16      	ldr	r2, [pc, #88]	; (8008ee0 <HAL_TIM_PWM_Start+0x178>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d009      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a18      	ldr	r2, [pc, #96]	; (8008ef0 <HAL_TIM_PWM_Start+0x188>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d004      	beq.n	8008e9e <HAL_TIM_PWM_Start+0x136>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a16      	ldr	r2, [pc, #88]	; (8008ef4 <HAL_TIM_PWM_Start+0x18c>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d111      	bne.n	8008ec2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f003 0307 	and.w	r3, r3, #7
 8008ea8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2b06      	cmp	r3, #6
 8008eae:	d010      	beq.n	8008ed2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f042 0201 	orr.w	r2, r2, #1
 8008ebe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ec0:	e007      	b.n	8008ed2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f042 0201 	orr.w	r2, r2, #1
 8008ed0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	40010000 	.word	0x40010000
 8008ee0:	40010400 	.word	0x40010400
 8008ee4:	40000400 	.word	0x40000400
 8008ee8:	40000800 	.word	0x40000800
 8008eec:	40000c00 	.word	0x40000c00
 8008ef0:	40014000 	.word	0x40014000
 8008ef4:	40001800 	.word	0x40001800

08008ef8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d101      	bne.n	8008f0a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e041      	b.n	8008f8e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d106      	bne.n	8008f24 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 f839 	bl	8008f96 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2202      	movs	r2, #2
 8008f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	3304      	adds	r3, #4
 8008f34:	4619      	mov	r1, r3
 8008f36:	4610      	mov	r0, r2
 8008f38:	f000 fc0a 	bl	8009750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2201      	movs	r2, #1
 8008f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008f8c:	2300      	movs	r3, #0
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3708      	adds	r7, #8
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008f96:	b480      	push	{r7}
 8008f98:	b083      	sub	sp, #12
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008f9e:	bf00      	nop
 8008fa0:	370c      	adds	r7, #12
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr

08008faa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b082      	sub	sp, #8
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	f003 0302 	and.w	r3, r3, #2
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	d122      	bne.n	8009006 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	f003 0302 	and.w	r3, r3, #2
 8008fca:	2b02      	cmp	r3, #2
 8008fcc:	d11b      	bne.n	8009006 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f06f 0202 	mvn.w	r2, #2
 8008fd6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	699b      	ldr	r3, [r3, #24]
 8008fe4:	f003 0303 	and.w	r3, r3, #3
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d003      	beq.n	8008ff4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7f9 f9df 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 8008ff2:	e005      	b.n	8009000 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 fb8d 	bl	8009714 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 fb94 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2200      	movs	r2, #0
 8009004:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	691b      	ldr	r3, [r3, #16]
 800900c:	f003 0304 	and.w	r3, r3, #4
 8009010:	2b04      	cmp	r3, #4
 8009012:	d122      	bne.n	800905a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68db      	ldr	r3, [r3, #12]
 800901a:	f003 0304 	and.w	r3, r3, #4
 800901e:	2b04      	cmp	r3, #4
 8009020:	d11b      	bne.n	800905a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f06f 0204 	mvn.w	r2, #4
 800902a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2202      	movs	r2, #2
 8009030:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	699b      	ldr	r3, [r3, #24]
 8009038:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800903c:	2b00      	cmp	r3, #0
 800903e:	d003      	beq.n	8009048 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f7f9 f9b5 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 8009046:	e005      	b.n	8009054 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f000 fb63 	bl	8009714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 fb6a 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	691b      	ldr	r3, [r3, #16]
 8009060:	f003 0308 	and.w	r3, r3, #8
 8009064:	2b08      	cmp	r3, #8
 8009066:	d122      	bne.n	80090ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	f003 0308 	and.w	r3, r3, #8
 8009072:	2b08      	cmp	r3, #8
 8009074:	d11b      	bne.n	80090ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f06f 0208 	mvn.w	r2, #8
 800907e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2204      	movs	r2, #4
 8009084:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	69db      	ldr	r3, [r3, #28]
 800908c:	f003 0303 	and.w	r3, r3, #3
 8009090:	2b00      	cmp	r3, #0
 8009092:	d003      	beq.n	800909c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f7f9 f98b 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 800909a:	e005      	b.n	80090a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fb39 	bl	8009714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 fb40 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	f003 0310 	and.w	r3, r3, #16
 80090b8:	2b10      	cmp	r3, #16
 80090ba:	d122      	bne.n	8009102 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	f003 0310 	and.w	r3, r3, #16
 80090c6:	2b10      	cmp	r3, #16
 80090c8:	d11b      	bne.n	8009102 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f06f 0210 	mvn.w	r2, #16
 80090d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2208      	movs	r2, #8
 80090d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	69db      	ldr	r3, [r3, #28]
 80090e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d003      	beq.n	80090f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f7f9 f961 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 80090ee:	e005      	b.n	80090fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fb0f 	bl	8009714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fb16 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	f003 0301 	and.w	r3, r3, #1
 800910c:	2b01      	cmp	r3, #1
 800910e:	d10e      	bne.n	800912e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	68db      	ldr	r3, [r3, #12]
 8009116:	f003 0301 	and.w	r3, r3, #1
 800911a:	2b01      	cmp	r3, #1
 800911c:	d107      	bne.n	800912e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f06f 0201 	mvn.w	r2, #1
 8009126:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f7f9 f9e3 	bl	80024f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	691b      	ldr	r3, [r3, #16]
 8009134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009138:	2b80      	cmp	r3, #128	; 0x80
 800913a:	d10e      	bne.n	800915a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009146:	2b80      	cmp	r3, #128	; 0x80
 8009148:	d107      	bne.n	800915a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f001 f84d 	bl	800a1f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	691b      	ldr	r3, [r3, #16]
 8009160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009164:	2b40      	cmp	r3, #64	; 0x40
 8009166:	d10e      	bne.n	8009186 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009172:	2b40      	cmp	r3, #64	; 0x40
 8009174:	d107      	bne.n	8009186 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800917e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 fadb 	bl	800973c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	f003 0320 	and.w	r3, r3, #32
 8009190:	2b20      	cmp	r3, #32
 8009192:	d10e      	bne.n	80091b2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	68db      	ldr	r3, [r3, #12]
 800919a:	f003 0320 	and.w	r3, r3, #32
 800919e:	2b20      	cmp	r3, #32
 80091a0:	d107      	bne.n	80091b2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f06f 0220 	mvn.w	r2, #32
 80091aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f001 f817 	bl	800a1e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80091b2:	bf00      	nop
 80091b4:	3708      	adds	r7, #8
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}

080091ba <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b086      	sub	sp, #24
 80091be:	af00      	add	r7, sp, #0
 80091c0:	60f8      	str	r0, [r7, #12]
 80091c2:	60b9      	str	r1, [r7, #8]
 80091c4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d101      	bne.n	80091d8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80091d4:	2302      	movs	r3, #2
 80091d6:	e088      	b.n	80092ea <HAL_TIM_IC_ConfigChannel+0x130>
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2201      	movs	r2, #1
 80091dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d11b      	bne.n	800921e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6818      	ldr	r0, [r3, #0]
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	6819      	ldr	r1, [r3, #0]
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	f000 fd8d 	bl	8009d14 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	699a      	ldr	r2, [r3, #24]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f022 020c 	bic.w	r2, r2, #12
 8009208:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	6999      	ldr	r1, [r3, #24]
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	689a      	ldr	r2, [r3, #8]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	430a      	orrs	r2, r1
 800921a:	619a      	str	r2, [r3, #24]
 800921c:	e060      	b.n	80092e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2b04      	cmp	r3, #4
 8009222:	d11c      	bne.n	800925e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6818      	ldr	r0, [r3, #0]
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	6819      	ldr	r1, [r3, #0]
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	685a      	ldr	r2, [r3, #4]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	f000 fe11 	bl	8009e5a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	699a      	ldr	r2, [r3, #24]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009246:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	6999      	ldr	r1, [r3, #24]
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	021a      	lsls	r2, r3, #8
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	430a      	orrs	r2, r1
 800925a:	619a      	str	r2, [r3, #24]
 800925c:	e040      	b.n	80092e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2b08      	cmp	r3, #8
 8009262:	d11b      	bne.n	800929c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	6818      	ldr	r0, [r3, #0]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	6819      	ldr	r1, [r3, #0]
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	685a      	ldr	r2, [r3, #4]
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	f000 fe5e 	bl	8009f34 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	69da      	ldr	r2, [r3, #28]
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f022 020c 	bic.w	r2, r2, #12
 8009286:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	69d9      	ldr	r1, [r3, #28]
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	689a      	ldr	r2, [r3, #8]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	430a      	orrs	r2, r1
 8009298:	61da      	str	r2, [r3, #28]
 800929a:	e021      	b.n	80092e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2b0c      	cmp	r3, #12
 80092a0:	d11c      	bne.n	80092dc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	6819      	ldr	r1, [r3, #0]
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	685a      	ldr	r2, [r3, #4]
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	f000 fe7b 	bl	8009fac <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	69da      	ldr	r2, [r3, #28]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80092c4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	69d9      	ldr	r1, [r3, #28]
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	021a      	lsls	r2, r3, #8
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	61da      	str	r2, [r3, #28]
 80092da:	e001      	b.n	80092e0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80092e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3718      	adds	r7, #24
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
	...

080092f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b086      	sub	sp, #24
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009300:	2300      	movs	r3, #0
 8009302:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800930a:	2b01      	cmp	r3, #1
 800930c:	d101      	bne.n	8009312 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800930e:	2302      	movs	r3, #2
 8009310:	e0ae      	b.n	8009470 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2201      	movs	r2, #1
 8009316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b0c      	cmp	r3, #12
 800931e:	f200 809f 	bhi.w	8009460 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009322:	a201      	add	r2, pc, #4	; (adr r2, 8009328 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009328:	0800935d 	.word	0x0800935d
 800932c:	08009461 	.word	0x08009461
 8009330:	08009461 	.word	0x08009461
 8009334:	08009461 	.word	0x08009461
 8009338:	0800939d 	.word	0x0800939d
 800933c:	08009461 	.word	0x08009461
 8009340:	08009461 	.word	0x08009461
 8009344:	08009461 	.word	0x08009461
 8009348:	080093df 	.word	0x080093df
 800934c:	08009461 	.word	0x08009461
 8009350:	08009461 	.word	0x08009461
 8009354:	08009461 	.word	0x08009461
 8009358:	0800941f 	.word	0x0800941f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	68b9      	ldr	r1, [r7, #8]
 8009362:	4618      	mov	r0, r3
 8009364:	f000 fa94 	bl	8009890 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	699a      	ldr	r2, [r3, #24]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f042 0208 	orr.w	r2, r2, #8
 8009376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	699a      	ldr	r2, [r3, #24]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f022 0204 	bic.w	r2, r2, #4
 8009386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	6999      	ldr	r1, [r3, #24]
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	691a      	ldr	r2, [r3, #16]
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	430a      	orrs	r2, r1
 8009398:	619a      	str	r2, [r3, #24]
      break;
 800939a:	e064      	b.n	8009466 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68b9      	ldr	r1, [r7, #8]
 80093a2:	4618      	mov	r0, r3
 80093a4:	f000 fae4 	bl	8009970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	699a      	ldr	r2, [r3, #24]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	699a      	ldr	r2, [r3, #24]
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	6999      	ldr	r1, [r3, #24]
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	691b      	ldr	r3, [r3, #16]
 80093d2:	021a      	lsls	r2, r3, #8
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	430a      	orrs	r2, r1
 80093da:	619a      	str	r2, [r3, #24]
      break;
 80093dc:	e043      	b.n	8009466 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68b9      	ldr	r1, [r7, #8]
 80093e4:	4618      	mov	r0, r3
 80093e6:	f000 fb39 	bl	8009a5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	69da      	ldr	r2, [r3, #28]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f042 0208 	orr.w	r2, r2, #8
 80093f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	69da      	ldr	r2, [r3, #28]
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f022 0204 	bic.w	r2, r2, #4
 8009408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	69d9      	ldr	r1, [r3, #28]
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	691a      	ldr	r2, [r3, #16]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	430a      	orrs	r2, r1
 800941a:	61da      	str	r2, [r3, #28]
      break;
 800941c:	e023      	b.n	8009466 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	68b9      	ldr	r1, [r7, #8]
 8009424:	4618      	mov	r0, r3
 8009426:	f000 fb8d 	bl	8009b44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	69da      	ldr	r2, [r3, #28]
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	69da      	ldr	r2, [r3, #28]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	69d9      	ldr	r1, [r3, #28]
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	021a      	lsls	r2, r3, #8
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	430a      	orrs	r2, r1
 800945c:	61da      	str	r2, [r3, #28]
      break;
 800945e:	e002      	b.n	8009466 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	75fb      	strb	r3, [r7, #23]
      break;
 8009464:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800946e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009470:	4618      	mov	r0, r3
 8009472:	3718      	adds	r7, #24
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009482:	2300      	movs	r3, #0
 8009484:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800948c:	2b01      	cmp	r3, #1
 800948e:	d101      	bne.n	8009494 <HAL_TIM_ConfigClockSource+0x1c>
 8009490:	2302      	movs	r3, #2
 8009492:	e0b4      	b.n	80095fe <HAL_TIM_ConfigClockSource+0x186>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2202      	movs	r2, #2
 80094a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80094b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80094ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	68ba      	ldr	r2, [r7, #8]
 80094c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094cc:	d03e      	beq.n	800954c <HAL_TIM_ConfigClockSource+0xd4>
 80094ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094d2:	f200 8087 	bhi.w	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 80094d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094da:	f000 8086 	beq.w	80095ea <HAL_TIM_ConfigClockSource+0x172>
 80094de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094e2:	d87f      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 80094e4:	2b70      	cmp	r3, #112	; 0x70
 80094e6:	d01a      	beq.n	800951e <HAL_TIM_ConfigClockSource+0xa6>
 80094e8:	2b70      	cmp	r3, #112	; 0x70
 80094ea:	d87b      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 80094ec:	2b60      	cmp	r3, #96	; 0x60
 80094ee:	d050      	beq.n	8009592 <HAL_TIM_ConfigClockSource+0x11a>
 80094f0:	2b60      	cmp	r3, #96	; 0x60
 80094f2:	d877      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 80094f4:	2b50      	cmp	r3, #80	; 0x50
 80094f6:	d03c      	beq.n	8009572 <HAL_TIM_ConfigClockSource+0xfa>
 80094f8:	2b50      	cmp	r3, #80	; 0x50
 80094fa:	d873      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 80094fc:	2b40      	cmp	r3, #64	; 0x40
 80094fe:	d058      	beq.n	80095b2 <HAL_TIM_ConfigClockSource+0x13a>
 8009500:	2b40      	cmp	r3, #64	; 0x40
 8009502:	d86f      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 8009504:	2b30      	cmp	r3, #48	; 0x30
 8009506:	d064      	beq.n	80095d2 <HAL_TIM_ConfigClockSource+0x15a>
 8009508:	2b30      	cmp	r3, #48	; 0x30
 800950a:	d86b      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 800950c:	2b20      	cmp	r3, #32
 800950e:	d060      	beq.n	80095d2 <HAL_TIM_ConfigClockSource+0x15a>
 8009510:	2b20      	cmp	r3, #32
 8009512:	d867      	bhi.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
 8009514:	2b00      	cmp	r3, #0
 8009516:	d05c      	beq.n	80095d2 <HAL_TIM_ConfigClockSource+0x15a>
 8009518:	2b10      	cmp	r3, #16
 800951a:	d05a      	beq.n	80095d2 <HAL_TIM_ConfigClockSource+0x15a>
 800951c:	e062      	b.n	80095e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6818      	ldr	r0, [r3, #0]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	6899      	ldr	r1, [r3, #8]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	685a      	ldr	r2, [r3, #4]
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	f000 fd95 	bl	800a05c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009540:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	609a      	str	r2, [r3, #8]
      break;
 800954a:	e04f      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6818      	ldr	r0, [r3, #0]
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	6899      	ldr	r1, [r3, #8]
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	685a      	ldr	r2, [r3, #4]
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	f000 fd7e 	bl	800a05c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	689a      	ldr	r2, [r3, #8]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800956e:	609a      	str	r2, [r3, #8]
      break;
 8009570:	e03c      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6818      	ldr	r0, [r3, #0]
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	6859      	ldr	r1, [r3, #4]
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	461a      	mov	r2, r3
 8009580:	f000 fc3c 	bl	8009dfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	2150      	movs	r1, #80	; 0x50
 800958a:	4618      	mov	r0, r3
 800958c:	f000 fd4b 	bl	800a026 <TIM_ITRx_SetConfig>
      break;
 8009590:	e02c      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6818      	ldr	r0, [r3, #0]
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	6859      	ldr	r1, [r3, #4]
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	461a      	mov	r2, r3
 80095a0:	f000 fc98 	bl	8009ed4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2160      	movs	r1, #96	; 0x60
 80095aa:	4618      	mov	r0, r3
 80095ac:	f000 fd3b 	bl	800a026 <TIM_ITRx_SetConfig>
      break;
 80095b0:	e01c      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6818      	ldr	r0, [r3, #0]
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	6859      	ldr	r1, [r3, #4]
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	68db      	ldr	r3, [r3, #12]
 80095be:	461a      	mov	r2, r3
 80095c0:	f000 fc1c 	bl	8009dfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2140      	movs	r1, #64	; 0x40
 80095ca:	4618      	mov	r0, r3
 80095cc:	f000 fd2b 	bl	800a026 <TIM_ITRx_SetConfig>
      break;
 80095d0:	e00c      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4619      	mov	r1, r3
 80095dc:	4610      	mov	r0, r2
 80095de:	f000 fd22 	bl	800a026 <TIM_ITRx_SetConfig>
      break;
 80095e2:	e003      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	73fb      	strb	r3, [r7, #15]
      break;
 80095e8:	e000      	b.n	80095ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80095ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2201      	movs	r2, #1
 80095f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b082      	sub	sp, #8
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009616:	2b01      	cmp	r3, #1
 8009618:	d101      	bne.n	800961e <HAL_TIM_SlaveConfigSynchro+0x18>
 800961a:	2302      	movs	r3, #2
 800961c:	e031      	b.n	8009682 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2201      	movs	r2, #1
 8009622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2202      	movs	r2, #2
 800962a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800962e:	6839      	ldr	r1, [r7, #0]
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fadd 	bl	8009bf0 <TIM_SlaveTimer_SetConfig>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d009      	beq.n	8009650 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2201      	movs	r2, #1
 8009640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	e018      	b.n	8009682 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	68da      	ldr	r2, [r3, #12]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800965e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800966e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3708      	adds	r7, #8
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
	...

0800968c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800968c:	b480      	push	{r7}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009696:	2300      	movs	r3, #0
 8009698:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	2b0c      	cmp	r3, #12
 800969e:	d831      	bhi.n	8009704 <HAL_TIM_ReadCapturedValue+0x78>
 80096a0:	a201      	add	r2, pc, #4	; (adr r2, 80096a8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80096a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a6:	bf00      	nop
 80096a8:	080096dd 	.word	0x080096dd
 80096ac:	08009705 	.word	0x08009705
 80096b0:	08009705 	.word	0x08009705
 80096b4:	08009705 	.word	0x08009705
 80096b8:	080096e7 	.word	0x080096e7
 80096bc:	08009705 	.word	0x08009705
 80096c0:	08009705 	.word	0x08009705
 80096c4:	08009705 	.word	0x08009705
 80096c8:	080096f1 	.word	0x080096f1
 80096cc:	08009705 	.word	0x08009705
 80096d0:	08009705 	.word	0x08009705
 80096d4:	08009705 	.word	0x08009705
 80096d8:	080096fb 	.word	0x080096fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096e2:	60fb      	str	r3, [r7, #12]

      break;
 80096e4:	e00f      	b.n	8009706 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ec:	60fb      	str	r3, [r7, #12]

      break;
 80096ee:	e00a      	b.n	8009706 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096f6:	60fb      	str	r3, [r7, #12]

      break;
 80096f8:	e005      	b.n	8009706 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009700:	60fb      	str	r3, [r7, #12]

      break;
 8009702:	e000      	b.n	8009706 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009704:	bf00      	nop
  }

  return tmpreg;
 8009706:	68fb      	ldr	r3, [r7, #12]
}
 8009708:	4618      	mov	r0, r3
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009750:	b480      	push	{r7}
 8009752:	b085      	sub	sp, #20
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a40      	ldr	r2, [pc, #256]	; (8009864 <TIM_Base_SetConfig+0x114>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d013      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800976e:	d00f      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a3d      	ldr	r2, [pc, #244]	; (8009868 <TIM_Base_SetConfig+0x118>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d00b      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4a3c      	ldr	r2, [pc, #240]	; (800986c <TIM_Base_SetConfig+0x11c>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d007      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4a3b      	ldr	r2, [pc, #236]	; (8009870 <TIM_Base_SetConfig+0x120>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d003      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a3a      	ldr	r2, [pc, #232]	; (8009874 <TIM_Base_SetConfig+0x124>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d108      	bne.n	80097a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a2f      	ldr	r2, [pc, #188]	; (8009864 <TIM_Base_SetConfig+0x114>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d02b      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097b0:	d027      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a2c      	ldr	r2, [pc, #176]	; (8009868 <TIM_Base_SetConfig+0x118>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d023      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a2b      	ldr	r2, [pc, #172]	; (800986c <TIM_Base_SetConfig+0x11c>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d01f      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a2a      	ldr	r2, [pc, #168]	; (8009870 <TIM_Base_SetConfig+0x120>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d01b      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a29      	ldr	r2, [pc, #164]	; (8009874 <TIM_Base_SetConfig+0x124>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d017      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a28      	ldr	r2, [pc, #160]	; (8009878 <TIM_Base_SetConfig+0x128>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d013      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a27      	ldr	r2, [pc, #156]	; (800987c <TIM_Base_SetConfig+0x12c>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d00f      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a26      	ldr	r2, [pc, #152]	; (8009880 <TIM_Base_SetConfig+0x130>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d00b      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a25      	ldr	r2, [pc, #148]	; (8009884 <TIM_Base_SetConfig+0x134>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d007      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4a24      	ldr	r2, [pc, #144]	; (8009888 <TIM_Base_SetConfig+0x138>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d003      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a23      	ldr	r2, [pc, #140]	; (800988c <TIM_Base_SetConfig+0x13c>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d108      	bne.n	8009814 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	4313      	orrs	r3, r2
 8009812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	689a      	ldr	r2, [r3, #8]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a0a      	ldr	r2, [pc, #40]	; (8009864 <TIM_Base_SetConfig+0x114>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d003      	beq.n	8009848 <TIM_Base_SetConfig+0xf8>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a0c      	ldr	r2, [pc, #48]	; (8009874 <TIM_Base_SetConfig+0x124>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d103      	bne.n	8009850 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	691a      	ldr	r2, [r3, #16]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	615a      	str	r2, [r3, #20]
}
 8009856:	bf00      	nop
 8009858:	3714      	adds	r7, #20
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	40010000 	.word	0x40010000
 8009868:	40000400 	.word	0x40000400
 800986c:	40000800 	.word	0x40000800
 8009870:	40000c00 	.word	0x40000c00
 8009874:	40010400 	.word	0x40010400
 8009878:	40014000 	.word	0x40014000
 800987c:	40014400 	.word	0x40014400
 8009880:	40014800 	.word	0x40014800
 8009884:	40001800 	.word	0x40001800
 8009888:	40001c00 	.word	0x40001c00
 800988c:	40002000 	.word	0x40002000

08009890 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	f023 0201 	bic.w	r2, r3, #1
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f023 0303 	bic.w	r3, r3, #3
 80098c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68fa      	ldr	r2, [r7, #12]
 80098ce:	4313      	orrs	r3, r2
 80098d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	f023 0302 	bic.w	r3, r3, #2
 80098d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	4a20      	ldr	r2, [pc, #128]	; (8009968 <TIM_OC1_SetConfig+0xd8>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d003      	beq.n	80098f4 <TIM_OC1_SetConfig+0x64>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a1f      	ldr	r2, [pc, #124]	; (800996c <TIM_OC1_SetConfig+0xdc>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d10c      	bne.n	800990e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	f023 0308 	bic.w	r3, r3, #8
 80098fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	68db      	ldr	r3, [r3, #12]
 8009900:	697a      	ldr	r2, [r7, #20]
 8009902:	4313      	orrs	r3, r2
 8009904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f023 0304 	bic.w	r3, r3, #4
 800990c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4a15      	ldr	r2, [pc, #84]	; (8009968 <TIM_OC1_SetConfig+0xd8>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d003      	beq.n	800991e <TIM_OC1_SetConfig+0x8e>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a14      	ldr	r2, [pc, #80]	; (800996c <TIM_OC1_SetConfig+0xdc>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d111      	bne.n	8009942 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800992c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	695b      	ldr	r3, [r3, #20]
 8009932:	693a      	ldr	r2, [r7, #16]
 8009934:	4313      	orrs	r3, r2
 8009936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	699b      	ldr	r3, [r3, #24]
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	4313      	orrs	r3, r2
 8009940:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	697a      	ldr	r2, [r7, #20]
 800995a:	621a      	str	r2, [r3, #32]
}
 800995c:	bf00      	nop
 800995e:	371c      	adds	r7, #28
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr
 8009968:	40010000 	.word	0x40010000
 800996c:	40010400 	.word	0x40010400

08009970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009970:	b480      	push	{r7}
 8009972:	b087      	sub	sp, #28
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	f023 0210 	bic.w	r2, r3, #16
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6a1b      	ldr	r3, [r3, #32]
 800998a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	699b      	ldr	r3, [r3, #24]
 8009996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800999e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	021b      	lsls	r3, r3, #8
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	f023 0320 	bic.w	r3, r3, #32
 80099ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	011b      	lsls	r3, r3, #4
 80099c2:	697a      	ldr	r2, [r7, #20]
 80099c4:	4313      	orrs	r3, r2
 80099c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a22      	ldr	r2, [pc, #136]	; (8009a54 <TIM_OC2_SetConfig+0xe4>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d003      	beq.n	80099d8 <TIM_OC2_SetConfig+0x68>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a21      	ldr	r2, [pc, #132]	; (8009a58 <TIM_OC2_SetConfig+0xe8>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d10d      	bne.n	80099f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	011b      	lsls	r3, r3, #4
 80099e6:	697a      	ldr	r2, [r7, #20]
 80099e8:	4313      	orrs	r3, r2
 80099ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4a17      	ldr	r2, [pc, #92]	; (8009a54 <TIM_OC2_SetConfig+0xe4>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d003      	beq.n	8009a04 <TIM_OC2_SetConfig+0x94>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	4a16      	ldr	r2, [pc, #88]	; (8009a58 <TIM_OC2_SetConfig+0xe8>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d113      	bne.n	8009a2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	695b      	ldr	r3, [r3, #20]
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	693a      	ldr	r2, [r7, #16]
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	699b      	ldr	r3, [r3, #24]
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	693a      	ldr	r2, [r7, #16]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	693a      	ldr	r2, [r7, #16]
 8009a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	697a      	ldr	r2, [r7, #20]
 8009a44:	621a      	str	r2, [r3, #32]
}
 8009a46:	bf00      	nop
 8009a48:	371c      	adds	r7, #28
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	40010000 	.word	0x40010000
 8009a58:	40010400 	.word	0x40010400

08009a5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6a1b      	ldr	r3, [r3, #32]
 8009a6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6a1b      	ldr	r3, [r3, #32]
 8009a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	69db      	ldr	r3, [r3, #28]
 8009a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f023 0303 	bic.w	r3, r3, #3
 8009a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	021b      	lsls	r3, r3, #8
 8009aac:	697a      	ldr	r2, [r7, #20]
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	4a21      	ldr	r2, [pc, #132]	; (8009b3c <TIM_OC3_SetConfig+0xe0>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d003      	beq.n	8009ac2 <TIM_OC3_SetConfig+0x66>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a20      	ldr	r2, [pc, #128]	; (8009b40 <TIM_OC3_SetConfig+0xe4>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d10d      	bne.n	8009ade <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ac8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	021b      	lsls	r3, r3, #8
 8009ad0:	697a      	ldr	r2, [r7, #20]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4a16      	ldr	r2, [pc, #88]	; (8009b3c <TIM_OC3_SetConfig+0xe0>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d003      	beq.n	8009aee <TIM_OC3_SetConfig+0x92>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a15      	ldr	r2, [pc, #84]	; (8009b40 <TIM_OC3_SetConfig+0xe4>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d113      	bne.n	8009b16 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	011b      	lsls	r3, r3, #4
 8009b04:	693a      	ldr	r2, [r7, #16]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	699b      	ldr	r3, [r3, #24]
 8009b0e:	011b      	lsls	r3, r3, #4
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	693a      	ldr	r2, [r7, #16]
 8009b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	68fa      	ldr	r2, [r7, #12]
 8009b20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	685a      	ldr	r2, [r3, #4]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	697a      	ldr	r2, [r7, #20]
 8009b2e:	621a      	str	r2, [r3, #32]
}
 8009b30:	bf00      	nop
 8009b32:	371c      	adds	r7, #28
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	40010000 	.word	0x40010000
 8009b40:	40010400 	.word	0x40010400

08009b44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b087      	sub	sp, #28
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6a1b      	ldr	r3, [r3, #32]
 8009b52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6a1b      	ldr	r3, [r3, #32]
 8009b5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	69db      	ldr	r3, [r3, #28]
 8009b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	021b      	lsls	r3, r3, #8
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	4313      	orrs	r3, r2
 8009b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	031b      	lsls	r3, r3, #12
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a12      	ldr	r2, [pc, #72]	; (8009be8 <TIM_OC4_SetConfig+0xa4>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d003      	beq.n	8009bac <TIM_OC4_SetConfig+0x68>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4a11      	ldr	r2, [pc, #68]	; (8009bec <TIM_OC4_SetConfig+0xa8>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d109      	bne.n	8009bc0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009bb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	695b      	ldr	r3, [r3, #20]
 8009bb8:	019b      	lsls	r3, r3, #6
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	685a      	ldr	r2, [r3, #4]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	621a      	str	r2, [r3, #32]
}
 8009bda:	bf00      	nop
 8009bdc:	371c      	adds	r7, #28
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
 8009be6:	bf00      	nop
 8009be8:	40010000 	.word	0x40010000
 8009bec:	40010400 	.word	0x40010400

08009bf0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b086      	sub	sp, #24
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c0c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	693a      	ldr	r2, [r7, #16]
 8009c14:	4313      	orrs	r3, r2
 8009c16:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	f023 0307 	bic.w	r3, r3, #7
 8009c1e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	693a      	ldr	r2, [r7, #16]
 8009c30:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	2b70      	cmp	r3, #112	; 0x70
 8009c38:	d01a      	beq.n	8009c70 <TIM_SlaveTimer_SetConfig+0x80>
 8009c3a:	2b70      	cmp	r3, #112	; 0x70
 8009c3c:	d860      	bhi.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
 8009c3e:	2b60      	cmp	r3, #96	; 0x60
 8009c40:	d054      	beq.n	8009cec <TIM_SlaveTimer_SetConfig+0xfc>
 8009c42:	2b60      	cmp	r3, #96	; 0x60
 8009c44:	d85c      	bhi.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
 8009c46:	2b50      	cmp	r3, #80	; 0x50
 8009c48:	d046      	beq.n	8009cd8 <TIM_SlaveTimer_SetConfig+0xe8>
 8009c4a:	2b50      	cmp	r3, #80	; 0x50
 8009c4c:	d858      	bhi.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
 8009c4e:	2b40      	cmp	r3, #64	; 0x40
 8009c50:	d019      	beq.n	8009c86 <TIM_SlaveTimer_SetConfig+0x96>
 8009c52:	2b40      	cmp	r3, #64	; 0x40
 8009c54:	d854      	bhi.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
 8009c56:	2b30      	cmp	r3, #48	; 0x30
 8009c58:	d055      	beq.n	8009d06 <TIM_SlaveTimer_SetConfig+0x116>
 8009c5a:	2b30      	cmp	r3, #48	; 0x30
 8009c5c:	d850      	bhi.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
 8009c5e:	2b20      	cmp	r3, #32
 8009c60:	d051      	beq.n	8009d06 <TIM_SlaveTimer_SetConfig+0x116>
 8009c62:	2b20      	cmp	r3, #32
 8009c64:	d84c      	bhi.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d04d      	beq.n	8009d06 <TIM_SlaveTimer_SetConfig+0x116>
 8009c6a:	2b10      	cmp	r3, #16
 8009c6c:	d04b      	beq.n	8009d06 <TIM_SlaveTimer_SetConfig+0x116>
 8009c6e:	e047      	b.n	8009d00 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6818      	ldr	r0, [r3, #0]
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	68d9      	ldr	r1, [r3, #12]
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	689a      	ldr	r2, [r3, #8]
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	691b      	ldr	r3, [r3, #16]
 8009c80:	f000 f9ec 	bl	800a05c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8009c84:	e040      	b.n	8009d08 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2b05      	cmp	r3, #5
 8009c8c:	d101      	bne.n	8009c92 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e03b      	b.n	8009d0a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	6a1b      	ldr	r3, [r3, #32]
 8009c98:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	6a1a      	ldr	r2, [r3, #32]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f022 0201 	bic.w	r2, r2, #1
 8009ca8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	699b      	ldr	r3, [r3, #24]
 8009cb0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009cb8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	691b      	ldr	r3, [r3, #16]
 8009cbe:	011b      	lsls	r3, r3, #4
 8009cc0:	68ba      	ldr	r2, [r7, #8]
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	68ba      	ldr	r2, [r7, #8]
 8009ccc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	621a      	str	r2, [r3, #32]
      break;
 8009cd6:	e017      	b.n	8009d08 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6818      	ldr	r0, [r3, #0]
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	6899      	ldr	r1, [r3, #8]
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	691b      	ldr	r3, [r3, #16]
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	f000 f889 	bl	8009dfc <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009cea:	e00d      	b.n	8009d08 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6818      	ldr	r0, [r3, #0]
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	6899      	ldr	r1, [r3, #8]
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	f000 f8eb 	bl	8009ed4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009cfe:	e003      	b.n	8009d08 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	75fb      	strb	r3, [r7, #23]
      break;
 8009d04:	e000      	b.n	8009d08 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009d06:	bf00      	nop
  }

  return status;
 8009d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3718      	adds	r7, #24
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
	...

08009d14 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	607a      	str	r2, [r7, #4]
 8009d20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6a1b      	ldr	r3, [r3, #32]
 8009d26:	f023 0201 	bic.w	r2, r3, #1
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	699b      	ldr	r3, [r3, #24]
 8009d32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6a1b      	ldr	r3, [r3, #32]
 8009d38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	4a28      	ldr	r2, [pc, #160]	; (8009de0 <TIM_TI1_SetConfig+0xcc>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d01b      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d48:	d017      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	4a25      	ldr	r2, [pc, #148]	; (8009de4 <TIM_TI1_SetConfig+0xd0>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d013      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	4a24      	ldr	r2, [pc, #144]	; (8009de8 <TIM_TI1_SetConfig+0xd4>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d00f      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	4a23      	ldr	r2, [pc, #140]	; (8009dec <TIM_TI1_SetConfig+0xd8>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d00b      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	4a22      	ldr	r2, [pc, #136]	; (8009df0 <TIM_TI1_SetConfig+0xdc>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d007      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	4a21      	ldr	r2, [pc, #132]	; (8009df4 <TIM_TI1_SetConfig+0xe0>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d003      	beq.n	8009d7a <TIM_TI1_SetConfig+0x66>
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	4a20      	ldr	r2, [pc, #128]	; (8009df8 <TIM_TI1_SetConfig+0xe4>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d101      	bne.n	8009d7e <TIM_TI1_SetConfig+0x6a>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	e000      	b.n	8009d80 <TIM_TI1_SetConfig+0x6c>
 8009d7e:	2300      	movs	r3, #0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d008      	beq.n	8009d96 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	f023 0303 	bic.w	r3, r3, #3
 8009d8a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009d8c:	697a      	ldr	r2, [r7, #20]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	4313      	orrs	r3, r2
 8009d92:	617b      	str	r3, [r7, #20]
 8009d94:	e003      	b.n	8009d9e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	f043 0301 	orr.w	r3, r3, #1
 8009d9c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009da4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	011b      	lsls	r3, r3, #4
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	697a      	ldr	r2, [r7, #20]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f023 030a 	bic.w	r3, r3, #10
 8009db8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	f003 030a 	and.w	r3, r3, #10
 8009dc0:	693a      	ldr	r2, [r7, #16]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	697a      	ldr	r2, [r7, #20]
 8009dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	693a      	ldr	r2, [r7, #16]
 8009dd0:	621a      	str	r2, [r3, #32]
}
 8009dd2:	bf00      	nop
 8009dd4:	371c      	adds	r7, #28
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	40010000 	.word	0x40010000
 8009de4:	40000400 	.word	0x40000400
 8009de8:	40000800 	.word	0x40000800
 8009dec:	40000c00 	.word	0x40000c00
 8009df0:	40010400 	.word	0x40010400
 8009df4:	40014000 	.word	0x40014000
 8009df8:	40001800 	.word	0x40001800

08009dfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b087      	sub	sp, #28
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	60f8      	str	r0, [r7, #12]
 8009e04:	60b9      	str	r1, [r7, #8]
 8009e06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6a1b      	ldr	r3, [r3, #32]
 8009e0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6a1b      	ldr	r3, [r3, #32]
 8009e12:	f023 0201 	bic.w	r2, r3, #1
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	699b      	ldr	r3, [r3, #24]
 8009e1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	011b      	lsls	r3, r3, #4
 8009e2c:	693a      	ldr	r2, [r7, #16]
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	f023 030a 	bic.w	r3, r3, #10
 8009e38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e3a:	697a      	ldr	r2, [r7, #20]
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	697a      	ldr	r2, [r7, #20]
 8009e4c:	621a      	str	r2, [r3, #32]
}
 8009e4e:	bf00      	nop
 8009e50:	371c      	adds	r7, #28
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr

08009e5a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009e5a:	b480      	push	{r7}
 8009e5c:	b087      	sub	sp, #28
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	60f8      	str	r0, [r7, #12]
 8009e62:	60b9      	str	r1, [r7, #8]
 8009e64:	607a      	str	r2, [r7, #4]
 8009e66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6a1b      	ldr	r3, [r3, #32]
 8009e6c:	f023 0210 	bic.w	r2, r3, #16
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6a1b      	ldr	r3, [r3, #32]
 8009e7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	021b      	lsls	r3, r3, #8
 8009e8c:	697a      	ldr	r2, [r7, #20]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009e98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	031b      	lsls	r3, r3, #12
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	697a      	ldr	r2, [r7, #20]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009eac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	011b      	lsls	r3, r3, #4
 8009eb2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009eb6:	693a      	ldr	r2, [r7, #16]
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	693a      	ldr	r2, [r7, #16]
 8009ec6:	621a      	str	r2, [r3, #32]
}
 8009ec8:	bf00      	nop
 8009eca:	371c      	adds	r7, #28
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b087      	sub	sp, #28
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6a1b      	ldr	r3, [r3, #32]
 8009ee4:	f023 0210 	bic.w	r2, r3, #16
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	699b      	ldr	r3, [r3, #24]
 8009ef0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6a1b      	ldr	r3, [r3, #32]
 8009ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009efe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	031b      	lsls	r3, r3, #12
 8009f04:	697a      	ldr	r2, [r7, #20]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009f10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	011b      	lsls	r3, r3, #4
 8009f16:	693a      	ldr	r2, [r7, #16]
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	697a      	ldr	r2, [r7, #20]
 8009f20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	693a      	ldr	r2, [r7, #16]
 8009f26:	621a      	str	r2, [r3, #32]
}
 8009f28:	bf00      	nop
 8009f2a:	371c      	adds	r7, #28
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr

08009f34 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b087      	sub	sp, #28
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	607a      	str	r2, [r7, #4]
 8009f40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6a1b      	ldr	r3, [r3, #32]
 8009f46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	69db      	ldr	r3, [r3, #28]
 8009f52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6a1b      	ldr	r3, [r3, #32]
 8009f58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f023 0303 	bic.w	r3, r3, #3
 8009f60:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009f62:	697a      	ldr	r2, [r7, #20]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009f70:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	011b      	lsls	r3, r3, #4
 8009f76:	b2db      	uxtb	r3, r3
 8009f78:	697a      	ldr	r2, [r7, #20]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009f84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	021b      	lsls	r3, r3, #8
 8009f8a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	4313      	orrs	r3, r2
 8009f92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	697a      	ldr	r2, [r7, #20]
 8009f98:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	693a      	ldr	r2, [r7, #16]
 8009f9e:	621a      	str	r2, [r3, #32]
}
 8009fa0:	bf00      	nop
 8009fa2:	371c      	adds	r7, #28
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b087      	sub	sp, #28
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	607a      	str	r2, [r7, #4]
 8009fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6a1b      	ldr	r3, [r3, #32]
 8009fbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	69db      	ldr	r3, [r3, #28]
 8009fca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6a1b      	ldr	r3, [r3, #32]
 8009fd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fd8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	021b      	lsls	r3, r3, #8
 8009fde:	697a      	ldr	r2, [r7, #20]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009fea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	031b      	lsls	r3, r3, #12
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	697a      	ldr	r2, [r7, #20]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009ffe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	031b      	lsls	r3, r3, #12
 800a004:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a008:	693a      	ldr	r2, [r7, #16]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	697a      	ldr	r2, [r7, #20]
 800a012:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	693a      	ldr	r2, [r7, #16]
 800a018:	621a      	str	r2, [r3, #32]
}
 800a01a:	bf00      	nop
 800a01c:	371c      	adds	r7, #28
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr

0800a026 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a026:	b480      	push	{r7}
 800a028:	b085      	sub	sp, #20
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a03c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a03e:	683a      	ldr	r2, [r7, #0]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	4313      	orrs	r3, r2
 800a044:	f043 0307 	orr.w	r3, r3, #7
 800a048:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	609a      	str	r2, [r3, #8]
}
 800a050:	bf00      	nop
 800a052:	3714      	adds	r7, #20
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b087      	sub	sp, #28
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	607a      	str	r2, [r7, #4]
 800a068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	021a      	lsls	r2, r3, #8
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	431a      	orrs	r2, r3
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	4313      	orrs	r3, r2
 800a084:	697a      	ldr	r2, [r7, #20]
 800a086:	4313      	orrs	r3, r2
 800a088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	697a      	ldr	r2, [r7, #20]
 800a08e:	609a      	str	r2, [r3, #8]
}
 800a090:	bf00      	nop
 800a092:	371c      	adds	r7, #28
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b087      	sub	sp, #28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	f003 031f 	and.w	r3, r3, #31
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	6a1a      	ldr	r2, [r3, #32]
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	43db      	mvns	r3, r3
 800a0be:	401a      	ands	r2, r3
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6a1a      	ldr	r2, [r3, #32]
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	f003 031f 	and.w	r3, r3, #31
 800a0ce:	6879      	ldr	r1, [r7, #4]
 800a0d0:	fa01 f303 	lsl.w	r3, r1, r3
 800a0d4:	431a      	orrs	r2, r3
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	621a      	str	r2, [r3, #32]
}
 800a0da:	bf00      	nop
 800a0dc:	371c      	adds	r7, #28
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
	...

0800a0e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b085      	sub	sp, #20
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d101      	bne.n	800a100 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a0fc:	2302      	movs	r3, #2
 800a0fe:	e05a      	b.n	800a1b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2202      	movs	r2, #2
 800a10c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	689b      	ldr	r3, [r3, #8]
 800a11e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a126:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	68fa      	ldr	r2, [r7, #12]
 800a12e:	4313      	orrs	r3, r2
 800a130:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a21      	ldr	r2, [pc, #132]	; (800a1c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d022      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a14c:	d01d      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a1d      	ldr	r2, [pc, #116]	; (800a1c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d018      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a1b      	ldr	r2, [pc, #108]	; (800a1cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d013      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a1a      	ldr	r2, [pc, #104]	; (800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d00e      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4a18      	ldr	r2, [pc, #96]	; (800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d009      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4a17      	ldr	r2, [pc, #92]	; (800a1d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d004      	beq.n	800a18a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a15      	ldr	r2, [pc, #84]	; (800a1dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d10c      	bne.n	800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a190:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	68ba      	ldr	r2, [r7, #8]
 800a198:	4313      	orrs	r3, r2
 800a19a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68ba      	ldr	r2, [r7, #8]
 800a1a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1b4:	2300      	movs	r3, #0
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3714      	adds	r7, #20
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop
 800a1c4:	40010000 	.word	0x40010000
 800a1c8:	40000400 	.word	0x40000400
 800a1cc:	40000800 	.word	0x40000800
 800a1d0:	40000c00 	.word	0x40000c00
 800a1d4:	40010400 	.word	0x40010400
 800a1d8:	40014000 	.word	0x40014000
 800a1dc:	40001800 	.word	0x40001800

0800a1e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a1e8:	bf00      	nop
 800a1ea:	370c      	adds	r7, #12
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr

0800a1f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a1fc:	bf00      	nop
 800a1fe:	370c      	adds	r7, #12
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr

0800a208 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d101      	bne.n	800a21a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	e03f      	b.n	800a29a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a220:	b2db      	uxtb	r3, r3
 800a222:	2b00      	cmp	r3, #0
 800a224:	d106      	bne.n	800a234 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2200      	movs	r2, #0
 800a22a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f7f9 fdc0 	bl	8003db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2224      	movs	r2, #36	; 0x24
 800a238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	68da      	ldr	r2, [r3, #12]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a24a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f000 fed7 	bl	800b000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	691a      	ldr	r2, [r3, #16]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a260:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	695a      	ldr	r2, [r3, #20]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a270:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	68da      	ldr	r2, [r3, #12]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a280:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2220      	movs	r2, #32
 800a28c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2220      	movs	r2, #32
 800a294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2a2:	b580      	push	{r7, lr}
 800a2a4:	b084      	sub	sp, #16
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	60f8      	str	r0, [r7, #12]
 800a2aa:	60b9      	str	r1, [r7, #8]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	2b20      	cmp	r3, #32
 800a2ba:	d11d      	bne.n	800a2f8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d002      	beq.n	800a2c8 <HAL_UART_Receive_IT+0x26>
 800a2c2:	88fb      	ldrh	r3, [r7, #6]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e016      	b.n	800a2fa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2d2:	2b01      	cmp	r3, #1
 800a2d4:	d101      	bne.n	800a2da <HAL_UART_Receive_IT+0x38>
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	e00f      	b.n	800a2fa <HAL_UART_Receive_IT+0x58>
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a2e8:	88fb      	ldrh	r3, [r7, #6]
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	68b9      	ldr	r1, [r7, #8]
 800a2ee:	68f8      	ldr	r0, [r7, #12]
 800a2f0:	f000 fbe8 	bl	800aac4 <UART_Start_Receive_IT>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	e000      	b.n	800a2fa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a2f8:	2302      	movs	r3, #2
  }
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a302:	b580      	push	{r7, lr}
 800a304:	b084      	sub	sp, #16
 800a306:	af00      	add	r7, sp, #0
 800a308:	60f8      	str	r0, [r7, #12]
 800a30a:	60b9      	str	r1, [r7, #8]
 800a30c:	4613      	mov	r3, r2
 800a30e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a316:	b2db      	uxtb	r3, r3
 800a318:	2b20      	cmp	r3, #32
 800a31a:	d11d      	bne.n	800a358 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d002      	beq.n	800a328 <HAL_UART_Receive_DMA+0x26>
 800a322:	88fb      	ldrh	r3, [r7, #6]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d101      	bne.n	800a32c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	e016      	b.n	800a35a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a332:	2b01      	cmp	r3, #1
 800a334:	d101      	bne.n	800a33a <HAL_UART_Receive_DMA+0x38>
 800a336:	2302      	movs	r3, #2
 800a338:	e00f      	b.n	800a35a <HAL_UART_Receive_DMA+0x58>
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2200      	movs	r2, #0
 800a346:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a348:	88fb      	ldrh	r3, [r7, #6]
 800a34a:	461a      	mov	r2, r3
 800a34c:	68b9      	ldr	r1, [r7, #8]
 800a34e:	68f8      	ldr	r0, [r7, #12]
 800a350:	f000 fbf6 	bl	800ab40 <UART_Start_Receive_DMA>
 800a354:	4603      	mov	r3, r0
 800a356:	e000      	b.n	800a35a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a358:	2302      	movs	r3, #2
  }
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3710      	adds	r7, #16
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
	...

0800a364 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b0ba      	sub	sp, #232	; 0xe8
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a38a:	2300      	movs	r3, #0
 800a38c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a390:	2300      	movs	r3, #0
 800a392:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a39a:	f003 030f 	and.w	r3, r3, #15
 800a39e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a3a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10f      	bne.n	800a3ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3ae:	f003 0320 	and.w	r3, r3, #32
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d009      	beq.n	800a3ca <HAL_UART_IRQHandler+0x66>
 800a3b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3ba:	f003 0320 	and.w	r3, r3, #32
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d003      	beq.n	800a3ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 fd61 	bl	800ae8a <UART_Receive_IT>
      return;
 800a3c8:	e256      	b.n	800a878 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a3ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 80de 	beq.w	800a590 <HAL_UART_IRQHandler+0x22c>
 800a3d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3d8:	f003 0301 	and.w	r3, r3, #1
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d106      	bne.n	800a3ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a3e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f000 80d1 	beq.w	800a590 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a3ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3f2:	f003 0301 	and.w	r3, r3, #1
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00b      	beq.n	800a412 <HAL_UART_IRQHandler+0xae>
 800a3fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a402:	2b00      	cmp	r3, #0
 800a404:	d005      	beq.n	800a412 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a40a:	f043 0201 	orr.w	r2, r3, #1
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a416:	f003 0304 	and.w	r3, r3, #4
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d00b      	beq.n	800a436 <HAL_UART_IRQHandler+0xd2>
 800a41e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a422:	f003 0301 	and.w	r3, r3, #1
 800a426:	2b00      	cmp	r3, #0
 800a428:	d005      	beq.n	800a436 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a42e:	f043 0202 	orr.w	r2, r3, #2
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a43a:	f003 0302 	and.w	r3, r3, #2
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00b      	beq.n	800a45a <HAL_UART_IRQHandler+0xf6>
 800a442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a446:	f003 0301 	and.w	r3, r3, #1
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d005      	beq.n	800a45a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a452:	f043 0204 	orr.w	r2, r3, #4
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a45a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a45e:	f003 0308 	and.w	r3, r3, #8
 800a462:	2b00      	cmp	r3, #0
 800a464:	d011      	beq.n	800a48a <HAL_UART_IRQHandler+0x126>
 800a466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a46a:	f003 0320 	and.w	r3, r3, #32
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d105      	bne.n	800a47e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a476:	f003 0301 	and.w	r3, r3, #1
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d005      	beq.n	800a48a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a482:	f043 0208 	orr.w	r2, r3, #8
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48e:	2b00      	cmp	r3, #0
 800a490:	f000 81ed 	beq.w	800a86e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a498:	f003 0320 	and.w	r3, r3, #32
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d008      	beq.n	800a4b2 <HAL_UART_IRQHandler+0x14e>
 800a4a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4a4:	f003 0320 	and.w	r3, r3, #32
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d002      	beq.n	800a4b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f000 fcec 	bl	800ae8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	695b      	ldr	r3, [r3, #20]
 800a4b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4bc:	2b40      	cmp	r3, #64	; 0x40
 800a4be:	bf0c      	ite	eq
 800a4c0:	2301      	moveq	r3, #1
 800a4c2:	2300      	movne	r3, #0
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ce:	f003 0308 	and.w	r3, r3, #8
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d103      	bne.n	800a4de <HAL_UART_IRQHandler+0x17a>
 800a4d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d04f      	beq.n	800a57e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fbf4 	bl	800accc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	695b      	ldr	r3, [r3, #20]
 800a4ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ee:	2b40      	cmp	r3, #64	; 0x40
 800a4f0:	d141      	bne.n	800a576 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	3314      	adds	r3, #20
 800a4f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a500:	e853 3f00 	ldrex	r3, [r3]
 800a504:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a508:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a50c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a510:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	3314      	adds	r3, #20
 800a51a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a51e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a522:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a526:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a52a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a52e:	e841 2300 	strex	r3, r2, [r1]
 800a532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a536:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d1d9      	bne.n	800a4f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a542:	2b00      	cmp	r3, #0
 800a544:	d013      	beq.n	800a56e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a54a:	4a7d      	ldr	r2, [pc, #500]	; (800a740 <HAL_UART_IRQHandler+0x3dc>)
 800a54c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a552:	4618      	mov	r0, r3
 800a554:	f7fb fc4c 	bl	8005df0 <HAL_DMA_Abort_IT>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d016      	beq.n	800a58c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a568:	4610      	mov	r0, r2
 800a56a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a56c:	e00e      	b.n	800a58c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f99a 	bl	800a8a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a574:	e00a      	b.n	800a58c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f000 f996 	bl	800a8a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a57c:	e006      	b.n	800a58c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f000 f992 	bl	800a8a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a58a:	e170      	b.n	800a86e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a58c:	bf00      	nop
    return;
 800a58e:	e16e      	b.n	800a86e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a594:	2b01      	cmp	r3, #1
 800a596:	f040 814a 	bne.w	800a82e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a59a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a59e:	f003 0310 	and.w	r3, r3, #16
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	f000 8143 	beq.w	800a82e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a5a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ac:	f003 0310 	and.w	r3, r3, #16
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	f000 813c 	beq.w	800a82e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	60bb      	str	r3, [r7, #8]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	60bb      	str	r3, [r7, #8]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	60bb      	str	r3, [r7, #8]
 800a5ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	695b      	ldr	r3, [r3, #20]
 800a5d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5d6:	2b40      	cmp	r3, #64	; 0x40
 800a5d8:	f040 80b4 	bne.w	800a744 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a5e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f000 8140 	beq.w	800a872 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a5f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	f080 8139 	bcs.w	800a872 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a606:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a60c:	69db      	ldr	r3, [r3, #28]
 800a60e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a612:	f000 8088 	beq.w	800a726 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	330c      	adds	r3, #12
 800a61c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a620:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a624:	e853 3f00 	ldrex	r3, [r3]
 800a628:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a62c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a630:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a634:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	330c      	adds	r3, #12
 800a63e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a642:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a646:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a64e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a652:	e841 2300 	strex	r3, r2, [r1]
 800a656:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a65a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d1d9      	bne.n	800a616 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	3314      	adds	r3, #20
 800a668:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a66c:	e853 3f00 	ldrex	r3, [r3]
 800a670:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a672:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a674:	f023 0301 	bic.w	r3, r3, #1
 800a678:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	3314      	adds	r3, #20
 800a682:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a686:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a68a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a68c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a68e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a692:	e841 2300 	strex	r3, r2, [r1]
 800a696:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a698:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d1e1      	bne.n	800a662 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	3314      	adds	r3, #20
 800a6a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a6a8:	e853 3f00 	ldrex	r3, [r3]
 800a6ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a6ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a6b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	3314      	adds	r3, #20
 800a6be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a6c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a6c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a6c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a6ca:	e841 2300 	strex	r3, r2, [r1]
 800a6ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a6d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1e3      	bne.n	800a69e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2220      	movs	r2, #32
 800a6da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	330c      	adds	r3, #12
 800a6ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6ee:	e853 3f00 	ldrex	r3, [r3]
 800a6f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a6f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6f6:	f023 0310 	bic.w	r3, r3, #16
 800a6fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	330c      	adds	r3, #12
 800a704:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a708:	65ba      	str	r2, [r7, #88]	; 0x58
 800a70a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a70e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a710:	e841 2300 	strex	r3, r2, [r1]
 800a714:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1e3      	bne.n	800a6e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a720:	4618      	mov	r0, r3
 800a722:	f7fb faf5 	bl	8005d10 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a72e:	b29b      	uxth	r3, r3
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	b29b      	uxth	r3, r3
 800a734:	4619      	mov	r1, r3
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 f8c0 	bl	800a8bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a73c:	e099      	b.n	800a872 <HAL_UART_IRQHandler+0x50e>
 800a73e:	bf00      	nop
 800a740:	0800ad93 	.word	0x0800ad93
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	1ad3      	subs	r3, r2, r3
 800a750:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a758:	b29b      	uxth	r3, r3
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	f000 808b 	beq.w	800a876 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a760:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 8086 	beq.w	800a876 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	330c      	adds	r3, #12
 800a770:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a774:	e853 3f00 	ldrex	r3, [r3]
 800a778:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a77a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a77c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a780:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	330c      	adds	r3, #12
 800a78a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a78e:	647a      	str	r2, [r7, #68]	; 0x44
 800a790:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a792:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a794:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a796:	e841 2300 	strex	r3, r2, [r1]
 800a79a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a79c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d1e3      	bne.n	800a76a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3314      	adds	r3, #20
 800a7a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ac:	e853 3f00 	ldrex	r3, [r3]
 800a7b0:	623b      	str	r3, [r7, #32]
   return(result);
 800a7b2:	6a3b      	ldr	r3, [r7, #32]
 800a7b4:	f023 0301 	bic.w	r3, r3, #1
 800a7b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	3314      	adds	r3, #20
 800a7c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a7c6:	633a      	str	r2, [r7, #48]	; 0x30
 800a7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a7cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7ce:	e841 2300 	strex	r3, r2, [r1]
 800a7d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1e3      	bne.n	800a7a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2220      	movs	r2, #32
 800a7de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	330c      	adds	r3, #12
 800a7ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	e853 3f00 	ldrex	r3, [r3]
 800a7f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	f023 0310 	bic.w	r3, r3, #16
 800a7fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	330c      	adds	r3, #12
 800a808:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a80c:	61fa      	str	r2, [r7, #28]
 800a80e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a810:	69b9      	ldr	r1, [r7, #24]
 800a812:	69fa      	ldr	r2, [r7, #28]
 800a814:	e841 2300 	strex	r3, r2, [r1]
 800a818:	617b      	str	r3, [r7, #20]
   return(result);
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d1e3      	bne.n	800a7e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a820:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a824:	4619      	mov	r1, r3
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f000 f848 	bl	800a8bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a82c:	e023      	b.n	800a876 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a82e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a836:	2b00      	cmp	r3, #0
 800a838:	d009      	beq.n	800a84e <HAL_UART_IRQHandler+0x4ea>
 800a83a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a83e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a842:	2b00      	cmp	r3, #0
 800a844:	d003      	beq.n	800a84e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 fab7 	bl	800adba <UART_Transmit_IT>
    return;
 800a84c:	e014      	b.n	800a878 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a84e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00e      	beq.n	800a878 <HAL_UART_IRQHandler+0x514>
 800a85a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a85e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a862:	2b00      	cmp	r3, #0
 800a864:	d008      	beq.n	800a878 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 faf7 	bl	800ae5a <UART_EndTransmit_IT>
    return;
 800a86c:	e004      	b.n	800a878 <HAL_UART_IRQHandler+0x514>
    return;
 800a86e:	bf00      	nop
 800a870:	e002      	b.n	800a878 <HAL_UART_IRQHandler+0x514>
      return;
 800a872:	bf00      	nop
 800a874:	e000      	b.n	800a878 <HAL_UART_IRQHandler+0x514>
      return;
 800a876:	bf00      	nop
  }
}
 800a878:	37e8      	adds	r7, #232	; 0xe8
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop

0800a880 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a880:	b480      	push	{r7}
 800a882:	b083      	sub	sp, #12
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a888:	bf00      	nop
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a89c:	bf00      	nop
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a8b0:	bf00      	nop
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b083      	sub	sp, #12
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b09c      	sub	sp, #112	; 0x70
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d172      	bne.n	800a9d6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a8f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	330c      	adds	r3, #12
 800a8fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a900:	e853 3f00 	ldrex	r3, [r3]
 800a904:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a906:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a908:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a90c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a90e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	330c      	adds	r3, #12
 800a914:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a916:	65ba      	str	r2, [r7, #88]	; 0x58
 800a918:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a91a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a91c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a91e:	e841 2300 	strex	r3, r2, [r1]
 800a922:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a924:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1e5      	bne.n	800a8f6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a92a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	3314      	adds	r3, #20
 800a930:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a934:	e853 3f00 	ldrex	r3, [r3]
 800a938:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a93a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a93c:	f023 0301 	bic.w	r3, r3, #1
 800a940:	667b      	str	r3, [r7, #100]	; 0x64
 800a942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	3314      	adds	r3, #20
 800a948:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a94a:	647a      	str	r2, [r7, #68]	; 0x44
 800a94c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a94e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a950:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a952:	e841 2300 	strex	r3, r2, [r1]
 800a956:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d1e5      	bne.n	800a92a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a95e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	3314      	adds	r3, #20
 800a964:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a968:	e853 3f00 	ldrex	r3, [r3]
 800a96c:	623b      	str	r3, [r7, #32]
   return(result);
 800a96e:	6a3b      	ldr	r3, [r7, #32]
 800a970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a974:	663b      	str	r3, [r7, #96]	; 0x60
 800a976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	3314      	adds	r3, #20
 800a97c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a97e:	633a      	str	r2, [r7, #48]	; 0x30
 800a980:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a982:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a984:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a986:	e841 2300 	strex	r3, r2, [r1]
 800a98a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1e5      	bne.n	800a95e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a994:	2220      	movs	r2, #32
 800a996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a99a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a99c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d119      	bne.n	800a9d6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	330c      	adds	r3, #12
 800a9a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	e853 3f00 	ldrex	r3, [r3]
 800a9b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	f023 0310 	bic.w	r3, r3, #16
 800a9b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a9ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	330c      	adds	r3, #12
 800a9c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a9c2:	61fa      	str	r2, [r7, #28]
 800a9c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c6:	69b9      	ldr	r1, [r7, #24]
 800a9c8:	69fa      	ldr	r2, [r7, #28]
 800a9ca:	e841 2300 	strex	r3, r2, [r1]
 800a9ce:	617b      	str	r3, [r7, #20]
   return(result);
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1e5      	bne.n	800a9a2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9da:	2b01      	cmp	r3, #1
 800a9dc:	d106      	bne.n	800a9ec <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a9de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a9e6:	f7ff ff69 	bl	800a8bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a9ea:	e002      	b.n	800a9f2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a9ec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a9ee:	f7f7 fda1 	bl	8002534 <HAL_UART_RxCpltCallback>
}
 800a9f2:	bf00      	nop
 800a9f4:	3770      	adds	r7, #112	; 0x70
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}

0800a9fa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a9fa:	b580      	push	{r7, lr}
 800a9fc:	b084      	sub	sp, #16
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa06:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa0c:	2b01      	cmp	r3, #1
 800aa0e:	d108      	bne.n	800aa22 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aa14:	085b      	lsrs	r3, r3, #1
 800aa16:	b29b      	uxth	r3, r3
 800aa18:	4619      	mov	r1, r3
 800aa1a:	68f8      	ldr	r0, [r7, #12]
 800aa1c:	f7ff ff4e 	bl	800a8bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa20:	e002      	b.n	800aa28 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800aa22:	68f8      	ldr	r0, [r7, #12]
 800aa24:	f7ff ff36 	bl	800a894 <HAL_UART_RxHalfCpltCallback>
}
 800aa28:	bf00      	nop
 800aa2a:	3710      	adds	r7, #16
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa40:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	695b      	ldr	r3, [r3, #20]
 800aa48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa4c:	2b80      	cmp	r3, #128	; 0x80
 800aa4e:	bf0c      	ite	eq
 800aa50:	2301      	moveq	r3, #1
 800aa52:	2300      	movne	r3, #0
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	2b21      	cmp	r3, #33	; 0x21
 800aa62:	d108      	bne.n	800aa76 <UART_DMAError+0x46>
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d005      	beq.n	800aa76 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800aa70:	68b8      	ldr	r0, [r7, #8]
 800aa72:	f000 f903 	bl	800ac7c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	695b      	ldr	r3, [r3, #20]
 800aa7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa80:	2b40      	cmp	r3, #64	; 0x40
 800aa82:	bf0c      	ite	eq
 800aa84:	2301      	moveq	r3, #1
 800aa86:	2300      	movne	r3, #0
 800aa88:	b2db      	uxtb	r3, r3
 800aa8a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	2b22      	cmp	r3, #34	; 0x22
 800aa96:	d108      	bne.n	800aaaa <UART_DMAError+0x7a>
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d005      	beq.n	800aaaa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800aaa4:	68b8      	ldr	r0, [r7, #8]
 800aaa6:	f000 f911 	bl	800accc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaae:	f043 0210 	orr.w	r2, r3, #16
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aab6:	68b8      	ldr	r0, [r7, #8]
 800aab8:	f7ff fef6 	bl	800a8a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aabc:	bf00      	nop
 800aabe:	3710      	adds	r7, #16
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}

0800aac4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b085      	sub	sp, #20
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	60f8      	str	r0, [r7, #12]
 800aacc:	60b9      	str	r1, [r7, #8]
 800aace:	4613      	mov	r3, r2
 800aad0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	88fa      	ldrh	r2, [r7, #6]
 800aadc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	88fa      	ldrh	r2, [r7, #6]
 800aae2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2200      	movs	r2, #0
 800aae8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2222      	movs	r2, #34	; 0x22
 800aaee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d007      	beq.n	800ab12 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68da      	ldr	r2, [r3, #12]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ab10:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	695a      	ldr	r2, [r3, #20]
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f042 0201 	orr.w	r2, r2, #1
 800ab20:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	68da      	ldr	r2, [r3, #12]
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f042 0220 	orr.w	r2, r2, #32
 800ab30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ab32:	2300      	movs	r3, #0
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3714      	adds	r7, #20
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b098      	sub	sp, #96	; 0x60
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	60f8      	str	r0, [r7, #12]
 800ab48:	60b9      	str	r1, [r7, #8]
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	88fa      	ldrh	r2, [r7, #6]
 800ab58:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2222      	movs	r2, #34	; 0x22
 800ab64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab6c:	4a40      	ldr	r2, [pc, #256]	; (800ac70 <UART_Start_Receive_DMA+0x130>)
 800ab6e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab74:	4a3f      	ldr	r2, [pc, #252]	; (800ac74 <UART_Start_Receive_DMA+0x134>)
 800ab76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab7c:	4a3e      	ldr	r2, [pc, #248]	; (800ac78 <UART_Start_Receive_DMA+0x138>)
 800ab7e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab84:	2200      	movs	r2, #0
 800ab86:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800ab88:	f107 0308 	add.w	r3, r7, #8
 800ab8c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4619      	mov	r1, r3
 800ab9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab9c:	681a      	ldr	r2, [r3, #0]
 800ab9e:	88fb      	ldrh	r3, [r7, #6]
 800aba0:	f7fb f85e 	bl	8005c60 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800aba4:	2300      	movs	r3, #0
 800aba6:	613b      	str	r3, [r7, #16]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	613b      	str	r3, [r7, #16]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	613b      	str	r3, [r7, #16]
 800abb8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	691b      	ldr	r3, [r3, #16]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d019      	beq.n	800abfe <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	330c      	adds	r3, #12
 800abd0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abd4:	e853 3f00 	ldrex	r3, [r3]
 800abd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800abda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800abe0:	65bb      	str	r3, [r7, #88]	; 0x58
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	330c      	adds	r3, #12
 800abe8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800abea:	64fa      	str	r2, [r7, #76]	; 0x4c
 800abec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abee:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800abf0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800abf2:	e841 2300 	strex	r3, r2, [r1]
 800abf6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800abf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d1e5      	bne.n	800abca <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	3314      	adds	r3, #20
 800ac04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac08:	e853 3f00 	ldrex	r3, [r3]
 800ac0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ac0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac10:	f043 0301 	orr.w	r3, r3, #1
 800ac14:	657b      	str	r3, [r7, #84]	; 0x54
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	3314      	adds	r3, #20
 800ac1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ac1e:	63ba      	str	r2, [r7, #56]	; 0x38
 800ac20:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac22:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ac24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ac26:	e841 2300 	strex	r3, r2, [r1]
 800ac2a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ac2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d1e5      	bne.n	800abfe <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	3314      	adds	r3, #20
 800ac38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	e853 3f00 	ldrex	r3, [r3]
 800ac40:	617b      	str	r3, [r7, #20]
   return(result);
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac48:	653b      	str	r3, [r7, #80]	; 0x50
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	3314      	adds	r3, #20
 800ac50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ac52:	627a      	str	r2, [r7, #36]	; 0x24
 800ac54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac56:	6a39      	ldr	r1, [r7, #32]
 800ac58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac5a:	e841 2300 	strex	r3, r2, [r1]
 800ac5e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac60:	69fb      	ldr	r3, [r7, #28]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d1e5      	bne.n	800ac32 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3760      	adds	r7, #96	; 0x60
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	0800a8d5 	.word	0x0800a8d5
 800ac74:	0800a9fb 	.word	0x0800a9fb
 800ac78:	0800aa31 	.word	0x0800aa31

0800ac7c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b089      	sub	sp, #36	; 0x24
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	330c      	adds	r3, #12
 800ac8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	e853 3f00 	ldrex	r3, [r3]
 800ac92:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ac9a:	61fb      	str	r3, [r7, #28]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	330c      	adds	r3, #12
 800aca2:	69fa      	ldr	r2, [r7, #28]
 800aca4:	61ba      	str	r2, [r7, #24]
 800aca6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca8:	6979      	ldr	r1, [r7, #20]
 800acaa:	69ba      	ldr	r2, [r7, #24]
 800acac:	e841 2300 	strex	r3, r2, [r1]
 800acb0:	613b      	str	r3, [r7, #16]
   return(result);
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d1e5      	bne.n	800ac84 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2220      	movs	r2, #32
 800acbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800acc0:	bf00      	nop
 800acc2:	3724      	adds	r7, #36	; 0x24
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr

0800accc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800accc:	b480      	push	{r7}
 800acce:	b095      	sub	sp, #84	; 0x54
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	330c      	adds	r3, #12
 800acda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acde:	e853 3f00 	ldrex	r3, [r3]
 800ace2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ace4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ace6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800acea:	64fb      	str	r3, [r7, #76]	; 0x4c
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	330c      	adds	r3, #12
 800acf2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800acf4:	643a      	str	r2, [r7, #64]	; 0x40
 800acf6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acf8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800acfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800acfc:	e841 2300 	strex	r3, r2, [r1]
 800ad00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d1e5      	bne.n	800acd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	3314      	adds	r3, #20
 800ad0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad10:	6a3b      	ldr	r3, [r7, #32]
 800ad12:	e853 3f00 	ldrex	r3, [r3]
 800ad16:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	f023 0301 	bic.w	r3, r3, #1
 800ad1e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	3314      	adds	r3, #20
 800ad26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad28:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad30:	e841 2300 	strex	r3, r2, [r1]
 800ad34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ad36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d1e5      	bne.n	800ad08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d119      	bne.n	800ad78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	330c      	adds	r3, #12
 800ad4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	e853 3f00 	ldrex	r3, [r3]
 800ad52:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	f023 0310 	bic.w	r3, r3, #16
 800ad5a:	647b      	str	r3, [r7, #68]	; 0x44
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	330c      	adds	r3, #12
 800ad62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad64:	61ba      	str	r2, [r7, #24]
 800ad66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad68:	6979      	ldr	r1, [r7, #20]
 800ad6a:	69ba      	ldr	r2, [r7, #24]
 800ad6c:	e841 2300 	strex	r3, r2, [r1]
 800ad70:	613b      	str	r3, [r7, #16]
   return(result);
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d1e5      	bne.n	800ad44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2220      	movs	r2, #32
 800ad7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2200      	movs	r2, #0
 800ad84:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ad86:	bf00      	nop
 800ad88:	3754      	adds	r7, #84	; 0x54
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad90:	4770      	bx	lr

0800ad92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad92:	b580      	push	{r7, lr}
 800ad94:	b084      	sub	sp, #16
 800ad96:	af00      	add	r7, sp, #0
 800ad98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2200      	movs	r2, #0
 800ada4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f7ff fd7b 	bl	800a8a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adb2:	bf00      	nop
 800adb4:	3710      	adds	r7, #16
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}

0800adba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800adba:	b480      	push	{r7}
 800adbc:	b085      	sub	sp, #20
 800adbe:	af00      	add	r7, sp, #0
 800adc0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800adc8:	b2db      	uxtb	r3, r3
 800adca:	2b21      	cmp	r3, #33	; 0x21
 800adcc:	d13e      	bne.n	800ae4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800add6:	d114      	bne.n	800ae02 <UART_Transmit_IT+0x48>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d110      	bne.n	800ae02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6a1b      	ldr	r3, [r3, #32]
 800ade4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	881b      	ldrh	r3, [r3, #0]
 800adea:	461a      	mov	r2, r3
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800adf4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6a1b      	ldr	r3, [r3, #32]
 800adfa:	1c9a      	adds	r2, r3, #2
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	621a      	str	r2, [r3, #32]
 800ae00:	e008      	b.n	800ae14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6a1b      	ldr	r3, [r3, #32]
 800ae06:	1c59      	adds	r1, r3, #1
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	6211      	str	r1, [r2, #32]
 800ae0c:	781a      	ldrb	r2, [r3, #0]
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	3b01      	subs	r3, #1
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	687a      	ldr	r2, [r7, #4]
 800ae20:	4619      	mov	r1, r3
 800ae22:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d10f      	bne.n	800ae48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	68da      	ldr	r2, [r3, #12]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ae36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	68da      	ldr	r2, [r3, #12]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	e000      	b.n	800ae4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ae4c:	2302      	movs	r3, #2
  }
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3714      	adds	r7, #20
 800ae52:	46bd      	mov	sp, r7
 800ae54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae58:	4770      	bx	lr

0800ae5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae5a:	b580      	push	{r7, lr}
 800ae5c:	b082      	sub	sp, #8
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	68da      	ldr	r2, [r3, #12]
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2220      	movs	r2, #32
 800ae76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f7ff fd00 	bl	800a880 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ae80:	2300      	movs	r3, #0
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ae8a:	b580      	push	{r7, lr}
 800ae8c:	b08c      	sub	sp, #48	; 0x30
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	2b22      	cmp	r3, #34	; 0x22
 800ae9c:	f040 80ab 	bne.w	800aff6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aea8:	d117      	bne.n	800aeda <UART_Receive_IT+0x50>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	691b      	ldr	r3, [r3, #16]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d113      	bne.n	800aeda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aeba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	b29b      	uxth	r3, r3
 800aec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aec8:	b29a      	uxth	r2, r3
 800aeca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aecc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aed2:	1c9a      	adds	r2, r3, #2
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	629a      	str	r2, [r3, #40]	; 0x28
 800aed8:	e026      	b.n	800af28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aede:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800aee0:	2300      	movs	r3, #0
 800aee2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	689b      	ldr	r3, [r3, #8]
 800aee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aeec:	d007      	beq.n	800aefe <UART_Receive_IT+0x74>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d10a      	bne.n	800af0c <UART_Receive_IT+0x82>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	691b      	ldr	r3, [r3, #16]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d106      	bne.n	800af0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	b2da      	uxtb	r2, r3
 800af06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af08:	701a      	strb	r2, [r3, #0]
 800af0a:	e008      	b.n	800af1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	685b      	ldr	r3, [r3, #4]
 800af12:	b2db      	uxtb	r3, r3
 800af14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af18:	b2da      	uxtb	r2, r3
 800af1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af22:	1c5a      	adds	r2, r3, #1
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	3b01      	subs	r3, #1
 800af30:	b29b      	uxth	r3, r3
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	4619      	mov	r1, r3
 800af36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d15a      	bne.n	800aff2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	68da      	ldr	r2, [r3, #12]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f022 0220 	bic.w	r2, r2, #32
 800af4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	68da      	ldr	r2, [r3, #12]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800af5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	695a      	ldr	r2, [r3, #20]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f022 0201 	bic.w	r2, r2, #1
 800af6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2220      	movs	r2, #32
 800af70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d135      	bne.n	800afe8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2200      	movs	r2, #0
 800af80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	330c      	adds	r3, #12
 800af88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	e853 3f00 	ldrex	r3, [r3]
 800af90:	613b      	str	r3, [r7, #16]
   return(result);
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	f023 0310 	bic.w	r3, r3, #16
 800af98:	627b      	str	r3, [r7, #36]	; 0x24
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	330c      	adds	r3, #12
 800afa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afa2:	623a      	str	r2, [r7, #32]
 800afa4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa6:	69f9      	ldr	r1, [r7, #28]
 800afa8:	6a3a      	ldr	r2, [r7, #32]
 800afaa:	e841 2300 	strex	r3, r2, [r1]
 800afae:	61bb      	str	r3, [r7, #24]
   return(result);
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d1e5      	bne.n	800af82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f003 0310 	and.w	r3, r3, #16
 800afc0:	2b10      	cmp	r3, #16
 800afc2:	d10a      	bne.n	800afda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800afc4:	2300      	movs	r3, #0
 800afc6:	60fb      	str	r3, [r7, #12]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	60fb      	str	r3, [r7, #12]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	60fb      	str	r3, [r7, #12]
 800afd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800afde:	4619      	mov	r1, r3
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f7ff fc6b 	bl	800a8bc <HAL_UARTEx_RxEventCallback>
 800afe6:	e002      	b.n	800afee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f7f7 faa3 	bl	8002534 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800afee:	2300      	movs	r3, #0
 800aff0:	e002      	b.n	800aff8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800aff2:	2300      	movs	r3, #0
 800aff4:	e000      	b.n	800aff8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800aff6:	2302      	movs	r3, #2
  }
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3730      	adds	r7, #48	; 0x30
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b004:	b0c0      	sub	sp, #256	; 0x100
 800b006:	af00      	add	r7, sp, #0
 800b008:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b00c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b01c:	68d9      	ldr	r1, [r3, #12]
 800b01e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b022:	681a      	ldr	r2, [r3, #0]
 800b024:	ea40 0301 	orr.w	r3, r0, r1
 800b028:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b02a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b02e:	689a      	ldr	r2, [r3, #8]
 800b030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	431a      	orrs	r2, r3
 800b038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b03c:	695b      	ldr	r3, [r3, #20]
 800b03e:	431a      	orrs	r2, r3
 800b040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b044:	69db      	ldr	r3, [r3, #28]
 800b046:	4313      	orrs	r3, r2
 800b048:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b04c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b058:	f021 010c 	bic.w	r1, r1, #12
 800b05c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b066:	430b      	orrs	r3, r1
 800b068:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b06a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	695b      	ldr	r3, [r3, #20]
 800b072:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b07a:	6999      	ldr	r1, [r3, #24]
 800b07c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b080:	681a      	ldr	r2, [r3, #0]
 800b082:	ea40 0301 	orr.w	r3, r0, r1
 800b086:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b08c:	681a      	ldr	r2, [r3, #0]
 800b08e:	4b8f      	ldr	r3, [pc, #572]	; (800b2cc <UART_SetConfig+0x2cc>)
 800b090:	429a      	cmp	r2, r3
 800b092:	d005      	beq.n	800b0a0 <UART_SetConfig+0xa0>
 800b094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	4b8d      	ldr	r3, [pc, #564]	; (800b2d0 <UART_SetConfig+0x2d0>)
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d104      	bne.n	800b0aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b0a0:	f7fd f88c 	bl	80081bc <HAL_RCC_GetPCLK2Freq>
 800b0a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b0a8:	e003      	b.n	800b0b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b0aa:	f7fd f873 	bl	8008194 <HAL_RCC_GetPCLK1Freq>
 800b0ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0b6:	69db      	ldr	r3, [r3, #28]
 800b0b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b0bc:	f040 810c 	bne.w	800b2d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b0c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b0ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b0ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b0d2:	4622      	mov	r2, r4
 800b0d4:	462b      	mov	r3, r5
 800b0d6:	1891      	adds	r1, r2, r2
 800b0d8:	65b9      	str	r1, [r7, #88]	; 0x58
 800b0da:	415b      	adcs	r3, r3
 800b0dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b0de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b0e2:	4621      	mov	r1, r4
 800b0e4:	eb12 0801 	adds.w	r8, r2, r1
 800b0e8:	4629      	mov	r1, r5
 800b0ea:	eb43 0901 	adc.w	r9, r3, r1
 800b0ee:	f04f 0200 	mov.w	r2, #0
 800b0f2:	f04f 0300 	mov.w	r3, #0
 800b0f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b0fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b0fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b102:	4690      	mov	r8, r2
 800b104:	4699      	mov	r9, r3
 800b106:	4623      	mov	r3, r4
 800b108:	eb18 0303 	adds.w	r3, r8, r3
 800b10c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b110:	462b      	mov	r3, r5
 800b112:	eb49 0303 	adc.w	r3, r9, r3
 800b116:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b11a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b126:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b12a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b12e:	460b      	mov	r3, r1
 800b130:	18db      	adds	r3, r3, r3
 800b132:	653b      	str	r3, [r7, #80]	; 0x50
 800b134:	4613      	mov	r3, r2
 800b136:	eb42 0303 	adc.w	r3, r2, r3
 800b13a:	657b      	str	r3, [r7, #84]	; 0x54
 800b13c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b140:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b144:	f7f5 fda0 	bl	8000c88 <__aeabi_uldivmod>
 800b148:	4602      	mov	r2, r0
 800b14a:	460b      	mov	r3, r1
 800b14c:	4b61      	ldr	r3, [pc, #388]	; (800b2d4 <UART_SetConfig+0x2d4>)
 800b14e:	fba3 2302 	umull	r2, r3, r3, r2
 800b152:	095b      	lsrs	r3, r3, #5
 800b154:	011c      	lsls	r4, r3, #4
 800b156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b15a:	2200      	movs	r2, #0
 800b15c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b160:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b164:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b168:	4642      	mov	r2, r8
 800b16a:	464b      	mov	r3, r9
 800b16c:	1891      	adds	r1, r2, r2
 800b16e:	64b9      	str	r1, [r7, #72]	; 0x48
 800b170:	415b      	adcs	r3, r3
 800b172:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b174:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b178:	4641      	mov	r1, r8
 800b17a:	eb12 0a01 	adds.w	sl, r2, r1
 800b17e:	4649      	mov	r1, r9
 800b180:	eb43 0b01 	adc.w	fp, r3, r1
 800b184:	f04f 0200 	mov.w	r2, #0
 800b188:	f04f 0300 	mov.w	r3, #0
 800b18c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b190:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b194:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b198:	4692      	mov	sl, r2
 800b19a:	469b      	mov	fp, r3
 800b19c:	4643      	mov	r3, r8
 800b19e:	eb1a 0303 	adds.w	r3, sl, r3
 800b1a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b1a6:	464b      	mov	r3, r9
 800b1a8:	eb4b 0303 	adc.w	r3, fp, r3
 800b1ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b1b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1b4:	685b      	ldr	r3, [r3, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b1bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b1c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b1c4:	460b      	mov	r3, r1
 800b1c6:	18db      	adds	r3, r3, r3
 800b1c8:	643b      	str	r3, [r7, #64]	; 0x40
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	eb42 0303 	adc.w	r3, r2, r3
 800b1d0:	647b      	str	r3, [r7, #68]	; 0x44
 800b1d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b1d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b1da:	f7f5 fd55 	bl	8000c88 <__aeabi_uldivmod>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	460b      	mov	r3, r1
 800b1e2:	4611      	mov	r1, r2
 800b1e4:	4b3b      	ldr	r3, [pc, #236]	; (800b2d4 <UART_SetConfig+0x2d4>)
 800b1e6:	fba3 2301 	umull	r2, r3, r3, r1
 800b1ea:	095b      	lsrs	r3, r3, #5
 800b1ec:	2264      	movs	r2, #100	; 0x64
 800b1ee:	fb02 f303 	mul.w	r3, r2, r3
 800b1f2:	1acb      	subs	r3, r1, r3
 800b1f4:	00db      	lsls	r3, r3, #3
 800b1f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b1fa:	4b36      	ldr	r3, [pc, #216]	; (800b2d4 <UART_SetConfig+0x2d4>)
 800b1fc:	fba3 2302 	umull	r2, r3, r3, r2
 800b200:	095b      	lsrs	r3, r3, #5
 800b202:	005b      	lsls	r3, r3, #1
 800b204:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b208:	441c      	add	r4, r3
 800b20a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b20e:	2200      	movs	r2, #0
 800b210:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b214:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b218:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b21c:	4642      	mov	r2, r8
 800b21e:	464b      	mov	r3, r9
 800b220:	1891      	adds	r1, r2, r2
 800b222:	63b9      	str	r1, [r7, #56]	; 0x38
 800b224:	415b      	adcs	r3, r3
 800b226:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b228:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b22c:	4641      	mov	r1, r8
 800b22e:	1851      	adds	r1, r2, r1
 800b230:	6339      	str	r1, [r7, #48]	; 0x30
 800b232:	4649      	mov	r1, r9
 800b234:	414b      	adcs	r3, r1
 800b236:	637b      	str	r3, [r7, #52]	; 0x34
 800b238:	f04f 0200 	mov.w	r2, #0
 800b23c:	f04f 0300 	mov.w	r3, #0
 800b240:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b244:	4659      	mov	r1, fp
 800b246:	00cb      	lsls	r3, r1, #3
 800b248:	4651      	mov	r1, sl
 800b24a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b24e:	4651      	mov	r1, sl
 800b250:	00ca      	lsls	r2, r1, #3
 800b252:	4610      	mov	r0, r2
 800b254:	4619      	mov	r1, r3
 800b256:	4603      	mov	r3, r0
 800b258:	4642      	mov	r2, r8
 800b25a:	189b      	adds	r3, r3, r2
 800b25c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b260:	464b      	mov	r3, r9
 800b262:	460a      	mov	r2, r1
 800b264:	eb42 0303 	adc.w	r3, r2, r3
 800b268:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b26c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b270:	685b      	ldr	r3, [r3, #4]
 800b272:	2200      	movs	r2, #0
 800b274:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b278:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b27c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b280:	460b      	mov	r3, r1
 800b282:	18db      	adds	r3, r3, r3
 800b284:	62bb      	str	r3, [r7, #40]	; 0x28
 800b286:	4613      	mov	r3, r2
 800b288:	eb42 0303 	adc.w	r3, r2, r3
 800b28c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b28e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b292:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b296:	f7f5 fcf7 	bl	8000c88 <__aeabi_uldivmod>
 800b29a:	4602      	mov	r2, r0
 800b29c:	460b      	mov	r3, r1
 800b29e:	4b0d      	ldr	r3, [pc, #52]	; (800b2d4 <UART_SetConfig+0x2d4>)
 800b2a0:	fba3 1302 	umull	r1, r3, r3, r2
 800b2a4:	095b      	lsrs	r3, r3, #5
 800b2a6:	2164      	movs	r1, #100	; 0x64
 800b2a8:	fb01 f303 	mul.w	r3, r1, r3
 800b2ac:	1ad3      	subs	r3, r2, r3
 800b2ae:	00db      	lsls	r3, r3, #3
 800b2b0:	3332      	adds	r3, #50	; 0x32
 800b2b2:	4a08      	ldr	r2, [pc, #32]	; (800b2d4 <UART_SetConfig+0x2d4>)
 800b2b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b2b8:	095b      	lsrs	r3, r3, #5
 800b2ba:	f003 0207 	and.w	r2, r3, #7
 800b2be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4422      	add	r2, r4
 800b2c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b2c8:	e105      	b.n	800b4d6 <UART_SetConfig+0x4d6>
 800b2ca:	bf00      	nop
 800b2cc:	40011000 	.word	0x40011000
 800b2d0:	40011400 	.word	0x40011400
 800b2d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b2d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2dc:	2200      	movs	r2, #0
 800b2de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b2e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b2e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b2ea:	4642      	mov	r2, r8
 800b2ec:	464b      	mov	r3, r9
 800b2ee:	1891      	adds	r1, r2, r2
 800b2f0:	6239      	str	r1, [r7, #32]
 800b2f2:	415b      	adcs	r3, r3
 800b2f4:	627b      	str	r3, [r7, #36]	; 0x24
 800b2f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b2fa:	4641      	mov	r1, r8
 800b2fc:	1854      	adds	r4, r2, r1
 800b2fe:	4649      	mov	r1, r9
 800b300:	eb43 0501 	adc.w	r5, r3, r1
 800b304:	f04f 0200 	mov.w	r2, #0
 800b308:	f04f 0300 	mov.w	r3, #0
 800b30c:	00eb      	lsls	r3, r5, #3
 800b30e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b312:	00e2      	lsls	r2, r4, #3
 800b314:	4614      	mov	r4, r2
 800b316:	461d      	mov	r5, r3
 800b318:	4643      	mov	r3, r8
 800b31a:	18e3      	adds	r3, r4, r3
 800b31c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b320:	464b      	mov	r3, r9
 800b322:	eb45 0303 	adc.w	r3, r5, r3
 800b326:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b32a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	2200      	movs	r2, #0
 800b332:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b336:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b33a:	f04f 0200 	mov.w	r2, #0
 800b33e:	f04f 0300 	mov.w	r3, #0
 800b342:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b346:	4629      	mov	r1, r5
 800b348:	008b      	lsls	r3, r1, #2
 800b34a:	4621      	mov	r1, r4
 800b34c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b350:	4621      	mov	r1, r4
 800b352:	008a      	lsls	r2, r1, #2
 800b354:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b358:	f7f5 fc96 	bl	8000c88 <__aeabi_uldivmod>
 800b35c:	4602      	mov	r2, r0
 800b35e:	460b      	mov	r3, r1
 800b360:	4b60      	ldr	r3, [pc, #384]	; (800b4e4 <UART_SetConfig+0x4e4>)
 800b362:	fba3 2302 	umull	r2, r3, r3, r2
 800b366:	095b      	lsrs	r3, r3, #5
 800b368:	011c      	lsls	r4, r3, #4
 800b36a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b36e:	2200      	movs	r2, #0
 800b370:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b374:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b378:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b37c:	4642      	mov	r2, r8
 800b37e:	464b      	mov	r3, r9
 800b380:	1891      	adds	r1, r2, r2
 800b382:	61b9      	str	r1, [r7, #24]
 800b384:	415b      	adcs	r3, r3
 800b386:	61fb      	str	r3, [r7, #28]
 800b388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b38c:	4641      	mov	r1, r8
 800b38e:	1851      	adds	r1, r2, r1
 800b390:	6139      	str	r1, [r7, #16]
 800b392:	4649      	mov	r1, r9
 800b394:	414b      	adcs	r3, r1
 800b396:	617b      	str	r3, [r7, #20]
 800b398:	f04f 0200 	mov.w	r2, #0
 800b39c:	f04f 0300 	mov.w	r3, #0
 800b3a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b3a4:	4659      	mov	r1, fp
 800b3a6:	00cb      	lsls	r3, r1, #3
 800b3a8:	4651      	mov	r1, sl
 800b3aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b3ae:	4651      	mov	r1, sl
 800b3b0:	00ca      	lsls	r2, r1, #3
 800b3b2:	4610      	mov	r0, r2
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	4642      	mov	r2, r8
 800b3ba:	189b      	adds	r3, r3, r2
 800b3bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b3c0:	464b      	mov	r3, r9
 800b3c2:	460a      	mov	r2, r1
 800b3c4:	eb42 0303 	adc.w	r3, r2, r3
 800b3c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b3cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	67bb      	str	r3, [r7, #120]	; 0x78
 800b3d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b3d8:	f04f 0200 	mov.w	r2, #0
 800b3dc:	f04f 0300 	mov.w	r3, #0
 800b3e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b3e4:	4649      	mov	r1, r9
 800b3e6:	008b      	lsls	r3, r1, #2
 800b3e8:	4641      	mov	r1, r8
 800b3ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b3ee:	4641      	mov	r1, r8
 800b3f0:	008a      	lsls	r2, r1, #2
 800b3f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b3f6:	f7f5 fc47 	bl	8000c88 <__aeabi_uldivmod>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	4b39      	ldr	r3, [pc, #228]	; (800b4e4 <UART_SetConfig+0x4e4>)
 800b400:	fba3 1302 	umull	r1, r3, r3, r2
 800b404:	095b      	lsrs	r3, r3, #5
 800b406:	2164      	movs	r1, #100	; 0x64
 800b408:	fb01 f303 	mul.w	r3, r1, r3
 800b40c:	1ad3      	subs	r3, r2, r3
 800b40e:	011b      	lsls	r3, r3, #4
 800b410:	3332      	adds	r3, #50	; 0x32
 800b412:	4a34      	ldr	r2, [pc, #208]	; (800b4e4 <UART_SetConfig+0x4e4>)
 800b414:	fba2 2303 	umull	r2, r3, r2, r3
 800b418:	095b      	lsrs	r3, r3, #5
 800b41a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b41e:	441c      	add	r4, r3
 800b420:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b424:	2200      	movs	r2, #0
 800b426:	673b      	str	r3, [r7, #112]	; 0x70
 800b428:	677a      	str	r2, [r7, #116]	; 0x74
 800b42a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b42e:	4642      	mov	r2, r8
 800b430:	464b      	mov	r3, r9
 800b432:	1891      	adds	r1, r2, r2
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	415b      	adcs	r3, r3
 800b438:	60fb      	str	r3, [r7, #12]
 800b43a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b43e:	4641      	mov	r1, r8
 800b440:	1851      	adds	r1, r2, r1
 800b442:	6039      	str	r1, [r7, #0]
 800b444:	4649      	mov	r1, r9
 800b446:	414b      	adcs	r3, r1
 800b448:	607b      	str	r3, [r7, #4]
 800b44a:	f04f 0200 	mov.w	r2, #0
 800b44e:	f04f 0300 	mov.w	r3, #0
 800b452:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b456:	4659      	mov	r1, fp
 800b458:	00cb      	lsls	r3, r1, #3
 800b45a:	4651      	mov	r1, sl
 800b45c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b460:	4651      	mov	r1, sl
 800b462:	00ca      	lsls	r2, r1, #3
 800b464:	4610      	mov	r0, r2
 800b466:	4619      	mov	r1, r3
 800b468:	4603      	mov	r3, r0
 800b46a:	4642      	mov	r2, r8
 800b46c:	189b      	adds	r3, r3, r2
 800b46e:	66bb      	str	r3, [r7, #104]	; 0x68
 800b470:	464b      	mov	r3, r9
 800b472:	460a      	mov	r2, r1
 800b474:	eb42 0303 	adc.w	r3, r2, r3
 800b478:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b47a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	2200      	movs	r2, #0
 800b482:	663b      	str	r3, [r7, #96]	; 0x60
 800b484:	667a      	str	r2, [r7, #100]	; 0x64
 800b486:	f04f 0200 	mov.w	r2, #0
 800b48a:	f04f 0300 	mov.w	r3, #0
 800b48e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b492:	4649      	mov	r1, r9
 800b494:	008b      	lsls	r3, r1, #2
 800b496:	4641      	mov	r1, r8
 800b498:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b49c:	4641      	mov	r1, r8
 800b49e:	008a      	lsls	r2, r1, #2
 800b4a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b4a4:	f7f5 fbf0 	bl	8000c88 <__aeabi_uldivmod>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	4b0d      	ldr	r3, [pc, #52]	; (800b4e4 <UART_SetConfig+0x4e4>)
 800b4ae:	fba3 1302 	umull	r1, r3, r3, r2
 800b4b2:	095b      	lsrs	r3, r3, #5
 800b4b4:	2164      	movs	r1, #100	; 0x64
 800b4b6:	fb01 f303 	mul.w	r3, r1, r3
 800b4ba:	1ad3      	subs	r3, r2, r3
 800b4bc:	011b      	lsls	r3, r3, #4
 800b4be:	3332      	adds	r3, #50	; 0x32
 800b4c0:	4a08      	ldr	r2, [pc, #32]	; (800b4e4 <UART_SetConfig+0x4e4>)
 800b4c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b4c6:	095b      	lsrs	r3, r3, #5
 800b4c8:	f003 020f 	and.w	r2, r3, #15
 800b4cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	4422      	add	r2, r4
 800b4d4:	609a      	str	r2, [r3, #8]
}
 800b4d6:	bf00      	nop
 800b4d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b4e2:	bf00      	nop
 800b4e4:	51eb851f 	.word	0x51eb851f

0800b4e8 <FusionDegreesToRadians>:
/**
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	ed87 0a01 	vstr	s0, [r7, #4]
    return degrees * ((float) M_PI / 180.0f);
 800b4f2:	edd7 7a01 	vldr	s15, [r7, #4]
 800b4f6:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800b50c <FusionDegreesToRadians+0x24>
 800b4fa:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800b4fe:	eeb0 0a67 	vmov.f32	s0, s15
 800b502:	370c      	adds	r7, #12
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr
 800b50c:	3c8efa35 	.word	0x3c8efa35

0800b510 <FusionFastInverseSqrt>:
 * @brief Calculates the reciprocal of the square root.
 * See https://pizer.wordpress.com/2008/10/12/fast-inverse-square-root/
 * @param x Operand.
 * @return Reciprocal of the square root of x.
 */
static inline float FusionFastInverseSqrt(const float x) {
 800b510:	b480      	push	{r7}
 800b512:	b085      	sub	sp, #20
 800b514:	af00      	add	r7, sp, #0
 800b516:	ed87 0a01 	vstr	s0, [r7, #4]
    typedef union {
        float f;
        int32_t i;
    } Union32;

    Union32 union32 = {.f = x};
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	105a      	asrs	r2, r3, #1
 800b522:	4b10      	ldr	r3, [pc, #64]	; (800b564 <FusionFastInverseSqrt+0x54>)
 800b524:	1a9b      	subs	r3, r3, r2
 800b526:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
 800b528:	ed97 7a03 	vldr	s14, [r7, #12]
 800b52c:	edd7 7a01 	vldr	s15, [r7, #4]
 800b530:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800b568 <FusionFastInverseSqrt+0x58>
 800b534:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800b538:	edd7 7a03 	vldr	s15, [r7, #12]
 800b53c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b540:	edd7 7a03 	vldr	s15, [r7, #12]
 800b544:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b548:	eddf 6a08 	vldr	s13, [pc, #32]	; 800b56c <FusionFastInverseSqrt+0x5c>
 800b54c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b550:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800b554:	eeb0 0a67 	vmov.f32	s0, s15
 800b558:	3714      	adds	r7, #20
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	5f1f1412 	.word	0x5f1f1412
 800b568:	3f36d312 	.word	0x3f36d312
 800b56c:	3fd851ff 	.word	0x3fd851ff

0800b570 <FusionVectorIsZero>:
/**
 * @brief Returns true if the vector is zero.
 * @param vector Vector.
 * @return True if the vector is zero.
 */
static inline bool FusionVectorIsZero(const FusionVector vector) {
 800b570:	b480      	push	{r7}
 800b572:	b085      	sub	sp, #20
 800b574:	af00      	add	r7, sp, #0
 800b576:	eef0 6a40 	vmov.f32	s13, s0
 800b57a:	eeb0 7a60 	vmov.f32	s14, s1
 800b57e:	eef0 7a41 	vmov.f32	s15, s2
 800b582:	edc7 6a01 	vstr	s13, [r7, #4]
 800b586:	ed87 7a02 	vstr	s14, [r7, #8]
 800b58a:	edc7 7a03 	vstr	s15, [r7, #12]
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
 800b58e:	edd7 7a01 	vldr	s15, [r7, #4]
 800b592:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b59a:	d10f      	bne.n	800b5bc <FusionVectorIsZero+0x4c>
 800b59c:	edd7 7a02 	vldr	s15, [r7, #8]
 800b5a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b5a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5a8:	d108      	bne.n	800b5bc <FusionVectorIsZero+0x4c>
 800b5aa:	edd7 7a03 	vldr	s15, [r7, #12]
 800b5ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5b6:	d101      	bne.n	800b5bc <FusionVectorIsZero+0x4c>
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	e000      	b.n	800b5be <FusionVectorIsZero+0x4e>
 800b5bc:	2300      	movs	r3, #0
 800b5be:	f003 0301 	and.w	r3, r3, #1
 800b5c2:	b2db      	uxtb	r3, r3
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3714      	adds	r7, #20
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <FusionVectorAdd>:
 * @brief Returns the sum of two vectors.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Sum of two vectors.
 */
static inline FusionVector FusionVectorAdd(const FusionVector vectorA, const FusionVector vectorB) {
 800b5d0:	b480      	push	{r7}
 800b5d2:	b091      	sub	sp, #68	; 0x44
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	eeb0 5a40 	vmov.f32	s10, s0
 800b5da:	eef0 5a60 	vmov.f32	s11, s1
 800b5de:	eeb0 6a41 	vmov.f32	s12, s2
 800b5e2:	eef0 6a61 	vmov.f32	s13, s3
 800b5e6:	eeb0 7a42 	vmov.f32	s14, s4
 800b5ea:	eef0 7a62 	vmov.f32	s15, s5
 800b5ee:	ed87 5a07 	vstr	s10, [r7, #28]
 800b5f2:	edc7 5a08 	vstr	s11, [r7, #32]
 800b5f6:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b5fa:	edc7 6a04 	vstr	s13, [r7, #16]
 800b5fe:	ed87 7a05 	vstr	s14, [r7, #20]
 800b602:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x + vectorB.axis.x,
 800b606:	ed97 7a07 	vldr	s14, [r7, #28]
 800b60a:	edd7 7a04 	vldr	s15, [r7, #16]
 800b60e:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b612:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y + vectorB.axis.y,
 800b616:	ed97 7a08 	vldr	s14, [r7, #32]
 800b61a:	edd7 7a05 	vldr	s15, [r7, #20]
 800b61e:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b622:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z + vectorB.axis.z,
 800b626:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b62a:	edd7 7a06 	vldr	s15, [r7, #24]
 800b62e:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b632:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b636:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b63a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b63e:	ca07      	ldmia	r2, {r0, r1, r2}
 800b640:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b644:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b646:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b64a:	ee06 1a90 	vmov	s13, r1
 800b64e:	ee07 2a10 	vmov	s14, r2
 800b652:	ee07 3a90 	vmov	s15, r3
}
 800b656:	eeb0 0a66 	vmov.f32	s0, s13
 800b65a:	eef0 0a47 	vmov.f32	s1, s14
 800b65e:	eeb0 1a67 	vmov.f32	s2, s15
 800b662:	3744      	adds	r7, #68	; 0x44
 800b664:	46bd      	mov	sp, r7
 800b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66a:	4770      	bx	lr

0800b66c <FusionVectorSum>:
/**
 * @brief Returns the sum of the elements.
 * @param vector Vector.
 * @return Sum of the elements.
 */
static inline float FusionVectorSum(const FusionVector vector) {
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	eef0 6a40 	vmov.f32	s13, s0
 800b676:	eeb0 7a60 	vmov.f32	s14, s1
 800b67a:	eef0 7a41 	vmov.f32	s15, s2
 800b67e:	edc7 6a01 	vstr	s13, [r7, #4]
 800b682:	ed87 7a02 	vstr	s14, [r7, #8]
 800b686:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
 800b68a:	ed97 7a01 	vldr	s14, [r7, #4]
 800b68e:	edd7 7a02 	vldr	s15, [r7, #8]
 800b692:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b696:	edd7 7a03 	vldr	s15, [r7, #12]
 800b69a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800b69e:	eeb0 0a67 	vmov.f32	s0, s15
 800b6a2:	3714      	adds	r7, #20
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 800b6ac:	b480      	push	{r7}
 800b6ae:	b08f      	sub	sp, #60	; 0x3c
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	eef0 6a40 	vmov.f32	s13, s0
 800b6b6:	eeb0 7a60 	vmov.f32	s14, s1
 800b6ba:	eef0 7a41 	vmov.f32	s15, s2
 800b6be:	edc7 1a04 	vstr	s3, [r7, #16]
 800b6c2:	edc7 6a05 	vstr	s13, [r7, #20]
 800b6c6:	ed87 7a06 	vstr	s14, [r7, #24]
 800b6ca:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionVector result = {.axis = {
            .x = vector.axis.x * scalar,
 800b6ce:	ed97 7a05 	vldr	s14, [r7, #20]
 800b6d2:	edd7 7a04 	vldr	s15, [r7, #16]
 800b6d6:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b6da:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800b6de:	ed97 7a06 	vldr	s14, [r7, #24]
 800b6e2:	edd7 7a04 	vldr	s15, [r7, #16]
 800b6e6:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b6ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800b6ee:	ed97 7a07 	vldr	s14, [r7, #28]
 800b6f2:	edd7 7a04 	vldr	s15, [r7, #16]
 800b6f6:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b6fa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800b6fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b702:	f107 0220 	add.w	r2, r7, #32
 800b706:	ca07      	ldmia	r2, {r0, r1, r2}
 800b708:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b70c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b70e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b712:	ee06 1a90 	vmov	s13, r1
 800b716:	ee07 2a10 	vmov	s14, r2
 800b71a:	ee07 3a90 	vmov	s15, r3
}
 800b71e:	eeb0 0a66 	vmov.f32	s0, s13
 800b722:	eef0 0a47 	vmov.f32	s1, s14
 800b726:	eeb0 1a67 	vmov.f32	s2, s15
 800b72a:	373c      	adds	r7, #60	; 0x3c
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr

0800b734 <FusionVectorHadamardProduct>:
 * @brief Calculates the Hadamard product (element-wise multiplication).
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Hadamard product.
 */
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b734:	b480      	push	{r7}
 800b736:	b091      	sub	sp, #68	; 0x44
 800b738:	af00      	add	r7, sp, #0
 800b73a:	eeb0 5a40 	vmov.f32	s10, s0
 800b73e:	eef0 5a60 	vmov.f32	s11, s1
 800b742:	eeb0 6a41 	vmov.f32	s12, s2
 800b746:	eef0 6a61 	vmov.f32	s13, s3
 800b74a:	eeb0 7a42 	vmov.f32	s14, s4
 800b74e:	eef0 7a62 	vmov.f32	s15, s5
 800b752:	ed87 5a07 	vstr	s10, [r7, #28]
 800b756:	edc7 5a08 	vstr	s11, [r7, #32]
 800b75a:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b75e:	edc7 6a04 	vstr	s13, [r7, #16]
 800b762:	ed87 7a05 	vstr	s14, [r7, #20]
 800b766:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x * vectorB.axis.x,
 800b76a:	ed97 7a07 	vldr	s14, [r7, #28]
 800b76e:	edd7 7a04 	vldr	s15, [r7, #16]
 800b772:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b776:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y * vectorB.axis.y,
 800b77a:	ed97 7a08 	vldr	s14, [r7, #32]
 800b77e:	edd7 7a05 	vldr	s15, [r7, #20]
 800b782:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b786:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z * vectorB.axis.z,
 800b78a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b78e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b792:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b796:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b79a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b79e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b7a2:	ca07      	ldmia	r2, {r0, r1, r2}
 800b7a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b7a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b7aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b7ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7ae:	ee06 1a90 	vmov	s13, r1
 800b7b2:	ee07 2a10 	vmov	s14, r2
 800b7b6:	ee07 3a90 	vmov	s15, r3
}
 800b7ba:	eeb0 0a66 	vmov.f32	s0, s13
 800b7be:	eef0 0a47 	vmov.f32	s1, s14
 800b7c2:	eeb0 1a67 	vmov.f32	s2, s15
 800b7c6:	3744      	adds	r7, #68	; 0x44
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr

0800b7d0 <FusionVectorCrossProduct>:
 * @brief Returns the cross product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Cross product.
 */
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b7d0:	b480      	push	{r7}
 800b7d2:	b091      	sub	sp, #68	; 0x44
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	eeb0 5a40 	vmov.f32	s10, s0
 800b7da:	eef0 5a60 	vmov.f32	s11, s1
 800b7de:	eeb0 6a41 	vmov.f32	s12, s2
 800b7e2:	eef0 6a61 	vmov.f32	s13, s3
 800b7e6:	eeb0 7a42 	vmov.f32	s14, s4
 800b7ea:	eef0 7a62 	vmov.f32	s15, s5
 800b7ee:	ed87 5a07 	vstr	s10, [r7, #28]
 800b7f2:	edc7 5a08 	vstr	s11, [r7, #32]
 800b7f6:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b7fa:	edc7 6a04 	vstr	s13, [r7, #16]
 800b7fe:	ed87 7a05 	vstr	s14, [r7, #20]
 800b802:	edc7 7a06 	vstr	s15, [r7, #24]
#define A vectorA.axis
#define B vectorB.axis
    const FusionVector result = {.axis = {
            .x = A.y * B.z - A.z * B.y,
 800b806:	ed97 7a08 	vldr	s14, [r7, #32]
 800b80a:	edd7 7a06 	vldr	s15, [r7, #24]
 800b80e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b812:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800b816:	edd7 7a05 	vldr	s15, [r7, #20]
 800b81a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b81e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b822:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = A.z * B.x - A.x * B.z,
 800b826:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b82a:	edd7 7a04 	vldr	s15, [r7, #16]
 800b82e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b832:	edd7 6a07 	vldr	s13, [r7, #28]
 800b836:	edd7 7a06 	vldr	s15, [r7, #24]
 800b83a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b83e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b842:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = A.x * B.y - A.y * B.x,
 800b846:	ed97 7a07 	vldr	s14, [r7, #28]
 800b84a:	edd7 7a05 	vldr	s15, [r7, #20]
 800b84e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b852:	edd7 6a08 	vldr	s13, [r7, #32]
 800b856:	edd7 7a04 	vldr	s15, [r7, #16]
 800b85a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b85e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b862:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b866:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b86a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b86e:	ca07      	ldmia	r2, {r0, r1, r2}
 800b870:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b874:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b876:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b878:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b87a:	ee06 1a90 	vmov	s13, r1
 800b87e:	ee07 2a10 	vmov	s14, r2
 800b882:	ee07 3a90 	vmov	s15, r3
#undef A
#undef B
}
 800b886:	eeb0 0a66 	vmov.f32	s0, s13
 800b88a:	eef0 0a47 	vmov.f32	s1, s14
 800b88e:	eeb0 1a67 	vmov.f32	s2, s15
 800b892:	3744      	adds	r7, #68	; 0x44
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr

0800b89c <FusionVectorDotProduct>:
 * @brief Returns the dot product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Dot product.
 */
static inline float FusionVectorDotProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b08a      	sub	sp, #40	; 0x28
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	eeb0 5a40 	vmov.f32	s10, s0
 800b8a6:	eef0 5a60 	vmov.f32	s11, s1
 800b8aa:	eeb0 6a41 	vmov.f32	s12, s2
 800b8ae:	eef0 6a61 	vmov.f32	s13, s3
 800b8b2:	eeb0 7a42 	vmov.f32	s14, s4
 800b8b6:	eef0 7a62 	vmov.f32	s15, s5
 800b8ba:	ed87 5a03 	vstr	s10, [r7, #12]
 800b8be:	edc7 5a04 	vstr	s11, [r7, #16]
 800b8c2:	ed87 6a05 	vstr	s12, [r7, #20]
 800b8c6:	edc7 6a00 	vstr	s13, [r7]
 800b8ca:	ed87 7a01 	vstr	s14, [r7, #4]
 800b8ce:	edc7 7a02 	vstr	s15, [r7, #8]
    return FusionVectorSum(FusionVectorHadamardProduct(vectorA, vectorB));
 800b8d2:	ed97 5a00 	vldr	s10, [r7]
 800b8d6:	edd7 5a01 	vldr	s11, [r7, #4]
 800b8da:	ed97 6a02 	vldr	s12, [r7, #8]
 800b8de:	edd7 6a03 	vldr	s13, [r7, #12]
 800b8e2:	ed97 7a04 	vldr	s14, [r7, #16]
 800b8e6:	edd7 7a05 	vldr	s15, [r7, #20]
 800b8ea:	eef0 1a45 	vmov.f32	s3, s10
 800b8ee:	eeb0 2a65 	vmov.f32	s4, s11
 800b8f2:	eef0 2a46 	vmov.f32	s5, s12
 800b8f6:	eeb0 0a66 	vmov.f32	s0, s13
 800b8fa:	eef0 0a47 	vmov.f32	s1, s14
 800b8fe:	eeb0 1a67 	vmov.f32	s2, s15
 800b902:	f7ff ff17 	bl	800b734 <FusionVectorHadamardProduct>
 800b906:	eef0 6a40 	vmov.f32	s13, s0
 800b90a:	eeb0 7a60 	vmov.f32	s14, s1
 800b90e:	eef0 7a41 	vmov.f32	s15, s2
 800b912:	edc7 6a07 	vstr	s13, [r7, #28]
 800b916:	ed87 7a08 	vstr	s14, [r7, #32]
 800b91a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 800b91e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b922:	ed97 7a08 	vldr	s14, [r7, #32]
 800b926:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b92a:	eeb0 0a66 	vmov.f32	s0, s13
 800b92e:	eef0 0a47 	vmov.f32	s1, s14
 800b932:	eeb0 1a67 	vmov.f32	s2, s15
 800b936:	f7ff fe99 	bl	800b66c <FusionVectorSum>
 800b93a:	eef0 7a40 	vmov.f32	s15, s0
}
 800b93e:	eeb0 0a67 	vmov.f32	s0, s15
 800b942:	3728      	adds	r7, #40	; 0x28
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <FusionVectorMagnitudeSquared>:
/**
 * @brief Returns the vector magnitude squared.
 * @param vector Vector.
 * @return Vector magnitude squared.
 */
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
 800b948:	b580      	push	{r7, lr}
 800b94a:	b088      	sub	sp, #32
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	eef0 6a40 	vmov.f32	s13, s0
 800b952:	eeb0 7a60 	vmov.f32	s14, s1
 800b956:	eef0 7a41 	vmov.f32	s15, s2
 800b95a:	edc7 6a01 	vstr	s13, [r7, #4]
 800b95e:	ed87 7a02 	vstr	s14, [r7, #8]
 800b962:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
 800b966:	ed97 5a01 	vldr	s10, [r7, #4]
 800b96a:	edd7 5a02 	vldr	s11, [r7, #8]
 800b96e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b972:	edd7 6a01 	vldr	s13, [r7, #4]
 800b976:	ed97 7a02 	vldr	s14, [r7, #8]
 800b97a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b97e:	eef0 1a45 	vmov.f32	s3, s10
 800b982:	eeb0 2a65 	vmov.f32	s4, s11
 800b986:	eef0 2a46 	vmov.f32	s5, s12
 800b98a:	eeb0 0a66 	vmov.f32	s0, s13
 800b98e:	eef0 0a47 	vmov.f32	s1, s14
 800b992:	eeb0 1a67 	vmov.f32	s2, s15
 800b996:	f7ff fecd 	bl	800b734 <FusionVectorHadamardProduct>
 800b99a:	eef0 6a40 	vmov.f32	s13, s0
 800b99e:	eeb0 7a60 	vmov.f32	s14, s1
 800b9a2:	eef0 7a41 	vmov.f32	s15, s2
 800b9a6:	edc7 6a05 	vstr	s13, [r7, #20]
 800b9aa:	ed87 7a06 	vstr	s14, [r7, #24]
 800b9ae:	edc7 7a07 	vstr	s15, [r7, #28]
 800b9b2:	edd7 6a05 	vldr	s13, [r7, #20]
 800b9b6:	ed97 7a06 	vldr	s14, [r7, #24]
 800b9ba:	edd7 7a07 	vldr	s15, [r7, #28]
 800b9be:	eeb0 0a66 	vmov.f32	s0, s13
 800b9c2:	eef0 0a47 	vmov.f32	s1, s14
 800b9c6:	eeb0 1a67 	vmov.f32	s2, s15
 800b9ca:	f7ff fe4f 	bl	800b66c <FusionVectorSum>
 800b9ce:	eef0 7a40 	vmov.f32	s15, s0
}
 800b9d2:	eeb0 0a67 	vmov.f32	s0, s15
 800b9d6:	3720      	adds	r7, #32
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <FusionVectorNormalise>:
/**
 * @brief Returns the normalised vector.
 * @param vector Vector.
 * @return Normalised vector.
 */
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b08c      	sub	sp, #48	; 0x30
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	eef0 6a40 	vmov.f32	s13, s0
 800b9e6:	eeb0 7a60 	vmov.f32	s14, s1
 800b9ea:	eef0 7a41 	vmov.f32	s15, s2
 800b9ee:	edc7 6a05 	vstr	s13, [r7, #20]
 800b9f2:	ed87 7a06 	vstr	s14, [r7, #24]
 800b9f6:	edc7 7a07 	vstr	s15, [r7, #28]
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(FusionVectorMagnitudeSquared(vector));
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800b9fa:	edd7 6a05 	vldr	s13, [r7, #20]
 800b9fe:	ed97 7a06 	vldr	s14, [r7, #24]
 800ba02:	edd7 7a07 	vldr	s15, [r7, #28]
 800ba06:	eeb0 0a66 	vmov.f32	s0, s13
 800ba0a:	eef0 0a47 	vmov.f32	s1, s14
 800ba0e:	eeb0 1a67 	vmov.f32	s2, s15
 800ba12:	f7ff ff99 	bl	800b948 <FusionVectorMagnitudeSquared>
 800ba16:	eef0 7a40 	vmov.f32	s15, s0
 800ba1a:	eeb0 0a67 	vmov.f32	s0, s15
 800ba1e:	f7ff fd77 	bl	800b510 <FusionFastInverseSqrt>
 800ba22:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
#endif
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800ba26:	edd7 6a05 	vldr	s13, [r7, #20]
 800ba2a:	ed97 7a06 	vldr	s14, [r7, #24]
 800ba2e:	edd7 7a07 	vldr	s15, [r7, #28]
 800ba32:	edd7 1a0b 	vldr	s3, [r7, #44]	; 0x2c
 800ba36:	eeb0 0a66 	vmov.f32	s0, s13
 800ba3a:	eef0 0a47 	vmov.f32	s1, s14
 800ba3e:	eeb0 1a67 	vmov.f32	s2, s15
 800ba42:	f7ff fe33 	bl	800b6ac <FusionVectorMultiplyScalar>
 800ba46:	eef0 6a40 	vmov.f32	s13, s0
 800ba4a:	eeb0 7a60 	vmov.f32	s14, s1
 800ba4e:	eef0 7a41 	vmov.f32	s15, s2
 800ba52:	edc7 6a08 	vstr	s13, [r7, #32]
 800ba56:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 800ba5a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 800ba5e:	6a39      	ldr	r1, [r7, #32]
 800ba60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba64:	ee06 1a90 	vmov	s13, r1
 800ba68:	ee07 2a10 	vmov	s14, r2
 800ba6c:	ee07 3a90 	vmov	s15, r3
}
 800ba70:	eeb0 0a66 	vmov.f32	s0, s13
 800ba74:	eef0 0a47 	vmov.f32	s1, s14
 800ba78:	eeb0 1a67 	vmov.f32	s2, s15
 800ba7c:	3730      	adds	r7, #48	; 0x30
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}

0800ba82 <FusionQuaternionAdd>:
 * @brief Returns the sum of two quaternions.
 * @param quaternionA Quaternion A.
 * @param quaternionB Quaternion B.
 * @return Sum of two quaternions.
 */
static inline FusionQuaternion FusionQuaternionAdd(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
 800ba82:	b490      	push	{r4, r7}
 800ba84:	b094      	sub	sp, #80	; 0x50
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	eeb0 4a40 	vmov.f32	s8, s0
 800ba8c:	eef0 4a60 	vmov.f32	s9, s1
 800ba90:	eeb0 5a41 	vmov.f32	s10, s2
 800ba94:	eef0 5a61 	vmov.f32	s11, s3
 800ba98:	eeb0 6a42 	vmov.f32	s12, s4
 800ba9c:	eef0 6a62 	vmov.f32	s13, s5
 800baa0:	eeb0 7a43 	vmov.f32	s14, s6
 800baa4:	eef0 7a63 	vmov.f32	s15, s7
 800baa8:	ed87 4a08 	vstr	s8, [r7, #32]
 800baac:	edc7 4a09 	vstr	s9, [r7, #36]	; 0x24
 800bab0:	ed87 5a0a 	vstr	s10, [r7, #40]	; 0x28
 800bab4:	edc7 5a0b 	vstr	s11, [r7, #44]	; 0x2c
 800bab8:	ed87 6a04 	vstr	s12, [r7, #16]
 800babc:	edc7 6a05 	vstr	s13, [r7, #20]
 800bac0:	ed87 7a06 	vstr	s14, [r7, #24]
 800bac4:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionQuaternion result = {.element = {
            .w = quaternionA.element.w + quaternionB.element.w,
 800bac8:	ed97 7a08 	vldr	s14, [r7, #32]
 800bacc:	edd7 7a04 	vldr	s15, [r7, #16]
 800bad0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bad4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = quaternionA.element.x + quaternionB.element.x,
 800bad8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800badc:	edd7 7a05 	vldr	s15, [r7, #20]
 800bae0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bae4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = quaternionA.element.y + quaternionB.element.y,
 800bae8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800baec:	edd7 7a06 	vldr	s15, [r7, #24]
 800baf0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800baf4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = quaternionA.element.z + quaternionB.element.z,
 800baf8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bafc:	edd7 7a07 	vldr	s15, [r7, #28]
 800bb00:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bb04:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }};
    return result;
 800bb08:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800bb0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bb10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bb12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bb16:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800bb18:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bb1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb1e:	ee06 0a10 	vmov	s12, r0
 800bb22:	ee06 1a90 	vmov	s13, r1
 800bb26:	ee07 2a10 	vmov	s14, r2
 800bb2a:	ee07 3a90 	vmov	s15, r3
}
 800bb2e:	eeb0 0a46 	vmov.f32	s0, s12
 800bb32:	eef0 0a66 	vmov.f32	s1, s13
 800bb36:	eeb0 1a47 	vmov.f32	s2, s14
 800bb3a:	eef0 1a67 	vmov.f32	s3, s15
 800bb3e:	3750      	adds	r7, #80	; 0x50
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bc90      	pop	{r4, r7}
 800bb44:	4770      	bx	lr

0800bb46 <FusionQuaternionMultiplyVector>:
 * multiplied by the vector.
 * @param quaternion Quaternion.
 * @param vector Vector.
 * @return Multiplication of a quaternion with a vector.
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
 800bb46:	b490      	push	{r4, r7}
 800bb48:	b094      	sub	sp, #80	; 0x50
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	eef0 4a40 	vmov.f32	s9, s0
 800bb50:	eeb0 5a60 	vmov.f32	s10, s1
 800bb54:	eef0 5a41 	vmov.f32	s11, s2
 800bb58:	eeb0 6a61 	vmov.f32	s12, s3
 800bb5c:	eef0 6a42 	vmov.f32	s13, s4
 800bb60:	eeb0 7a62 	vmov.f32	s14, s5
 800bb64:	eef0 7a43 	vmov.f32	s15, s6
 800bb68:	edc7 4a08 	vstr	s9, [r7, #32]
 800bb6c:	ed87 5a09 	vstr	s10, [r7, #36]	; 0x24
 800bb70:	edc7 5a0a 	vstr	s11, [r7, #40]	; 0x28
 800bb74:	ed87 6a0b 	vstr	s12, [r7, #44]	; 0x2c
 800bb78:	edc7 6a05 	vstr	s13, [r7, #20]
 800bb7c:	ed87 7a06 	vstr	s14, [r7, #24]
 800bb80:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
 800bb84:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800bb88:	eeb1 7a67 	vneg.f32	s14, s15
 800bb8c:	edd7 7a05 	vldr	s15, [r7, #20]
 800bb90:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bb94:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800bb98:	edd7 7a06 	vldr	s15, [r7, #24]
 800bb9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bba0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bba4:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800bba8:	edd7 7a07 	vldr	s15, [r7, #28]
 800bbac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bbb0:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bbb4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
 800bbb8:	ed97 7a08 	vldr	s14, [r7, #32]
 800bbbc:	edd7 7a05 	vldr	s15, [r7, #20]
 800bbc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bbc4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800bbc8:	edd7 7a07 	vldr	s15, [r7, #28]
 800bbcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bbd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bbd4:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800bbd8:	edd7 7a06 	vldr	s15, [r7, #24]
 800bbdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bbe0:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bbe4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
 800bbe8:	ed97 7a08 	vldr	s14, [r7, #32]
 800bbec:	edd7 7a06 	vldr	s15, [r7, #24]
 800bbf0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bbf4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800bbf8:	edd7 7a07 	vldr	s15, [r7, #28]
 800bbfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc00:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bc04:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800bc08:	edd7 7a05 	vldr	s15, [r7, #20]
 800bc0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc10:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bc14:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
 800bc18:	ed97 7a08 	vldr	s14, [r7, #32]
 800bc1c:	edd7 7a07 	vldr	s15, [r7, #28]
 800bc20:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bc24:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800bc28:	edd7 7a06 	vldr	s15, [r7, #24]
 800bc2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc30:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bc34:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800bc38:	edd7 7a05 	vldr	s15, [r7, #20]
 800bc3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc40:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bc44:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }};
    return result;
 800bc48:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800bc4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bc50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bc52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bc56:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800bc58:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bc5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bc5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc5e:	ee06 0a10 	vmov	s12, r0
 800bc62:	ee06 1a90 	vmov	s13, r1
 800bc66:	ee07 2a10 	vmov	s14, r2
 800bc6a:	ee07 3a90 	vmov	s15, r3
#undef Q
#undef V
}
 800bc6e:	eeb0 0a46 	vmov.f32	s0, s12
 800bc72:	eef0 0a66 	vmov.f32	s1, s13
 800bc76:	eeb0 1a47 	vmov.f32	s2, s14
 800bc7a:	eef0 1a67 	vmov.f32	s3, s15
 800bc7e:	3750      	adds	r7, #80	; 0x50
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bc90      	pop	{r4, r7}
 800bc84:	4770      	bx	lr

0800bc86 <FusionQuaternionNormalise>:
/**
 * @brief Returns the normalised quaternion.
 * @param quaternion Quaternion.
 * @return Normalised quaternion.
 */
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
 800bc86:	b590      	push	{r4, r7, lr}
 800bc88:	b093      	sub	sp, #76	; 0x4c
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	eeb0 6a40 	vmov.f32	s12, s0
 800bc90:	eef0 6a60 	vmov.f32	s13, s1
 800bc94:	eeb0 7a41 	vmov.f32	s14, s2
 800bc98:	eef0 7a61 	vmov.f32	s15, s3
 800bc9c:	ed87 6a04 	vstr	s12, [r7, #16]
 800bca0:	edc7 6a05 	vstr	s13, [r7, #20]
 800bca4:	ed87 7a06 	vstr	s14, [r7, #24]
 800bca8:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800bcac:	ed97 7a04 	vldr	s14, [r7, #16]
 800bcb0:	edd7 7a04 	vldr	s15, [r7, #16]
 800bcb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bcb8:	edd7 6a05 	vldr	s13, [r7, #20]
 800bcbc:	edd7 7a05 	vldr	s15, [r7, #20]
 800bcc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bcc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bcc8:	edd7 6a06 	vldr	s13, [r7, #24]
 800bccc:	edd7 7a06 	vldr	s15, [r7, #24]
 800bcd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bcd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bcd8:	edd7 6a07 	vldr	s13, [r7, #28]
 800bcdc:	edd7 7a07 	vldr	s15, [r7, #28]
 800bce0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bce8:	eeb0 0a67 	vmov.f32	s0, s15
 800bcec:	f7ff fc10 	bl	800b510 <FusionFastInverseSqrt>
 800bcf0:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
 800bcf4:	ed97 7a04 	vldr	s14, [r7, #16]
 800bcf8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bcfc:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bd00:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .x = Q.x * magnitudeReciprocal,
 800bd04:	ed97 7a05 	vldr	s14, [r7, #20]
 800bd08:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bd0c:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bd10:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = Q.y * magnitudeReciprocal,
 800bd14:	ed97 7a06 	vldr	s14, [r7, #24]
 800bd18:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bd1c:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bd20:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = Q.z * magnitudeReciprocal,
 800bd24:	ed97 7a07 	vldr	s14, [r7, #28]
 800bd28:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bd2c:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bd30:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800bd34:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800bd38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bd3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bd42:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bd46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bd48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd4a:	ee06 0a10 	vmov	s12, r0
 800bd4e:	ee06 1a90 	vmov	s13, r1
 800bd52:	ee07 2a10 	vmov	s14, r2
 800bd56:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 800bd5a:	eeb0 0a46 	vmov.f32	s0, s12
 800bd5e:	eef0 0a66 	vmov.f32	s1, s13
 800bd62:	eeb0 1a47 	vmov.f32	s2, s14
 800bd66:	eef0 1a67 	vmov.f32	s3, s15
 800bd6a:	374c      	adds	r7, #76	; 0x4c
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd90      	pop	{r4, r7, pc}

0800bd70 <FusionAhrsInitialise>:

/**
 * @brief Initialises the AHRS algorithm structure.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
 800bd70:	b5b0      	push	{r4, r5, r7, lr}
 800bd72:	b088      	sub	sp, #32
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
    const FusionAhrsSettings settings = {
 800bd78:	4b0b      	ldr	r3, [pc, #44]	; (800bda8 <FusionAhrsInitialise+0x38>)
 800bd7a:	f107 0408 	add.w	r4, r7, #8
 800bd7e:	461d      	mov	r5, r3
 800bd80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bd84:	e895 0003 	ldmia.w	r5, {r0, r1}
 800bd88:	e884 0003 	stmia.w	r4, {r0, r1}
            .gyroscopeRange = 0.0f,
            .accelerationRejection = 90.0f,
            .magneticRejection = 90.0f,
            .recoveryTriggerPeriod = 0,
    };
    FusionAhrsSetSettings(ahrs, &settings);
 800bd8c:	f107 0308 	add.w	r3, r7, #8
 800bd90:	4619      	mov	r1, r3
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 f86e 	bl	800be74 <FusionAhrsSetSettings>
    FusionAhrsReset(ahrs);
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f000 f807 	bl	800bdac <FusionAhrsReset>
}
 800bd9e:	bf00      	nop
 800bda0:	3720      	adds	r7, #32
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bdb0      	pop	{r4, r5, r7, pc}
 800bda6:	bf00      	nop
 800bda8:	08014ef4 	.word	0x08014ef4

0800bdac <FusionAhrsReset>:
/**
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
 800bdac:	b480      	push	{r7}
 800bdae:	b091      	sub	sp, #68	; 0x44
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800bdba:	619a      	str	r2, [r3, #24]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f04f 0200 	mov.w	r2, #0
 800bdc2:	61da      	str	r2, [r3, #28]
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f04f 0200 	mov.w	r2, #0
 800bdca:	621a      	str	r2, [r3, #32]
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f04f 0200 	mov.w	r2, #0
 800bdd2:	625a      	str	r2, [r3, #36]	; 0x24
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f04f 0200 	mov.w	r2, #0
 800bdda:	629a      	str	r2, [r3, #40]	; 0x28
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f04f 0200 	mov.w	r2, #0
 800bde2:	62da      	str	r2, [r3, #44]	; 0x2c
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f04f 0200 	mov.w	r2, #0
 800bdea:	631a      	str	r2, [r3, #48]	; 0x30
    ahrs->initialising = true;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2201      	movs	r2, #1
 800bdf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    ahrs->rampedGain = INITIAL_GAIN;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	4a1e      	ldr	r2, [pc, #120]	; (800be70 <FusionAhrsReset+0xc4>)
 800bdf8:	639a      	str	r2, [r3, #56]	; 0x38
    ahrs->angularRateRecovery = false;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f04f 0200 	mov.w	r2, #0
 800be08:	645a      	str	r2, [r3, #68]	; 0x44
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f04f 0200 	mov.w	r2, #0
 800be10:	649a      	str	r2, [r3, #72]	; 0x48
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f04f 0200 	mov.w	r2, #0
 800be18:	64da      	str	r2, [r3, #76]	; 0x4c
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f04f 0200 	mov.w	r2, #0
 800be20:	651a      	str	r2, [r3, #80]	; 0x50
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f04f 0200 	mov.w	r2, #0
 800be28:	655a      	str	r2, [r3, #84]	; 0x54
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f04f 0200 	mov.w	r2, #0
 800be30:	659a      	str	r2, [r3, #88]	; 0x58
    ahrs->accelerometerIgnored = false;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2200      	movs	r2, #0
 800be36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    ahrs->accelerationRecoveryTrigger = 0;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2200      	movs	r2, #0
 800be3e:	661a      	str	r2, [r3, #96]	; 0x60
    ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	695b      	ldr	r3, [r3, #20]
 800be44:	461a      	mov	r2, r3
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	665a      	str	r2, [r3, #100]	; 0x64
    ahrs->magnetometerIgnored = false;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2200      	movs	r2, #0
 800be4e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    ahrs->magneticRecoveryTrigger = 0;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	66da      	str	r2, [r3, #108]	; 0x6c
    ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	695b      	ldr	r3, [r3, #20]
 800be5c:	461a      	mov	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	671a      	str	r2, [r3, #112]	; 0x70
}
 800be62:	bf00      	nop
 800be64:	3744      	adds	r7, #68	; 0x44
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop
 800be70:	41200000 	.word	0x41200000

0800be74 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
 800be74:	b580      	push	{r7, lr}
 800be76:	b082      	sub	sp, #8
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
 800be7c:	6039      	str	r1, [r7, #0]
    ahrs->settings.convention = settings->convention;
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	781a      	ldrb	r2, [r3, #0]
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	701a      	strb	r2, [r3, #0]
    ahrs->settings.gain = settings->gain;
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	685a      	ldr	r2, [r3, #4]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	605a      	str	r2, [r3, #4]
    ahrs->settings.gyroscopeRange = settings->gyroscopeRange == 0.0f ? FLT_MAX : 0.98f * settings->gyroscopeRange;
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	edd3 7a02 	vldr	s15, [r3, #8]
 800be94:	eef5 7a40 	vcmp.f32	s15, #0.0
 800be98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be9c:	d007      	beq.n	800beae <FusionAhrsSetSettings+0x3a>
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	edd3 7a02 	vldr	s15, [r3, #8]
 800bea4:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800bfd8 <FusionAhrsSetSettings+0x164>
 800bea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800beac:	e001      	b.n	800beb2 <FusionAhrsSetSettings+0x3e>
 800beae:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800bfdc <FusionAhrsSetSettings+0x168>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	edc3 7a02 	vstr	s15, [r3, #8]
    ahrs->settings.accelerationRejection = settings->accelerationRejection == 0.0f ? FLT_MAX : powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	edd3 7a03 	vldr	s15, [r3, #12]
 800bebe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bec6:	d01b      	beq.n	800bf00 <FusionAhrsSetSettings+0x8c>
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	edd3 7a03 	vldr	s15, [r3, #12]
 800bece:	eeb0 0a67 	vmov.f32	s0, s15
 800bed2:	f7ff fb09 	bl	800b4e8 <FusionDegreesToRadians>
 800bed6:	eef0 7a40 	vmov.f32	s15, s0
 800beda:	eeb0 0a67 	vmov.f32	s0, s15
 800bede:	f006 fcfd 	bl	80128dc <sinf>
 800bee2:	eef0 7a40 	vmov.f32	s15, s0
 800bee6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800beea:	ee67 7a87 	vmul.f32	s15, s15, s14
 800beee:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800bef2:	eeb0 0a67 	vmov.f32	s0, s15
 800bef6:	f006 fdd5 	bl	8012aa4 <powf>
 800befa:	eef0 7a40 	vmov.f32	s15, s0
 800befe:	e001      	b.n	800bf04 <FusionAhrsSetSettings+0x90>
 800bf00:	eddf 7a36 	vldr	s15, [pc, #216]	; 800bfdc <FusionAhrsSetSettings+0x168>
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	edc3 7a03 	vstr	s15, [r3, #12]
    ahrs->settings.magneticRejection = settings->magneticRejection == 0.0f ? FLT_MAX : powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	edd3 7a04 	vldr	s15, [r3, #16]
 800bf10:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bf14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf18:	d01b      	beq.n	800bf52 <FusionAhrsSetSettings+0xde>
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	edd3 7a04 	vldr	s15, [r3, #16]
 800bf20:	eeb0 0a67 	vmov.f32	s0, s15
 800bf24:	f7ff fae0 	bl	800b4e8 <FusionDegreesToRadians>
 800bf28:	eef0 7a40 	vmov.f32	s15, s0
 800bf2c:	eeb0 0a67 	vmov.f32	s0, s15
 800bf30:	f006 fcd4 	bl	80128dc <sinf>
 800bf34:	eef0 7a40 	vmov.f32	s15, s0
 800bf38:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bf3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf40:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800bf44:	eeb0 0a67 	vmov.f32	s0, s15
 800bf48:	f006 fdac 	bl	8012aa4 <powf>
 800bf4c:	eef0 7a40 	vmov.f32	s15, s0
 800bf50:	e001      	b.n	800bf56 <FusionAhrsSetSettings+0xe2>
 800bf52:	eddf 7a22 	vldr	s15, [pc, #136]	; 800bfdc <FusionAhrsSetSettings+0x168>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	edc3 7a04 	vstr	s15, [r3, #16]
    ahrs->settings.recoveryTriggerPeriod = settings->recoveryTriggerPeriod;
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	695a      	ldr	r2, [r3, #20]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	615a      	str	r2, [r3, #20]
    ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	695b      	ldr	r3, [r3, #20]
 800bf68:	461a      	mov	r2, r3
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	665a      	str	r2, [r3, #100]	; 0x64
    ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	695b      	ldr	r3, [r3, #20]
 800bf72:	461a      	mov	r2, r3
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	671a      	str	r2, [r3, #112]	; 0x70
    if ((settings->gain == 0.0f) || (settings->recoveryTriggerPeriod == 0)) { // disable acceleration and magnetic rejection features if gain is zero
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bf7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bf82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf86:	d003      	beq.n	800bf90 <FusionAhrsSetSettings+0x11c>
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	695b      	ldr	r3, [r3, #20]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d105      	bne.n	800bf9c <FusionAhrsSetSettings+0x128>
        ahrs->settings.accelerationRejection = FLT_MAX;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	4a13      	ldr	r2, [pc, #76]	; (800bfe0 <FusionAhrsSetSettings+0x16c>)
 800bf94:	60da      	str	r2, [r3, #12]
        ahrs->settings.magneticRejection = FLT_MAX;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	4a11      	ldr	r2, [pc, #68]	; (800bfe0 <FusionAhrsSetSettings+0x16c>)
 800bf9a:	611a      	str	r2, [r3, #16]
    }
    if (ahrs->initialising == false) {
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bfa2:	f083 0301 	eor.w	r3, r3, #1
 800bfa6:	b2db      	uxtb	r3, r3
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d003      	beq.n	800bfb4 <FusionAhrsSetSettings+0x140>
        ahrs->rampedGain = ahrs->settings.gain;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	685a      	ldr	r2, [r3, #4]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	639a      	str	r2, [r3, #56]	; 0x38
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	edd3 7a01 	vldr	s15, [r3, #4]
 800bfba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800bfbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bfc2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800bfc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 800bfd0:	bf00      	nop
 800bfd2:	3708      	adds	r7, #8
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}
 800bfd8:	3f7ae148 	.word	0x3f7ae148
 800bfdc:	7f7fffff 	.word	0x7f7fffff
 800bfe0:	7f7fffff 	.word	0x7f7fffff

0800bfe4 <FusionAhrsUpdate>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in arbitrary units.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
 800bfe4:	b590      	push	{r4, r7, lr}
 800bfe6:	b0bf      	sub	sp, #252	; 0xfc
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	62f8      	str	r0, [r7, #44]	; 0x2c
 800bfec:	eeb0 5a61 	vmov.f32	s10, s3
 800bff0:	eef0 5a42 	vmov.f32	s11, s4
 800bff4:	eeb0 6a62 	vmov.f32	s12, s5
 800bff8:	eef0 6a43 	vmov.f32	s13, s6
 800bffc:	eeb0 7a63 	vmov.f32	s14, s7
 800c000:	eef0 7a44 	vmov.f32	s15, s8
 800c004:	edc7 4a01 	vstr	s9, [r7, #4]
 800c008:	ed87 0a08 	vstr	s0, [r7, #32]
 800c00c:	edc7 0a09 	vstr	s1, [r7, #36]	; 0x24
 800c010:	ed87 1a0a 	vstr	s2, [r7, #40]	; 0x28
 800c014:	ed87 5a05 	vstr	s10, [r7, #20]
 800c018:	edc7 5a06 	vstr	s11, [r7, #24]
 800c01c:	ed87 6a07 	vstr	s12, [r7, #28]
 800c020:	edc7 6a02 	vstr	s13, [r7, #8]
 800c024:	ed87 7a03 	vstr	s14, [r7, #12]
 800c028:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q ahrs->quaternion.element

    // Store accelerometer
    ahrs->accelerometer = accelerometer;
 800c02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c02e:	3328      	adds	r3, #40	; 0x28
 800c030:	f107 0214 	add.w	r2, r7, #20
 800c034:	ca07      	ldmia	r2, {r0, r1, r2}
 800c036:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Reinitialise if gyroscope range exceeded
    if ((fabs(gyroscope.axis.x) > ahrs->settings.gyroscopeRange) || (fabs(gyroscope.axis.y) > ahrs->settings.gyroscopeRange) || (fabs(gyroscope.axis.z) > ahrs->settings.gyroscopeRange)) {
 800c03a:	edd7 7a08 	vldr	s15, [r7, #32]
 800c03e:	eeb0 7ae7 	vabs.f32	s14, s15
 800c042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c044:	edd3 7a02 	vldr	s15, [r3, #8]
 800c048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c04c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c050:	dc17      	bgt.n	800c082 <FusionAhrsUpdate+0x9e>
 800c052:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c056:	eeb0 7ae7 	vabs.f32	s14, s15
 800c05a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c05c:	edd3 7a02 	vldr	s15, [r3, #8]
 800c060:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c068:	dc0b      	bgt.n	800c082 <FusionAhrsUpdate+0x9e>
 800c06a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c06e:	eeb0 7ae7 	vabs.f32	s14, s15
 800c072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c074:	edd3 7a02 	vldr	s15, [r3, #8]
 800c078:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c07c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c080:	dd15      	ble.n	800c0ae <FusionAhrsUpdate+0xca>
        const FusionQuaternion quaternion = ahrs->quaternion;
 800c082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c084:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800c088:	3318      	adds	r3, #24
 800c08a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c08c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        FusionAhrsReset(ahrs);
 800c090:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c092:	f7ff fe8b 	bl	800bdac <FusionAhrsReset>
        ahrs->quaternion = quaternion;
 800c096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c098:	f103 0418 	add.w	r4, r3, #24
 800c09c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c0a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c0a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        ahrs->angularRateRecovery = true;
 800c0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }

    // Ramp down gain during initialisation
    if (ahrs->initialising == true) {
 800c0ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d02d      	beq.n	800c114 <FusionAhrsUpdate+0x130>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
 800c0b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ba:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800c0be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0c0:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800c0c4:	edd7 7a01 	vldr	s15, [r7, #4]
 800c0c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c0d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0d2:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        if ((ahrs->rampedGain < ahrs->settings.gain) || (ahrs->settings.gain == 0.0f)) {
 800c0d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0d8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800c0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0de:	edd3 7a01 	vldr	s15, [r3, #4]
 800c0e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ea:	d407      	bmi.n	800c0fc <FusionAhrsUpdate+0x118>
 800c0ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ee:	edd3 7a01 	vldr	s15, [r3, #4]
 800c0f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c0f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0fa:	d10b      	bne.n	800c114 <FusionAhrsUpdate+0x130>
            ahrs->rampedGain = ahrs->settings.gain;
 800c0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0fe:	685a      	ldr	r2, [r3, #4]
 800c100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c102:	639a      	str	r2, [r3, #56]	; 0x38
            ahrs->initialising = false;
 800c104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c106:	2200      	movs	r2, #0
 800c108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            ahrs->angularRateRecovery = false;
 800c10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c10e:	2200      	movs	r2, #0
 800c110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        }
    }

    // Calculate direction of gravity indicated by algorithm
    const FusionVector halfGravity = HalfGravity(ahrs);
 800c114:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c116:	f000 faf4 	bl	800c702 <HalfGravity>
 800c11a:	eef0 6a40 	vmov.f32	s13, s0
 800c11e:	eeb0 7a60 	vmov.f32	s14, s1
 800c122:	eef0 7a41 	vmov.f32	s15, s2
 800c126:	edc7 6a25 	vstr	s13, [r7, #148]	; 0x94
 800c12a:	ed87 7a26 	vstr	s14, [r7, #152]	; 0x98
 800c12e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

    // Calculate accelerometer feedback
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800c132:	f04f 0300 	mov.w	r3, #0
 800c136:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c13a:	f04f 0300 	mov.w	r3, #0
 800c13e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c142:	f04f 0300 	mov.w	r3, #0
 800c146:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    ahrs->accelerometerIgnored = true;
 800c14a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c14c:	2201      	movs	r2, #1
 800c14e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    if (FusionVectorIsZero(accelerometer) == false) {
 800c152:	edd7 6a05 	vldr	s13, [r7, #20]
 800c156:	ed97 7a06 	vldr	s14, [r7, #24]
 800c15a:	edd7 7a07 	vldr	s15, [r7, #28]
 800c15e:	eeb0 0a66 	vmov.f32	s0, s13
 800c162:	eef0 0a47 	vmov.f32	s1, s14
 800c166:	eeb0 1a67 	vmov.f32	s2, s15
 800c16a:	f7ff fa01 	bl	800b570 <FusionVectorIsZero>
 800c16e:	4603      	mov	r3, r0
 800c170:	f083 0301 	eor.w	r3, r3, #1
 800c174:	b2db      	uxtb	r3, r3
 800c176:	2b00      	cmp	r3, #0
 800c178:	f000 809c 	beq.w	800c2b4 <FusionAhrsUpdate+0x2d0>

        // Calculate accelerometer feedback scaled by 0.5
        ahrs->halfAccelerometerFeedback = Feedback(FusionVectorNormalise(accelerometer), halfGravity);
 800c17c:	edd7 6a05 	vldr	s13, [r7, #20]
 800c180:	ed97 7a06 	vldr	s14, [r7, #24]
 800c184:	edd7 7a07 	vldr	s15, [r7, #28]
 800c188:	eeb0 0a66 	vmov.f32	s0, s13
 800c18c:	eef0 0a47 	vmov.f32	s1, s14
 800c190:	eeb0 1a67 	vmov.f32	s2, s15
 800c194:	f7ff fc22 	bl	800b9dc <FusionVectorNormalise>
 800c198:	eef0 6a40 	vmov.f32	s13, s0
 800c19c:	eeb0 7a60 	vmov.f32	s14, s1
 800c1a0:	eef0 7a41 	vmov.f32	s15, s2
 800c1a4:	edc7 6a28 	vstr	s13, [r7, #160]	; 0xa0
 800c1a8:	ed87 7a29 	vstr	s14, [r7, #164]	; 0xa4
 800c1ac:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
 800c1b0:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c1b2:	ed97 5a25 	vldr	s10, [r7, #148]	; 0x94
 800c1b6:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 800c1ba:	ed97 6a27 	vldr	s12, [r7, #156]	; 0x9c
 800c1be:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 800c1c2:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800c1c6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800c1ca:	eef0 1a45 	vmov.f32	s3, s10
 800c1ce:	eeb0 2a65 	vmov.f32	s4, s11
 800c1d2:	eef0 2a46 	vmov.f32	s5, s12
 800c1d6:	eeb0 0a66 	vmov.f32	s0, s13
 800c1da:	eef0 0a47 	vmov.f32	s1, s14
 800c1de:	eeb0 1a67 	vmov.f32	s2, s15
 800c1e2:	f000 fc55 	bl	800ca90 <Feedback>
 800c1e6:	eef0 6a40 	vmov.f32	s13, s0
 800c1ea:	eeb0 7a60 	vmov.f32	s14, s1
 800c1ee:	eef0 7a41 	vmov.f32	s15, s2
 800c1f2:	edc4 6a11 	vstr	s13, [r4, #68]	; 0x44
 800c1f6:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
 800c1fa:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c

        // Don't ignore accelerometer if acceleration error below threshold
        if ((ahrs->initialising == true) || ((FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection))) {
 800c1fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c200:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c204:	2b00      	cmp	r3, #0
 800c206:	d118      	bne.n	800c23a <FusionAhrsUpdate+0x256>
 800c208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c20a:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800c20e:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800c212:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800c216:	eeb0 0a66 	vmov.f32	s0, s13
 800c21a:	eef0 0a47 	vmov.f32	s1, s14
 800c21e:	eeb0 1a67 	vmov.f32	s2, s15
 800c222:	f7ff fb91 	bl	800b948 <FusionVectorMagnitudeSquared>
 800c226:	eeb0 7a40 	vmov.f32	s14, s0
 800c22a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c22c:	edd3 7a03 	vldr	s15, [r3, #12]
 800c230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c238:	d80a      	bhi.n	800c250 <FusionAhrsUpdate+0x26c>
            ahrs->accelerometerIgnored = false;
 800c23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c23c:	2200      	movs	r2, #0
 800c23e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            ahrs->accelerationRecoveryTrigger -= 9;
 800c242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c246:	f1a3 0209 	sub.w	r2, r3, #9
 800c24a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c24c:	661a      	str	r2, [r3, #96]	; 0x60
 800c24e:	e004      	b.n	800c25a <FusionAhrsUpdate+0x276>
        } else {
            ahrs->accelerationRecoveryTrigger += 1;
 800c250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c252:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c254:	1c5a      	adds	r2, r3, #1
 800c256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c258:	661a      	str	r2, [r3, #96]	; 0x60
        }

        // Don't ignore accelerometer during acceleration recovery
        if (ahrs->accelerationRecoveryTrigger > ahrs->accelerationRecoveryTimeout) {
 800c25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c25c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800c25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c260:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c262:	429a      	cmp	r2, r3
 800c264:	dd07      	ble.n	800c276 <FusionAhrsUpdate+0x292>
            ahrs->accelerationRecoveryTimeout = 0;
 800c266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c268:	2200      	movs	r2, #0
 800c26a:	665a      	str	r2, [r3, #100]	; 0x64
            ahrs->accelerometerIgnored = false;
 800c26c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800c274:	e004      	b.n	800c280 <FusionAhrsUpdate+0x29c>
        } else {
            ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c278:	695b      	ldr	r3, [r3, #20]
 800c27a:	461a      	mov	r2, r3
 800c27c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c27e:	665a      	str	r2, [r3, #100]	; 0x64
        }
        ahrs->accelerationRecoveryTrigger = Clamp(ahrs->accelerationRecoveryTrigger, 0, ahrs->settings.recoveryTriggerPeriod);
 800c280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c282:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800c284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c286:	695b      	ldr	r3, [r3, #20]
 800c288:	461a      	mov	r2, r3
 800c28a:	2100      	movs	r1, #0
 800c28c:	f000 fcb5 	bl	800cbfa <Clamp>
 800c290:	4602      	mov	r2, r0
 800c292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c294:	661a      	str	r2, [r3, #96]	; 0x60

        // Apply accelerometer feedback
        if (ahrs->accelerometerIgnored == false) {
 800c296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c298:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c29c:	f083 0301 	eor.w	r3, r3, #1
 800c2a0:	b2db      	uxtb	r3, r3
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d006      	beq.n	800c2b4 <FusionAhrsUpdate+0x2d0>
            halfAccelerometerFeedback = ahrs->halfAccelerometerFeedback;
 800c2a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2a8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800c2ac:	3244      	adds	r2, #68	; 0x44
 800c2ae:	ca07      	ldmia	r2, {r0, r1, r2}
 800c2b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Calculate magnetometer feedback
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800c2b4:	f04f 0300 	mov.w	r3, #0
 800c2b8:	673b      	str	r3, [r7, #112]	; 0x70
 800c2ba:	f04f 0300 	mov.w	r3, #0
 800c2be:	677b      	str	r3, [r7, #116]	; 0x74
 800c2c0:	f04f 0300 	mov.w	r3, #0
 800c2c4:	67bb      	str	r3, [r7, #120]	; 0x78
    ahrs->magnetometerIgnored = false;
 800c2c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    if (FusionVectorIsZero(magnetometer) == false) {
 800c2ce:	edd7 6a02 	vldr	s13, [r7, #8]
 800c2d2:	ed97 7a03 	vldr	s14, [r7, #12]
 800c2d6:	edd7 7a04 	vldr	s15, [r7, #16]
 800c2da:	eeb0 0a66 	vmov.f32	s0, s13
 800c2de:	eef0 0a47 	vmov.f32	s1, s14
 800c2e2:	eeb0 1a67 	vmov.f32	s2, s15
 800c2e6:	f7ff f943 	bl	800b570 <FusionVectorIsZero>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	f083 0301 	eor.w	r3, r3, #1
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	f000 80d1 	beq.w	800c49a <FusionAhrsUpdate+0x4b6>

        // Calculate direction of magnetic field indicated by algorithm
        const FusionVector halfMagnetic = HalfMagnetic(ahrs);
 800c2f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2fa:	f000 fabf 	bl	800c87c <HalfMagnetic>
 800c2fe:	eef0 6a40 	vmov.f32	s13, s0
 800c302:	eeb0 7a60 	vmov.f32	s14, s1
 800c306:	eef0 7a41 	vmov.f32	s15, s2
 800c30a:	edc7 6a0c 	vstr	s13, [r7, #48]	; 0x30
 800c30e:	ed87 7a0d 	vstr	s14, [r7, #52]	; 0x34
 800c312:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        // Calculate magnetometer feedback scaled by 0.5
        ahrs->halfMagnetometerFeedback = Feedback(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
 800c316:	ed97 5a02 	vldr	s10, [r7, #8]
 800c31a:	edd7 5a03 	vldr	s11, [r7, #12]
 800c31e:	ed97 6a04 	vldr	s12, [r7, #16]
 800c322:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 800c326:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800c32a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800c32e:	eef0 1a45 	vmov.f32	s3, s10
 800c332:	eeb0 2a65 	vmov.f32	s4, s11
 800c336:	eef0 2a46 	vmov.f32	s5, s12
 800c33a:	eeb0 0a66 	vmov.f32	s0, s13
 800c33e:	eef0 0a47 	vmov.f32	s1, s14
 800c342:	eeb0 1a67 	vmov.f32	s2, s15
 800c346:	f7ff fa43 	bl	800b7d0 <FusionVectorCrossProduct>
 800c34a:	eef0 6a40 	vmov.f32	s13, s0
 800c34e:	eeb0 7a60 	vmov.f32	s14, s1
 800c352:	eef0 7a41 	vmov.f32	s15, s2
 800c356:	edc7 6a2b 	vstr	s13, [r7, #172]	; 0xac
 800c35a:	ed87 7a2c 	vstr	s14, [r7, #176]	; 0xb0
 800c35e:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
 800c362:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 800c366:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800c36a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800c36e:	eeb0 0a66 	vmov.f32	s0, s13
 800c372:	eef0 0a47 	vmov.f32	s1, s14
 800c376:	eeb0 1a67 	vmov.f32	s2, s15
 800c37a:	f7ff fb2f 	bl	800b9dc <FusionVectorNormalise>
 800c37e:	eef0 6a40 	vmov.f32	s13, s0
 800c382:	eeb0 7a60 	vmov.f32	s14, s1
 800c386:	eef0 7a41 	vmov.f32	s15, s2
 800c38a:	edc7 6a2e 	vstr	s13, [r7, #184]	; 0xb8
 800c38e:	ed87 7a2f 	vstr	s14, [r7, #188]	; 0xbc
 800c392:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
 800c396:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c398:	ed97 5a0c 	vldr	s10, [r7, #48]	; 0x30
 800c39c:	edd7 5a0d 	vldr	s11, [r7, #52]	; 0x34
 800c3a0:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 800c3a4:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800c3a8:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 800c3ac:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800c3b0:	eef0 1a45 	vmov.f32	s3, s10
 800c3b4:	eeb0 2a65 	vmov.f32	s4, s11
 800c3b8:	eef0 2a46 	vmov.f32	s5, s12
 800c3bc:	eeb0 0a66 	vmov.f32	s0, s13
 800c3c0:	eef0 0a47 	vmov.f32	s1, s14
 800c3c4:	eeb0 1a67 	vmov.f32	s2, s15
 800c3c8:	f000 fb62 	bl	800ca90 <Feedback>
 800c3cc:	eef0 6a40 	vmov.f32	s13, s0
 800c3d0:	eeb0 7a60 	vmov.f32	s14, s1
 800c3d4:	eef0 7a41 	vmov.f32	s15, s2
 800c3d8:	edc4 6a14 	vstr	s13, [r4, #80]	; 0x50
 800c3dc:	ed84 7a15 	vstr	s14, [r4, #84]	; 0x54
 800c3e0:	edc4 7a16 	vstr	s15, [r4, #88]	; 0x58

        // Don't ignore magnetometer if magnetic error below threshold
        if ((ahrs->initialising == true) || ((FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection))) {
 800c3e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d118      	bne.n	800c420 <FusionAhrsUpdate+0x43c>
 800c3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3f0:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800c3f4:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800c3f8:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800c3fc:	eeb0 0a66 	vmov.f32	s0, s13
 800c400:	eef0 0a47 	vmov.f32	s1, s14
 800c404:	eeb0 1a67 	vmov.f32	s2, s15
 800c408:	f7ff fa9e 	bl	800b948 <FusionVectorMagnitudeSquared>
 800c40c:	eeb0 7a40 	vmov.f32	s14, s0
 800c410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c412:	edd3 7a04 	vldr	s15, [r3, #16]
 800c416:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c41a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c41e:	d80a      	bhi.n	800c436 <FusionAhrsUpdate+0x452>
            ahrs->magnetometerIgnored = false;
 800c420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c422:	2200      	movs	r2, #0
 800c424:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            ahrs->magneticRecoveryTrigger -= 9;
 800c428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c42a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c42c:	f1a3 0209 	sub.w	r2, r3, #9
 800c430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c432:	66da      	str	r2, [r3, #108]	; 0x6c
 800c434:	e004      	b.n	800c440 <FusionAhrsUpdate+0x45c>
        } else {
            ahrs->magneticRecoveryTrigger += 1;
 800c436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c438:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c43a:	1c5a      	adds	r2, r3, #1
 800c43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c43e:	66da      	str	r2, [r3, #108]	; 0x6c
        }

        // Don't ignore magnetometer during magnetic recovery
        if (ahrs->magneticRecoveryTrigger > ahrs->magneticRecoveryTimeout) {
 800c440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c442:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c448:	429a      	cmp	r2, r3
 800c44a:	dd07      	ble.n	800c45c <FusionAhrsUpdate+0x478>
            ahrs->magneticRecoveryTimeout = 0;
 800c44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c44e:	2200      	movs	r2, #0
 800c450:	671a      	str	r2, [r3, #112]	; 0x70
            ahrs->magnetometerIgnored = false;
 800c452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c454:	2200      	movs	r2, #0
 800c456:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c45a:	e004      	b.n	800c466 <FusionAhrsUpdate+0x482>
        } else {
            ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c45c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45e:	695b      	ldr	r3, [r3, #20]
 800c460:	461a      	mov	r2, r3
 800c462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c464:	671a      	str	r2, [r3, #112]	; 0x70
        }
        ahrs->magneticRecoveryTrigger = Clamp(ahrs->magneticRecoveryTrigger, 0, ahrs->settings.recoveryTriggerPeriod);
 800c466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c468:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800c46a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c46c:	695b      	ldr	r3, [r3, #20]
 800c46e:	461a      	mov	r2, r3
 800c470:	2100      	movs	r1, #0
 800c472:	f000 fbc2 	bl	800cbfa <Clamp>
 800c476:	4602      	mov	r2, r0
 800c478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47a:	66da      	str	r2, [r3, #108]	; 0x6c

        // Apply magnetometer feedback
        if (ahrs->magnetometerIgnored == false) {
 800c47c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c482:	f083 0301 	eor.w	r3, r3, #1
 800c486:	b2db      	uxtb	r3, r3
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d006      	beq.n	800c49a <FusionAhrsUpdate+0x4b6>
            halfMagnetometerFeedback = ahrs->halfMagnetometerFeedback;
 800c48c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c48e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800c492:	3250      	adds	r2, #80	; 0x50
 800c494:	ca07      	ldmia	r2, {r0, r1, r2}
 800c496:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Convert gyroscope to radians per second scaled by 0.5
    const FusionVector halfGyroscope = FusionVectorMultiplyScalar(gyroscope, FusionDegreesToRadians(0.5f));
 800c49a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c49e:	f7ff f823 	bl	800b4e8 <FusionDegreesToRadians>
 800c4a2:	eeb0 6a40 	vmov.f32	s12, s0
 800c4a6:	edd7 6a08 	vldr	s13, [r7, #32]
 800c4aa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800c4ae:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c4b2:	eef0 1a46 	vmov.f32	s3, s12
 800c4b6:	eeb0 0a66 	vmov.f32	s0, s13
 800c4ba:	eef0 0a47 	vmov.f32	s1, s14
 800c4be:	eeb0 1a67 	vmov.f32	s2, s15
 800c4c2:	f7ff f8f3 	bl	800b6ac <FusionVectorMultiplyScalar>
 800c4c6:	eef0 6a40 	vmov.f32	s13, s0
 800c4ca:	eeb0 7a60 	vmov.f32	s14, s1
 800c4ce:	eef0 7a41 	vmov.f32	s15, s2
 800c4d2:	edc7 6a16 	vstr	s13, [r7, #88]	; 0x58
 800c4d6:	ed87 7a17 	vstr	s14, [r7, #92]	; 0x5c
 800c4da:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    // Apply feedback to gyroscope
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
 800c4de:	ed97 5a1c 	vldr	s10, [r7, #112]	; 0x70
 800c4e2:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 800c4e6:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 800c4ea:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800c4ee:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800c4f2:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800c4f6:	eef0 1a45 	vmov.f32	s3, s10
 800c4fa:	eeb0 2a65 	vmov.f32	s4, s11
 800c4fe:	eef0 2a46 	vmov.f32	s5, s12
 800c502:	eeb0 0a66 	vmov.f32	s0, s13
 800c506:	eef0 0a47 	vmov.f32	s1, s14
 800c50a:	eeb0 1a67 	vmov.f32	s2, s15
 800c50e:	f7ff f85f 	bl	800b5d0 <FusionVectorAdd>
 800c512:	eef0 6a40 	vmov.f32	s13, s0
 800c516:	eeb0 7a60 	vmov.f32	s14, s1
 800c51a:	eef0 7a41 	vmov.f32	s15, s2
 800c51e:	edc7 6a31 	vstr	s13, [r7, #196]	; 0xc4
 800c522:	ed87 7a32 	vstr	s14, [r7, #200]	; 0xc8
 800c526:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
 800c52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c52c:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 800c530:	edd7 6a31 	vldr	s13, [r7, #196]	; 0xc4
 800c534:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 800c538:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800c53c:	eef0 1a46 	vmov.f32	s3, s12
 800c540:	eeb0 0a66 	vmov.f32	s0, s13
 800c544:	eef0 0a47 	vmov.f32	s1, s14
 800c548:	eeb0 1a67 	vmov.f32	s2, s15
 800c54c:	f7ff f8ae 	bl	800b6ac <FusionVectorMultiplyScalar>
 800c550:	eef0 6a40 	vmov.f32	s13, s0
 800c554:	eeb0 7a60 	vmov.f32	s14, s1
 800c558:	eef0 7a41 	vmov.f32	s15, s2
 800c55c:	edc7 6a34 	vstr	s13, [r7, #208]	; 0xd0
 800c560:	ed87 7a35 	vstr	s14, [r7, #212]	; 0xd4
 800c564:	edc7 7a36 	vstr	s15, [r7, #216]	; 0xd8
 800c568:	ed97 5a34 	vldr	s10, [r7, #208]	; 0xd0
 800c56c:	edd7 5a35 	vldr	s11, [r7, #212]	; 0xd4
 800c570:	ed97 6a36 	vldr	s12, [r7, #216]	; 0xd8
 800c574:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800c578:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800c57c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800c580:	eef0 1a45 	vmov.f32	s3, s10
 800c584:	eeb0 2a65 	vmov.f32	s4, s11
 800c588:	eef0 2a46 	vmov.f32	s5, s12
 800c58c:	eeb0 0a66 	vmov.f32	s0, s13
 800c590:	eef0 0a47 	vmov.f32	s1, s14
 800c594:	eeb0 1a67 	vmov.f32	s2, s15
 800c598:	f7ff f81a 	bl	800b5d0 <FusionVectorAdd>
 800c59c:	eef0 6a40 	vmov.f32	s13, s0
 800c5a0:	eeb0 7a60 	vmov.f32	s14, s1
 800c5a4:	eef0 7a41 	vmov.f32	s15, s2
 800c5a8:	edc7 6a13 	vstr	s13, [r7, #76]	; 0x4c
 800c5ac:	ed87 7a14 	vstr	s14, [r7, #80]	; 0x50
 800c5b0:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // Integrate rate of change of quaternion
    ahrs->quaternion = FusionQuaternionAdd(ahrs->quaternion, FusionQuaternionMultiplyVector(ahrs->quaternion, FusionVectorMultiplyScalar(adjustedHalfGyroscope, deltaTime)));
 800c5b4:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800c5b8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800c5bc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800c5c0:	edd7 1a01 	vldr	s3, [r7, #4]
 800c5c4:	eeb0 0a66 	vmov.f32	s0, s13
 800c5c8:	eef0 0a47 	vmov.f32	s1, s14
 800c5cc:	eeb0 1a67 	vmov.f32	s2, s15
 800c5d0:	f7ff f86c 	bl	800b6ac <FusionVectorMultiplyScalar>
 800c5d4:	eef0 6a40 	vmov.f32	s13, s0
 800c5d8:	eeb0 7a60 	vmov.f32	s14, s1
 800c5dc:	eef0 7a41 	vmov.f32	s15, s2
 800c5e0:	edc7 6a37 	vstr	s13, [r7, #220]	; 0xdc
 800c5e4:	ed87 7a38 	vstr	s14, [r7, #224]	; 0xe0
 800c5e8:	edc7 7a39 	vstr	s15, [r7, #228]	; 0xe4
 800c5ec:	edd7 4a37 	vldr	s9, [r7, #220]	; 0xdc
 800c5f0:	ed97 5a38 	vldr	s10, [r7, #224]	; 0xe0
 800c5f4:	edd7 5a39 	vldr	s11, [r7, #228]	; 0xe4
 800c5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5fa:	ed93 6a06 	vldr	s12, [r3, #24]
 800c5fe:	edd3 6a07 	vldr	s13, [r3, #28]
 800c602:	ed93 7a08 	vldr	s14, [r3, #32]
 800c606:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c60a:	eeb0 2a64 	vmov.f32	s4, s9
 800c60e:	eef0 2a45 	vmov.f32	s5, s10
 800c612:	eeb0 3a65 	vmov.f32	s6, s11
 800c616:	eeb0 0a46 	vmov.f32	s0, s12
 800c61a:	eef0 0a66 	vmov.f32	s1, s13
 800c61e:	eeb0 1a47 	vmov.f32	s2, s14
 800c622:	eef0 1a67 	vmov.f32	s3, s15
 800c626:	f7ff fa8e 	bl	800bb46 <FusionQuaternionMultiplyVector>
 800c62a:	eeb0 6a40 	vmov.f32	s12, s0
 800c62e:	eef0 6a60 	vmov.f32	s13, s1
 800c632:	eeb0 7a41 	vmov.f32	s14, s2
 800c636:	eef0 7a61 	vmov.f32	s15, s3
 800c63a:	ed87 6a3a 	vstr	s12, [r7, #232]	; 0xe8
 800c63e:	edc7 6a3b 	vstr	s13, [r7, #236]	; 0xec
 800c642:	ed87 7a3c 	vstr	s14, [r7, #240]	; 0xf0
 800c646:	edc7 7a3d 	vstr	s15, [r7, #244]	; 0xf4
 800c64a:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c64c:	ed97 4a3a 	vldr	s8, [r7, #232]	; 0xe8
 800c650:	edd7 4a3b 	vldr	s9, [r7, #236]	; 0xec
 800c654:	ed97 5a3c 	vldr	s10, [r7, #240]	; 0xf0
 800c658:	edd7 5a3d 	vldr	s11, [r7, #244]	; 0xf4
 800c65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c65e:	ed93 6a06 	vldr	s12, [r3, #24]
 800c662:	edd3 6a07 	vldr	s13, [r3, #28]
 800c666:	ed93 7a08 	vldr	s14, [r3, #32]
 800c66a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c66e:	eeb0 2a44 	vmov.f32	s4, s8
 800c672:	eef0 2a64 	vmov.f32	s5, s9
 800c676:	eeb0 3a45 	vmov.f32	s6, s10
 800c67a:	eef0 3a65 	vmov.f32	s7, s11
 800c67e:	eeb0 0a46 	vmov.f32	s0, s12
 800c682:	eef0 0a66 	vmov.f32	s1, s13
 800c686:	eeb0 1a47 	vmov.f32	s2, s14
 800c68a:	eef0 1a67 	vmov.f32	s3, s15
 800c68e:	f7ff f9f8 	bl	800ba82 <FusionQuaternionAdd>
 800c692:	eeb0 6a40 	vmov.f32	s12, s0
 800c696:	eef0 6a60 	vmov.f32	s13, s1
 800c69a:	eeb0 7a41 	vmov.f32	s14, s2
 800c69e:	eef0 7a61 	vmov.f32	s15, s3
 800c6a2:	ed84 6a06 	vstr	s12, [r4, #24]
 800c6a6:	edc4 6a07 	vstr	s13, [r4, #28]
 800c6aa:	ed84 7a08 	vstr	s14, [r4, #32]
 800c6ae:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24

    // Normalise quaternion
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
 800c6b2:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c6b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b6:	ed93 6a06 	vldr	s12, [r3, #24]
 800c6ba:	edd3 6a07 	vldr	s13, [r3, #28]
 800c6be:	ed93 7a08 	vldr	s14, [r3, #32]
 800c6c2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c6c6:	eeb0 0a46 	vmov.f32	s0, s12
 800c6ca:	eef0 0a66 	vmov.f32	s1, s13
 800c6ce:	eeb0 1a47 	vmov.f32	s2, s14
 800c6d2:	eef0 1a67 	vmov.f32	s3, s15
 800c6d6:	f7ff fad6 	bl	800bc86 <FusionQuaternionNormalise>
 800c6da:	eeb0 6a40 	vmov.f32	s12, s0
 800c6de:	eef0 6a60 	vmov.f32	s13, s1
 800c6e2:	eeb0 7a41 	vmov.f32	s14, s2
 800c6e6:	eef0 7a61 	vmov.f32	s15, s3
 800c6ea:	ed84 6a06 	vstr	s12, [r4, #24]
 800c6ee:	edc4 6a07 	vstr	s13, [r4, #28]
 800c6f2:	ed84 7a08 	vstr	s14, [r4, #32]
 800c6f6:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
#undef Q
}
 800c6fa:	bf00      	nop
 800c6fc:	37fc      	adds	r7, #252	; 0xfc
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd90      	pop	{r4, r7, pc}

0800c702 <HalfGravity>:
/**
 * @brief Returns the direction of gravity scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of gravity scaled by 0.5.
 */
static inline FusionVector HalfGravity(const FusionAhrs *const ahrs) {
 800c702:	b480      	push	{r7}
 800c704:	b093      	sub	sp, #76	; 0x4c
 800c706:	af00      	add	r7, sp, #0
 800c708:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	781b      	ldrb	r3, [r3, #0]
 800c70e:	2b01      	cmp	r3, #1
 800c710:	dc02      	bgt.n	800c718 <HalfGravity+0x16>
 800c712:	2b00      	cmp	r3, #0
 800c714:	da03      	bge.n	800c71e <HalfGravity+0x1c>
 800c716:	e094      	b.n	800c842 <HalfGravity+0x140>
 800c718:	2b02      	cmp	r3, #2
 800c71a:	d048      	beq.n	800c7ae <HalfGravity+0xac>
 800c71c:	e091      	b.n	800c842 <HalfGravity+0x140>
        case FusionConventionNwu:
        case FusionConventionEnu: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.x * Q.z - Q.w * Q.y,
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	ed93 7a07 	vldr	s14, [r3, #28]
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c72a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	edd3 6a06 	vldr	s13, [r3, #24]
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	edd3 7a08 	vldr	s15, [r3, #32]
 800c73a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c73e:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c742:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                    .y = Q.y * Q.z + Q.w * Q.x,
 800c746:	697b      	ldr	r3, [r7, #20]
 800c748:	ed93 7a08 	vldr	s14, [r3, #32]
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c752:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	edd3 6a06 	vldr	s13, [r3, #24]
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	edd3 7a07 	vldr	s15, [r3, #28]
 800c762:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c766:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c76a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	ed93 7a06 	vldr	s14, [r3, #24]
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	edd3 7a06 	vldr	s15, [r3, #24]
 800c77a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c77e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c782:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c792:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c796:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c79a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            }}; // third column of transposed rotation matrix scaled by 0.5
            return halfGravity;
 800c79e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c7a2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c7a6:	ca07      	ldmia	r2, {r0, r1, r2}
 800c7a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c7ac:	e052      	b.n	800c854 <HalfGravity+0x152>
        }
        case FusionConventionNed: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.w * Q.y - Q.x * Q.z,
 800c7ae:	697b      	ldr	r3, [r7, #20]
 800c7b0:	ed93 7a06 	vldr	s14, [r3, #24]
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	edd3 7a08 	vldr	s15, [r3, #32]
 800c7ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	edd3 6a07 	vldr	s13, [r3, #28]
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c7ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c7ce:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c7d2:	edc7 7a06 	vstr	s15, [r7, #24]
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	ed93 7a08 	vldr	s14, [r3, #32]
 800c7dc:	697b      	ldr	r3, [r7, #20]
 800c7de:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c7e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	edd3 6a06 	vldr	s13, [r3, #24]
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	edd3 7a07 	vldr	s15, [r3, #28]
 800c7f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c7f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c7fa:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfGravity = {.axis = {
 800c7fe:	edc7 7a07 	vstr	s15, [r7, #28]
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	ed93 7a06 	vldr	s14, [r3, #24]
 800c808:	697b      	ldr	r3, [r7, #20]
 800c80a:	edd3 7a06 	vldr	s15, [r3, #24]
 800c80e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c812:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c816:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c81a:	697b      	ldr	r3, [r7, #20]
 800c81c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800c820:	697b      	ldr	r3, [r7, #20]
 800c822:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c82a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c82e:	edc7 7a08 	vstr	s15, [r7, #32]
            }}; // third column of transposed rotation matrix scaled by -0.5
            return halfGravity;
 800c832:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c836:	f107 0218 	add.w	r2, r7, #24
 800c83a:	ca07      	ldmia	r2, {r0, r1, r2}
 800c83c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c840:	e008      	b.n	800c854 <HalfGravity+0x152>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 800c842:	f04f 0300 	mov.w	r3, #0
 800c846:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c848:	f04f 0300 	mov.w	r3, #0
 800c84c:	643b      	str	r3, [r7, #64]	; 0x40
 800c84e:	f04f 0300 	mov.w	r3, #0
 800c852:	647b      	str	r3, [r7, #68]	; 0x44
#undef Q
}
 800c854:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c856:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c858:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c85a:	ee06 1a90 	vmov	s13, r1
 800c85e:	ee07 2a10 	vmov	s14, r2
 800c862:	ee07 3a90 	vmov	s15, r3
 800c866:	eeb0 0a66 	vmov.f32	s0, s13
 800c86a:	eef0 0a47 	vmov.f32	s1, s14
 800c86e:	eeb0 1a67 	vmov.f32	s2, s15
 800c872:	374c      	adds	r7, #76	; 0x4c
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <HalfMagnetic>:
/**
 * @brief Returns the direction of the magnetic field scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of the magnetic field scaled by 0.5.
 */
static inline FusionVector HalfMagnetic(const FusionAhrs *const ahrs) {
 800c87c:	b480      	push	{r7}
 800c87e:	b097      	sub	sp, #92	; 0x5c
 800c880:	af00      	add	r7, sp, #0
 800c882:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 800c884:	697b      	ldr	r3, [r7, #20]
 800c886:	781b      	ldrb	r3, [r3, #0]
 800c888:	2b02      	cmp	r3, #2
 800c88a:	f000 809a 	beq.w	800c9c2 <HalfMagnetic+0x146>
 800c88e:	2b02      	cmp	r3, #2
 800c890:	f300 80e1 	bgt.w	800ca56 <HalfMagnetic+0x1da>
 800c894:	2b00      	cmp	r3, #0
 800c896:	d002      	beq.n	800c89e <HalfMagnetic+0x22>
 800c898:	2b01      	cmp	r3, #1
 800c89a:	d048      	beq.n	800c92e <HalfMagnetic+0xb2>
 800c89c:	e0db      	b.n	800ca56 <HalfMagnetic+0x1da>
        case FusionConventionNwu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = Q.x * Q.y + Q.w * Q.z,
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	ed93 7a07 	vldr	s14, [r3, #28]
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	edd3 7a08 	vldr	s15, [r3, #32]
 800c8aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	edd3 6a06 	vldr	s13, [r3, #24]
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c8ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c8be:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c8c2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 800c8c6:	697b      	ldr	r3, [r7, #20]
 800c8c8:	ed93 7a06 	vldr	s14, [r3, #24]
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	edd3 7a06 	vldr	s15, [r3, #24]
 800c8d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8d6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c8da:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	edd3 6a08 	vldr	s13, [r3, #32]
 800c8e4:	697b      	ldr	r3, [r7, #20]
 800c8e6:	edd3 7a08 	vldr	s15, [r3, #32]
 800c8ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c8ee:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c8f2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                    .z = Q.y * Q.z - Q.w * Q.x,
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	ed93 7a08 	vldr	s14, [r3, #32]
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c902:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	edd3 6a06 	vldr	s13, [r3, #24]
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	edd3 7a07 	vldr	s15, [r3, #28]
 800c912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c916:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c91a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            }}; // second column of transposed rotation matrix scaled by 0.5
            return halfMagnetic;
 800c91e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800c922:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800c926:	ca07      	ldmia	r2, {r0, r1, r2}
 800c928:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c92c:	e09c      	b.n	800ca68 <HalfMagnetic+0x1ec>
        }
        case FusionConventionEnu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	ed93 7a06 	vldr	s14, [r3, #24]
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	edd3 7a06 	vldr	s15, [r3, #24]
 800c93a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c93e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c942:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c946:	697b      	ldr	r3, [r7, #20]
 800c948:	edd3 6a07 	vldr	s13, [r3, #28]
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	edd3 7a07 	vldr	s15, [r3, #28]
 800c952:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c956:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c95a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .y = Q.w * Q.z - Q.x * Q.y,
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	ed93 7a06 	vldr	s14, [r3, #24]
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c96a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	edd3 6a07 	vldr	s13, [r3, #28]
 800c974:	697b      	ldr	r3, [r7, #20]
 800c976:	edd3 7a08 	vldr	s15, [r3, #32]
 800c97a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c97e:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800c982:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	ed93 7a07 	vldr	s14, [r3, #28]
 800c98c:	697b      	ldr	r3, [r7, #20]
 800c98e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c992:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c996:	697b      	ldr	r3, [r7, #20]
 800c998:	edd3 6a06 	vldr	s13, [r3, #24]
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	edd3 7a08 	vldr	s15, [r3, #32]
 800c9a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c9a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9aa:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 800c9ae:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            }}; // first column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 800c9b2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800c9b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c9ba:	ca07      	ldmia	r2, {r0, r1, r2}
 800c9bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c9c0:	e052      	b.n	800ca68 <HalfMagnetic+0x1ec>
        }
        case FusionConventionNed: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	ed93 7a07 	vldr	s14, [r3, #28]
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	edd3 7a08 	vldr	s15, [r3, #32]
 800c9ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	edd3 6a06 	vldr	s13, [r3, #24]
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c9de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c9e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9e6:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 800c9ea:	edc7 7a07 	vstr	s15, [r7, #28]
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
 800c9ee:	697b      	ldr	r3, [r7, #20]
 800c9f0:	ed93 7a06 	vldr	s14, [r3, #24]
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	edd3 7a06 	vldr	s15, [r3, #24]
 800c9fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9fe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800ca02:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	edd3 6a08 	vldr	s13, [r3, #32]
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	edd3 7a08 	vldr	s15, [r3, #32]
 800ca12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca16:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800ca1a:	edc7 7a08 	vstr	s15, [r7, #32]
                    .z = Q.w * Q.x - Q.y * Q.z,
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	ed93 7a06 	vldr	s14, [r3, #24]
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	edd3 7a07 	vldr	s15, [r3, #28]
 800ca2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	edd3 6a08 	vldr	s13, [r3, #32]
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ca3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca3e:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800ca42:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            }}; // second column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 800ca46:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800ca4a:	f107 021c 	add.w	r2, r7, #28
 800ca4e:	ca07      	ldmia	r2, {r0, r1, r2}
 800ca50:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ca54:	e008      	b.n	800ca68 <HalfMagnetic+0x1ec>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 800ca56:	f04f 0300 	mov.w	r3, #0
 800ca5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ca5c:	f04f 0300 	mov.w	r3, #0
 800ca60:	653b      	str	r3, [r7, #80]	; 0x50
 800ca62:	f04f 0300 	mov.w	r3, #0
 800ca66:	657b      	str	r3, [r7, #84]	; 0x54
#undef Q
}
 800ca68:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ca6a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ca6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ca6e:	ee06 1a90 	vmov	s13, r1
 800ca72:	ee07 2a10 	vmov	s14, r2
 800ca76:	ee07 3a90 	vmov	s15, r3
 800ca7a:	eeb0 0a66 	vmov.f32	s0, s13
 800ca7e:	eef0 0a47 	vmov.f32	s1, s14
 800ca82:	eeb0 1a67 	vmov.f32	s2, s15
 800ca86:	375c      	adds	r7, #92	; 0x5c
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <Feedback>:
 * @brief Returns the feedback.
 * @param sensor Sensor.
 * @param reference Reference.
 * @return Feedback.
 */
static inline FusionVector Feedback(const FusionVector sensor, const FusionVector reference) {
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b090      	sub	sp, #64	; 0x40
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	eeb0 5a40 	vmov.f32	s10, s0
 800ca9a:	eef0 5a60 	vmov.f32	s11, s1
 800ca9e:	eeb0 6a41 	vmov.f32	s12, s2
 800caa2:	eef0 6a61 	vmov.f32	s13, s3
 800caa6:	eeb0 7a42 	vmov.f32	s14, s4
 800caaa:	eef0 7a62 	vmov.f32	s15, s5
 800caae:	ed87 5a07 	vstr	s10, [r7, #28]
 800cab2:	edc7 5a08 	vstr	s11, [r7, #32]
 800cab6:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800caba:	edc7 6a04 	vstr	s13, [r7, #16]
 800cabe:	ed87 7a05 	vstr	s14, [r7, #20]
 800cac2:	edc7 7a06 	vstr	s15, [r7, #24]
    if (FusionVectorDotProduct(sensor, reference) < 0.0f) { // if error is >90 degrees
 800cac6:	ed97 5a04 	vldr	s10, [r7, #16]
 800caca:	edd7 5a05 	vldr	s11, [r7, #20]
 800cace:	ed97 6a06 	vldr	s12, [r7, #24]
 800cad2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cad6:	ed97 7a08 	vldr	s14, [r7, #32]
 800cada:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cade:	eef0 1a45 	vmov.f32	s3, s10
 800cae2:	eeb0 2a65 	vmov.f32	s4, s11
 800cae6:	eef0 2a46 	vmov.f32	s5, s12
 800caea:	eeb0 0a66 	vmov.f32	s0, s13
 800caee:	eef0 0a47 	vmov.f32	s1, s14
 800caf2:	eeb0 1a67 	vmov.f32	s2, s15
 800caf6:	f7fe fed1 	bl	800b89c <FusionVectorDotProduct>
 800cafa:	eef0 7a40 	vmov.f32	s15, s0
 800cafe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb06:	d540      	bpl.n	800cb8a <Feedback+0xfa>
        return FusionVectorNormalise(FusionVectorCrossProduct(sensor, reference));
 800cb08:	ed97 5a04 	vldr	s10, [r7, #16]
 800cb0c:	edd7 5a05 	vldr	s11, [r7, #20]
 800cb10:	ed97 6a06 	vldr	s12, [r7, #24]
 800cb14:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb18:	ed97 7a08 	vldr	s14, [r7, #32]
 800cb1c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cb20:	eef0 1a45 	vmov.f32	s3, s10
 800cb24:	eeb0 2a65 	vmov.f32	s4, s11
 800cb28:	eef0 2a46 	vmov.f32	s5, s12
 800cb2c:	eeb0 0a66 	vmov.f32	s0, s13
 800cb30:	eef0 0a47 	vmov.f32	s1, s14
 800cb34:	eeb0 1a67 	vmov.f32	s2, s15
 800cb38:	f7fe fe4a 	bl	800b7d0 <FusionVectorCrossProduct>
 800cb3c:	eef0 6a40 	vmov.f32	s13, s0
 800cb40:	eeb0 7a60 	vmov.f32	s14, s1
 800cb44:	eef0 7a41 	vmov.f32	s15, s2
 800cb48:	edc7 6a0d 	vstr	s13, [r7, #52]	; 0x34
 800cb4c:	ed87 7a0e 	vstr	s14, [r7, #56]	; 0x38
 800cb50:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 800cb54:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800cb58:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800cb5c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800cb60:	eeb0 0a66 	vmov.f32	s0, s13
 800cb64:	eef0 0a47 	vmov.f32	s1, s14
 800cb68:	eeb0 1a67 	vmov.f32	s2, s15
 800cb6c:	f7fe ff36 	bl	800b9dc <FusionVectorNormalise>
 800cb70:	eef0 6a40 	vmov.f32	s13, s0
 800cb74:	eeb0 7a60 	vmov.f32	s14, s1
 800cb78:	eef0 7a41 	vmov.f32	s15, s2
 800cb7c:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 800cb80:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800cb84:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 800cb88:	e025      	b.n	800cbd6 <Feedback+0x146>
    }
    return FusionVectorCrossProduct(sensor, reference);
 800cb8a:	ed97 5a04 	vldr	s10, [r7, #16]
 800cb8e:	edd7 5a05 	vldr	s11, [r7, #20]
 800cb92:	ed97 6a06 	vldr	s12, [r7, #24]
 800cb96:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb9a:	ed97 7a08 	vldr	s14, [r7, #32]
 800cb9e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cba2:	eef0 1a45 	vmov.f32	s3, s10
 800cba6:	eeb0 2a65 	vmov.f32	s4, s11
 800cbaa:	eef0 2a46 	vmov.f32	s5, s12
 800cbae:	eeb0 0a66 	vmov.f32	s0, s13
 800cbb2:	eef0 0a47 	vmov.f32	s1, s14
 800cbb6:	eeb0 1a67 	vmov.f32	s2, s15
 800cbba:	f7fe fe09 	bl	800b7d0 <FusionVectorCrossProduct>
 800cbbe:	eef0 6a40 	vmov.f32	s13, s0
 800cbc2:	eeb0 7a60 	vmov.f32	s14, s1
 800cbc6:	eef0 7a41 	vmov.f32	s15, s2
 800cbca:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 800cbce:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800cbd2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
}
 800cbd6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cbd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbdc:	ee06 1a90 	vmov	s13, r1
 800cbe0:	ee07 2a10 	vmov	s14, r2
 800cbe4:	ee07 3a90 	vmov	s15, r3
 800cbe8:	eeb0 0a66 	vmov.f32	s0, s13
 800cbec:	eef0 0a47 	vmov.f32	s1, s14
 800cbf0:	eeb0 1a67 	vmov.f32	s2, s15
 800cbf4:	3740      	adds	r7, #64	; 0x40
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <Clamp>:
 * @param value Value.
 * @param min Minimum value.
 * @param max Maximum value.
 * @return Value limited to maximum and minimum.
 */
static inline int Clamp(const int value, const int min, const int max) {
 800cbfa:	b480      	push	{r7}
 800cbfc:	b085      	sub	sp, #20
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	60f8      	str	r0, [r7, #12]
 800cc02:	60b9      	str	r1, [r7, #8]
 800cc04:	607a      	str	r2, [r7, #4]
    if (value < min) {
 800cc06:	68fa      	ldr	r2, [r7, #12]
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	da01      	bge.n	800cc12 <Clamp+0x18>
        return min;
 800cc0e:	68bb      	ldr	r3, [r7, #8]
 800cc10:	e006      	b.n	800cc20 <Clamp+0x26>
    }
    if (value > max) {
 800cc12:	68fa      	ldr	r2, [r7, #12]
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	429a      	cmp	r2, r3
 800cc18:	dd01      	ble.n	800cc1e <Clamp+0x24>
        return max;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	e000      	b.n	800cc20 <Clamp+0x26>
    }
    return value;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	3714      	adds	r7, #20
 800cc24:	46bd      	mov	sp, r7
 800cc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2a:	4770      	bx	lr

0800cc2c <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
 800cc2c:	b490      	push	{r4, r7}
 800cc2e:	b08a      	sub	sp, #40	; 0x28
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6178      	str	r0, [r7, #20]
    return ahrs->quaternion;
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	f107 0418 	add.w	r4, r7, #24
 800cc3a:	3318      	adds	r3, #24
 800cc3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cc3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cc42:	69b8      	ldr	r0, [r7, #24]
 800cc44:	69f9      	ldr	r1, [r7, #28]
 800cc46:	6a3a      	ldr	r2, [r7, #32]
 800cc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc4a:	ee06 0a10 	vmov	s12, r0
 800cc4e:	ee06 1a90 	vmov	s13, r1
 800cc52:	ee07 2a10 	vmov	s14, r2
 800cc56:	ee07 3a90 	vmov	s15, r3
}
 800cc5a:	eeb0 0a46 	vmov.f32	s0, s12
 800cc5e:	eef0 0a66 	vmov.f32	s1, s13
 800cc62:	eeb0 1a47 	vmov.f32	s2, s14
 800cc66:	eef0 1a67 	vmov.f32	s3, s15
 800cc6a:	3728      	adds	r7, #40	; 0x28
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	bc90      	pop	{r4, r7}
 800cc70:	4770      	bx	lr

0800cc72 <bmm150_init>:
 *  @brief This API is the entry point, Call this API before using other APIs.
 *  This API reads the chip-id of the sensor which is the first step to
 *  verify the sensor and updates the trim parameters of the sensor.
 */
int8_t bmm150_init(struct bmm150_dev *dev)
{
 800cc72:	b580      	push	{r7, lr}
 800cc74:	b084      	sub	sp, #16
 800cc76:	af00      	add	r7, sp, #0
 800cc78:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	73bb      	strb	r3, [r7, #14]

    /* Power up the sensor from suspend to sleep mode */
    rslt = set_power_control_bit(BMM150_POWER_CNTRL_ENABLE, dev);
 800cc7e:	6879      	ldr	r1, [r7, #4]
 800cc80:	2001      	movs	r0, #1
 800cc82:	f000 fa95 	bl	800d1b0 <set_power_control_bit>
 800cc86:	4603      	mov	r3, r0
 800cc88:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800cc8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d11f      	bne.n	800ccd2 <bmm150_init+0x60>
    {
        /* Start-up time delay of 3ms */
        dev->delay_us(BMM150_START_UP_TIME, dev->intf_ptr);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	695b      	ldr	r3, [r3, #20]
 800cc96:	687a      	ldr	r2, [r7, #4]
 800cc98:	6852      	ldr	r2, [r2, #4]
 800cc9a:	4611      	mov	r1, r2
 800cc9c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800cca0:	4798      	blx	r3

        /* Chip ID of the sensor is read */
        rslt = bmm150_get_regs(BMM150_REG_CHIP_ID, &chip_id, 1, dev);
 800cca2:	f107 010e 	add.w	r1, r7, #14
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2201      	movs	r2, #1
 800ccaa:	2040      	movs	r0, #64	; 0x40
 800ccac:	f000 f843 	bl	800cd36 <bmm150_get_regs>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMM150_OK)
 800ccb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d10a      	bne.n	800ccd2 <bmm150_init+0x60>
        {
            /* Check for chip id validity */
            if (chip_id == BMM150_CHIP_ID)
 800ccbc:	7bbb      	ldrb	r3, [r7, #14]
 800ccbe:	2b32      	cmp	r3, #50	; 0x32
 800ccc0:	d107      	bne.n	800ccd2 <bmm150_init+0x60>
            {
                dev->chip_id = chip_id;
 800ccc2:	7bba      	ldrb	r2, [r7, #14]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	701a      	strb	r2, [r3, #0]

                /* Function to update trim values */
                rslt = read_trim_registers(dev);
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f000 faab 	bl	800d224 <read_trim_registers>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800ccd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3710      	adds	r7, #16
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}

0800ccde <bmm150_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmm150_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, struct bmm150_dev *dev)
{
 800ccde:	b590      	push	{r4, r7, lr}
 800cce0:	b087      	sub	sp, #28
 800cce2:	af00      	add	r7, sp, #0
 800cce4:	60b9      	str	r1, [r7, #8]
 800cce6:	607a      	str	r2, [r7, #4]
 800cce8:	603b      	str	r3, [r7, #0]
 800ccea:	4603      	mov	r3, r0
 800ccec:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800ccee:	6838      	ldr	r0, [r7, #0]
 800ccf0:	f000 fa3a 	bl	800d168 <null_ptr_check>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMM150_OK) && (reg_data != NULL) && (len != 0))
 800ccf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d112      	bne.n	800cd26 <bmm150_set_regs+0x48>
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d00f      	beq.n	800cd26 <bmm150_set_regs+0x48>
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d00c      	beq.n	800cd26 <bmm150_set_regs+0x48>
        /* Write the data to the reg_addr */

        /* SPI write requires to set The MSB of reg_addr as 0
         * but in default the MSB is always 0
         */
        dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	691c      	ldr	r4, [r3, #16]
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	685b      	ldr	r3, [r3, #4]
 800cd14:	7bf8      	ldrb	r0, [r7, #15]
 800cd16:	687a      	ldr	r2, [r7, #4]
 800cd18:	68b9      	ldr	r1, [r7, #8]
 800cd1a:	47a0      	blx	r4
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	461a      	mov	r2, r3
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	721a      	strb	r2, [r3, #8]
 800cd24:	e001      	b.n	800cd2a <bmm150_set_regs+0x4c>
    }
    else
    {
        rslt = BMM150_E_NULL_PTR;
 800cd26:	23ff      	movs	r3, #255	; 0xff
 800cd28:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800cd2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	371c      	adds	r7, #28
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd90      	pop	{r4, r7, pc}

0800cd36 <bmm150_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmm150_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmm150_dev *dev)
{
 800cd36:	b590      	push	{r4, r7, lr}
 800cd38:	b087      	sub	sp, #28
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	60b9      	str	r1, [r7, #8]
 800cd3e:	607a      	str	r2, [r7, #4]
 800cd40:	603b      	str	r3, [r7, #0]
 800cd42:	4603      	mov	r3, r0
 800cd44:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800cd46:	6838      	ldr	r0, [r7, #0]
 800cd48:	f000 fa0e 	bl	800d168 <null_ptr_check>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMM150_OK) && (reg_data != NULL))
 800cd50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d117      	bne.n	800cd88 <bmm150_get_regs+0x52>
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d014      	beq.n	800cd88 <bmm150_get_regs+0x52>
    {
        if (dev->intf != BMM150_I2C_INTF)
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	785b      	ldrb	r3, [r3, #1]
 800cd62:	2b01      	cmp	r3, #1
 800cd64:	d003      	beq.n	800cd6e <bmm150_get_regs+0x38>
        {
            /* If interface selected is SPI */
            reg_addr = reg_addr | 0x80;
 800cd66:	7bfb      	ldrb	r3, [r7, #15]
 800cd68:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cd6c:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data from the reg_addr */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	68dc      	ldr	r4, [r3, #12]
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	685b      	ldr	r3, [r3, #4]
 800cd76:	7bf8      	ldrb	r0, [r7, #15]
 800cd78:	687a      	ldr	r2, [r7, #4]
 800cd7a:	68b9      	ldr	r1, [r7, #8]
 800cd7c:	47a0      	blx	r4
 800cd7e:	4603      	mov	r3, r0
 800cd80:	461a      	mov	r2, r3
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	721a      	strb	r2, [r3, #8]
 800cd86:	e001      	b.n	800cd8c <bmm150_get_regs+0x56>
    }
    else
    {
        rslt = BMM150_E_NULL_PTR;
 800cd88:	23ff      	movs	r3, #255	; 0xff
 800cd8a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800cd8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	371c      	adds	r7, #28
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd90      	pop	{r4, r7, pc}

0800cd98 <bmm150_set_op_mode>:

/*!
 * @brief This API is used to set the power mode of the sensor.
 */
int8_t bmm150_set_op_mode(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b084      	sub	sp, #16
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
 800cda0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t pwr_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800cda2:	6838      	ldr	r0, [r7, #0]
 800cda4:	f000 f9e0 	bl	800d168 <null_ptr_check>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800cdac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d150      	bne.n	800ce56 <bmm150_set_op_mode+0xbe>
    {
        pwr_mode = settings->pwr_mode;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	785b      	ldrb	r3, [r3, #1]
 800cdb8:	73bb      	strb	r3, [r7, #14]

        /* Select the power mode to set */
        switch (pwr_mode)
 800cdba:	7bbb      	ldrb	r3, [r7, #14]
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d847      	bhi.n	800ce50 <bmm150_set_op_mode+0xb8>
 800cdc0:	a201      	add	r2, pc, #4	; (adr r2, 800cdc8 <bmm150_set_op_mode+0x30>)
 800cdc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdc6:	bf00      	nop
 800cdc8:	0800cddd 	.word	0x0800cddd
 800cdcc:	0800cdff 	.word	0x0800cdff
 800cdd0:	0800ce51 	.word	0x0800ce51
 800cdd4:	0800ce21 	.word	0x0800ce21
 800cdd8:	0800ce43 	.word	0x0800ce43
            case BMM150_POWERMODE_NORMAL:

                /* If the sensor is in suspend mode
                 * put the device to sleep mode
                 */
                rslt = suspend_to_sleep_mode(dev);
 800cddc:	6838      	ldr	r0, [r7, #0]
 800cdde:	f000 fae5 	bl	800d3ac <suspend_to_sleep_mode>
 800cde2:	4603      	mov	r3, r0
 800cde4:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMM150_OK)
 800cde6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d135      	bne.n	800ce5a <bmm150_set_op_mode+0xc2>
                {
                    /* write the op mode */
                    rslt = write_op_mode(pwr_mode, dev);
 800cdee:	7bbb      	ldrb	r3, [r7, #14]
 800cdf0:	6839      	ldr	r1, [r7, #0]
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f000 faa9 	bl	800d34a <write_op_mode>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	73fb      	strb	r3, [r7, #15]
                }

                break;
 800cdfc:	e02d      	b.n	800ce5a <bmm150_set_op_mode+0xc2>
            case BMM150_POWERMODE_FORCED:

                /* If the sensor is in suspend mode
                 * put the device to sleep mode
                 */
                rslt = suspend_to_sleep_mode(dev);
 800cdfe:	6838      	ldr	r0, [r7, #0]
 800ce00:	f000 fad4 	bl	800d3ac <suspend_to_sleep_mode>
 800ce04:	4603      	mov	r3, r0
 800ce06:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMM150_OK)
 800ce08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d126      	bne.n	800ce5e <bmm150_set_op_mode+0xc6>
                {
                    /* write the op mode */
                    rslt = write_op_mode(pwr_mode, dev);
 800ce10:	7bbb      	ldrb	r3, [r7, #14]
 800ce12:	6839      	ldr	r1, [r7, #0]
 800ce14:	4618      	mov	r0, r3
 800ce16:	f000 fa98 	bl	800d34a <write_op_mode>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	73fb      	strb	r3, [r7, #15]
                }

                break;
 800ce1e:	e01e      	b.n	800ce5e <bmm150_set_op_mode+0xc6>
            case BMM150_POWERMODE_SLEEP:

                /* If the sensor is in suspend mode
                 * put the device to sleep mode
                 */
                rslt = suspend_to_sleep_mode(dev);
 800ce20:	6838      	ldr	r0, [r7, #0]
 800ce22:	f000 fac3 	bl	800d3ac <suspend_to_sleep_mode>
 800ce26:	4603      	mov	r3, r0
 800ce28:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMM150_OK)
 800ce2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d117      	bne.n	800ce62 <bmm150_set_op_mode+0xca>
                {
                    /* write the op mode */
                    rslt = write_op_mode(pwr_mode, dev);
 800ce32:	7bbb      	ldrb	r3, [r7, #14]
 800ce34:	6839      	ldr	r1, [r7, #0]
 800ce36:	4618      	mov	r0, r3
 800ce38:	f000 fa87 	bl	800d34a <write_op_mode>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	73fb      	strb	r3, [r7, #15]
                }

                break;
 800ce40:	e00f      	b.n	800ce62 <bmm150_set_op_mode+0xca>
            case BMM150_POWERMODE_SUSPEND:

                /* Set the power control bit to zero */
                rslt = set_power_control_bit(BMM150_POWER_CNTRL_DISABLE, dev);
 800ce42:	6839      	ldr	r1, [r7, #0]
 800ce44:	2000      	movs	r0, #0
 800ce46:	f000 f9b3 	bl	800d1b0 <set_power_control_bit>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	73fb      	strb	r3, [r7, #15]
                break;
 800ce4e:	e009      	b.n	800ce64 <bmm150_set_op_mode+0xcc>
            default:
                rslt = BMM150_E_INVALID_CONFIG;
 800ce50:	23fd      	movs	r3, #253	; 0xfd
 800ce52:	73fb      	strb	r3, [r7, #15]
                break;
 800ce54:	e006      	b.n	800ce64 <bmm150_set_op_mode+0xcc>
        }
    }
 800ce56:	bf00      	nop
 800ce58:	e004      	b.n	800ce64 <bmm150_set_op_mode+0xcc>
                break;
 800ce5a:	bf00      	nop
 800ce5c:	e002      	b.n	800ce64 <bmm150_set_op_mode+0xcc>
                break;
 800ce5e:	bf00      	nop
 800ce60:	e000      	b.n	800ce64 <bmm150_set_op_mode+0xcc>
                break;
 800ce62:	bf00      	nop

    return rslt;
 800ce64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3710      	adds	r7, #16
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}

0800ce70 <bmm150_set_presetmode>:

/*!
 * @brief This API is used to set the preset mode of the sensor.
 */
int8_t bmm150_set_presetmode(struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t preset_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800ce7a:	6838      	ldr	r0, [r7, #0]
 800ce7c:	f000 f974 	bl	800d168 <null_ptr_check>
 800ce80:	4603      	mov	r3, r0
 800ce82:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800ce84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d154      	bne.n	800cf36 <bmm150_set_presetmode+0xc6>
    {
        preset_mode = settings->preset_mode;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	795b      	ldrb	r3, [r3, #5]
 800ce90:	73bb      	strb	r3, [r7, #14]

        switch (preset_mode)
 800ce92:	7bbb      	ldrb	r3, [r7, #14]
 800ce94:	3b01      	subs	r3, #1
 800ce96:	2b03      	cmp	r3, #3
 800ce98:	d84a      	bhi.n	800cf30 <bmm150_set_presetmode+0xc0>
 800ce9a:	a201      	add	r2, pc, #4	; (adr r2, 800cea0 <bmm150_set_presetmode+0x30>)
 800ce9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cea0:	0800ceb1 	.word	0x0800ceb1
 800cea4:	0800ced1 	.word	0x0800ced1
 800cea8:	0800cef1 	.word	0x0800cef1
 800ceac:	0800cf11 	.word	0x0800cf11
            case BMM150_PRESETMODE_LOWPOWER:

                /* Set the data rate x,y,z repetition
                 * for Low Power mode
                 */
                settings->data_rate = BMM150_DATA_RATE_10HZ;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_LOWPOWER;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2201      	movs	r2, #1
 800ceba:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_LOWPOWER;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2201      	movs	r2, #1
 800cec0:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800cec2:	6839      	ldr	r1, [r7, #0]
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f000 faf6 	bl	800d4b6 <set_odr_xyz_rep>
 800ceca:	4603      	mov	r3, r0
 800cecc:	73fb      	strb	r3, [r7, #15]
                break;
 800cece:	e033      	b.n	800cf38 <bmm150_set_presetmode+0xc8>
            case BMM150_PRESETMODE_REGULAR:

                /* Set the data rate x,y,z repetition
                 * for Regular mode
                 */
                settings->data_rate = BMM150_DATA_RATE_10HZ;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2200      	movs	r2, #0
 800ced4:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_REGULAR;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	2204      	movs	r2, #4
 800ceda:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_REGULAR;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2207      	movs	r2, #7
 800cee0:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800cee2:	6839      	ldr	r1, [r7, #0]
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f000 fae6 	bl	800d4b6 <set_odr_xyz_rep>
 800ceea:	4603      	mov	r3, r0
 800ceec:	73fb      	strb	r3, [r7, #15]
                break;
 800ceee:	e023      	b.n	800cf38 <bmm150_set_presetmode+0xc8>
            case BMM150_PRESETMODE_HIGHACCURACY:

                /* Set the data rate x,y,z repetition
                 * for High Accuracy mode *
                 */
                settings->data_rate = BMM150_DATA_RATE_20HZ;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2205      	movs	r2, #5
 800cef4:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_HIGHACCURACY;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2217      	movs	r2, #23
 800cefa:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_HIGHACCURACY;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	2229      	movs	r2, #41	; 0x29
 800cf00:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800cf02:	6839      	ldr	r1, [r7, #0]
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f000 fad6 	bl	800d4b6 <set_odr_xyz_rep>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	73fb      	strb	r3, [r7, #15]
                break;
 800cf0e:	e013      	b.n	800cf38 <bmm150_set_presetmode+0xc8>
            case BMM150_PRESETMODE_ENHANCED:

                /* Set the data rate x,y,z repetition
                 * for Enhanced Accuracy mode
                 */
                settings->data_rate = BMM150_DATA_RATE_10HZ;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2200      	movs	r2, #0
 800cf14:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_ENHANCED;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	2207      	movs	r2, #7
 800cf1a:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_ENHANCED;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	220d      	movs	r2, #13
 800cf20:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800cf22:	6839      	ldr	r1, [r7, #0]
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f000 fac6 	bl	800d4b6 <set_odr_xyz_rep>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	73fb      	strb	r3, [r7, #15]
                break;
 800cf2e:	e003      	b.n	800cf38 <bmm150_set_presetmode+0xc8>
            default:
                rslt = BMM150_E_INVALID_CONFIG;
 800cf30:	23fd      	movs	r3, #253	; 0xfd
 800cf32:	73fb      	strb	r3, [r7, #15]
                break;
 800cf34:	e000      	b.n	800cf38 <bmm150_set_presetmode+0xc8>
        }
    }
 800cf36:	bf00      	nop

    return rslt;
 800cf38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	3710      	adds	r7, #16
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}

0800cf44 <bmm150_set_sensor_settings>:
 * and the dev structure configuration
 */
int8_t bmm150_set_sensor_settings(uint16_t desired_settings,
                                  const struct bmm150_settings *settings,
                                  struct bmm150_dev *dev)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b086      	sub	sp, #24
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	60b9      	str	r1, [r7, #8]
 800cf4e:	607a      	str	r2, [r7, #4]
 800cf50:	81fb      	strh	r3, [r7, #14]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f000 f908 	bl	800d168 <null_ptr_check>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800cf5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d14e      	bne.n	800d002 <bmm150_set_sensor_settings+0xbe>
    {
        if (are_settings_changed(MODE_SETTING_SEL, desired_settings))
 800cf64:	89fb      	ldrh	r3, [r7, #14]
 800cf66:	4619      	mov	r1, r3
 800cf68:	200f      	movs	r0, #15
 800cf6a:	f000 fafa 	bl	800d562 <are_settings_changed>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d007      	beq.n	800cf84 <bmm150_set_sensor_settings+0x40>
        {
            /* ODR, Control measurement, XY,Z repetition values */
            rslt = mode_settings(desired_settings, settings, dev);
 800cf74:	89fb      	ldrh	r3, [r7, #14]
 800cf76:	687a      	ldr	r2, [r7, #4]
 800cf78:	68b9      	ldr	r1, [r7, #8]
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f000 fb0b 	bl	800d596 <mode_settings>
 800cf80:	4603      	mov	r3, r0
 800cf82:	75fb      	strb	r3, [r7, #23]
        }

        if ((!rslt) && are_settings_changed(INTERRUPT_PIN_SETTING_SEL, desired_settings))
 800cf84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d110      	bne.n	800cfae <bmm150_set_sensor_settings+0x6a>
 800cf8c:	89fb      	ldrh	r3, [r7, #14]
 800cf8e:	4619      	mov	r1, r3
 800cf90:	f44f 70f8 	mov.w	r0, #496	; 0x1f0
 800cf94:	f000 fae5 	bl	800d562 <are_settings_changed>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d007      	beq.n	800cfae <bmm150_set_sensor_settings+0x6a>
        {
            /* Interrupt pin settings */
            rslt = interrupt_pin_settings(desired_settings, settings, dev);
 800cf9e:	89fb      	ldrh	r3, [r7, #14]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	68b9      	ldr	r1, [r7, #8]
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f000 fb31 	bl	800d60c <interrupt_pin_settings>
 800cfaa:	4603      	mov	r3, r0
 800cfac:	75fb      	strb	r3, [r7, #23]
        }

        if ((!rslt) && are_settings_changed(INTERRUPT_CONFIG_SEL, desired_settings))
 800cfae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d110      	bne.n	800cfd8 <bmm150_set_sensor_settings+0x94>
 800cfb6:	89fb      	ldrh	r3, [r7, #14]
 800cfb8:	4619      	mov	r1, r3
 800cfba:	f44f 50f0 	mov.w	r0, #7680	; 0x1e00
 800cfbe:	f000 fad0 	bl	800d562 <are_settings_changed>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d007      	beq.n	800cfd8 <bmm150_set_sensor_settings+0x94>
        {
            /* Interrupt configuration settings */
            rslt = interrupt_config(desired_settings, settings, dev);
 800cfc8:	89fb      	ldrh	r3, [r7, #14]
 800cfca:	687a      	ldr	r2, [r7, #4]
 800cfcc:	68b9      	ldr	r1, [r7, #8]
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f000 fbaa 	bl	800d728 <interrupt_config>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	75fb      	strb	r3, [r7, #23]
        }

        if ((!rslt) && are_settings_changed(INTERRUPT_THRESHOLD_CONFIG_SEL, desired_settings))
 800cfd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d110      	bne.n	800d002 <bmm150_set_sensor_settings+0xbe>
 800cfe0:	89fb      	ldrh	r3, [r7, #14]
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	f44f 40c0 	mov.w	r0, #24576	; 0x6000
 800cfe8:	f000 fabb 	bl	800d562 <are_settings_changed>
 800cfec:	4603      	mov	r3, r0
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d007      	beq.n	800d002 <bmm150_set_sensor_settings+0xbe>
        {
            /* Interrupt threshold settings */
            rslt = interrupt_threshold_settings(desired_settings, settings, dev);
 800cff2:	89fb      	ldrh	r3, [r7, #14]
 800cff4:	687a      	ldr	r2, [r7, #4]
 800cff6:	68b9      	ldr	r1, [r7, #8]
 800cff8:	4618      	mov	r0, r3
 800cffa:	f000 fc0f 	bl	800d81c <interrupt_threshold_settings>
 800cffe:	4603      	mov	r3, r0
 800d000:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 800d002:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d006:	4618      	mov	r0, r3
 800d008:	3718      	adds	r7, #24
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}

0800d00e <bmm150_read_mag_data>:
 * @brief This API is used to read the magnetometer data from registers
 * 0x42 to 0x49 and update the dev structure with the
 * compensated mag data in micro-tesla.
 */
int8_t bmm150_read_mag_data(struct bmm150_mag_data *mag_data, struct bmm150_dev *dev)
{
 800d00e:	b580      	push	{r7, lr}
 800d010:	b088      	sub	sp, #32
 800d012:	af00      	add	r7, sp, #0
 800d014:	6078      	str	r0, [r7, #4]
 800d016:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    int16_t msb_data;
    uint8_t reg_data[BMM150_LEN_XYZR_DATA] = { 0 };
 800d018:	2300      	movs	r3, #0
 800d01a:	617b      	str	r3, [r7, #20]
 800d01c:	2300      	movs	r3, #0
 800d01e:	61bb      	str	r3, [r7, #24]
    struct bmm150_raw_mag_data raw_mag_data;

    /* Read the mag data registers */
    rslt = bmm150_get_regs(BMM150_REG_DATA_X_LSB, reg_data, BMM150_LEN_XYZR_DATA, dev);
 800d020:	f107 0114 	add.w	r1, r7, #20
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	2208      	movs	r2, #8
 800d028:	2042      	movs	r0, #66	; 0x42
 800d02a:	f7ff fe84 	bl	800cd36 <bmm150_get_regs>
 800d02e:	4603      	mov	r3, r0
 800d030:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d032:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d15d      	bne.n	800d0f6 <bmm150_read_mag_data+0xe8>
    {
        /* Mag X axis data */
        reg_data[0] = BMM150_GET_BITS(reg_data[0], BMM150_DATA_X);
 800d03a:	7d3b      	ldrb	r3, [r7, #20]
 800d03c:	08db      	lsrs	r3, r3, #3
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	753b      	strb	r3, [r7, #20]

        /* Shift the MSB data to left by 5 bits */
        /* Multiply by 32 to get the shift left by 5 value */
        msb_data = ((int16_t)((int8_t)reg_data[1])) * 32;
 800d042:	7d7b      	ldrb	r3, [r7, #21]
 800d044:	b25b      	sxtb	r3, r3
 800d046:	b29b      	uxth	r3, r3
 800d048:	015b      	lsls	r3, r3, #5
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	83bb      	strh	r3, [r7, #28]

        /* Raw mag X axis data */
        raw_mag_data.raw_datax = (int16_t)(msb_data | reg_data[0]);
 800d04e:	7d3b      	ldrb	r3, [r7, #20]
 800d050:	b21a      	sxth	r2, r3
 800d052:	8bbb      	ldrh	r3, [r7, #28]
 800d054:	4313      	orrs	r3, r2
 800d056:	b21b      	sxth	r3, r3
 800d058:	81bb      	strh	r3, [r7, #12]

        /* Mag Y axis data */
        reg_data[2] = BMM150_GET_BITS(reg_data[2], BMM150_DATA_Y);
 800d05a:	7dbb      	ldrb	r3, [r7, #22]
 800d05c:	08db      	lsrs	r3, r3, #3
 800d05e:	b2db      	uxtb	r3, r3
 800d060:	75bb      	strb	r3, [r7, #22]

        /* Shift the MSB data to left by 5 bits */
        /* Multiply by 32 to get the shift left by 5 value */
        msb_data = ((int16_t)((int8_t)reg_data[3])) * 32;
 800d062:	7dfb      	ldrb	r3, [r7, #23]
 800d064:	b25b      	sxtb	r3, r3
 800d066:	b29b      	uxth	r3, r3
 800d068:	015b      	lsls	r3, r3, #5
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	83bb      	strh	r3, [r7, #28]

        /* Raw mag Y axis data */
        raw_mag_data.raw_datay = (int16_t)(msb_data | reg_data[2]);
 800d06e:	7dbb      	ldrb	r3, [r7, #22]
 800d070:	b21a      	sxth	r2, r3
 800d072:	8bbb      	ldrh	r3, [r7, #28]
 800d074:	4313      	orrs	r3, r2
 800d076:	b21b      	sxth	r3, r3
 800d078:	81fb      	strh	r3, [r7, #14]

        /* Mag Z axis data */
        reg_data[4] = BMM150_GET_BITS(reg_data[4], BMM150_DATA_Z);
 800d07a:	7e3b      	ldrb	r3, [r7, #24]
 800d07c:	085b      	lsrs	r3, r3, #1
 800d07e:	b2db      	uxtb	r3, r3
 800d080:	763b      	strb	r3, [r7, #24]

        /* Shift the MSB data to left by 7 bits */
        /* Multiply by 128 to get the shift left by 7 value */
        msb_data = ((int16_t)((int8_t)reg_data[5])) * 128;
 800d082:	7e7b      	ldrb	r3, [r7, #25]
 800d084:	b25b      	sxtb	r3, r3
 800d086:	b29b      	uxth	r3, r3
 800d088:	01db      	lsls	r3, r3, #7
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	83bb      	strh	r3, [r7, #28]

        /* Raw mag Z axis data */
        raw_mag_data.raw_dataz = (int16_t)(msb_data | reg_data[4]);
 800d08e:	7e3b      	ldrb	r3, [r7, #24]
 800d090:	b21a      	sxth	r2, r3
 800d092:	8bbb      	ldrh	r3, [r7, #28]
 800d094:	4313      	orrs	r3, r2
 800d096:	b21b      	sxth	r3, r3
 800d098:	823b      	strh	r3, [r7, #16]

        /* Mag R-HALL data */
        reg_data[6] = BMM150_GET_BITS(reg_data[6], BMM150_DATA_RHALL);
 800d09a:	7ebb      	ldrb	r3, [r7, #26]
 800d09c:	089b      	lsrs	r3, r3, #2
 800d09e:	b2db      	uxtb	r3, r3
 800d0a0:	76bb      	strb	r3, [r7, #26]
        raw_mag_data.raw_data_r = (uint16_t)(((uint16_t)reg_data[7] << 6) | reg_data[6]);
 800d0a2:	7efb      	ldrb	r3, [r7, #27]
 800d0a4:	019b      	lsls	r3, r3, #6
 800d0a6:	b21a      	sxth	r2, r3
 800d0a8:	7ebb      	ldrb	r3, [r7, #26]
 800d0aa:	b21b      	sxth	r3, r3
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	b21b      	sxth	r3, r3
 800d0b0:	b29b      	uxth	r3, r3
 800d0b2:	827b      	strh	r3, [r7, #18]

        /* Compensated Mag X data in int16_t format */
        mag_data->x = compensate_x(raw_mag_data.raw_datax, raw_mag_data.raw_data_r, dev);
 800d0b4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d0b8:	8a79      	ldrh	r1, [r7, #18]
 800d0ba:	683a      	ldr	r2, [r7, #0]
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f000 fbde 	bl	800d87e <compensate_x>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	801a      	strh	r2, [r3, #0]

        /* Compensated Mag Y data in int16_t format */
        mag_data->y = compensate_y(raw_mag_data.raw_datay, raw_mag_data.raw_data_r, dev);
 800d0ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d0ce:	8a79      	ldrh	r1, [r7, #18]
 800d0d0:	683a      	ldr	r2, [r7, #0]
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	f000 fc65 	bl	800d9a2 <compensate_y>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	461a      	mov	r2, r3
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	805a      	strh	r2, [r3, #2]

        /* Compensated Mag Z data in int16_t format */
        mag_data->z = compensate_z(raw_mag_data.raw_dataz, raw_mag_data.raw_data_r, dev);
 800d0e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d0e4:	8a79      	ldrh	r1, [r7, #18]
 800d0e6:	683a      	ldr	r2, [r7, #0]
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	f000 fceb 	bl	800dac4 <compensate_z>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	461a      	mov	r2, r3
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	809a      	strh	r2, [r3, #4]
    }

    return rslt;
 800d0f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3720      	adds	r7, #32
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}

0800d102 <bmm150_get_interrupt_status>:
/*!
 * @brief This API is used to get the status flags of all interrupt
 * which is used to check for the assertion of interrupts
 */
int8_t bmm150_get_interrupt_status(struct bmm150_dev *dev)
{
 800d102:	b580      	push	{r7, lr}
 800d104:	b084      	sub	sp, #16
 800d106:	af00      	add	r7, sp, #0
 800d108:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t interrupt_status;
    uint8_t data_ready_status;

    /* Read the data ready status from the register 0x48 */
    rslt = bmm150_get_regs(BMM150_REG_DATA_READY_STATUS, &data_ready_status, 1, dev);
 800d10a:	f107 010d 	add.w	r1, r7, #13
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2201      	movs	r2, #1
 800d112:	2048      	movs	r0, #72	; 0x48
 800d114:	f7ff fe0f 	bl	800cd36 <bmm150_get_regs>
 800d118:	4603      	mov	r3, r0
 800d11a:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d11c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d11b      	bne.n	800d15c <bmm150_get_interrupt_status+0x5a>
    {
        /* Read the interrupt status from the register 0x50 */
        rslt = bmm150_get_regs(BMM150_REG_INTERRUPT_STATUS, &interrupt_status, 1, dev);
 800d124:	f107 010e 	add.w	r1, r7, #14
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2201      	movs	r2, #1
 800d12c:	204a      	movs	r0, #74	; 0x4a
 800d12e:	f7ff fe02 	bl	800cd36 <bmm150_get_regs>
 800d132:	4603      	mov	r3, r0
 800d134:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 800d136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d10e      	bne.n	800d15c <bmm150_get_interrupt_status+0x5a>
        {
            /* Mask and store the data ready status bit */
            data_ready_status = BMM150_GET_BITS_POS_0(data_ready_status, BMM150_DRDY_STATUS);
 800d13e:	7b7b      	ldrb	r3, [r7, #13]
 800d140:	f003 0301 	and.w	r3, r3, #1
 800d144:	b2db      	uxtb	r3, r3
 800d146:	737b      	strb	r3, [r7, #13]

            /* Store the entire interrupt status in dev */
            dev->int_status = (data_ready_status << 8) | interrupt_status;
 800d148:	7b7b      	ldrb	r3, [r7, #13]
 800d14a:	021b      	lsls	r3, r3, #8
 800d14c:	b21a      	sxth	r2, r3
 800d14e:	7bbb      	ldrb	r3, [r7, #14]
 800d150:	b21b      	sxth	r3, r3
 800d152:	4313      	orrs	r3, r2
 800d154:	b21b      	sxth	r3, r3
 800d156:	b29a      	uxth	r2, r3
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	851a      	strh	r2, [r3, #40]	; 0x28
        }
    }

    return rslt;
 800d15c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d160:	4618      	mov	r0, r3
 800d162:	3710      	adds	r7, #16
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}

0800d168 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmm150_dev *dev)
{
 800d168:	b480      	push	{r7}
 800d16a:	b085      	sub	sp, #20
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d00f      	beq.n	800d196 <null_ptr_check+0x2e>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d00b      	beq.n	800d196 <null_ptr_check+0x2e>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	691b      	ldr	r3, [r3, #16]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d007      	beq.n	800d196 <null_ptr_check+0x2e>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	695b      	ldr	r3, [r3, #20]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d003      	beq.n	800d196 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 800d192:	2b00      	cmp	r3, #0
 800d194:	d102      	bne.n	800d19c <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMM150_E_NULL_PTR;
 800d196:	23ff      	movs	r3, #255	; 0xff
 800d198:	73fb      	strb	r3, [r7, #15]
 800d19a:	e001      	b.n	800d1a0 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMM150_OK;
 800d19c:	2300      	movs	r3, #0
 800d19e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d1a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3714      	adds	r7, #20
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr

0800d1b0 <set_power_control_bit>:

/*!
 * @brief This internal API sets/resets the power control bit of 0x4B register.
 */
static int8_t set_power_control_bit(uint8_t pwrcntrl_bit, struct bmm150_dev *dev)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	6039      	str	r1, [r7, #0]
 800d1ba:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data = 0;
 800d1bc:	2300      	movs	r3, #0
 800d1be:	73bb      	strb	r3, [r7, #14]

    /* Power control register 0x4B is read */
    rslt = bmm150_get_regs(BMM150_REG_POWER_CONTROL, &reg_data, 1, dev);
 800d1c0:	f107 010e 	add.w	r1, r7, #14
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	204b      	movs	r0, #75	; 0x4b
 800d1ca:	f7ff fdb4 	bl	800cd36 <bmm150_get_regs>
 800d1ce:	4603      	mov	r3, r0
 800d1d0:	73fb      	strb	r3, [r7, #15]

    /* Proceed if everything is fine until now */
    if (rslt == BMM150_OK)
 800d1d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d11e      	bne.n	800d218 <set_power_control_bit+0x68>
    {
        /* Sets the value of power control bit */
        reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_PWR_CNTRL, pwrcntrl_bit);
 800d1da:	7bbb      	ldrb	r3, [r7, #14]
 800d1dc:	b25b      	sxtb	r3, r3
 800d1de:	f023 0301 	bic.w	r3, r3, #1
 800d1e2:	b25a      	sxtb	r2, r3
 800d1e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d1e8:	f003 0301 	and.w	r3, r3, #1
 800d1ec:	b25b      	sxtb	r3, r3
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	b25b      	sxtb	r3, r3
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_POWER_CONTROL, &reg_data, 1, dev);
 800d1f6:	f107 010e 	add.w	r1, r7, #14
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	2201      	movs	r2, #1
 800d1fe:	204b      	movs	r0, #75	; 0x4b
 800d200:	f7ff fd6d 	bl	800ccde <bmm150_set_regs>
 800d204:	4603      	mov	r3, r0
 800d206:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 800d208:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d103      	bne.n	800d218 <set_power_control_bit+0x68>
        {
            /* Store the power control bit
             * value in dev structure
             */
            dev->pwr_cntrl_bit = pwrcntrl_bit;
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	79fa      	ldrb	r2, [r7, #7]
 800d214:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        }
    }

    return rslt;
 800d218:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d21c:	4618      	mov	r0, r3
 800d21e:	3710      	adds	r7, #16
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}

0800d224 <read_trim_registers>:
/*!
 * @brief This internal API reads the trim registers of the sensor and stores
 * the trim values in the "trim_data" of device structure.
 */
static int8_t read_trim_registers(struct bmm150_dev *dev)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b088      	sub	sp, #32
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t trim_x1y1[2] = { 0 };
 800d22c:	2300      	movs	r3, #0
 800d22e:	833b      	strh	r3, [r7, #24]
    uint8_t trim_xyz_data[4] = { 0 };
 800d230:	2300      	movs	r3, #0
 800d232:	617b      	str	r3, [r7, #20]
    uint8_t trim_xy1xy2[10] = { 0 };
 800d234:	2300      	movs	r3, #0
 800d236:	60bb      	str	r3, [r7, #8]
 800d238:	f107 030c 	add.w	r3, r7, #12
 800d23c:	2200      	movs	r2, #0
 800d23e:	601a      	str	r2, [r3, #0]
 800d240:	809a      	strh	r2, [r3, #4]
    uint16_t temp_msb = 0;
 800d242:	2300      	movs	r3, #0
 800d244:	83bb      	strh	r3, [r7, #28]

    /* Trim register value is read */
    rslt = bmm150_get_regs(BMM150_DIG_X1, trim_x1y1, 2, dev);
 800d246:	f107 0118 	add.w	r1, r7, #24
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2202      	movs	r2, #2
 800d24e:	205d      	movs	r0, #93	; 0x5d
 800d250:	f7ff fd71 	bl	800cd36 <bmm150_get_regs>
 800d254:	4603      	mov	r3, r0
 800d256:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d258:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d16e      	bne.n	800d33e <read_trim_registers+0x11a>
    {
        rslt = bmm150_get_regs(BMM150_DIG_Z4_LSB, trim_xyz_data, 4, dev);
 800d260:	f107 0114 	add.w	r1, r7, #20
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2204      	movs	r2, #4
 800d268:	2062      	movs	r0, #98	; 0x62
 800d26a:	f7ff fd64 	bl	800cd36 <bmm150_get_regs>
 800d26e:	4603      	mov	r3, r0
 800d270:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMM150_OK)
 800d272:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d161      	bne.n	800d33e <read_trim_registers+0x11a>
        {
            rslt = bmm150_get_regs(BMM150_DIG_Z2_LSB, trim_xy1xy2, 10, dev);
 800d27a:	f107 0108 	add.w	r1, r7, #8
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	220a      	movs	r2, #10
 800d282:	2068      	movs	r0, #104	; 0x68
 800d284:	f7ff fd57 	bl	800cd36 <bmm150_get_regs>
 800d288:	4603      	mov	r3, r0
 800d28a:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMM150_OK)
 800d28c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d154      	bne.n	800d33e <read_trim_registers+0x11a>
            {
                /* Trim data which is read is updated
                 * in the device structure
                 */
                dev->trim_data.dig_x1 = (int8_t)trim_x1y1[0];//
 800d294:	7e3b      	ldrb	r3, [r7, #24]
 800d296:	b25a      	sxtb	r2, r3
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	761a      	strb	r2, [r3, #24]
                dev->trim_data.dig_y1 = (int8_t)trim_x1y1[1];//
 800d29c:	7e7b      	ldrb	r3, [r7, #25]
 800d29e:	b25a      	sxtb	r2, r3
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	765a      	strb	r2, [r3, #25]
                dev->trim_data.dig_x2 = (int8_t)trim_xyz_data[2];//
 800d2a4:	7dbb      	ldrb	r3, [r7, #22]
 800d2a6:	b25a      	sxtb	r2, r3
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	769a      	strb	r2, [r3, #26]
                dev->trim_data.dig_y2 = (int8_t)trim_xyz_data[3];//
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
 800d2ae:	b25a      	sxtb	r2, r3
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	76da      	strb	r2, [r3, #27]
                temp_msb = ((uint16_t)trim_xy1xy2[3]) << 8;
 800d2b4:	7afb      	ldrb	r3, [r7, #11]
 800d2b6:	b29b      	uxth	r3, r3
 800d2b8:	021b      	lsls	r3, r3, #8
 800d2ba:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z1 = (uint16_t)(temp_msb | trim_xy1xy2[2]);//
 800d2bc:	7abb      	ldrb	r3, [r7, #10]
 800d2be:	b29a      	uxth	r2, r3
 800d2c0:	8bbb      	ldrh	r3, [r7, #28]
 800d2c2:	4313      	orrs	r3, r2
 800d2c4:	b29a      	uxth	r2, r3
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	839a      	strh	r2, [r3, #28]
                temp_msb = ((uint16_t)trim_xy1xy2[1]) << 8;
 800d2ca:	7a7b      	ldrb	r3, [r7, #9]
 800d2cc:	b29b      	uxth	r3, r3
 800d2ce:	021b      	lsls	r3, r3, #8
 800d2d0:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z2 = (int16_t)(temp_msb | trim_xy1xy2[0]);//
 800d2d2:	7a3b      	ldrb	r3, [r7, #8]
 800d2d4:	b29a      	uxth	r2, r3
 800d2d6:	8bbb      	ldrh	r3, [r7, #28]
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	b29b      	uxth	r3, r3
 800d2dc:	b21a      	sxth	r2, r3
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	83da      	strh	r2, [r3, #30]
                temp_msb = ((uint16_t)trim_xy1xy2[7]) << 8;
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
 800d2e4:	b29b      	uxth	r3, r3
 800d2e6:	021b      	lsls	r3, r3, #8
 800d2e8:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z3 = (int16_t)(temp_msb | trim_xy1xy2[6]);//
 800d2ea:	7bbb      	ldrb	r3, [r7, #14]
 800d2ec:	b29a      	uxth	r2, r3
 800d2ee:	8bbb      	ldrh	r3, [r7, #28]
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	b29b      	uxth	r3, r3
 800d2f4:	b21a      	sxth	r2, r3
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	841a      	strh	r2, [r3, #32]
                temp_msb = ((uint16_t)trim_xyz_data[1]) << 8;
 800d2fa:	7d7b      	ldrb	r3, [r7, #21]
 800d2fc:	b29b      	uxth	r3, r3
 800d2fe:	021b      	lsls	r3, r3, #8
 800d300:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z4 = (int16_t)(temp_msb | trim_xyz_data[0]);//
 800d302:	7d3b      	ldrb	r3, [r7, #20]
 800d304:	b29a      	uxth	r2, r3
 800d306:	8bbb      	ldrh	r3, [r7, #28]
 800d308:	4313      	orrs	r3, r2
 800d30a:	b29b      	uxth	r3, r3
 800d30c:	b21a      	sxth	r2, r3
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	845a      	strh	r2, [r3, #34]	; 0x22
                dev->trim_data.dig_xy1 = trim_xy1xy2[9];//
 800d312:	7c7a      	ldrb	r2, [r7, #17]
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                dev->trim_data.dig_xy2 = (int8_t)trim_xy1xy2[8];//
 800d31a:	7c3b      	ldrb	r3, [r7, #16]
 800d31c:	b25a      	sxtb	r2, r3
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                temp_msb = ((uint16_t)(trim_xy1xy2[5] & 0x7F)) << 8;
 800d324:	7b7b      	ldrb	r3, [r7, #13]
 800d326:	021b      	lsls	r3, r3, #8
 800d328:	b29b      	uxth	r3, r3
 800d32a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800d32e:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_xyz1 = (uint16_t)(temp_msb | trim_xy1xy2[4]);//
 800d330:	7b3b      	ldrb	r3, [r7, #12]
 800d332:	b29a      	uxth	r2, r3
 800d334:	8bbb      	ldrh	r3, [r7, #28]
 800d336:	4313      	orrs	r3, r2
 800d338:	b29a      	uxth	r2, r3
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	84da      	strh	r2, [r3, #38]	; 0x26
            }
        }
    }

    return rslt;
 800d33e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d342:	4618      	mov	r0, r3
 800d344:	3720      	adds	r7, #32
 800d346:	46bd      	mov	sp, r7
 800d348:	bd80      	pop	{r7, pc}

0800d34a <write_op_mode>:
/*!
 * @brief This internal API writes the op_mode value in the Opmode bits
 * (bits 1 and 2) of 0x4C register.
 */
static int8_t write_op_mode(uint8_t op_mode, struct bmm150_dev *dev)
{
 800d34a:	b580      	push	{r7, lr}
 800d34c:	b084      	sub	sp, #16
 800d34e:	af00      	add	r7, sp, #0
 800d350:	4603      	mov	r3, r0
 800d352:	6039      	str	r1, [r7, #0]
 800d354:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data;

    /* Read the 0x4C register */
    rslt = bmm150_get_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d356:	f107 010e 	add.w	r1, r7, #14
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	2201      	movs	r2, #1
 800d35e:	204c      	movs	r0, #76	; 0x4c
 800d360:	f7ff fce9 	bl	800cd36 <bmm150_get_regs>
 800d364:	4603      	mov	r3, r0
 800d366:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d368:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d117      	bne.n	800d3a0 <write_op_mode+0x56>
    {
        /* Set the op_mode value in Opmode bits of 0x4C */
        reg_data = BMM150_SET_BITS(reg_data, BMM150_OP_MODE, op_mode);
 800d370:	7bbb      	ldrb	r3, [r7, #14]
 800d372:	b25b      	sxtb	r3, r3
 800d374:	f023 0306 	bic.w	r3, r3, #6
 800d378:	b25a      	sxtb	r2, r3
 800d37a:	79fb      	ldrb	r3, [r7, #7]
 800d37c:	005b      	lsls	r3, r3, #1
 800d37e:	b25b      	sxtb	r3, r3
 800d380:	f003 0306 	and.w	r3, r3, #6
 800d384:	b25b      	sxtb	r3, r3
 800d386:	4313      	orrs	r3, r2
 800d388:	b25b      	sxtb	r3, r3
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d38e:	f107 010e 	add.w	r1, r7, #14
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	2201      	movs	r2, #1
 800d396:	204c      	movs	r0, #76	; 0x4c
 800d398:	f7ff fca1 	bl	800ccde <bmm150_set_regs>
 800d39c:	4603      	mov	r3, r0
 800d39e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d3a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	3710      	adds	r7, #16
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}

0800d3ac <suspend_to_sleep_mode>:
/*!
 * @brief This internal API sets the device from suspend to sleep mode
 * by setting the power control bit to '1' of 0x4B register
 */
static int8_t suspend_to_sleep_mode(struct bmm150_dev *dev)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b084      	sub	sp, #16
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f7ff fed7 	bl	800d168 <null_ptr_check>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800d3be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d112      	bne.n	800d3ec <suspend_to_sleep_mode+0x40>
    {
        if (dev->pwr_cntrl_bit == BMM150_POWER_CNTRL_DISABLE)
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d10d      	bne.n	800d3ec <suspend_to_sleep_mode+0x40>
        {
            rslt = set_power_control_bit(BMM150_POWER_CNTRL_ENABLE, dev);
 800d3d0:	6879      	ldr	r1, [r7, #4]
 800d3d2:	2001      	movs	r0, #1
 800d3d4:	f7ff feec 	bl	800d1b0 <set_power_control_bit>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	73fb      	strb	r3, [r7, #15]

            /* Start-up time delay of 3ms */
            dev->delay_us(BMM150_START_UP_TIME, dev->intf_ptr);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	695b      	ldr	r3, [r3, #20]
 800d3e0:	687a      	ldr	r2, [r7, #4]
 800d3e2:	6852      	ldr	r2, [r2, #4]
 800d3e4:	4611      	mov	r1, r2
 800d3e6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800d3ea:	4798      	blx	r3
        }
    }

    return rslt;
 800d3ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	3710      	adds	r7, #16
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	bd80      	pop	{r7, pc}

0800d3f8 <set_xy_rep>:

/*!
 * @brief This internal API sets the xy repetition value in the 0x51 register.
 */
static int8_t set_xy_rep(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b084      	sub	sp, #16
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t rep_xy;

    /* Set the xy repetition */
    rep_xy = settings->xy_rep;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	78db      	ldrb	r3, [r3, #3]
 800d406:	73bb      	strb	r3, [r7, #14]
    rslt = bmm150_set_regs(BMM150_REG_REP_XY, &rep_xy, 1, dev);
 800d408:	f107 010e 	add.w	r1, r7, #14
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	2201      	movs	r2, #1
 800d410:	2051      	movs	r0, #81	; 0x51
 800d412:	f7ff fc64 	bl	800ccde <bmm150_set_regs>
 800d416:	4603      	mov	r3, r0
 800d418:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800d41a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3710      	adds	r7, #16
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}

0800d426 <set_z_rep>:

/*!
 * @brief This internal API sets the z repetition value in the 0x52 register.
 */
static int8_t set_z_rep(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b084      	sub	sp, #16
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
 800d42e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t rep_z;

    /* Set the z repetition */
    rep_z = settings->z_rep;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	791b      	ldrb	r3, [r3, #4]
 800d434:	73bb      	strb	r3, [r7, #14]
    rslt = bmm150_set_regs(BMM150_REG_REP_Z, &rep_z, 1, dev);
 800d436:	f107 010e 	add.w	r1, r7, #14
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	2201      	movs	r2, #1
 800d43e:	2052      	movs	r0, #82	; 0x52
 800d440:	f7ff fc4d 	bl	800ccde <bmm150_set_regs>
 800d444:	4603      	mov	r3, r0
 800d446:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800d448:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3710      	adds	r7, #16
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}

0800d454 <set_odr>:

/*!
 * @brief This internal API is used to set the output data rate of the sensor.
 */
static int8_t set_odr(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b084      	sub	sp, #16
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
 800d45c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    /* Read the 0x4C register */
    rslt = bmm150_get_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d45e:	f107 010e 	add.w	r1, r7, #14
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	2201      	movs	r2, #1
 800d466:	204c      	movs	r0, #76	; 0x4c
 800d468:	f7ff fc65 	bl	800cd36 <bmm150_get_regs>
 800d46c:	4603      	mov	r3, r0
 800d46e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d118      	bne.n	800d4aa <set_odr+0x56>
    {
        /* Set the ODR value */
        reg_data = BMM150_SET_BITS(reg_data, BMM150_ODR, settings->data_rate);
 800d478:	7bbb      	ldrb	r3, [r7, #14]
 800d47a:	b25b      	sxtb	r3, r3
 800d47c:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800d480:	b25a      	sxtb	r2, r3
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	789b      	ldrb	r3, [r3, #2]
 800d486:	00db      	lsls	r3, r3, #3
 800d488:	b25b      	sxtb	r3, r3
 800d48a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d48e:	b25b      	sxtb	r3, r3
 800d490:	4313      	orrs	r3, r2
 800d492:	b25b      	sxtb	r3, r3
 800d494:	b2db      	uxtb	r3, r3
 800d496:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d498:	f107 010e 	add.w	r1, r7, #14
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	2201      	movs	r2, #1
 800d4a0:	204c      	movs	r0, #76	; 0x4c
 800d4a2:	f7ff fc1c 	bl	800ccde <bmm150_set_regs>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d4aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3710      	adds	r7, #16
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}

0800d4b6 <set_odr_xyz_rep>:

/*!
 * @brief This internal API sets the preset mode ODR and repetition settings.
 */
static int8_t set_odr_xyz_rep(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d4b6:	b580      	push	{r7, lr}
 800d4b8:	b084      	sub	sp, #16
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	6078      	str	r0, [r7, #4]
 800d4be:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Set the ODR */
    rslt = set_odr(settings, dev);
 800d4c0:	6839      	ldr	r1, [r7, #0]
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f7ff ffc6 	bl	800d454 <set_odr>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d4cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d10f      	bne.n	800d4f4 <set_odr_xyz_rep+0x3e>
    {
        /* Set the XY-repetitions number */
        rslt = set_xy_rep(settings, dev);
 800d4d4:	6839      	ldr	r1, [r7, #0]
 800d4d6:	6878      	ldr	r0, [r7, #4]
 800d4d8:	f7ff ff8e 	bl	800d3f8 <set_xy_rep>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 800d4e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d105      	bne.n	800d4f4 <set_odr_xyz_rep+0x3e>
        {
            /* Set the Z-repetitions number */
            rslt = set_z_rep(settings, dev);
 800d4e8:	6839      	ldr	r1, [r7, #0]
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f7ff ff9b 	bl	800d426 <set_z_rep>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800d4f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	3710      	adds	r7, #16
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	bd80      	pop	{r7, pc}

0800d500 <set_control_measurement_xyz>:
/*!
 * @brief This internal API is used to enable or disable the magnetic
 * measurement of x,y,z axes based on the value of xyz_axes_control.
 */
static int8_t set_control_measurement_xyz(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b084      	sub	sp, #16
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
 800d508:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmm150_get_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d50a:	f107 010e 	add.w	r1, r7, #14
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	2201      	movs	r2, #1
 800d512:	204e      	movs	r0, #78	; 0x4e
 800d514:	f7ff fc0f 	bl	800cd36 <bmm150_get_regs>
 800d518:	4603      	mov	r3, r0
 800d51a:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d51c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d118      	bne.n	800d556 <set_control_measurement_xyz+0x56>
    {
        /* Set the axes to be enabled/disabled */
        reg_data = BMM150_SET_BITS(reg_data, BMM150_CONTROL_MEASURE, settings->xyz_axes_control);
 800d524:	7bbb      	ldrb	r3, [r7, #14]
 800d526:	b25b      	sxtb	r3, r3
 800d528:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800d52c:	b25a      	sxtb	r2, r3
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	00db      	lsls	r3, r3, #3
 800d534:	b25b      	sxtb	r3, r3
 800d536:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d53a:	b25b      	sxtb	r3, r3
 800d53c:	4313      	orrs	r3, r2
 800d53e:	b25b      	sxtb	r3, r3
 800d540:	b2db      	uxtb	r3, r3
 800d542:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d544:	f107 010e 	add.w	r1, r7, #14
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2201      	movs	r2, #1
 800d54c:	204e      	movs	r0, #78	; 0x4e
 800d54e:	f7ff fbc6 	bl	800ccde <bmm150_set_regs>
 800d552:	4603      	mov	r3, r0
 800d554:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d556:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3710      	adds	r7, #16
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}

0800d562 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint16_t sub_settings, uint16_t desired_settings)
{
 800d562:	b480      	push	{r7}
 800d564:	b085      	sub	sp, #20
 800d566:	af00      	add	r7, sp, #0
 800d568:	4603      	mov	r3, r0
 800d56a:	460a      	mov	r2, r1
 800d56c:	80fb      	strh	r3, [r7, #6]
 800d56e:	4613      	mov	r3, r2
 800d570:	80bb      	strh	r3, [r7, #4]
    uint8_t settings_changed;

    if (sub_settings & desired_settings)
 800d572:	88fa      	ldrh	r2, [r7, #6]
 800d574:	88bb      	ldrh	r3, [r7, #4]
 800d576:	4013      	ands	r3, r2
 800d578:	b29b      	uxth	r3, r3
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d002      	beq.n	800d584 <are_settings_changed+0x22>
    {
        /* User wants to modify this particular settings */
        settings_changed = BMM150_TRUE;
 800d57e:	2301      	movs	r3, #1
 800d580:	73fb      	strb	r3, [r7, #15]
 800d582:	e001      	b.n	800d588 <are_settings_changed+0x26>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = BMM150_FALSE;
 800d584:	2300      	movs	r3, #0
 800d586:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 800d588:	7bfb      	ldrb	r3, [r7, #15]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3714      	adds	r7, #20
 800d58e:	46bd      	mov	sp, r7
 800d590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d594:	4770      	bx	lr

0800d596 <mode_settings>:
/*!
 * @brief This API sets the ODR , measurement axes control ,
 * repetition values of xy,z.
 */
static int8_t mode_settings(uint16_t desired_settings, const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b086      	sub	sp, #24
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	4603      	mov	r3, r0
 800d59e:	60b9      	str	r1, [r7, #8]
 800d5a0:	607a      	str	r2, [r7, #4]
 800d5a2:	81fb      	strh	r3, [r7, #14]
    int8_t rslt = BMM150_E_INVALID_CONFIG;
 800d5a4:	23fd      	movs	r3, #253	; 0xfd
 800d5a6:	75fb      	strb	r3, [r7, #23]

    if (desired_settings & BMM150_SEL_DATA_RATE)
 800d5a8:	89fb      	ldrh	r3, [r7, #14]
 800d5aa:	f003 0301 	and.w	r3, r3, #1
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d005      	beq.n	800d5be <mode_settings+0x28>
    {
        /* Sets the ODR */
        rslt = set_odr(settings, dev);
 800d5b2:	6879      	ldr	r1, [r7, #4]
 800d5b4:	68b8      	ldr	r0, [r7, #8]
 800d5b6:	f7ff ff4d 	bl	800d454 <set_odr>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_CONTROL_MEASURE)
 800d5be:	89fb      	ldrh	r3, [r7, #14]
 800d5c0:	f003 0302 	and.w	r3, r3, #2
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d005      	beq.n	800d5d4 <mode_settings+0x3e>
    {
        /* Enables/Disables the control measurement axes */
        rslt = set_control_measurement_xyz(settings, dev);
 800d5c8:	6879      	ldr	r1, [r7, #4]
 800d5ca:	68b8      	ldr	r0, [r7, #8]
 800d5cc:	f7ff ff98 	bl	800d500 <set_control_measurement_xyz>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_XY_REP)
 800d5d4:	89fb      	ldrh	r3, [r7, #14]
 800d5d6:	f003 0304 	and.w	r3, r3, #4
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d005      	beq.n	800d5ea <mode_settings+0x54>
    {
        /* Sets the XY repetition */
        rslt = set_xy_rep(settings, dev);
 800d5de:	6879      	ldr	r1, [r7, #4]
 800d5e0:	68b8      	ldr	r0, [r7, #8]
 800d5e2:	f7ff ff09 	bl	800d3f8 <set_xy_rep>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_Z_REP)
 800d5ea:	89fb      	ldrh	r3, [r7, #14]
 800d5ec:	f003 0308 	and.w	r3, r3, #8
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d005      	beq.n	800d600 <mode_settings+0x6a>
    {
        /* Sets the Z repetition */
        rslt = set_z_rep(settings, dev);
 800d5f4:	6879      	ldr	r1, [r7, #4]
 800d5f6:	68b8      	ldr	r0, [r7, #8]
 800d5f8:	f7ff ff15 	bl	800d426 <set_z_rep>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800d600:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d604:	4618      	mov	r0, r3
 800d606:	3718      	adds	r7, #24
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}

0800d60c <interrupt_pin_settings>:
 * polarity , latch settings for the interrupt pins.
 */
static int8_t interrupt_pin_settings(uint16_t desired_settings,
                                     const struct bmm150_settings *settings,
                                     struct bmm150_dev *dev)
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b088      	sub	sp, #32
 800d610:	af00      	add	r7, sp, #0
 800d612:	4603      	mov	r3, r0
 800d614:	60b9      	str	r1, [r7, #8]
 800d616:	607a      	str	r2, [r7, #4]
 800d618:	81fb      	strh	r3, [r7, #14]
    int8_t rslt;
    uint8_t reg_data;
    struct bmm150_int_ctrl_settings int_settings;

    rslt = bmm150_get_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d61a:	f107 011e 	add.w	r1, r7, #30
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	2201      	movs	r2, #1
 800d622:	204e      	movs	r0, #78	; 0x4e
 800d624:	f7ff fb87 	bl	800cd36 <bmm150_get_regs>
 800d628:	4603      	mov	r3, r0
 800d62a:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d62c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d173      	bne.n	800d71c <interrupt_pin_settings+0x110>
    {
        int_settings = settings->int_settings;
 800d634:	68ba      	ldr	r2, [r7, #8]
 800d636:	f107 0310 	add.w	r3, r7, #16
 800d63a:	3206      	adds	r2, #6
 800d63c:	6810      	ldr	r0, [r2, #0]
 800d63e:	6851      	ldr	r1, [r2, #4]
 800d640:	c303      	stmia	r3!, {r0, r1}
 800d642:	8911      	ldrh	r1, [r2, #8]
 800d644:	7a92      	ldrb	r2, [r2, #10]
 800d646:	8019      	strh	r1, [r3, #0]
 800d648:	709a      	strb	r2, [r3, #2]
        if (desired_settings & BMM150_SEL_DRDY_PIN_EN)
 800d64a:	89fb      	ldrh	r3, [r7, #14]
 800d64c:	f003 0310 	and.w	r3, r3, #16
 800d650:	2b00      	cmp	r3, #0
 800d652:	d00b      	beq.n	800d66c <interrupt_pin_settings+0x60>
        {
            /* Enables the Data ready interrupt and
             * maps it to the DRDY pin of the sensor
             */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_DRDY_EN, int_settings.drdy_pin_en);
 800d654:	7fbb      	ldrb	r3, [r7, #30]
 800d656:	b25b      	sxtb	r3, r3
 800d658:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d65c:	b25a      	sxtb	r2, r3
 800d65e:	7c3b      	ldrb	r3, [r7, #16]
 800d660:	01db      	lsls	r3, r3, #7
 800d662:	b25b      	sxtb	r3, r3
 800d664:	4313      	orrs	r3, r2
 800d666:	b25b      	sxtb	r3, r3
 800d668:	b2db      	uxtb	r3, r3
 800d66a:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_INT_PIN_EN)
 800d66c:	89fb      	ldrh	r3, [r7, #14]
 800d66e:	f003 0320 	and.w	r3, r3, #32
 800d672:	2b00      	cmp	r3, #0
 800d674:	d00e      	beq.n	800d694 <interrupt_pin_settings+0x88>
        {
            /* Sets interrupt pin enable */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_INT_PIN_EN, int_settings.int_pin_en);
 800d676:	7fbb      	ldrb	r3, [r7, #30]
 800d678:	b25b      	sxtb	r3, r3
 800d67a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d67e:	b25a      	sxtb	r2, r3
 800d680:	7c7b      	ldrb	r3, [r7, #17]
 800d682:	019b      	lsls	r3, r3, #6
 800d684:	b25b      	sxtb	r3, r3
 800d686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d68a:	b25b      	sxtb	r3, r3
 800d68c:	4313      	orrs	r3, r2
 800d68e:	b25b      	sxtb	r3, r3
 800d690:	b2db      	uxtb	r3, r3
 800d692:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_DRDY_POLARITY)
 800d694:	89fb      	ldrh	r3, [r7, #14]
 800d696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d00e      	beq.n	800d6bc <interrupt_pin_settings+0xb0>
        {
            /* Sets Data ready pin's polarity */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_DRDY_POLARITY, int_settings.drdy_polarity);
 800d69e:	7fbb      	ldrb	r3, [r7, #30]
 800d6a0:	b25b      	sxtb	r3, r3
 800d6a2:	f023 0304 	bic.w	r3, r3, #4
 800d6a6:	b25a      	sxtb	r2, r3
 800d6a8:	7cbb      	ldrb	r3, [r7, #18]
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	b25b      	sxtb	r3, r3
 800d6ae:	f003 0304 	and.w	r3, r3, #4
 800d6b2:	b25b      	sxtb	r3, r3
 800d6b4:	4313      	orrs	r3, r2
 800d6b6:	b25b      	sxtb	r3, r3
 800d6b8:	b2db      	uxtb	r3, r3
 800d6ba:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_INT_LATCH)
 800d6bc:	89fb      	ldrh	r3, [r7, #14]
 800d6be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d00e      	beq.n	800d6e4 <interrupt_pin_settings+0xd8>
        {
            /* Sets Interrupt in latched or non-latched mode */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_INT_LATCH, int_settings.int_latch);
 800d6c6:	7fbb      	ldrb	r3, [r7, #30]
 800d6c8:	b25b      	sxtb	r3, r3
 800d6ca:	f023 0302 	bic.w	r3, r3, #2
 800d6ce:	b25a      	sxtb	r2, r3
 800d6d0:	7cfb      	ldrb	r3, [r7, #19]
 800d6d2:	005b      	lsls	r3, r3, #1
 800d6d4:	b25b      	sxtb	r3, r3
 800d6d6:	f003 0302 	and.w	r3, r3, #2
 800d6da:	b25b      	sxtb	r3, r3
 800d6dc:	4313      	orrs	r3, r2
 800d6de:	b25b      	sxtb	r3, r3
 800d6e0:	b2db      	uxtb	r3, r3
 800d6e2:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_INT_POLARITY)
 800d6e4:	89fb      	ldrh	r3, [r7, #14]
 800d6e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d00d      	beq.n	800d70a <interrupt_pin_settings+0xfe>
        {
            /* Sets Interrupt pin's polarity */
            reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_INT_POLARITY, int_settings.int_polarity);
 800d6ee:	7fbb      	ldrb	r3, [r7, #30]
 800d6f0:	b25b      	sxtb	r3, r3
 800d6f2:	f023 0301 	bic.w	r3, r3, #1
 800d6f6:	b25a      	sxtb	r2, r3
 800d6f8:	7d3b      	ldrb	r3, [r7, #20]
 800d6fa:	b25b      	sxtb	r3, r3
 800d6fc:	f003 0301 	and.w	r3, r3, #1
 800d700:	b25b      	sxtb	r3, r3
 800d702:	4313      	orrs	r3, r2
 800d704:	b25b      	sxtb	r3, r3
 800d706:	b2db      	uxtb	r3, r3
 800d708:	77bb      	strb	r3, [r7, #30]
        }

        /* Set the interrupt configurations in the 0x4E register */
        rslt = bmm150_set_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d70a:	f107 011e 	add.w	r1, r7, #30
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2201      	movs	r2, #1
 800d712:	204e      	movs	r0, #78	; 0x4e
 800d714:	f7ff fae3 	bl	800ccde <bmm150_set_regs>
 800d718:	4603      	mov	r3, r0
 800d71a:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800d71c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d720:	4618      	mov	r0, r3
 800d722:	3720      	adds	r7, #32
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}

0800d728 <interrupt_config>:
 * threshold values set by the user in the High threshold (0x50) and
 * Low threshold (0x4F) registers.
 */
static int8_t interrupt_config(uint16_t desired_settings, const struct bmm150_settings *settings,
                               struct bmm150_dev *dev)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b088      	sub	sp, #32
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	4603      	mov	r3, r0
 800d730:	60b9      	str	r1, [r7, #8]
 800d732:	607a      	str	r2, [r7, #4]
 800d734:	81fb      	strh	r3, [r7, #14]
    int8_t rslt;
    uint8_t reg_data;
    struct bmm150_int_ctrl_settings int_settings;

    rslt = bmm150_get_regs(BMM150_REG_INT_CONFIG, &reg_data, 1, dev);
 800d736:	f107 011e 	add.w	r1, r7, #30
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2201      	movs	r2, #1
 800d73e:	204d      	movs	r0, #77	; 0x4d
 800d740:	f7ff faf9 	bl	800cd36 <bmm150_get_regs>
 800d744:	4603      	mov	r3, r0
 800d746:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d748:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d15f      	bne.n	800d810 <interrupt_config+0xe8>
    {
        int_settings = settings->int_settings;
 800d750:	68ba      	ldr	r2, [r7, #8]
 800d752:	f107 0310 	add.w	r3, r7, #16
 800d756:	3206      	adds	r2, #6
 800d758:	6810      	ldr	r0, [r2, #0]
 800d75a:	6851      	ldr	r1, [r2, #4]
 800d75c:	c303      	stmia	r3!, {r0, r1}
 800d75e:	8911      	ldrh	r1, [r2, #8]
 800d760:	7a92      	ldrb	r2, [r2, #10]
 800d762:	8019      	strh	r1, [r3, #0]
 800d764:	709a      	strb	r2, [r3, #2]
        if (desired_settings & BMM150_SEL_DATA_OVERRUN_INT)
 800d766:	89fb      	ldrh	r3, [r7, #14]
 800d768:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00b      	beq.n	800d788 <interrupt_config+0x60>
        {
            /* Sets Data overrun interrupt */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_DATA_OVERRUN_INT, int_settings.data_overrun_en);
 800d770:	7fbb      	ldrb	r3, [r7, #30]
 800d772:	b25b      	sxtb	r3, r3
 800d774:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d778:	b25a      	sxtb	r2, r3
 800d77a:	7d7b      	ldrb	r3, [r7, #21]
 800d77c:	01db      	lsls	r3, r3, #7
 800d77e:	b25b      	sxtb	r3, r3
 800d780:	4313      	orrs	r3, r2
 800d782:	b25b      	sxtb	r3, r3
 800d784:	b2db      	uxtb	r3, r3
 800d786:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_OVERFLOW_INT)
 800d788:	89fb      	ldrh	r3, [r7, #14]
 800d78a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d00e      	beq.n	800d7b0 <interrupt_config+0x88>
        {
            /* Sets Data overflow interrupt */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_OVERFLOW_INT, int_settings.overflow_int_en);
 800d792:	7fbb      	ldrb	r3, [r7, #30]
 800d794:	b25b      	sxtb	r3, r3
 800d796:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d79a:	b25a      	sxtb	r2, r3
 800d79c:	7dbb      	ldrb	r3, [r7, #22]
 800d79e:	019b      	lsls	r3, r3, #6
 800d7a0:	b25b      	sxtb	r3, r3
 800d7a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7a6:	b25b      	sxtb	r3, r3
 800d7a8:	4313      	orrs	r3, r2
 800d7aa:	b25b      	sxtb	r3, r3
 800d7ac:	b2db      	uxtb	r3, r3
 800d7ae:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_HIGH_THRESHOLD_INT)
 800d7b0:	89fb      	ldrh	r3, [r7, #14]
 800d7b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d00e      	beq.n	800d7d8 <interrupt_config+0xb0>
        {
            /* Sets high threshold interrupt */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_HIGH_THRESHOLD_INT, int_settings.high_int_en);
 800d7ba:	7fbb      	ldrb	r3, [r7, #30]
 800d7bc:	b25b      	sxtb	r3, r3
 800d7be:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800d7c2:	b25a      	sxtb	r2, r3
 800d7c4:	7dfb      	ldrb	r3, [r7, #23]
 800d7c6:	00db      	lsls	r3, r3, #3
 800d7c8:	b25b      	sxtb	r3, r3
 800d7ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d7ce:	b25b      	sxtb	r3, r3
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	b25b      	sxtb	r3, r3
 800d7d4:	b2db      	uxtb	r3, r3
 800d7d6:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_LOW_THRESHOLD_INT)
 800d7d8:	89fb      	ldrh	r3, [r7, #14]
 800d7da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d00d      	beq.n	800d7fe <interrupt_config+0xd6>
        {
            /* Sets low threshold interrupt */
            reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_LOW_THRESHOLD_INT, int_settings.low_int_en);
 800d7e2:	7fbb      	ldrb	r3, [r7, #30]
 800d7e4:	b25b      	sxtb	r3, r3
 800d7e6:	f023 0307 	bic.w	r3, r3, #7
 800d7ea:	b25a      	sxtb	r2, r3
 800d7ec:	7e3b      	ldrb	r3, [r7, #24]
 800d7ee:	b25b      	sxtb	r3, r3
 800d7f0:	f003 0307 	and.w	r3, r3, #7
 800d7f4:	b25b      	sxtb	r3, r3
 800d7f6:	4313      	orrs	r3, r2
 800d7f8:	b25b      	sxtb	r3, r3
 800d7fa:	b2db      	uxtb	r3, r3
 800d7fc:	77bb      	strb	r3, [r7, #30]
        }

        /* Set the interrupt configurations in the 0x4D register */
        rslt = bmm150_set_regs(BMM150_REG_INT_CONFIG, &reg_data, 1, dev);
 800d7fe:	f107 011e 	add.w	r1, r7, #30
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	2201      	movs	r2, #1
 800d806:	204d      	movs	r0, #77	; 0x4d
 800d808:	f7ff fa69 	bl	800ccde <bmm150_set_regs>
 800d80c:	4603      	mov	r3, r0
 800d80e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800d810:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3720      	adds	r7, #32
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <interrupt_threshold_settings>:
 * as a reference to generate the high/low threshold interrupt.
 */
static int8_t interrupt_threshold_settings(uint16_t desired_settings,
                                           const struct bmm150_settings *settings,
                                           struct bmm150_dev *dev)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b086      	sub	sp, #24
 800d820:	af00      	add	r7, sp, #0
 800d822:	4603      	mov	r3, r0
 800d824:	60b9      	str	r1, [r7, #8]
 800d826:	607a      	str	r2, [r7, #4]
 800d828:	81fb      	strh	r3, [r7, #14]
    int8_t rslt = BMM150_E_INVALID_CONFIG;
 800d82a:	23fd      	movs	r3, #253	; 0xfd
 800d82c:	75fb      	strb	r3, [r7, #23]
    uint8_t reg_data;

    if (desired_settings & BMM150_SEL_LOW_THRESHOLD_SETTING)
 800d82e:	89fb      	ldrh	r3, [r7, #14]
 800d830:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d834:	2b00      	cmp	r3, #0
 800d836:	d00b      	beq.n	800d850 <interrupt_threshold_settings+0x34>
    {
        /* Sets the Low threshold value to trigger interrupt */
        reg_data = settings->int_settings.low_threshold;
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	7bdb      	ldrb	r3, [r3, #15]
 800d83c:	75bb      	strb	r3, [r7, #22]
        rslt = bmm150_set_regs(BMM150_REG_LOW_THRESHOLD, &reg_data, 1, dev);
 800d83e:	f107 0116 	add.w	r1, r7, #22
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2201      	movs	r2, #1
 800d846:	204f      	movs	r0, #79	; 0x4f
 800d848:	f7ff fa49 	bl	800ccde <bmm150_set_regs>
 800d84c:	4603      	mov	r3, r0
 800d84e:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_HIGH_THRESHOLD_SETTING)
 800d850:	89fb      	ldrh	r3, [r7, #14]
 800d852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d856:	2b00      	cmp	r3, #0
 800d858:	d00b      	beq.n	800d872 <interrupt_threshold_settings+0x56>
    {
        /* Sets the High threshold value to trigger interrupt */
        reg_data = settings->int_settings.high_threshold;
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	7c1b      	ldrb	r3, [r3, #16]
 800d85e:	75bb      	strb	r3, [r7, #22]
        rslt = bmm150_set_regs(BMM150_REG_HIGH_THRESHOLD, &reg_data, 1, dev);
 800d860:	f107 0116 	add.w	r1, r7, #22
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2201      	movs	r2, #1
 800d868:	2050      	movs	r0, #80	; 0x50
 800d86a:	f7ff fa38 	bl	800ccde <bmm150_set_regs>
 800d86e:	4603      	mov	r3, r0
 800d870:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800d872:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d876:	4618      	mov	r0, r3
 800d878:	3718      	adds	r7, #24
 800d87a:	46bd      	mov	sp, r7
 800d87c:	bd80      	pop	{r7, pc}

0800d87e <compensate_x>:
/*!
 * @brief This internal API is used to obtain the compensated
 * magnetometer X axis data(micro-tesla) in int16_t.
 */
static int16_t compensate_x(int16_t mag_data_x, uint16_t data_rhall, const struct bmm150_dev *dev)
{
 800d87e:	b480      	push	{r7}
 800d880:	b08f      	sub	sp, #60	; 0x3c
 800d882:	af00      	add	r7, sp, #0
 800d884:	4603      	mov	r3, r0
 800d886:	603a      	str	r2, [r7, #0]
 800d888:	80fb      	strh	r3, [r7, #6]
 800d88a:	460b      	mov	r3, r1
 800d88c:	80bb      	strh	r3, [r7, #4]
    int16_t retval;
    uint16_t process_comp_x0 = 0;
 800d88e:	2300      	movs	r3, #0
 800d890:	86bb      	strh	r3, [r7, #52]	; 0x34
    int32_t process_comp_x8;
    int32_t process_comp_x9;
    int32_t process_comp_x10;

    /* Overflow condition check */
    if (mag_data_x != BMM150_OVERFLOW_ADCVAL_XYAXES_FLIP)
 800d892:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d896:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800d89a:	d077      	beq.n	800d98c <compensate_x+0x10e>
    {
        if (data_rhall != 0)
 800d89c:	88bb      	ldrh	r3, [r7, #4]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d002      	beq.n	800d8a8 <compensate_x+0x2a>
        {
            /* Availability of valid data */
            process_comp_x0 = data_rhall;
 800d8a2:	88bb      	ldrh	r3, [r7, #4]
 800d8a4:	86bb      	strh	r3, [r7, #52]	; 0x34
 800d8a6:	e009      	b.n	800d8bc <compensate_x+0x3e>
        }
        else if (dev->trim_data.dig_xyz1 != 0)
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d003      	beq.n	800d8b8 <compensate_x+0x3a>
        {
            process_comp_x0 = dev->trim_data.dig_xyz1;
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d8b4:	86bb      	strh	r3, [r7, #52]	; 0x34
 800d8b6:	e001      	b.n	800d8bc <compensate_x+0x3e>
        }
        else
        {
            process_comp_x0 = 0;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	86bb      	strh	r3, [r7, #52]	; 0x34
        }

        if (process_comp_x0 != 0)
 800d8bc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d060      	beq.n	800d984 <compensate_x+0x106>
        {
            /* Processing compensation equations */
            process_comp_x1 = ((int32_t)dev->trim_data.dig_xyz1) * 16384;
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d8c6:	039b      	lsls	r3, r3, #14
 800d8c8:	633b      	str	r3, [r7, #48]	; 0x30
            process_comp_x2 = ((uint16_t)(process_comp_x1 / process_comp_x0)) - ((uint16_t)0x4000);
 800d8ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800d8cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8ce:	fb92 f3f3 	sdiv	r3, r2, r3
 800d8d2:	b29b      	uxth	r3, r3
 800d8d4:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800d8d8:	85fb      	strh	r3, [r7, #46]	; 0x2e
            retval = ((int16_t)process_comp_x2);
 800d8da:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d8dc:	86fb      	strh	r3, [r7, #54]	; 0x36
            process_comp_x3 = (((int32_t)retval) * ((int32_t)retval));
 800d8de:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800d8e2:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 800d8e6:	fb02 f303 	mul.w	r3, r2, r3
 800d8ea:	62bb      	str	r3, [r7, #40]	; 0x28
            process_comp_x4 = (((int32_t)dev->trim_data.dig_xy2) * (process_comp_x3 / 128));
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	f993 3025 	ldrsb.w	r3, [r3, #37]	; 0x25
 800d8f2:	461a      	mov	r2, r3
 800d8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	da00      	bge.n	800d8fc <compensate_x+0x7e>
 800d8fa:	337f      	adds	r3, #127	; 0x7f
 800d8fc:	11db      	asrs	r3, r3, #7
 800d8fe:	fb02 f303 	mul.w	r3, r2, r3
 800d902:	627b      	str	r3, [r7, #36]	; 0x24
            process_comp_x5 = (int32_t)(((int16_t)dev->trim_data.dig_xy1) * 128);
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d90a:	01db      	lsls	r3, r3, #7
 800d90c:	623b      	str	r3, [r7, #32]
            process_comp_x6 = ((int32_t)retval) * process_comp_x5;
 800d90e:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 800d912:	6a3b      	ldr	r3, [r7, #32]
 800d914:	fb02 f303 	mul.w	r3, r2, r3
 800d918:	61fb      	str	r3, [r7, #28]
            process_comp_x7 = (((process_comp_x4 + process_comp_x6) / 512) + ((int32_t)0x100000));
 800d91a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	4413      	add	r3, r2
 800d920:	2b00      	cmp	r3, #0
 800d922:	da01      	bge.n	800d928 <compensate_x+0xaa>
 800d924:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d928:	125b      	asrs	r3, r3, #9
 800d92a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d92e:	61bb      	str	r3, [r7, #24]
            process_comp_x8 = ((int32_t)(((int16_t)dev->trim_data.dig_x2) + ((int16_t)0xA0)));
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	f993 301a 	ldrsb.w	r3, [r3, #26]
 800d936:	33a0      	adds	r3, #160	; 0xa0
 800d938:	617b      	str	r3, [r7, #20]
            process_comp_x9 = ((process_comp_x7 * process_comp_x8) / 4096);
 800d93a:	69bb      	ldr	r3, [r7, #24]
 800d93c:	697a      	ldr	r2, [r7, #20]
 800d93e:	fb02 f303 	mul.w	r3, r2, r3
 800d942:	2b00      	cmp	r3, #0
 800d944:	da01      	bge.n	800d94a <compensate_x+0xcc>
 800d946:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800d94a:	131b      	asrs	r3, r3, #12
 800d94c:	613b      	str	r3, [r7, #16]
            process_comp_x10 = ((int32_t)mag_data_x) * process_comp_x9;
 800d94e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	fb02 f303 	mul.w	r3, r2, r3
 800d958:	60fb      	str	r3, [r7, #12]
            retval = ((int16_t)(process_comp_x10 / 8192));
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	da02      	bge.n	800d966 <compensate_x+0xe8>
 800d960:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800d964:	331f      	adds	r3, #31
 800d966:	135b      	asrs	r3, r3, #13
 800d968:	86fb      	strh	r3, [r7, #54]	; 0x36
            retval = (retval + (((int16_t)dev->trim_data.dig_x1) * 8)) / 16;
 800d96a:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	f993 3018 	ldrsb.w	r3, [r3, #24]
 800d974:	00db      	lsls	r3, r3, #3
 800d976:	4413      	add	r3, r2
 800d978:	2b00      	cmp	r3, #0
 800d97a:	da00      	bge.n	800d97e <compensate_x+0x100>
 800d97c:	330f      	adds	r3, #15
 800d97e:	111b      	asrs	r3, r3, #4
 800d980:	86fb      	strh	r3, [r7, #54]	; 0x36
 800d982:	e006      	b.n	800d992 <compensate_x+0x114>
        }
        else
        {
            retval = BMM150_OVERFLOW_OUTPUT;
 800d984:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d988:	86fb      	strh	r3, [r7, #54]	; 0x36
 800d98a:	e002      	b.n	800d992 <compensate_x+0x114>
        }
    }
    else
    {
        /* Overflow condition */
        retval = BMM150_OVERFLOW_OUTPUT;
 800d98c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d990:	86fb      	strh	r3, [r7, #54]	; 0x36
    }

    return retval;
 800d992:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
}
 800d996:	4618      	mov	r0, r3
 800d998:	373c      	adds	r7, #60	; 0x3c
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr

0800d9a2 <compensate_y>:
/*!
 * @brief This internal API is used to obtain the compensated
 * magnetometer Y axis data(micro-tesla) in int16_t.
 */
static int16_t compensate_y(int16_t mag_data_y, uint16_t data_rhall, const struct bmm150_dev *dev)
{
 800d9a2:	b480      	push	{r7}
 800d9a4:	b08d      	sub	sp, #52	; 0x34
 800d9a6:	af00      	add	r7, sp, #0
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	603a      	str	r2, [r7, #0]
 800d9ac:	80fb      	strh	r3, [r7, #6]
 800d9ae:	460b      	mov	r3, r1
 800d9b0:	80bb      	strh	r3, [r7, #4]
    int16_t retval;
    uint16_t process_comp_y0 = 0;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
    int32_t process_comp_y7;
    int32_t process_comp_y8;
    int32_t process_comp_y9;

    /* Overflow condition check */
    if (mag_data_y != BMM150_OVERFLOW_ADCVAL_XYAXES_FLIP)
 800d9b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d9ba:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800d9be:	d075      	beq.n	800daac <compensate_y+0x10a>
    {
        if (data_rhall != 0)
 800d9c0:	88bb      	ldrh	r3, [r7, #4]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d002      	beq.n	800d9cc <compensate_y+0x2a>
        {
            /* Availability of valid data */
            process_comp_y0 = data_rhall;
 800d9c6:	88bb      	ldrh	r3, [r7, #4]
 800d9c8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d9ca:	e009      	b.n	800d9e0 <compensate_y+0x3e>
        }
        else if (dev->trim_data.dig_xyz1 != 0)
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d003      	beq.n	800d9dc <compensate_y+0x3a>
        {
            process_comp_y0 = dev->trim_data.dig_xyz1;
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d9d8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d9da:	e001      	b.n	800d9e0 <compensate_y+0x3e>
        }
        else
        {
            process_comp_y0 = 0;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }

        if (process_comp_y0 != 0)
 800d9e0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d05e      	beq.n	800daa4 <compensate_y+0x102>
        {
            /* Processing compensation equations */
            process_comp_y1 = (((int32_t)dev->trim_data.dig_xyz1) * 16384) / process_comp_y0;
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d9ea:	039a      	lsls	r2, r3, #14
 800d9ec:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d9ee:	fb92 f3f3 	sdiv	r3, r2, r3
 800d9f2:	62bb      	str	r3, [r7, #40]	; 0x28
            process_comp_y2 = ((uint16_t)process_comp_y1) - ((uint16_t)0x4000);
 800d9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f6:	b29b      	uxth	r3, r3
 800d9f8:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800d9fc:	84fb      	strh	r3, [r7, #38]	; 0x26
            retval = ((int16_t)process_comp_y2);
 800d9fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800da00:	85fb      	strh	r3, [r7, #46]	; 0x2e
            process_comp_y3 = ((int32_t) retval) * ((int32_t)retval);
 800da02:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800da06:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800da0a:	fb02 f303 	mul.w	r3, r2, r3
 800da0e:	623b      	str	r3, [r7, #32]
            process_comp_y4 = ((int32_t)dev->trim_data.dig_xy2) * (process_comp_y3 / 128);
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	f993 3025 	ldrsb.w	r3, [r3, #37]	; 0x25
 800da16:	461a      	mov	r2, r3
 800da18:	6a3b      	ldr	r3, [r7, #32]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	da00      	bge.n	800da20 <compensate_y+0x7e>
 800da1e:	337f      	adds	r3, #127	; 0x7f
 800da20:	11db      	asrs	r3, r3, #7
 800da22:	fb02 f303 	mul.w	r3, r2, r3
 800da26:	61fb      	str	r3, [r7, #28]
            process_comp_y5 = ((int32_t)(((int16_t)dev->trim_data.dig_xy1) * 128));
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800da2e:	01db      	lsls	r3, r3, #7
 800da30:	61bb      	str	r3, [r7, #24]
            process_comp_y6 = ((process_comp_y4 + (((int32_t)retval) * process_comp_y5)) / 512);
 800da32:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800da36:	69ba      	ldr	r2, [r7, #24]
 800da38:	fb03 f202 	mul.w	r2, r3, r2
 800da3c:	69fb      	ldr	r3, [r7, #28]
 800da3e:	4413      	add	r3, r2
 800da40:	2b00      	cmp	r3, #0
 800da42:	da01      	bge.n	800da48 <compensate_y+0xa6>
 800da44:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800da48:	125b      	asrs	r3, r3, #9
 800da4a:	617b      	str	r3, [r7, #20]
            process_comp_y7 = ((int32_t)(((int16_t)dev->trim_data.dig_y2) + ((int16_t)0xA0)));
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	f993 301b 	ldrsb.w	r3, [r3, #27]
 800da52:	33a0      	adds	r3, #160	; 0xa0
 800da54:	613b      	str	r3, [r7, #16]
            process_comp_y8 = (((process_comp_y6 + ((int32_t)0x100000)) * process_comp_y7) / 4096);
 800da56:	697b      	ldr	r3, [r7, #20]
 800da58:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800da5c:	693a      	ldr	r2, [r7, #16]
 800da5e:	fb02 f303 	mul.w	r3, r2, r3
 800da62:	2b00      	cmp	r3, #0
 800da64:	da01      	bge.n	800da6a <compensate_y+0xc8>
 800da66:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800da6a:	131b      	asrs	r3, r3, #12
 800da6c:	60fb      	str	r3, [r7, #12]
            process_comp_y9 = (((int32_t)mag_data_y) * process_comp_y8);
 800da6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	fb02 f303 	mul.w	r3, r2, r3
 800da78:	60bb      	str	r3, [r7, #8]
            retval = (int16_t)(process_comp_y9 / 8192);
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	da02      	bge.n	800da86 <compensate_y+0xe4>
 800da80:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800da84:	331f      	adds	r3, #31
 800da86:	135b      	asrs	r3, r3, #13
 800da88:	85fb      	strh	r3, [r7, #46]	; 0x2e
            retval = (retval + (((int16_t)dev->trim_data.dig_y1) * 8)) / 16;
 800da8a:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	f993 3019 	ldrsb.w	r3, [r3, #25]
 800da94:	00db      	lsls	r3, r3, #3
 800da96:	4413      	add	r3, r2
 800da98:	2b00      	cmp	r3, #0
 800da9a:	da00      	bge.n	800da9e <compensate_y+0xfc>
 800da9c:	330f      	adds	r3, #15
 800da9e:	111b      	asrs	r3, r3, #4
 800daa0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800daa2:	e006      	b.n	800dab2 <compensate_y+0x110>
        }
        else
        {
            retval = BMM150_OVERFLOW_OUTPUT;
 800daa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800daa8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800daaa:	e002      	b.n	800dab2 <compensate_y+0x110>
        }
    }
    else
    {
        /* Overflow condition */
        retval = BMM150_OVERFLOW_OUTPUT;
 800daac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dab0:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }

    return retval;
 800dab2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3734      	adds	r7, #52	; 0x34
 800daba:	46bd      	mov	sp, r7
 800dabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac0:	4770      	bx	lr
	...

0800dac4 <compensate_z>:
/*!
 * @brief This internal API is used to obtain the compensated
 * magnetometer Z axis data(micro-tesla) in int16_t.
 */
static int16_t compensate_z(int16_t mag_data_z, uint16_t data_rhall, const struct bmm150_dev *dev)
{
 800dac4:	b480      	push	{r7}
 800dac6:	b089      	sub	sp, #36	; 0x24
 800dac8:	af00      	add	r7, sp, #0
 800daca:	4603      	mov	r3, r0
 800dacc:	603a      	str	r2, [r7, #0]
 800dace:	80fb      	strh	r3, [r7, #6]
 800dad0:	460b      	mov	r3, r1
 800dad2:	80bb      	strh	r3, [r7, #4]
    int32_t process_comp_z1;
    int32_t process_comp_z2;
    int32_t process_comp_z3;
    int16_t process_comp_z4;

    if (mag_data_z != BMM150_OVERFLOW_ADCVAL_ZAXIS_HALL)
 800dad4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dad8:	f513 4f80 	cmn.w	r3, #16384	; 0x4000
 800dadc:	d062      	beq.n	800dba4 <compensate_z+0xe0>
    {
        if ((dev->trim_data.dig_z2 != 0) && (dev->trim_data.dig_z1 != 0) && (data_rhall != 0) &&
 800dade:	683b      	ldr	r3, [r7, #0]
 800dae0:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d05a      	beq.n	800db9e <compensate_z+0xda>
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	8b9b      	ldrh	r3, [r3, #28]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d056      	beq.n	800db9e <compensate_z+0xda>
 800daf0:	88bb      	ldrh	r3, [r7, #4]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d053      	beq.n	800db9e <compensate_z+0xda>
            (dev->trim_data.dig_xyz1 != 0))
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
        if ((dev->trim_data.dig_z2 != 0) && (dev->trim_data.dig_z1 != 0) && (data_rhall != 0) &&
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d04f      	beq.n	800db9e <compensate_z+0xda>
        {
            /*Processing compensation equations */
            process_comp_z0 = ((int16_t)data_rhall) - ((int16_t) dev->trim_data.dig_xyz1);
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800db02:	88ba      	ldrh	r2, [r7, #4]
 800db04:	1ad3      	subs	r3, r2, r3
 800db06:	b29b      	uxth	r3, r3
 800db08:	837b      	strh	r3, [r7, #26]
            process_comp_z1 = (((int32_t)dev->trim_data.dig_z3) * ((int32_t)(process_comp_z0))) / 4;
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800db10:	461a      	mov	r2, r3
 800db12:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800db16:	fb02 f303 	mul.w	r3, r2, r3
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	da00      	bge.n	800db20 <compensate_z+0x5c>
 800db1e:	3303      	adds	r3, #3
 800db20:	109b      	asrs	r3, r3, #2
 800db22:	617b      	str	r3, [r7, #20]
            process_comp_z2 = (((int32_t)(mag_data_z - dev->trim_data.dig_z4)) * 32768);
 800db24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800db28:	683a      	ldr	r2, [r7, #0]
 800db2a:	f9b2 2022 	ldrsh.w	r2, [r2, #34]	; 0x22
 800db2e:	1a9b      	subs	r3, r3, r2
 800db30:	03db      	lsls	r3, r3, #15
 800db32:	613b      	str	r3, [r7, #16]
            process_comp_z3 = ((int32_t)dev->trim_data.dig_z1) * (((int16_t)data_rhall) * 2);
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	8b9b      	ldrh	r3, [r3, #28]
 800db38:	461a      	mov	r2, r3
 800db3a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800db3e:	005b      	lsls	r3, r3, #1
 800db40:	fb02 f303 	mul.w	r3, r2, r3
 800db44:	60fb      	str	r3, [r7, #12]
            process_comp_z4 = (int16_t)((process_comp_z3 + (32768)) / 65536);
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	da02      	bge.n	800db56 <compensate_z+0x92>
 800db50:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800db54:	33ff      	adds	r3, #255	; 0xff
 800db56:	141b      	asrs	r3, r3, #16
 800db58:	817b      	strh	r3, [r7, #10]
            retval = ((process_comp_z2 - process_comp_z1) / (dev->trim_data.dig_z2 + process_comp_z4));
 800db5a:	693a      	ldr	r2, [r7, #16]
 800db5c:	697b      	ldr	r3, [r7, #20]
 800db5e:	1ad2      	subs	r2, r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800db66:	4619      	mov	r1, r3
 800db68:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800db6c:	440b      	add	r3, r1
 800db6e:	fb92 f3f3 	sdiv	r3, r2, r3
 800db72:	61fb      	str	r3, [r7, #28]

            /* Saturate result to +/- 2 micro-tesla */
            if (retval > BMM150_POSITIVE_SATURATION_Z)
 800db74:	69fb      	ldr	r3, [r7, #28]
 800db76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db7a:	db03      	blt.n	800db84 <compensate_z+0xc0>
            {
                retval = BMM150_POSITIVE_SATURATION_Z;
 800db7c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800db80:	61fb      	str	r3, [r7, #28]
 800db82:	e005      	b.n	800db90 <compensate_z+0xcc>
            }
            else if (retval < BMM150_NEGATIVE_SATURATION_Z)
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800db8a:	dc01      	bgt.n	800db90 <compensate_z+0xcc>
            {
                retval = BMM150_NEGATIVE_SATURATION_Z;
 800db8c:	4b0a      	ldr	r3, [pc, #40]	; (800dbb8 <compensate_z+0xf4>)
 800db8e:	61fb      	str	r3, [r7, #28]
            }

            /* Conversion of LSB to micro-tesla */
            retval = retval / 16;
 800db90:	69fb      	ldr	r3, [r7, #28]
 800db92:	2b00      	cmp	r3, #0
 800db94:	da00      	bge.n	800db98 <compensate_z+0xd4>
 800db96:	330f      	adds	r3, #15
 800db98:	111b      	asrs	r3, r3, #4
 800db9a:	61fb      	str	r3, [r7, #28]
 800db9c:	e004      	b.n	800dba8 <compensate_z+0xe4>
        }
        else
        {
            retval = BMM150_OVERFLOW_OUTPUT;
 800db9e:	4b07      	ldr	r3, [pc, #28]	; (800dbbc <compensate_z+0xf8>)
 800dba0:	61fb      	str	r3, [r7, #28]
 800dba2:	e001      	b.n	800dba8 <compensate_z+0xe4>
        }
    }
    else
    {
        /* Overflow condition */
        retval = BMM150_OVERFLOW_OUTPUT;
 800dba4:	4b05      	ldr	r3, [pc, #20]	; (800dbbc <compensate_z+0xf8>)
 800dba6:	61fb      	str	r3, [r7, #28]
    }

    return (int16_t)retval;
 800dba8:	69fb      	ldr	r3, [r7, #28]
 800dbaa:	b21b      	sxth	r3, r3
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3724      	adds	r7, #36	; 0x24
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb6:	4770      	bx	lr
 800dbb8:	ffff8001 	.word	0xffff8001
 800dbbc:	ffff8000 	.word	0xffff8000

0800dbc0 <bmm150_user_i2c_init>:
/*!                User interface functions                                   */

/*!
 * @brief Function for initialization of I2C bus.
 */
int8_t bmm150_user_i2c_init(void) {
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	af00      	add	r7, sp, #0
    /* Implement I2C bus initialization according to the target machine. */

    if (HAL_I2C_IsDeviceReady(&hi2c1, BMM150_DEFAULT_I2C_ADDRESS << 1, 2, 2000) == HAL_OK) {
 800dbc4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800dbc8:	2202      	movs	r2, #2
 800dbca:	2120      	movs	r1, #32
 800dbcc:	4805      	ldr	r0, [pc, #20]	; (800dbe4 <bmm150_user_i2c_init+0x24>)
 800dbce:	f7f9 f9e7 	bl	8006fa0 <HAL_I2C_IsDeviceReady>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d101      	bne.n	800dbdc <bmm150_user_i2c_init+0x1c>
//        printf("BMM150 is ready\n");
        return 0;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	e000      	b.n	800dbde <bmm150_user_i2c_init+0x1e>
    }
    return 1;
 800dbdc:	2301      	movs	r3, #1
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	bd80      	pop	{r7, pc}
 800dbe2:	bf00      	nop
 800dbe4:	20000538 	.word	0x20000538

0800dbe8 <bmm150_user_spi_init>:

/*!
 * @brief Function for initialization of SPI bus.
 */
int8_t bmm150_user_spi_init(void) {
 800dbe8:	b480      	push	{r7}
 800dbea:	af00      	add	r7, sp, #0

    /* Implement SPI bus initialization according to the target machine. */
    return 0;
 800dbec:	2300      	movs	r3, #0
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf6:	4770      	bx	lr

0800dbf8 <bmm150_user_delay_us>:

/*!
 * @brief This function provides the delay for required time (Microseconds) as per the input provided in some of the
 * APIs.
 */
void bmm150_user_delay_us(uint32_t period_us, void *intf_ptr) {
 800dbf8:	b480      	push	{r7}
 800dbfa:	b083      	sub	sp, #12
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
 800dc00:	6039      	str	r1, [r7, #0]
	htim10.Instance->CNT = 0;  // set the counter value a 0
 800dc02:	4b09      	ldr	r3, [pc, #36]	; (800dc28 <bmm150_user_delay_us+0x30>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	2200      	movs	r2, #0
 800dc08:	625a      	str	r2, [r3, #36]	; 0x24
    while (htim10.Instance->CNT < period_us);  // wait for the counter to reach the us input in the parameter
 800dc0a:	bf00      	nop
 800dc0c:	4b06      	ldr	r3, [pc, #24]	; (800dc28 <bmm150_user_delay_us+0x30>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc12:	687a      	ldr	r2, [r7, #4]
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d8f9      	bhi.n	800dc0c <bmm150_user_delay_us+0x14>
    /* Wait for a period amount of microseconds. */
}
 800dc18:	bf00      	nop
 800dc1a:	bf00      	nop
 800dc1c:	370c      	adds	r7, #12
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc24:	4770      	bx	lr
 800dc26:	bf00      	nop
 800dc28:	200007f4 	.word	0x200007f4

0800dc2c <bmm150_user_i2c_reg_write>:

/*!
 * @brief This function is for writing the sensor's registers through I2C bus.
 */
int8_t bmm150_user_i2c_reg_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b088      	sub	sp, #32
 800dc30:	af04      	add	r7, sp, #16
 800dc32:	60b9      	str	r1, [r7, #8]
 800dc34:	607a      	str	r2, [r7, #4]
 800dc36:	603b      	str	r3, [r7, #0]
 800dc38:	4603      	mov	r3, r0
 800dc3a:	73fb      	strb	r3, [r7, #15]

    /* Write to registers using I2C. Return 0 for a successful execution. */
    if (HAL_I2C_Mem_Write(&hi2c1, BMM150_DEFAULT_I2C_ADDRESS << 1, reg_addr, 1, reg_data, length, 1000) == HAL_OK) {
 800dc3c:	7bfb      	ldrb	r3, [r7, #15]
 800dc3e:	b29a      	uxth	r2, r3
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	b29b      	uxth	r3, r3
 800dc44:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800dc48:	9102      	str	r1, [sp, #8]
 800dc4a:	9301      	str	r3, [sp, #4]
 800dc4c:	68bb      	ldr	r3, [r7, #8]
 800dc4e:	9300      	str	r3, [sp, #0]
 800dc50:	2301      	movs	r3, #1
 800dc52:	2120      	movs	r1, #32
 800dc54:	4806      	ldr	r0, [pc, #24]	; (800dc70 <bmm150_user_i2c_reg_write+0x44>)
 800dc56:	f7f8 fe83 	bl	8006960 <HAL_I2C_Mem_Write>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d101      	bne.n	800dc64 <bmm150_user_i2c_reg_write+0x38>
        return BMM150_OK;
 800dc60:	2300      	movs	r3, #0
 800dc62:	e000      	b.n	800dc66 <bmm150_user_i2c_reg_write+0x3a>
    };
    return 1;
 800dc64:	2301      	movs	r3, #1
}
 800dc66:	4618      	mov	r0, r3
 800dc68:	3710      	adds	r7, #16
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}
 800dc6e:	bf00      	nop
 800dc70:	20000538 	.word	0x20000538

0800dc74 <bmm150_user_i2c_reg_read>:

/*!
 * @brief This function is for reading the sensor's registers through I2C bus.
 */
int8_t bmm150_user_i2c_reg_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b088      	sub	sp, #32
 800dc78:	af04      	add	r7, sp, #16
 800dc7a:	60b9      	str	r1, [r7, #8]
 800dc7c:	607a      	str	r2, [r7, #4]
 800dc7e:	603b      	str	r3, [r7, #0]
 800dc80:	4603      	mov	r3, r0
 800dc82:	73fb      	strb	r3, [r7, #15]

    /* Read from registers using I2C. Return 0 for a successful execution. */
    if (HAL_I2C_Mem_Read(&hi2c1, BMM150_DEFAULT_I2C_ADDRESS << 1, reg_addr, 1, reg_data, length, 1000) == HAL_OK) {
 800dc84:	7bfb      	ldrb	r3, [r7, #15]
 800dc86:	b29a      	uxth	r2, r3
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800dc90:	9102      	str	r1, [sp, #8]
 800dc92:	9301      	str	r3, [sp, #4]
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	9300      	str	r3, [sp, #0]
 800dc98:	2301      	movs	r3, #1
 800dc9a:	2120      	movs	r1, #32
 800dc9c:	4806      	ldr	r0, [pc, #24]	; (800dcb8 <bmm150_user_i2c_reg_read+0x44>)
 800dc9e:	f7f8 ff59 	bl	8006b54 <HAL_I2C_Mem_Read>
 800dca2:	4603      	mov	r3, r0
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d101      	bne.n	800dcac <bmm150_user_i2c_reg_read+0x38>
        return BMM150_OK;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	e000      	b.n	800dcae <bmm150_user_i2c_reg_read+0x3a>
    };
    return 1;
 800dcac:	2301      	movs	r3, #1
}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3710      	adds	r7, #16
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}
 800dcb6:	bf00      	nop
 800dcb8:	20000538 	.word	0x20000538

0800dcbc <bmm150_user_spi_reg_write>:

/*!
 * @brief This function is for writing the sensor's registers through SPI bus.
 */
int8_t bmm150_user_spi_reg_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800dcbc:	b480      	push	{r7}
 800dcbe:	b085      	sub	sp, #20
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	60b9      	str	r1, [r7, #8]
 800dcc4:	607a      	str	r2, [r7, #4]
 800dcc6:	603b      	str	r3, [r7, #0]
 800dcc8:	4603      	mov	r3, r0
 800dcca:	73fb      	strb	r3, [r7, #15]

    /* Write to registers using SPI. Return 0 for a successful execution. */
    return 0;
 800dccc:	2300      	movs	r3, #0
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3714      	adds	r7, #20
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd8:	4770      	bx	lr

0800dcda <bmm150_user_spi_reg_read>:

/*!
 * @brief This function is for reading the sensor's registers through SPI bus.
 */
int8_t bmm150_user_spi_reg_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800dcda:	b480      	push	{r7}
 800dcdc:	b085      	sub	sp, #20
 800dcde:	af00      	add	r7, sp, #0
 800dce0:	60b9      	str	r1, [r7, #8]
 800dce2:	607a      	str	r2, [r7, #4]
 800dce4:	603b      	str	r3, [r7, #0]
 800dce6:	4603      	mov	r3, r0
 800dce8:	73fb      	strb	r3, [r7, #15]

    /* Read from registers using SPI. Return 0 for a successful execution. */
    return 0;
 800dcea:	2300      	movs	r3, #0
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3714      	adds	r7, #20
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr

0800dcf8 <bmm150_interface_selection>:

/*!
 *  @brief This function is to select the interface between SPI and I2C.
 */
int8_t bmm150_interface_selection(struct bmm150_dev *dev) {
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b084      	sub	sp, #16
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMM150_OK;
 800dd00:	2300      	movs	r3, #0
 800dd02:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL) {
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d028      	beq.n	800dd5c <bmm150_interface_selection+0x64>
        /* Select the interface for execution
         * For I2C : BMM150_I2C_INTF
         * For SPI : BMM150_SPI_INTF
         */
        dev->intf = BMM150_I2C_INTF;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	705a      	strb	r2, [r3, #1]

        /* Bus configuration : I2C */
        if (dev->intf == BMM150_I2C_INTF) {
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	785b      	ldrb	r3, [r3, #1]
 800dd14:	2b01      	cmp	r3, #1
 800dd16:	d10b      	bne.n	800dd30 <bmm150_interface_selection+0x38>
//            printf("I2C Interface \n");

            /* To initialize the user I2C function */
            bmm150_user_i2c_init();
 800dd18:	f7ff ff52 	bl	800dbc0 <bmm150_user_i2c_init>

            dev_addr = BMM150_DEFAULT_I2C_ADDRESS;
 800dd1c:	4b13      	ldr	r3, [pc, #76]	; (800dd6c <bmm150_interface_selection+0x74>)
 800dd1e:	2210      	movs	r2, #16
 800dd20:	701a      	strb	r2, [r3, #0]
            dev->read = bmm150_user_i2c_reg_read;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	4a12      	ldr	r2, [pc, #72]	; (800dd70 <bmm150_interface_selection+0x78>)
 800dd26:	60da      	str	r2, [r3, #12]
            dev->write = bmm150_user_i2c_reg_write;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	4a12      	ldr	r2, [pc, #72]	; (800dd74 <bmm150_interface_selection+0x7c>)
 800dd2c:	611a      	str	r2, [r3, #16]
 800dd2e:	e00e      	b.n	800dd4e <bmm150_interface_selection+0x56>
        }
            /* Bus configuration : SPI */
        else if (dev->intf == BMM150_SPI_INTF) {
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	785b      	ldrb	r3, [r3, #1]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d10a      	bne.n	800dd4e <bmm150_interface_selection+0x56>
//            printf("SPI Interface \n");

            /* To initialize the user SPI function */
            bmm150_user_spi_init();
 800dd38:	f7ff ff56 	bl	800dbe8 <bmm150_user_spi_init>

            dev_addr = 0;
 800dd3c:	4b0b      	ldr	r3, [pc, #44]	; (800dd6c <bmm150_interface_selection+0x74>)
 800dd3e:	2200      	movs	r2, #0
 800dd40:	701a      	strb	r2, [r3, #0]
            dev->read = bmm150_user_spi_reg_read;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	4a0c      	ldr	r2, [pc, #48]	; (800dd78 <bmm150_interface_selection+0x80>)
 800dd46:	60da      	str	r2, [r3, #12]
            dev->write = bmm150_user_spi_reg_write;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	4a0c      	ldr	r2, [pc, #48]	; (800dd7c <bmm150_interface_selection+0x84>)
 800dd4c:	611a      	str	r2, [r3, #16]
        }

        /* Assign device address to interface pointer */
        dev->intf_ptr = &dev_addr;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	4a06      	ldr	r2, [pc, #24]	; (800dd6c <bmm150_interface_selection+0x74>)
 800dd52:	605a      	str	r2, [r3, #4]

        /* Configure delay in microseconds */
        dev->delay_us = bmm150_user_delay_us;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	4a0a      	ldr	r2, [pc, #40]	; (800dd80 <bmm150_interface_selection+0x88>)
 800dd58:	615a      	str	r2, [r3, #20]
 800dd5a:	e001      	b.n	800dd60 <bmm150_interface_selection+0x68>
    } else {
        rslt = BMM150_E_NULL_PTR;
 800dd5c:	23ff      	movs	r3, #255	; 0xff
 800dd5e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800dd60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3710      	adds	r7, #16
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}
 800dd6c:	20002b60 	.word	0x20002b60
 800dd70:	0800dc75 	.word	0x0800dc75
 800dd74:	0800dc2d 	.word	0x0800dc2d
 800dd78:	0800dcdb 	.word	0x0800dcdb
 800dd7c:	0800dcbd 	.word	0x0800dcbd
 800dd80:	0800dbf9 	.word	0x0800dbf9

0800dd84 <bmm150_error_codes_print_result>:

/*!
 * @brief This internal API prints the execution status
 */
void bmm150_error_codes_print_result(const char api_name[], int8_t rslt) {
 800dd84:	b480      	push	{r7}
 800dd86:	b083      	sub	sp, #12
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	70fb      	strb	r3, [r7, #3]
    if (rslt != BMM150_OK) {
 800dd90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d00f      	beq.n	800ddb8 <bmm150_error_codes_print_result+0x34>
//        printf("%s\t", api_name);

        switch (rslt) {
 800dd98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd9c:	3304      	adds	r3, #4
 800dd9e:	2b03      	cmp	r3, #3
 800dda0:	d80c      	bhi.n	800ddbc <bmm150_error_codes_print_result+0x38>
 800dda2:	a201      	add	r2, pc, #4	; (adr r2, 800dda8 <bmm150_error_codes_print_result+0x24>)
 800dda4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dda8:	0800ddbd 	.word	0x0800ddbd
 800ddac:	0800ddbd 	.word	0x0800ddbd
 800ddb0:	0800ddbd 	.word	0x0800ddbd
 800ddb4:	0800ddbd 	.word	0x0800ddbd

            default:
//                printf("Error [%d] : Unknown error code\r\n", rslt);
                break;
        }
    }
 800ddb8:	bf00      	nop
 800ddba:	e000      	b.n	800ddbe <bmm150_error_codes_print_result+0x3a>
                break;
 800ddbc:	bf00      	nop
}
 800ddbe:	bf00      	nop
 800ddc0:	370c      	adds	r7, #12
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc8:	4770      	bx	lr
 800ddca:	bf00      	nop

0800ddcc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ddcc:	b480      	push	{r7}
 800ddce:	b085      	sub	sp, #20
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ddda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ddde:	2b84      	cmp	r3, #132	; 0x84
 800dde0:	d005      	beq.n	800ddee <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800dde2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	4413      	add	r3, r2
 800ddea:	3303      	adds	r3, #3
 800ddec:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ddee:	68fb      	ldr	r3, [r7, #12]
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	3714      	adds	r7, #20
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfa:	4770      	bx	lr

0800ddfc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800de00:	f000 ff20 	bl	800ec44 <vTaskStartScheduler>
  
  return osOK;
 800de04:	2300      	movs	r3, #0
}
 800de06:	4618      	mov	r0, r3
 800de08:	bd80      	pop	{r7, pc}

0800de0a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800de0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de0c:	b089      	sub	sp, #36	; 0x24
 800de0e:	af04      	add	r7, sp, #16
 800de10:	6078      	str	r0, [r7, #4]
 800de12:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	695b      	ldr	r3, [r3, #20]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d020      	beq.n	800de5e <osThreadCreate+0x54>
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	699b      	ldr	r3, [r3, #24]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d01c      	beq.n	800de5e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	685c      	ldr	r4, [r3, #4]
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681d      	ldr	r5, [r3, #0]
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	691e      	ldr	r6, [r3, #16]
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800de36:	4618      	mov	r0, r3
 800de38:	f7ff ffc8 	bl	800ddcc <makeFreeRtosPriority>
 800de3c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	695b      	ldr	r3, [r3, #20]
 800de42:	687a      	ldr	r2, [r7, #4]
 800de44:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800de46:	9202      	str	r2, [sp, #8]
 800de48:	9301      	str	r3, [sp, #4]
 800de4a:	9100      	str	r1, [sp, #0]
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	4632      	mov	r2, r6
 800de50:	4629      	mov	r1, r5
 800de52:	4620      	mov	r0, r4
 800de54:	f000 fc9e 	bl	800e794 <xTaskCreateStatic>
 800de58:	4603      	mov	r3, r0
 800de5a:	60fb      	str	r3, [r7, #12]
 800de5c:	e01c      	b.n	800de98 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	685c      	ldr	r4, [r3, #4]
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800de6a:	b29e      	uxth	r6, r3
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800de72:	4618      	mov	r0, r3
 800de74:	f7ff ffaa 	bl	800ddcc <makeFreeRtosPriority>
 800de78:	4602      	mov	r2, r0
 800de7a:	f107 030c 	add.w	r3, r7, #12
 800de7e:	9301      	str	r3, [sp, #4]
 800de80:	9200      	str	r2, [sp, #0]
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	4632      	mov	r2, r6
 800de86:	4629      	mov	r1, r5
 800de88:	4620      	mov	r0, r4
 800de8a:	f000 fce0 	bl	800e84e <xTaskCreate>
 800de8e:	4603      	mov	r3, r0
 800de90:	2b01      	cmp	r3, #1
 800de92:	d001      	beq.n	800de98 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800de94:	2300      	movs	r3, #0
 800de96:	e000      	b.n	800de9a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800de98:	68fb      	ldr	r3, [r7, #12]
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	3714      	adds	r7, #20
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dea2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800dea2:	b580      	push	{r7, lr}
 800dea4:	b084      	sub	sp, #16
 800dea6:	af00      	add	r7, sp, #0
 800dea8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d001      	beq.n	800deb8 <osDelay+0x16>
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	e000      	b.n	800deba <osDelay+0x18>
 800deb8:	2301      	movs	r3, #1
 800deba:	4618      	mov	r0, r3
 800debc:	f000 fdfe 	bl	800eabc <vTaskDelay>
  
  return osOK;
 800dec0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	3710      	adds	r7, #16
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}

0800deca <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800deca:	b480      	push	{r7}
 800decc:	b083      	sub	sp, #12
 800dece:	af00      	add	r7, sp, #0
 800ded0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	f103 0208 	add.w	r2, r3, #8
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f04f 32ff 	mov.w	r2, #4294967295
 800dee2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f103 0208 	add.w	r2, r3, #8
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f103 0208 	add.w	r2, r3, #8
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2200      	movs	r2, #0
 800defc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800defe:	bf00      	nop
 800df00:	370c      	adds	r7, #12
 800df02:	46bd      	mov	sp, r7
 800df04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df08:	4770      	bx	lr

0800df0a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800df0a:	b480      	push	{r7}
 800df0c:	b083      	sub	sp, #12
 800df0e:	af00      	add	r7, sp, #0
 800df10:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2200      	movs	r2, #0
 800df16:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800df18:	bf00      	nop
 800df1a:	370c      	adds	r7, #12
 800df1c:	46bd      	mov	sp, r7
 800df1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df22:	4770      	bx	lr

0800df24 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800df24:	b480      	push	{r7}
 800df26:	b085      	sub	sp, #20
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
 800df2c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	685b      	ldr	r3, [r3, #4]
 800df32:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800df34:	683b      	ldr	r3, [r7, #0]
 800df36:	68fa      	ldr	r2, [r7, #12]
 800df38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	689a      	ldr	r2, [r3, #8]
 800df3e:	683b      	ldr	r3, [r7, #0]
 800df40:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	689b      	ldr	r3, [r3, #8]
 800df46:	683a      	ldr	r2, [r7, #0]
 800df48:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	683a      	ldr	r2, [r7, #0]
 800df4e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	687a      	ldr	r2, [r7, #4]
 800df54:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	1c5a      	adds	r2, r3, #1
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	601a      	str	r2, [r3, #0]
}
 800df60:	bf00      	nop
 800df62:	3714      	adds	r7, #20
 800df64:	46bd      	mov	sp, r7
 800df66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6a:	4770      	bx	lr

0800df6c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800df6c:	b480      	push	{r7}
 800df6e:	b085      	sub	sp, #20
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
 800df74:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df82:	d103      	bne.n	800df8c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	691b      	ldr	r3, [r3, #16]
 800df88:	60fb      	str	r3, [r7, #12]
 800df8a:	e00c      	b.n	800dfa6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	3308      	adds	r3, #8
 800df90:	60fb      	str	r3, [r7, #12]
 800df92:	e002      	b.n	800df9a <vListInsert+0x2e>
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	685b      	ldr	r3, [r3, #4]
 800df98:	60fb      	str	r3, [r7, #12]
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	68ba      	ldr	r2, [r7, #8]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d2f6      	bcs.n	800df94 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	685a      	ldr	r2, [r3, #4]
 800dfaa:	683b      	ldr	r3, [r7, #0]
 800dfac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	685b      	ldr	r3, [r3, #4]
 800dfb2:	683a      	ldr	r2, [r7, #0]
 800dfb4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	68fa      	ldr	r2, [r7, #12]
 800dfba:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	683a      	ldr	r2, [r7, #0]
 800dfc0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	687a      	ldr	r2, [r7, #4]
 800dfc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	1c5a      	adds	r2, r3, #1
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	601a      	str	r2, [r3, #0]
}
 800dfd2:	bf00      	nop
 800dfd4:	3714      	adds	r7, #20
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfdc:	4770      	bx	lr

0800dfde <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800dfde:	b480      	push	{r7}
 800dfe0:	b085      	sub	sp, #20
 800dfe2:	af00      	add	r7, sp, #0
 800dfe4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	691b      	ldr	r3, [r3, #16]
 800dfea:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	685b      	ldr	r3, [r3, #4]
 800dff0:	687a      	ldr	r2, [r7, #4]
 800dff2:	6892      	ldr	r2, [r2, #8]
 800dff4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	689b      	ldr	r3, [r3, #8]
 800dffa:	687a      	ldr	r2, [r7, #4]
 800dffc:	6852      	ldr	r2, [r2, #4]
 800dffe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	429a      	cmp	r2, r3
 800e008:	d103      	bne.n	800e012 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	689a      	ldr	r2, [r3, #8]
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	2200      	movs	r2, #0
 800e016:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	1e5a      	subs	r2, r3, #1
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
}
 800e026:	4618      	mov	r0, r3
 800e028:	3714      	adds	r7, #20
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr
	...

0800e034 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b084      	sub	sp, #16
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
 800e03c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d10a      	bne.n	800e05e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e04c:	f383 8811 	msr	BASEPRI, r3
 800e050:	f3bf 8f6f 	isb	sy
 800e054:	f3bf 8f4f 	dsb	sy
 800e058:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e05a:	bf00      	nop
 800e05c:	e7fe      	b.n	800e05c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e05e:	f001 fc29 	bl	800f8b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681a      	ldr	r2, [r3, #0]
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e06a:	68f9      	ldr	r1, [r7, #12]
 800e06c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e06e:	fb01 f303 	mul.w	r3, r1, r3
 800e072:	441a      	add	r2, r3
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	2200      	movs	r2, #0
 800e07c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681a      	ldr	r2, [r3, #0]
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e08e:	3b01      	subs	r3, #1
 800e090:	68f9      	ldr	r1, [r7, #12]
 800e092:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e094:	fb01 f303 	mul.w	r3, r1, r3
 800e098:	441a      	add	r2, r3
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	22ff      	movs	r2, #255	; 0xff
 800e0a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	22ff      	movs	r2, #255	; 0xff
 800e0aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d114      	bne.n	800e0de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	691b      	ldr	r3, [r3, #16]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d01a      	beq.n	800e0f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	3310      	adds	r3, #16
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f001 f801 	bl	800f0c8 <xTaskRemoveFromEventList>
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d012      	beq.n	800e0f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e0cc:	4b0c      	ldr	r3, [pc, #48]	; (800e100 <xQueueGenericReset+0xcc>)
 800e0ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0d2:	601a      	str	r2, [r3, #0]
 800e0d4:	f3bf 8f4f 	dsb	sy
 800e0d8:	f3bf 8f6f 	isb	sy
 800e0dc:	e009      	b.n	800e0f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	3310      	adds	r3, #16
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f7ff fef1 	bl	800deca <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	3324      	adds	r3, #36	; 0x24
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f7ff feec 	bl	800deca <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e0f2:	f001 fc0f 	bl	800f914 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e0f6:	2301      	movs	r3, #1
}
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	3710      	adds	r7, #16
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	bd80      	pop	{r7, pc}
 800e100:	e000ed04 	.word	0xe000ed04

0800e104 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e104:	b580      	push	{r7, lr}
 800e106:	b08a      	sub	sp, #40	; 0x28
 800e108:	af02      	add	r7, sp, #8
 800e10a:	60f8      	str	r0, [r7, #12]
 800e10c:	60b9      	str	r1, [r7, #8]
 800e10e:	4613      	mov	r3, r2
 800e110:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d10a      	bne.n	800e12e <xQueueGenericCreate+0x2a>
	__asm volatile
 800e118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e11c:	f383 8811 	msr	BASEPRI, r3
 800e120:	f3bf 8f6f 	isb	sy
 800e124:	f3bf 8f4f 	dsb	sy
 800e128:	613b      	str	r3, [r7, #16]
}
 800e12a:	bf00      	nop
 800e12c:	e7fe      	b.n	800e12c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	68ba      	ldr	r2, [r7, #8]
 800e132:	fb02 f303 	mul.w	r3, r2, r3
 800e136:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e138:	69fb      	ldr	r3, [r7, #28]
 800e13a:	3348      	adds	r3, #72	; 0x48
 800e13c:	4618      	mov	r0, r3
 800e13e:	f001 fc9b 	bl	800fa78 <pvPortMalloc>
 800e142:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e144:	69bb      	ldr	r3, [r7, #24]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d011      	beq.n	800e16e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e14a:	69bb      	ldr	r3, [r7, #24]
 800e14c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	3348      	adds	r3, #72	; 0x48
 800e152:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e154:	69bb      	ldr	r3, [r7, #24]
 800e156:	2200      	movs	r2, #0
 800e158:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e15c:	79fa      	ldrb	r2, [r7, #7]
 800e15e:	69bb      	ldr	r3, [r7, #24]
 800e160:	9300      	str	r3, [sp, #0]
 800e162:	4613      	mov	r3, r2
 800e164:	697a      	ldr	r2, [r7, #20]
 800e166:	68b9      	ldr	r1, [r7, #8]
 800e168:	68f8      	ldr	r0, [r7, #12]
 800e16a:	f000 f805 	bl	800e178 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e16e:	69bb      	ldr	r3, [r7, #24]
	}
 800e170:	4618      	mov	r0, r3
 800e172:	3720      	adds	r7, #32
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}

0800e178 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b084      	sub	sp, #16
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	60f8      	str	r0, [r7, #12]
 800e180:	60b9      	str	r1, [r7, #8]
 800e182:	607a      	str	r2, [r7, #4]
 800e184:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e186:	68bb      	ldr	r3, [r7, #8]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d103      	bne.n	800e194 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e18c:	69bb      	ldr	r3, [r7, #24]
 800e18e:	69ba      	ldr	r2, [r7, #24]
 800e190:	601a      	str	r2, [r3, #0]
 800e192:	e002      	b.n	800e19a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e194:	69bb      	ldr	r3, [r7, #24]
 800e196:	687a      	ldr	r2, [r7, #4]
 800e198:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e19a:	69bb      	ldr	r3, [r7, #24]
 800e19c:	68fa      	ldr	r2, [r7, #12]
 800e19e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e1a0:	69bb      	ldr	r3, [r7, #24]
 800e1a2:	68ba      	ldr	r2, [r7, #8]
 800e1a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e1a6:	2101      	movs	r1, #1
 800e1a8:	69b8      	ldr	r0, [r7, #24]
 800e1aa:	f7ff ff43 	bl	800e034 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e1ae:	bf00      	nop
 800e1b0:	3710      	adds	r7, #16
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}
	...

0800e1b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b08e      	sub	sp, #56	; 0x38
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	60f8      	str	r0, [r7, #12]
 800e1c0:	60b9      	str	r1, [r7, #8]
 800e1c2:	607a      	str	r2, [r7, #4]
 800e1c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d10a      	bne.n	800e1ea <xQueueGenericSend+0x32>
	__asm volatile
 800e1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d8:	f383 8811 	msr	BASEPRI, r3
 800e1dc:	f3bf 8f6f 	isb	sy
 800e1e0:	f3bf 8f4f 	dsb	sy
 800e1e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e1e6:	bf00      	nop
 800e1e8:	e7fe      	b.n	800e1e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e1ea:	68bb      	ldr	r3, [r7, #8]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d103      	bne.n	800e1f8 <xQueueGenericSend+0x40>
 800e1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d101      	bne.n	800e1fc <xQueueGenericSend+0x44>
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	e000      	b.n	800e1fe <xQueueGenericSend+0x46>
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d10a      	bne.n	800e218 <xQueueGenericSend+0x60>
	__asm volatile
 800e202:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e206:	f383 8811 	msr	BASEPRI, r3
 800e20a:	f3bf 8f6f 	isb	sy
 800e20e:	f3bf 8f4f 	dsb	sy
 800e212:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e214:	bf00      	nop
 800e216:	e7fe      	b.n	800e216 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	2b02      	cmp	r3, #2
 800e21c:	d103      	bne.n	800e226 <xQueueGenericSend+0x6e>
 800e21e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e222:	2b01      	cmp	r3, #1
 800e224:	d101      	bne.n	800e22a <xQueueGenericSend+0x72>
 800e226:	2301      	movs	r3, #1
 800e228:	e000      	b.n	800e22c <xQueueGenericSend+0x74>
 800e22a:	2300      	movs	r3, #0
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d10a      	bne.n	800e246 <xQueueGenericSend+0x8e>
	__asm volatile
 800e230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e234:	f383 8811 	msr	BASEPRI, r3
 800e238:	f3bf 8f6f 	isb	sy
 800e23c:	f3bf 8f4f 	dsb	sy
 800e240:	623b      	str	r3, [r7, #32]
}
 800e242:	bf00      	nop
 800e244:	e7fe      	b.n	800e244 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e246:	f001 f8fb 	bl	800f440 <xTaskGetSchedulerState>
 800e24a:	4603      	mov	r3, r0
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d102      	bne.n	800e256 <xQueueGenericSend+0x9e>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d101      	bne.n	800e25a <xQueueGenericSend+0xa2>
 800e256:	2301      	movs	r3, #1
 800e258:	e000      	b.n	800e25c <xQueueGenericSend+0xa4>
 800e25a:	2300      	movs	r3, #0
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d10a      	bne.n	800e276 <xQueueGenericSend+0xbe>
	__asm volatile
 800e260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e264:	f383 8811 	msr	BASEPRI, r3
 800e268:	f3bf 8f6f 	isb	sy
 800e26c:	f3bf 8f4f 	dsb	sy
 800e270:	61fb      	str	r3, [r7, #28]
}
 800e272:	bf00      	nop
 800e274:	e7fe      	b.n	800e274 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e276:	f001 fb1d 	bl	800f8b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e27c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e27e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e282:	429a      	cmp	r2, r3
 800e284:	d302      	bcc.n	800e28c <xQueueGenericSend+0xd4>
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	2b02      	cmp	r3, #2
 800e28a:	d129      	bne.n	800e2e0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e28c:	683a      	ldr	r2, [r7, #0]
 800e28e:	68b9      	ldr	r1, [r7, #8]
 800e290:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e292:	f000 f96f 	bl	800e574 <prvCopyDataToQueue>
 800e296:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e29a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d010      	beq.n	800e2c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2a2:	3324      	adds	r3, #36	; 0x24
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	f000 ff0f 	bl	800f0c8 <xTaskRemoveFromEventList>
 800e2aa:	4603      	mov	r3, r0
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d013      	beq.n	800e2d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e2b0:	4b3f      	ldr	r3, [pc, #252]	; (800e3b0 <xQueueGenericSend+0x1f8>)
 800e2b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2b6:	601a      	str	r2, [r3, #0]
 800e2b8:	f3bf 8f4f 	dsb	sy
 800e2bc:	f3bf 8f6f 	isb	sy
 800e2c0:	e00a      	b.n	800e2d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d007      	beq.n	800e2d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e2c8:	4b39      	ldr	r3, [pc, #228]	; (800e3b0 <xQueueGenericSend+0x1f8>)
 800e2ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2ce:	601a      	str	r2, [r3, #0]
 800e2d0:	f3bf 8f4f 	dsb	sy
 800e2d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e2d8:	f001 fb1c 	bl	800f914 <vPortExitCritical>
				return pdPASS;
 800e2dc:	2301      	movs	r3, #1
 800e2de:	e063      	b.n	800e3a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d103      	bne.n	800e2ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e2e6:	f001 fb15 	bl	800f914 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	e05c      	b.n	800e3a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e2ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d106      	bne.n	800e302 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e2f4:	f107 0314 	add.w	r3, r7, #20
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f000 ff47 	bl	800f18c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e2fe:	2301      	movs	r3, #1
 800e300:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e302:	f001 fb07 	bl	800f914 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e306:	f000 fcfd 	bl	800ed04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e30a:	f001 fad3 	bl	800f8b4 <vPortEnterCritical>
 800e30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e310:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e314:	b25b      	sxtb	r3, r3
 800e316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e31a:	d103      	bne.n	800e324 <xQueueGenericSend+0x16c>
 800e31c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e31e:	2200      	movs	r2, #0
 800e320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e32a:	b25b      	sxtb	r3, r3
 800e32c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e330:	d103      	bne.n	800e33a <xQueueGenericSend+0x182>
 800e332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e334:	2200      	movs	r2, #0
 800e336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e33a:	f001 faeb 	bl	800f914 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e33e:	1d3a      	adds	r2, r7, #4
 800e340:	f107 0314 	add.w	r3, r7, #20
 800e344:	4611      	mov	r1, r2
 800e346:	4618      	mov	r0, r3
 800e348:	f000 ff36 	bl	800f1b8 <xTaskCheckForTimeOut>
 800e34c:	4603      	mov	r3, r0
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d124      	bne.n	800e39c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e352:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e354:	f000 fa06 	bl	800e764 <prvIsQueueFull>
 800e358:	4603      	mov	r3, r0
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d018      	beq.n	800e390 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e360:	3310      	adds	r3, #16
 800e362:	687a      	ldr	r2, [r7, #4]
 800e364:	4611      	mov	r1, r2
 800e366:	4618      	mov	r0, r3
 800e368:	f000 fe8a 	bl	800f080 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e36c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e36e:	f000 f991 	bl	800e694 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e372:	f000 fcd5 	bl	800ed20 <xTaskResumeAll>
 800e376:	4603      	mov	r3, r0
 800e378:	2b00      	cmp	r3, #0
 800e37a:	f47f af7c 	bne.w	800e276 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e37e:	4b0c      	ldr	r3, [pc, #48]	; (800e3b0 <xQueueGenericSend+0x1f8>)
 800e380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e384:	601a      	str	r2, [r3, #0]
 800e386:	f3bf 8f4f 	dsb	sy
 800e38a:	f3bf 8f6f 	isb	sy
 800e38e:	e772      	b.n	800e276 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e390:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e392:	f000 f97f 	bl	800e694 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e396:	f000 fcc3 	bl	800ed20 <xTaskResumeAll>
 800e39a:	e76c      	b.n	800e276 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e39c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e39e:	f000 f979 	bl	800e694 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e3a2:	f000 fcbd 	bl	800ed20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e3a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	3738      	adds	r7, #56	; 0x38
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	bd80      	pop	{r7, pc}
 800e3b0:	e000ed04 	.word	0xe000ed04

0800e3b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b08c      	sub	sp, #48	; 0x30
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	60f8      	str	r0, [r7, #12]
 800e3bc:	60b9      	str	r1, [r7, #8]
 800e3be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d10a      	bne.n	800e3e4 <xQueueReceive+0x30>
	__asm volatile
 800e3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3d2:	f383 8811 	msr	BASEPRI, r3
 800e3d6:	f3bf 8f6f 	isb	sy
 800e3da:	f3bf 8f4f 	dsb	sy
 800e3de:	623b      	str	r3, [r7, #32]
}
 800e3e0:	bf00      	nop
 800e3e2:	e7fe      	b.n	800e3e2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d103      	bne.n	800e3f2 <xQueueReceive+0x3e>
 800e3ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d101      	bne.n	800e3f6 <xQueueReceive+0x42>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	e000      	b.n	800e3f8 <xQueueReceive+0x44>
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d10a      	bne.n	800e412 <xQueueReceive+0x5e>
	__asm volatile
 800e3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e400:	f383 8811 	msr	BASEPRI, r3
 800e404:	f3bf 8f6f 	isb	sy
 800e408:	f3bf 8f4f 	dsb	sy
 800e40c:	61fb      	str	r3, [r7, #28]
}
 800e40e:	bf00      	nop
 800e410:	e7fe      	b.n	800e410 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e412:	f001 f815 	bl	800f440 <xTaskGetSchedulerState>
 800e416:	4603      	mov	r3, r0
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d102      	bne.n	800e422 <xQueueReceive+0x6e>
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d101      	bne.n	800e426 <xQueueReceive+0x72>
 800e422:	2301      	movs	r3, #1
 800e424:	e000      	b.n	800e428 <xQueueReceive+0x74>
 800e426:	2300      	movs	r3, #0
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d10a      	bne.n	800e442 <xQueueReceive+0x8e>
	__asm volatile
 800e42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e430:	f383 8811 	msr	BASEPRI, r3
 800e434:	f3bf 8f6f 	isb	sy
 800e438:	f3bf 8f4f 	dsb	sy
 800e43c:	61bb      	str	r3, [r7, #24]
}
 800e43e:	bf00      	nop
 800e440:	e7fe      	b.n	800e440 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e442:	f001 fa37 	bl	800f8b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e44a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d01f      	beq.n	800e492 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e452:	68b9      	ldr	r1, [r7, #8]
 800e454:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e456:	f000 f8f7 	bl	800e648 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e45c:	1e5a      	subs	r2, r3, #1
 800e45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e460:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e464:	691b      	ldr	r3, [r3, #16]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d00f      	beq.n	800e48a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e46c:	3310      	adds	r3, #16
 800e46e:	4618      	mov	r0, r3
 800e470:	f000 fe2a 	bl	800f0c8 <xTaskRemoveFromEventList>
 800e474:	4603      	mov	r3, r0
 800e476:	2b00      	cmp	r3, #0
 800e478:	d007      	beq.n	800e48a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e47a:	4b3d      	ldr	r3, [pc, #244]	; (800e570 <xQueueReceive+0x1bc>)
 800e47c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e480:	601a      	str	r2, [r3, #0]
 800e482:	f3bf 8f4f 	dsb	sy
 800e486:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e48a:	f001 fa43 	bl	800f914 <vPortExitCritical>
				return pdPASS;
 800e48e:	2301      	movs	r3, #1
 800e490:	e069      	b.n	800e566 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d103      	bne.n	800e4a0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e498:	f001 fa3c 	bl	800f914 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e49c:	2300      	movs	r3, #0
 800e49e:	e062      	b.n	800e566 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e4a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d106      	bne.n	800e4b4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e4a6:	f107 0310 	add.w	r3, r7, #16
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f000 fe6e 	bl	800f18c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e4b0:	2301      	movs	r3, #1
 800e4b2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e4b4:	f001 fa2e 	bl	800f914 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e4b8:	f000 fc24 	bl	800ed04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e4bc:	f001 f9fa 	bl	800f8b4 <vPortEnterCritical>
 800e4c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e4c6:	b25b      	sxtb	r3, r3
 800e4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4cc:	d103      	bne.n	800e4d6 <xQueueReceive+0x122>
 800e4ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e4dc:	b25b      	sxtb	r3, r3
 800e4de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4e2:	d103      	bne.n	800e4ec <xQueueReceive+0x138>
 800e4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e4ec:	f001 fa12 	bl	800f914 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e4f0:	1d3a      	adds	r2, r7, #4
 800e4f2:	f107 0310 	add.w	r3, r7, #16
 800e4f6:	4611      	mov	r1, r2
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f000 fe5d 	bl	800f1b8 <xTaskCheckForTimeOut>
 800e4fe:	4603      	mov	r3, r0
 800e500:	2b00      	cmp	r3, #0
 800e502:	d123      	bne.n	800e54c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e504:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e506:	f000 f917 	bl	800e738 <prvIsQueueEmpty>
 800e50a:	4603      	mov	r3, r0
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d017      	beq.n	800e540 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e512:	3324      	adds	r3, #36	; 0x24
 800e514:	687a      	ldr	r2, [r7, #4]
 800e516:	4611      	mov	r1, r2
 800e518:	4618      	mov	r0, r3
 800e51a:	f000 fdb1 	bl	800f080 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e51e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e520:	f000 f8b8 	bl	800e694 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e524:	f000 fbfc 	bl	800ed20 <xTaskResumeAll>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d189      	bne.n	800e442 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800e52e:	4b10      	ldr	r3, [pc, #64]	; (800e570 <xQueueReceive+0x1bc>)
 800e530:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e534:	601a      	str	r2, [r3, #0]
 800e536:	f3bf 8f4f 	dsb	sy
 800e53a:	f3bf 8f6f 	isb	sy
 800e53e:	e780      	b.n	800e442 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e540:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e542:	f000 f8a7 	bl	800e694 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e546:	f000 fbeb 	bl	800ed20 <xTaskResumeAll>
 800e54a:	e77a      	b.n	800e442 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e54c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e54e:	f000 f8a1 	bl	800e694 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e552:	f000 fbe5 	bl	800ed20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e556:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e558:	f000 f8ee 	bl	800e738 <prvIsQueueEmpty>
 800e55c:	4603      	mov	r3, r0
 800e55e:	2b00      	cmp	r3, #0
 800e560:	f43f af6f 	beq.w	800e442 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e564:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e566:	4618      	mov	r0, r3
 800e568:	3730      	adds	r7, #48	; 0x30
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}
 800e56e:	bf00      	nop
 800e570:	e000ed04 	.word	0xe000ed04

0800e574 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b086      	sub	sp, #24
 800e578:	af00      	add	r7, sp, #0
 800e57a:	60f8      	str	r0, [r7, #12]
 800e57c:	60b9      	str	r1, [r7, #8]
 800e57e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e580:	2300      	movs	r3, #0
 800e582:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e588:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d10d      	bne.n	800e5ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d14d      	bne.n	800e636 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f000 ff6c 	bl	800f47c <xTaskPriorityDisinherit>
 800e5a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	609a      	str	r2, [r3, #8]
 800e5ac:	e043      	b.n	800e636 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d119      	bne.n	800e5e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	6858      	ldr	r0, [r3, #4]
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5bc:	461a      	mov	r2, r3
 800e5be:	68b9      	ldr	r1, [r7, #8]
 800e5c0:	f001 fc6e 	bl	800fea0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	685a      	ldr	r2, [r3, #4]
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5cc:	441a      	add	r2, r3
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	685a      	ldr	r2, [r3, #4]
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	689b      	ldr	r3, [r3, #8]
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d32b      	bcc.n	800e636 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681a      	ldr	r2, [r3, #0]
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	605a      	str	r2, [r3, #4]
 800e5e6:	e026      	b.n	800e636 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	68d8      	ldr	r0, [r3, #12]
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5f0:	461a      	mov	r2, r3
 800e5f2:	68b9      	ldr	r1, [r7, #8]
 800e5f4:	f001 fc54 	bl	800fea0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	68da      	ldr	r2, [r3, #12]
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e600:	425b      	negs	r3, r3
 800e602:	441a      	add	r2, r3
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	68da      	ldr	r2, [r3, #12]
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	429a      	cmp	r2, r3
 800e612:	d207      	bcs.n	800e624 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	689a      	ldr	r2, [r3, #8]
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e61c:	425b      	negs	r3, r3
 800e61e:	441a      	add	r2, r3
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2b02      	cmp	r3, #2
 800e628:	d105      	bne.n	800e636 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e62a:	693b      	ldr	r3, [r7, #16]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d002      	beq.n	800e636 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	3b01      	subs	r3, #1
 800e634:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e636:	693b      	ldr	r3, [r7, #16]
 800e638:	1c5a      	adds	r2, r3, #1
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e63e:	697b      	ldr	r3, [r7, #20]
}
 800e640:	4618      	mov	r0, r3
 800e642:	3718      	adds	r7, #24
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}

0800e648 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b082      	sub	sp, #8
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e656:	2b00      	cmp	r3, #0
 800e658:	d018      	beq.n	800e68c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	68da      	ldr	r2, [r3, #12]
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e662:	441a      	add	r2, r3
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	68da      	ldr	r2, [r3, #12]
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	689b      	ldr	r3, [r3, #8]
 800e670:	429a      	cmp	r2, r3
 800e672:	d303      	bcc.n	800e67c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	68d9      	ldr	r1, [r3, #12]
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e684:	461a      	mov	r2, r3
 800e686:	6838      	ldr	r0, [r7, #0]
 800e688:	f001 fc0a 	bl	800fea0 <memcpy>
	}
}
 800e68c:	bf00      	nop
 800e68e:	3708      	adds	r7, #8
 800e690:	46bd      	mov	sp, r7
 800e692:	bd80      	pop	{r7, pc}

0800e694 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e694:	b580      	push	{r7, lr}
 800e696:	b084      	sub	sp, #16
 800e698:	af00      	add	r7, sp, #0
 800e69a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e69c:	f001 f90a 	bl	800f8b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e6a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e6a8:	e011      	b.n	800e6ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d012      	beq.n	800e6d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	3324      	adds	r3, #36	; 0x24
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	f000 fd06 	bl	800f0c8 <xTaskRemoveFromEventList>
 800e6bc:	4603      	mov	r3, r0
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d001      	beq.n	800e6c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e6c2:	f000 fddb 	bl	800f27c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e6c6:	7bfb      	ldrb	r3, [r7, #15]
 800e6c8:	3b01      	subs	r3, #1
 800e6ca:	b2db      	uxtb	r3, r3
 800e6cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e6ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	dce9      	bgt.n	800e6aa <prvUnlockQueue+0x16>
 800e6d6:	e000      	b.n	800e6da <prvUnlockQueue+0x46>
					break;
 800e6d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	22ff      	movs	r2, #255	; 0xff
 800e6de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e6e2:	f001 f917 	bl	800f914 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e6e6:	f001 f8e5 	bl	800f8b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e6f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e6f2:	e011      	b.n	800e718 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	691b      	ldr	r3, [r3, #16]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d012      	beq.n	800e722 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	3310      	adds	r3, #16
 800e700:	4618      	mov	r0, r3
 800e702:	f000 fce1 	bl	800f0c8 <xTaskRemoveFromEventList>
 800e706:	4603      	mov	r3, r0
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d001      	beq.n	800e710 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e70c:	f000 fdb6 	bl	800f27c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e710:	7bbb      	ldrb	r3, [r7, #14]
 800e712:	3b01      	subs	r3, #1
 800e714:	b2db      	uxtb	r3, r3
 800e716:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e718:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	dce9      	bgt.n	800e6f4 <prvUnlockQueue+0x60>
 800e720:	e000      	b.n	800e724 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e722:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	22ff      	movs	r2, #255	; 0xff
 800e728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e72c:	f001 f8f2 	bl	800f914 <vPortExitCritical>
}
 800e730:	bf00      	nop
 800e732:	3710      	adds	r7, #16
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}

0800e738 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b084      	sub	sp, #16
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e740:	f001 f8b8 	bl	800f8b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d102      	bne.n	800e752 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e74c:	2301      	movs	r3, #1
 800e74e:	60fb      	str	r3, [r7, #12]
 800e750:	e001      	b.n	800e756 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e752:	2300      	movs	r3, #0
 800e754:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e756:	f001 f8dd 	bl	800f914 <vPortExitCritical>

	return xReturn;
 800e75a:	68fb      	ldr	r3, [r7, #12]
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3710      	adds	r7, #16
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}

0800e764 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e764:	b580      	push	{r7, lr}
 800e766:	b084      	sub	sp, #16
 800e768:	af00      	add	r7, sp, #0
 800e76a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e76c:	f001 f8a2 	bl	800f8b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e778:	429a      	cmp	r2, r3
 800e77a:	d102      	bne.n	800e782 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e77c:	2301      	movs	r3, #1
 800e77e:	60fb      	str	r3, [r7, #12]
 800e780:	e001      	b.n	800e786 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e782:	2300      	movs	r3, #0
 800e784:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e786:	f001 f8c5 	bl	800f914 <vPortExitCritical>

	return xReturn;
 800e78a:	68fb      	ldr	r3, [r7, #12]
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3710      	adds	r7, #16
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}

0800e794 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e794:	b580      	push	{r7, lr}
 800e796:	b08e      	sub	sp, #56	; 0x38
 800e798:	af04      	add	r7, sp, #16
 800e79a:	60f8      	str	r0, [r7, #12]
 800e79c:	60b9      	str	r1, [r7, #8]
 800e79e:	607a      	str	r2, [r7, #4]
 800e7a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e7a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d10a      	bne.n	800e7be <xTaskCreateStatic+0x2a>
	__asm volatile
 800e7a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7ac:	f383 8811 	msr	BASEPRI, r3
 800e7b0:	f3bf 8f6f 	isb	sy
 800e7b4:	f3bf 8f4f 	dsb	sy
 800e7b8:	623b      	str	r3, [r7, #32]
}
 800e7ba:	bf00      	nop
 800e7bc:	e7fe      	b.n	800e7bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e7be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d10a      	bne.n	800e7da <xTaskCreateStatic+0x46>
	__asm volatile
 800e7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7c8:	f383 8811 	msr	BASEPRI, r3
 800e7cc:	f3bf 8f6f 	isb	sy
 800e7d0:	f3bf 8f4f 	dsb	sy
 800e7d4:	61fb      	str	r3, [r7, #28]
}
 800e7d6:	bf00      	nop
 800e7d8:	e7fe      	b.n	800e7d8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e7da:	2354      	movs	r3, #84	; 0x54
 800e7dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	2b54      	cmp	r3, #84	; 0x54
 800e7e2:	d00a      	beq.n	800e7fa <xTaskCreateStatic+0x66>
	__asm volatile
 800e7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7e8:	f383 8811 	msr	BASEPRI, r3
 800e7ec:	f3bf 8f6f 	isb	sy
 800e7f0:	f3bf 8f4f 	dsb	sy
 800e7f4:	61bb      	str	r3, [r7, #24]
}
 800e7f6:	bf00      	nop
 800e7f8:	e7fe      	b.n	800e7f8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e7fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e7fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d01e      	beq.n	800e840 <xTaskCreateStatic+0xac>
 800e802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e804:	2b00      	cmp	r3, #0
 800e806:	d01b      	beq.n	800e840 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e80a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e80e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e810:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e814:	2202      	movs	r2, #2
 800e816:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e81a:	2300      	movs	r3, #0
 800e81c:	9303      	str	r3, [sp, #12]
 800e81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e820:	9302      	str	r3, [sp, #8]
 800e822:	f107 0314 	add.w	r3, r7, #20
 800e826:	9301      	str	r3, [sp, #4]
 800e828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e82a:	9300      	str	r3, [sp, #0]
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	687a      	ldr	r2, [r7, #4]
 800e830:	68b9      	ldr	r1, [r7, #8]
 800e832:	68f8      	ldr	r0, [r7, #12]
 800e834:	f000 f850 	bl	800e8d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e838:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e83a:	f000 f8d5 	bl	800e9e8 <prvAddNewTaskToReadyList>
 800e83e:	e001      	b.n	800e844 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800e840:	2300      	movs	r3, #0
 800e842:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e844:	697b      	ldr	r3, [r7, #20]
	}
 800e846:	4618      	mov	r0, r3
 800e848:	3728      	adds	r7, #40	; 0x28
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}

0800e84e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e84e:	b580      	push	{r7, lr}
 800e850:	b08c      	sub	sp, #48	; 0x30
 800e852:	af04      	add	r7, sp, #16
 800e854:	60f8      	str	r0, [r7, #12]
 800e856:	60b9      	str	r1, [r7, #8]
 800e858:	603b      	str	r3, [r7, #0]
 800e85a:	4613      	mov	r3, r2
 800e85c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e85e:	88fb      	ldrh	r3, [r7, #6]
 800e860:	009b      	lsls	r3, r3, #2
 800e862:	4618      	mov	r0, r3
 800e864:	f001 f908 	bl	800fa78 <pvPortMalloc>
 800e868:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e86a:	697b      	ldr	r3, [r7, #20]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d00e      	beq.n	800e88e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e870:	2054      	movs	r0, #84	; 0x54
 800e872:	f001 f901 	bl	800fa78 <pvPortMalloc>
 800e876:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e878:	69fb      	ldr	r3, [r7, #28]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d003      	beq.n	800e886 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e87e:	69fb      	ldr	r3, [r7, #28]
 800e880:	697a      	ldr	r2, [r7, #20]
 800e882:	631a      	str	r2, [r3, #48]	; 0x30
 800e884:	e005      	b.n	800e892 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e886:	6978      	ldr	r0, [r7, #20]
 800e888:	f001 f9c2 	bl	800fc10 <vPortFree>
 800e88c:	e001      	b.n	800e892 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e88e:	2300      	movs	r3, #0
 800e890:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e892:	69fb      	ldr	r3, [r7, #28]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d017      	beq.n	800e8c8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e898:	69fb      	ldr	r3, [r7, #28]
 800e89a:	2200      	movs	r2, #0
 800e89c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e8a0:	88fa      	ldrh	r2, [r7, #6]
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	9303      	str	r3, [sp, #12]
 800e8a6:	69fb      	ldr	r3, [r7, #28]
 800e8a8:	9302      	str	r3, [sp, #8]
 800e8aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8ac:	9301      	str	r3, [sp, #4]
 800e8ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8b0:	9300      	str	r3, [sp, #0]
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	68b9      	ldr	r1, [r7, #8]
 800e8b6:	68f8      	ldr	r0, [r7, #12]
 800e8b8:	f000 f80e 	bl	800e8d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e8bc:	69f8      	ldr	r0, [r7, #28]
 800e8be:	f000 f893 	bl	800e9e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	61bb      	str	r3, [r7, #24]
 800e8c6:	e002      	b.n	800e8ce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e8c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e8cc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e8ce:	69bb      	ldr	r3, [r7, #24]
	}
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	3720      	adds	r7, #32
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}

0800e8d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b088      	sub	sp, #32
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	60f8      	str	r0, [r7, #12]
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	607a      	str	r2, [r7, #4]
 800e8e4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e8e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e8f0:	3b01      	subs	r3, #1
 800e8f2:	009b      	lsls	r3, r3, #2
 800e8f4:	4413      	add	r3, r2
 800e8f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	f023 0307 	bic.w	r3, r3, #7
 800e8fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e900:	69bb      	ldr	r3, [r7, #24]
 800e902:	f003 0307 	and.w	r3, r3, #7
 800e906:	2b00      	cmp	r3, #0
 800e908:	d00a      	beq.n	800e920 <prvInitialiseNewTask+0x48>
	__asm volatile
 800e90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90e:	f383 8811 	msr	BASEPRI, r3
 800e912:	f3bf 8f6f 	isb	sy
 800e916:	f3bf 8f4f 	dsb	sy
 800e91a:	617b      	str	r3, [r7, #20]
}
 800e91c:	bf00      	nop
 800e91e:	e7fe      	b.n	800e91e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d01f      	beq.n	800e966 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e926:	2300      	movs	r3, #0
 800e928:	61fb      	str	r3, [r7, #28]
 800e92a:	e012      	b.n	800e952 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e92c:	68ba      	ldr	r2, [r7, #8]
 800e92e:	69fb      	ldr	r3, [r7, #28]
 800e930:	4413      	add	r3, r2
 800e932:	7819      	ldrb	r1, [r3, #0]
 800e934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e936:	69fb      	ldr	r3, [r7, #28]
 800e938:	4413      	add	r3, r2
 800e93a:	3334      	adds	r3, #52	; 0x34
 800e93c:	460a      	mov	r2, r1
 800e93e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e940:	68ba      	ldr	r2, [r7, #8]
 800e942:	69fb      	ldr	r3, [r7, #28]
 800e944:	4413      	add	r3, r2
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d006      	beq.n	800e95a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	3301      	adds	r3, #1
 800e950:	61fb      	str	r3, [r7, #28]
 800e952:	69fb      	ldr	r3, [r7, #28]
 800e954:	2b0f      	cmp	r3, #15
 800e956:	d9e9      	bls.n	800e92c <prvInitialiseNewTask+0x54>
 800e958:	e000      	b.n	800e95c <prvInitialiseNewTask+0x84>
			{
				break;
 800e95a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e95c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e95e:	2200      	movs	r2, #0
 800e960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e964:	e003      	b.n	800e96e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e968:	2200      	movs	r2, #0
 800e96a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e96e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e970:	2b06      	cmp	r3, #6
 800e972:	d901      	bls.n	800e978 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e974:	2306      	movs	r3, #6
 800e976:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e97a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e97c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e980:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e982:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e986:	2200      	movs	r2, #0
 800e988:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e98c:	3304      	adds	r3, #4
 800e98e:	4618      	mov	r0, r3
 800e990:	f7ff fabb 	bl	800df0a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e996:	3318      	adds	r3, #24
 800e998:	4618      	mov	r0, r3
 800e99a:	f7ff fab6 	bl	800df0a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9a2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9a6:	f1c3 0207 	rsb	r2, r3, #7
 800e9aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9ac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9b2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e9b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e9ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9bc:	2200      	movs	r2, #0
 800e9be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e9c2:	683a      	ldr	r2, [r7, #0]
 800e9c4:	68f9      	ldr	r1, [r7, #12]
 800e9c6:	69b8      	ldr	r0, [r7, #24]
 800e9c8:	f000 fe44 	bl	800f654 <pxPortInitialiseStack>
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e9d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d002      	beq.n	800e9de <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e9de:	bf00      	nop
 800e9e0:	3720      	adds	r7, #32
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}
	...

0800e9e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b082      	sub	sp, #8
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e9f0:	f000 ff60 	bl	800f8b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e9f4:	4b2a      	ldr	r3, [pc, #168]	; (800eaa0 <prvAddNewTaskToReadyList+0xb8>)
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	3301      	adds	r3, #1
 800e9fa:	4a29      	ldr	r2, [pc, #164]	; (800eaa0 <prvAddNewTaskToReadyList+0xb8>)
 800e9fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e9fe:	4b29      	ldr	r3, [pc, #164]	; (800eaa4 <prvAddNewTaskToReadyList+0xbc>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d109      	bne.n	800ea1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ea06:	4a27      	ldr	r2, [pc, #156]	; (800eaa4 <prvAddNewTaskToReadyList+0xbc>)
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ea0c:	4b24      	ldr	r3, [pc, #144]	; (800eaa0 <prvAddNewTaskToReadyList+0xb8>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	2b01      	cmp	r3, #1
 800ea12:	d110      	bne.n	800ea36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ea14:	f000 fc56 	bl	800f2c4 <prvInitialiseTaskLists>
 800ea18:	e00d      	b.n	800ea36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ea1a:	4b23      	ldr	r3, [pc, #140]	; (800eaa8 <prvAddNewTaskToReadyList+0xc0>)
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d109      	bne.n	800ea36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ea22:	4b20      	ldr	r3, [pc, #128]	; (800eaa4 <prvAddNewTaskToReadyList+0xbc>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	d802      	bhi.n	800ea36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ea30:	4a1c      	ldr	r2, [pc, #112]	; (800eaa4 <prvAddNewTaskToReadyList+0xbc>)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ea36:	4b1d      	ldr	r3, [pc, #116]	; (800eaac <prvAddNewTaskToReadyList+0xc4>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	3301      	adds	r3, #1
 800ea3c:	4a1b      	ldr	r2, [pc, #108]	; (800eaac <prvAddNewTaskToReadyList+0xc4>)
 800ea3e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea44:	2201      	movs	r2, #1
 800ea46:	409a      	lsls	r2, r3
 800ea48:	4b19      	ldr	r3, [pc, #100]	; (800eab0 <prvAddNewTaskToReadyList+0xc8>)
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	4313      	orrs	r3, r2
 800ea4e:	4a18      	ldr	r2, [pc, #96]	; (800eab0 <prvAddNewTaskToReadyList+0xc8>)
 800ea50:	6013      	str	r3, [r2, #0]
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea56:	4613      	mov	r3, r2
 800ea58:	009b      	lsls	r3, r3, #2
 800ea5a:	4413      	add	r3, r2
 800ea5c:	009b      	lsls	r3, r3, #2
 800ea5e:	4a15      	ldr	r2, [pc, #84]	; (800eab4 <prvAddNewTaskToReadyList+0xcc>)
 800ea60:	441a      	add	r2, r3
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	3304      	adds	r3, #4
 800ea66:	4619      	mov	r1, r3
 800ea68:	4610      	mov	r0, r2
 800ea6a:	f7ff fa5b 	bl	800df24 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ea6e:	f000 ff51 	bl	800f914 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ea72:	4b0d      	ldr	r3, [pc, #52]	; (800eaa8 <prvAddNewTaskToReadyList+0xc0>)
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d00e      	beq.n	800ea98 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ea7a:	4b0a      	ldr	r3, [pc, #40]	; (800eaa4 <prvAddNewTaskToReadyList+0xbc>)
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea84:	429a      	cmp	r2, r3
 800ea86:	d207      	bcs.n	800ea98 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ea88:	4b0b      	ldr	r3, [pc, #44]	; (800eab8 <prvAddNewTaskToReadyList+0xd0>)
 800ea8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea8e:	601a      	str	r2, [r3, #0]
 800ea90:	f3bf 8f4f 	dsb	sy
 800ea94:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea98:	bf00      	nop
 800ea9a:	3708      	adds	r7, #8
 800ea9c:	46bd      	mov	sp, r7
 800ea9e:	bd80      	pop	{r7, pc}
 800eaa0:	20002c64 	.word	0x20002c64
 800eaa4:	20002b64 	.word	0x20002b64
 800eaa8:	20002c70 	.word	0x20002c70
 800eaac:	20002c80 	.word	0x20002c80
 800eab0:	20002c6c 	.word	0x20002c6c
 800eab4:	20002b68 	.word	0x20002b68
 800eab8:	e000ed04 	.word	0xe000ed04

0800eabc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b084      	sub	sp, #16
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800eac4:	2300      	movs	r3, #0
 800eac6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d017      	beq.n	800eafe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800eace:	4b13      	ldr	r3, [pc, #76]	; (800eb1c <vTaskDelay+0x60>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d00a      	beq.n	800eaec <vTaskDelay+0x30>
	__asm volatile
 800ead6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eada:	f383 8811 	msr	BASEPRI, r3
 800eade:	f3bf 8f6f 	isb	sy
 800eae2:	f3bf 8f4f 	dsb	sy
 800eae6:	60bb      	str	r3, [r7, #8]
}
 800eae8:	bf00      	nop
 800eaea:	e7fe      	b.n	800eaea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800eaec:	f000 f90a 	bl	800ed04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800eaf0:	2100      	movs	r1, #0
 800eaf2:	6878      	ldr	r0, [r7, #4]
 800eaf4:	f000 fd48 	bl	800f588 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800eaf8:	f000 f912 	bl	800ed20 <xTaskResumeAll>
 800eafc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d107      	bne.n	800eb14 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800eb04:	4b06      	ldr	r3, [pc, #24]	; (800eb20 <vTaskDelay+0x64>)
 800eb06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb0a:	601a      	str	r2, [r3, #0]
 800eb0c:	f3bf 8f4f 	dsb	sy
 800eb10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800eb14:	bf00      	nop
 800eb16:	3710      	adds	r7, #16
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}
 800eb1c:	20002c8c 	.word	0x20002c8c
 800eb20:	e000ed04 	.word	0xe000ed04

0800eb24 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800eb24:	b480      	push	{r7}
 800eb26:	b087      	sub	sp, #28
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d10a      	bne.n	800eb50 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800eb3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb3e:	f383 8811 	msr	BASEPRI, r3
 800eb42:	f3bf 8f6f 	isb	sy
 800eb46:	f3bf 8f4f 	dsb	sy
 800eb4a:	60fb      	str	r3, [r7, #12]
}
 800eb4c:	bf00      	nop
 800eb4e:	e7fe      	b.n	800eb4e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800eb50:	693b      	ldr	r3, [r7, #16]
 800eb52:	695b      	ldr	r3, [r3, #20]
 800eb54:	4a0a      	ldr	r2, [pc, #40]	; (800eb80 <prvTaskIsTaskSuspended+0x5c>)
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d10a      	bne.n	800eb70 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800eb5a:	693b      	ldr	r3, [r7, #16]
 800eb5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb5e:	4a09      	ldr	r2, [pc, #36]	; (800eb84 <prvTaskIsTaskSuspended+0x60>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d005      	beq.n	800eb70 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800eb64:	693b      	ldr	r3, [r7, #16]
 800eb66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d101      	bne.n	800eb70 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eb70:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800eb72:	4618      	mov	r0, r3
 800eb74:	371c      	adds	r7, #28
 800eb76:	46bd      	mov	sp, r7
 800eb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7c:	4770      	bx	lr
 800eb7e:	bf00      	nop
 800eb80:	20002c50 	.word	0x20002c50
 800eb84:	20002c24 	.word	0x20002c24

0800eb88 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b084      	sub	sp, #16
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d10a      	bne.n	800ebb0 <vTaskResume+0x28>
	__asm volatile
 800eb9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb9e:	f383 8811 	msr	BASEPRI, r3
 800eba2:	f3bf 8f6f 	isb	sy
 800eba6:	f3bf 8f4f 	dsb	sy
 800ebaa:	60bb      	str	r3, [r7, #8]
}
 800ebac:	bf00      	nop
 800ebae:	e7fe      	b.n	800ebae <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800ebb0:	4b20      	ldr	r3, [pc, #128]	; (800ec34 <vTaskResume+0xac>)
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	68fa      	ldr	r2, [r7, #12]
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	d037      	beq.n	800ec2a <vTaskResume+0xa2>
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d034      	beq.n	800ec2a <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 800ebc0:	f000 fe78 	bl	800f8b4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800ebc4:	68f8      	ldr	r0, [r7, #12]
 800ebc6:	f7ff ffad 	bl	800eb24 <prvTaskIsTaskSuspended>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d02a      	beq.n	800ec26 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	3304      	adds	r3, #4
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7ff fa02 	bl	800dfde <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebde:	2201      	movs	r2, #1
 800ebe0:	409a      	lsls	r2, r3
 800ebe2:	4b15      	ldr	r3, [pc, #84]	; (800ec38 <vTaskResume+0xb0>)
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	4a13      	ldr	r2, [pc, #76]	; (800ec38 <vTaskResume+0xb0>)
 800ebea:	6013      	str	r3, [r2, #0]
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ebf0:	4613      	mov	r3, r2
 800ebf2:	009b      	lsls	r3, r3, #2
 800ebf4:	4413      	add	r3, r2
 800ebf6:	009b      	lsls	r3, r3, #2
 800ebf8:	4a10      	ldr	r2, [pc, #64]	; (800ec3c <vTaskResume+0xb4>)
 800ebfa:	441a      	add	r2, r3
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	3304      	adds	r3, #4
 800ec00:	4619      	mov	r1, r3
 800ec02:	4610      	mov	r0, r2
 800ec04:	f7ff f98e 	bl	800df24 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec0c:	4b09      	ldr	r3, [pc, #36]	; (800ec34 <vTaskResume+0xac>)
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec12:	429a      	cmp	r2, r3
 800ec14:	d307      	bcc.n	800ec26 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800ec16:	4b0a      	ldr	r3, [pc, #40]	; (800ec40 <vTaskResume+0xb8>)
 800ec18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec1c:	601a      	str	r2, [r3, #0]
 800ec1e:	f3bf 8f4f 	dsb	sy
 800ec22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800ec26:	f000 fe75 	bl	800f914 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ec2a:	bf00      	nop
 800ec2c:	3710      	adds	r7, #16
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}
 800ec32:	bf00      	nop
 800ec34:	20002b64 	.word	0x20002b64
 800ec38:	20002c6c 	.word	0x20002c6c
 800ec3c:	20002b68 	.word	0x20002b68
 800ec40:	e000ed04 	.word	0xe000ed04

0800ec44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b08a      	sub	sp, #40	; 0x28
 800ec48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ec4e:	2300      	movs	r3, #0
 800ec50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ec52:	463a      	mov	r2, r7
 800ec54:	1d39      	adds	r1, r7, #4
 800ec56:	f107 0308 	add.w	r3, r7, #8
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f7f2 f996 	bl	8000f8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ec60:	6839      	ldr	r1, [r7, #0]
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	68ba      	ldr	r2, [r7, #8]
 800ec66:	9202      	str	r2, [sp, #8]
 800ec68:	9301      	str	r3, [sp, #4]
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	9300      	str	r3, [sp, #0]
 800ec6e:	2300      	movs	r3, #0
 800ec70:	460a      	mov	r2, r1
 800ec72:	491e      	ldr	r1, [pc, #120]	; (800ecec <vTaskStartScheduler+0xa8>)
 800ec74:	481e      	ldr	r0, [pc, #120]	; (800ecf0 <vTaskStartScheduler+0xac>)
 800ec76:	f7ff fd8d 	bl	800e794 <xTaskCreateStatic>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	4a1d      	ldr	r2, [pc, #116]	; (800ecf4 <vTaskStartScheduler+0xb0>)
 800ec7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ec80:	4b1c      	ldr	r3, [pc, #112]	; (800ecf4 <vTaskStartScheduler+0xb0>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d002      	beq.n	800ec8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ec88:	2301      	movs	r3, #1
 800ec8a:	617b      	str	r3, [r7, #20]
 800ec8c:	e001      	b.n	800ec92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ec92:	697b      	ldr	r3, [r7, #20]
 800ec94:	2b01      	cmp	r3, #1
 800ec96:	d116      	bne.n	800ecc6 <vTaskStartScheduler+0x82>
	__asm volatile
 800ec98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec9c:	f383 8811 	msr	BASEPRI, r3
 800eca0:	f3bf 8f6f 	isb	sy
 800eca4:	f3bf 8f4f 	dsb	sy
 800eca8:	613b      	str	r3, [r7, #16]
}
 800ecaa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ecac:	4b12      	ldr	r3, [pc, #72]	; (800ecf8 <vTaskStartScheduler+0xb4>)
 800ecae:	f04f 32ff 	mov.w	r2, #4294967295
 800ecb2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ecb4:	4b11      	ldr	r3, [pc, #68]	; (800ecfc <vTaskStartScheduler+0xb8>)
 800ecb6:	2201      	movs	r2, #1
 800ecb8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ecba:	4b11      	ldr	r3, [pc, #68]	; (800ed00 <vTaskStartScheduler+0xbc>)
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ecc0:	f000 fd56 	bl	800f770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ecc4:	e00e      	b.n	800ece4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ecc6:	697b      	ldr	r3, [r7, #20]
 800ecc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eccc:	d10a      	bne.n	800ece4 <vTaskStartScheduler+0xa0>
	__asm volatile
 800ecce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecd2:	f383 8811 	msr	BASEPRI, r3
 800ecd6:	f3bf 8f6f 	isb	sy
 800ecda:	f3bf 8f4f 	dsb	sy
 800ecde:	60fb      	str	r3, [r7, #12]
}
 800ece0:	bf00      	nop
 800ece2:	e7fe      	b.n	800ece2 <vTaskStartScheduler+0x9e>
}
 800ece4:	bf00      	nop
 800ece6:	3718      	adds	r7, #24
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bd80      	pop	{r7, pc}
 800ecec:	08014f0c 	.word	0x08014f0c
 800ecf0:	0800f295 	.word	0x0800f295
 800ecf4:	20002c88 	.word	0x20002c88
 800ecf8:	20002c84 	.word	0x20002c84
 800ecfc:	20002c70 	.word	0x20002c70
 800ed00:	20002c68 	.word	0x20002c68

0800ed04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ed04:	b480      	push	{r7}
 800ed06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ed08:	4b04      	ldr	r3, [pc, #16]	; (800ed1c <vTaskSuspendAll+0x18>)
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	3301      	adds	r3, #1
 800ed0e:	4a03      	ldr	r2, [pc, #12]	; (800ed1c <vTaskSuspendAll+0x18>)
 800ed10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ed12:	bf00      	nop
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr
 800ed1c:	20002c8c 	.word	0x20002c8c

0800ed20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b084      	sub	sp, #16
 800ed24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ed26:	2300      	movs	r3, #0
 800ed28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ed2e:	4b41      	ldr	r3, [pc, #260]	; (800ee34 <xTaskResumeAll+0x114>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d10a      	bne.n	800ed4c <xTaskResumeAll+0x2c>
	__asm volatile
 800ed36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed3a:	f383 8811 	msr	BASEPRI, r3
 800ed3e:	f3bf 8f6f 	isb	sy
 800ed42:	f3bf 8f4f 	dsb	sy
 800ed46:	603b      	str	r3, [r7, #0]
}
 800ed48:	bf00      	nop
 800ed4a:	e7fe      	b.n	800ed4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ed4c:	f000 fdb2 	bl	800f8b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ed50:	4b38      	ldr	r3, [pc, #224]	; (800ee34 <xTaskResumeAll+0x114>)
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	3b01      	subs	r3, #1
 800ed56:	4a37      	ldr	r2, [pc, #220]	; (800ee34 <xTaskResumeAll+0x114>)
 800ed58:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed5a:	4b36      	ldr	r3, [pc, #216]	; (800ee34 <xTaskResumeAll+0x114>)
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d161      	bne.n	800ee26 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ed62:	4b35      	ldr	r3, [pc, #212]	; (800ee38 <xTaskResumeAll+0x118>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d05d      	beq.n	800ee26 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ed6a:	e02e      	b.n	800edca <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed6c:	4b33      	ldr	r3, [pc, #204]	; (800ee3c <xTaskResumeAll+0x11c>)
 800ed6e:	68db      	ldr	r3, [r3, #12]
 800ed70:	68db      	ldr	r3, [r3, #12]
 800ed72:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	3318      	adds	r3, #24
 800ed78:	4618      	mov	r0, r3
 800ed7a:	f7ff f930 	bl	800dfde <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	3304      	adds	r3, #4
 800ed82:	4618      	mov	r0, r3
 800ed84:	f7ff f92b 	bl	800dfde <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed8c:	2201      	movs	r2, #1
 800ed8e:	409a      	lsls	r2, r3
 800ed90:	4b2b      	ldr	r3, [pc, #172]	; (800ee40 <xTaskResumeAll+0x120>)
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	4313      	orrs	r3, r2
 800ed96:	4a2a      	ldr	r2, [pc, #168]	; (800ee40 <xTaskResumeAll+0x120>)
 800ed98:	6013      	str	r3, [r2, #0]
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed9e:	4613      	mov	r3, r2
 800eda0:	009b      	lsls	r3, r3, #2
 800eda2:	4413      	add	r3, r2
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	4a27      	ldr	r2, [pc, #156]	; (800ee44 <xTaskResumeAll+0x124>)
 800eda8:	441a      	add	r2, r3
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	3304      	adds	r3, #4
 800edae:	4619      	mov	r1, r3
 800edb0:	4610      	mov	r0, r2
 800edb2:	f7ff f8b7 	bl	800df24 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edba:	4b23      	ldr	r3, [pc, #140]	; (800ee48 <xTaskResumeAll+0x128>)
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edc0:	429a      	cmp	r2, r3
 800edc2:	d302      	bcc.n	800edca <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800edc4:	4b21      	ldr	r3, [pc, #132]	; (800ee4c <xTaskResumeAll+0x12c>)
 800edc6:	2201      	movs	r2, #1
 800edc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800edca:	4b1c      	ldr	r3, [pc, #112]	; (800ee3c <xTaskResumeAll+0x11c>)
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d1cc      	bne.n	800ed6c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d001      	beq.n	800eddc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800edd8:	f000 fb12 	bl	800f400 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800eddc:	4b1c      	ldr	r3, [pc, #112]	; (800ee50 <xTaskResumeAll+0x130>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d010      	beq.n	800ee0a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ede8:	f000 f836 	bl	800ee58 <xTaskIncrementTick>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d002      	beq.n	800edf8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800edf2:	4b16      	ldr	r3, [pc, #88]	; (800ee4c <xTaskResumeAll+0x12c>)
 800edf4:	2201      	movs	r2, #1
 800edf6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	3b01      	subs	r3, #1
 800edfc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d1f1      	bne.n	800ede8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800ee04:	4b12      	ldr	r3, [pc, #72]	; (800ee50 <xTaskResumeAll+0x130>)
 800ee06:	2200      	movs	r2, #0
 800ee08:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ee0a:	4b10      	ldr	r3, [pc, #64]	; (800ee4c <xTaskResumeAll+0x12c>)
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d009      	beq.n	800ee26 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ee12:	2301      	movs	r3, #1
 800ee14:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ee16:	4b0f      	ldr	r3, [pc, #60]	; (800ee54 <xTaskResumeAll+0x134>)
 800ee18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee1c:	601a      	str	r2, [r3, #0]
 800ee1e:	f3bf 8f4f 	dsb	sy
 800ee22:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ee26:	f000 fd75 	bl	800f914 <vPortExitCritical>

	return xAlreadyYielded;
 800ee2a:	68bb      	ldr	r3, [r7, #8]
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3710      	adds	r7, #16
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}
 800ee34:	20002c8c 	.word	0x20002c8c
 800ee38:	20002c64 	.word	0x20002c64
 800ee3c:	20002c24 	.word	0x20002c24
 800ee40:	20002c6c 	.word	0x20002c6c
 800ee44:	20002b68 	.word	0x20002b68
 800ee48:	20002b64 	.word	0x20002b64
 800ee4c:	20002c78 	.word	0x20002c78
 800ee50:	20002c74 	.word	0x20002c74
 800ee54:	e000ed04 	.word	0xe000ed04

0800ee58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b086      	sub	sp, #24
 800ee5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee62:	4b4e      	ldr	r3, [pc, #312]	; (800ef9c <xTaskIncrementTick+0x144>)
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	f040 808e 	bne.w	800ef88 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ee6c:	4b4c      	ldr	r3, [pc, #304]	; (800efa0 <xTaskIncrementTick+0x148>)
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	3301      	adds	r3, #1
 800ee72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ee74:	4a4a      	ldr	r2, [pc, #296]	; (800efa0 <xTaskIncrementTick+0x148>)
 800ee76:	693b      	ldr	r3, [r7, #16]
 800ee78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d120      	bne.n	800eec2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ee80:	4b48      	ldr	r3, [pc, #288]	; (800efa4 <xTaskIncrementTick+0x14c>)
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d00a      	beq.n	800eea0 <xTaskIncrementTick+0x48>
	__asm volatile
 800ee8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee8e:	f383 8811 	msr	BASEPRI, r3
 800ee92:	f3bf 8f6f 	isb	sy
 800ee96:	f3bf 8f4f 	dsb	sy
 800ee9a:	603b      	str	r3, [r7, #0]
}
 800ee9c:	bf00      	nop
 800ee9e:	e7fe      	b.n	800ee9e <xTaskIncrementTick+0x46>
 800eea0:	4b40      	ldr	r3, [pc, #256]	; (800efa4 <xTaskIncrementTick+0x14c>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	60fb      	str	r3, [r7, #12]
 800eea6:	4b40      	ldr	r3, [pc, #256]	; (800efa8 <xTaskIncrementTick+0x150>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	4a3e      	ldr	r2, [pc, #248]	; (800efa4 <xTaskIncrementTick+0x14c>)
 800eeac:	6013      	str	r3, [r2, #0]
 800eeae:	4a3e      	ldr	r2, [pc, #248]	; (800efa8 <xTaskIncrementTick+0x150>)
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	6013      	str	r3, [r2, #0]
 800eeb4:	4b3d      	ldr	r3, [pc, #244]	; (800efac <xTaskIncrementTick+0x154>)
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	3301      	adds	r3, #1
 800eeba:	4a3c      	ldr	r2, [pc, #240]	; (800efac <xTaskIncrementTick+0x154>)
 800eebc:	6013      	str	r3, [r2, #0]
 800eebe:	f000 fa9f 	bl	800f400 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800eec2:	4b3b      	ldr	r3, [pc, #236]	; (800efb0 <xTaskIncrementTick+0x158>)
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	693a      	ldr	r2, [r7, #16]
 800eec8:	429a      	cmp	r2, r3
 800eeca:	d348      	bcc.n	800ef5e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eecc:	4b35      	ldr	r3, [pc, #212]	; (800efa4 <xTaskIncrementTick+0x14c>)
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d104      	bne.n	800eee0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eed6:	4b36      	ldr	r3, [pc, #216]	; (800efb0 <xTaskIncrementTick+0x158>)
 800eed8:	f04f 32ff 	mov.w	r2, #4294967295
 800eedc:	601a      	str	r2, [r3, #0]
					break;
 800eede:	e03e      	b.n	800ef5e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eee0:	4b30      	ldr	r3, [pc, #192]	; (800efa4 <xTaskIncrementTick+0x14c>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	68db      	ldr	r3, [r3, #12]
 800eee6:	68db      	ldr	r3, [r3, #12]
 800eee8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800eef0:	693a      	ldr	r2, [r7, #16]
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d203      	bcs.n	800ef00 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800eef8:	4a2d      	ldr	r2, [pc, #180]	; (800efb0 <xTaskIncrementTick+0x158>)
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800eefe:	e02e      	b.n	800ef5e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	3304      	adds	r3, #4
 800ef04:	4618      	mov	r0, r3
 800ef06:	f7ff f86a 	bl	800dfde <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ef0a:	68bb      	ldr	r3, [r7, #8]
 800ef0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d004      	beq.n	800ef1c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ef12:	68bb      	ldr	r3, [r7, #8]
 800ef14:	3318      	adds	r3, #24
 800ef16:	4618      	mov	r0, r3
 800ef18:	f7ff f861 	bl	800dfde <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ef1c:	68bb      	ldr	r3, [r7, #8]
 800ef1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef20:	2201      	movs	r2, #1
 800ef22:	409a      	lsls	r2, r3
 800ef24:	4b23      	ldr	r3, [pc, #140]	; (800efb4 <xTaskIncrementTick+0x15c>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	4313      	orrs	r3, r2
 800ef2a:	4a22      	ldr	r2, [pc, #136]	; (800efb4 <xTaskIncrementTick+0x15c>)
 800ef2c:	6013      	str	r3, [r2, #0]
 800ef2e:	68bb      	ldr	r3, [r7, #8]
 800ef30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef32:	4613      	mov	r3, r2
 800ef34:	009b      	lsls	r3, r3, #2
 800ef36:	4413      	add	r3, r2
 800ef38:	009b      	lsls	r3, r3, #2
 800ef3a:	4a1f      	ldr	r2, [pc, #124]	; (800efb8 <xTaskIncrementTick+0x160>)
 800ef3c:	441a      	add	r2, r3
 800ef3e:	68bb      	ldr	r3, [r7, #8]
 800ef40:	3304      	adds	r3, #4
 800ef42:	4619      	mov	r1, r3
 800ef44:	4610      	mov	r0, r2
 800ef46:	f7fe ffed 	bl	800df24 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ef4a:	68bb      	ldr	r3, [r7, #8]
 800ef4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef4e:	4b1b      	ldr	r3, [pc, #108]	; (800efbc <xTaskIncrementTick+0x164>)
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef54:	429a      	cmp	r2, r3
 800ef56:	d3b9      	bcc.n	800eecc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ef58:	2301      	movs	r3, #1
 800ef5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ef5c:	e7b6      	b.n	800eecc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ef5e:	4b17      	ldr	r3, [pc, #92]	; (800efbc <xTaskIncrementTick+0x164>)
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef64:	4914      	ldr	r1, [pc, #80]	; (800efb8 <xTaskIncrementTick+0x160>)
 800ef66:	4613      	mov	r3, r2
 800ef68:	009b      	lsls	r3, r3, #2
 800ef6a:	4413      	add	r3, r2
 800ef6c:	009b      	lsls	r3, r3, #2
 800ef6e:	440b      	add	r3, r1
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d901      	bls.n	800ef7a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800ef76:	2301      	movs	r3, #1
 800ef78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ef7a:	4b11      	ldr	r3, [pc, #68]	; (800efc0 <xTaskIncrementTick+0x168>)
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d007      	beq.n	800ef92 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800ef82:	2301      	movs	r3, #1
 800ef84:	617b      	str	r3, [r7, #20]
 800ef86:	e004      	b.n	800ef92 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ef88:	4b0e      	ldr	r3, [pc, #56]	; (800efc4 <xTaskIncrementTick+0x16c>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	3301      	adds	r3, #1
 800ef8e:	4a0d      	ldr	r2, [pc, #52]	; (800efc4 <xTaskIncrementTick+0x16c>)
 800ef90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ef92:	697b      	ldr	r3, [r7, #20]
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3718      	adds	r7, #24
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	20002c8c 	.word	0x20002c8c
 800efa0:	20002c68 	.word	0x20002c68
 800efa4:	20002c1c 	.word	0x20002c1c
 800efa8:	20002c20 	.word	0x20002c20
 800efac:	20002c7c 	.word	0x20002c7c
 800efb0:	20002c84 	.word	0x20002c84
 800efb4:	20002c6c 	.word	0x20002c6c
 800efb8:	20002b68 	.word	0x20002b68
 800efbc:	20002b64 	.word	0x20002b64
 800efc0:	20002c78 	.word	0x20002c78
 800efc4:	20002c74 	.word	0x20002c74

0800efc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800efc8:	b480      	push	{r7}
 800efca:	b087      	sub	sp, #28
 800efcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800efce:	4b27      	ldr	r3, [pc, #156]	; (800f06c <vTaskSwitchContext+0xa4>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d003      	beq.n	800efde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800efd6:	4b26      	ldr	r3, [pc, #152]	; (800f070 <vTaskSwitchContext+0xa8>)
 800efd8:	2201      	movs	r2, #1
 800efda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800efdc:	e03f      	b.n	800f05e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800efde:	4b24      	ldr	r3, [pc, #144]	; (800f070 <vTaskSwitchContext+0xa8>)
 800efe0:	2200      	movs	r2, #0
 800efe2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efe4:	4b23      	ldr	r3, [pc, #140]	; (800f074 <vTaskSwitchContext+0xac>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	fab3 f383 	clz	r3, r3
 800eff0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800eff2:	7afb      	ldrb	r3, [r7, #11]
 800eff4:	f1c3 031f 	rsb	r3, r3, #31
 800eff8:	617b      	str	r3, [r7, #20]
 800effa:	491f      	ldr	r1, [pc, #124]	; (800f078 <vTaskSwitchContext+0xb0>)
 800effc:	697a      	ldr	r2, [r7, #20]
 800effe:	4613      	mov	r3, r2
 800f000:	009b      	lsls	r3, r3, #2
 800f002:	4413      	add	r3, r2
 800f004:	009b      	lsls	r3, r3, #2
 800f006:	440b      	add	r3, r1
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d10a      	bne.n	800f024 <vTaskSwitchContext+0x5c>
	__asm volatile
 800f00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f012:	f383 8811 	msr	BASEPRI, r3
 800f016:	f3bf 8f6f 	isb	sy
 800f01a:	f3bf 8f4f 	dsb	sy
 800f01e:	607b      	str	r3, [r7, #4]
}
 800f020:	bf00      	nop
 800f022:	e7fe      	b.n	800f022 <vTaskSwitchContext+0x5a>
 800f024:	697a      	ldr	r2, [r7, #20]
 800f026:	4613      	mov	r3, r2
 800f028:	009b      	lsls	r3, r3, #2
 800f02a:	4413      	add	r3, r2
 800f02c:	009b      	lsls	r3, r3, #2
 800f02e:	4a12      	ldr	r2, [pc, #72]	; (800f078 <vTaskSwitchContext+0xb0>)
 800f030:	4413      	add	r3, r2
 800f032:	613b      	str	r3, [r7, #16]
 800f034:	693b      	ldr	r3, [r7, #16]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	685a      	ldr	r2, [r3, #4]
 800f03a:	693b      	ldr	r3, [r7, #16]
 800f03c:	605a      	str	r2, [r3, #4]
 800f03e:	693b      	ldr	r3, [r7, #16]
 800f040:	685a      	ldr	r2, [r3, #4]
 800f042:	693b      	ldr	r3, [r7, #16]
 800f044:	3308      	adds	r3, #8
 800f046:	429a      	cmp	r2, r3
 800f048:	d104      	bne.n	800f054 <vTaskSwitchContext+0x8c>
 800f04a:	693b      	ldr	r3, [r7, #16]
 800f04c:	685b      	ldr	r3, [r3, #4]
 800f04e:	685a      	ldr	r2, [r3, #4]
 800f050:	693b      	ldr	r3, [r7, #16]
 800f052:	605a      	str	r2, [r3, #4]
 800f054:	693b      	ldr	r3, [r7, #16]
 800f056:	685b      	ldr	r3, [r3, #4]
 800f058:	68db      	ldr	r3, [r3, #12]
 800f05a:	4a08      	ldr	r2, [pc, #32]	; (800f07c <vTaskSwitchContext+0xb4>)
 800f05c:	6013      	str	r3, [r2, #0]
}
 800f05e:	bf00      	nop
 800f060:	371c      	adds	r7, #28
 800f062:	46bd      	mov	sp, r7
 800f064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f068:	4770      	bx	lr
 800f06a:	bf00      	nop
 800f06c:	20002c8c 	.word	0x20002c8c
 800f070:	20002c78 	.word	0x20002c78
 800f074:	20002c6c 	.word	0x20002c6c
 800f078:	20002b68 	.word	0x20002b68
 800f07c:	20002b64 	.word	0x20002b64

0800f080 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b084      	sub	sp, #16
 800f084:	af00      	add	r7, sp, #0
 800f086:	6078      	str	r0, [r7, #4]
 800f088:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d10a      	bne.n	800f0a6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f094:	f383 8811 	msr	BASEPRI, r3
 800f098:	f3bf 8f6f 	isb	sy
 800f09c:	f3bf 8f4f 	dsb	sy
 800f0a0:	60fb      	str	r3, [r7, #12]
}
 800f0a2:	bf00      	nop
 800f0a4:	e7fe      	b.n	800f0a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f0a6:	4b07      	ldr	r3, [pc, #28]	; (800f0c4 <vTaskPlaceOnEventList+0x44>)
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	3318      	adds	r3, #24
 800f0ac:	4619      	mov	r1, r3
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f7fe ff5c 	bl	800df6c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f0b4:	2101      	movs	r1, #1
 800f0b6:	6838      	ldr	r0, [r7, #0]
 800f0b8:	f000 fa66 	bl	800f588 <prvAddCurrentTaskToDelayedList>
}
 800f0bc:	bf00      	nop
 800f0be:	3710      	adds	r7, #16
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	bd80      	pop	{r7, pc}
 800f0c4:	20002b64 	.word	0x20002b64

0800f0c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b086      	sub	sp, #24
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	68db      	ldr	r3, [r3, #12]
 800f0d4:	68db      	ldr	r3, [r3, #12]
 800f0d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f0d8:	693b      	ldr	r3, [r7, #16]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d10a      	bne.n	800f0f4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0e2:	f383 8811 	msr	BASEPRI, r3
 800f0e6:	f3bf 8f6f 	isb	sy
 800f0ea:	f3bf 8f4f 	dsb	sy
 800f0ee:	60fb      	str	r3, [r7, #12]
}
 800f0f0:	bf00      	nop
 800f0f2:	e7fe      	b.n	800f0f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f0f4:	693b      	ldr	r3, [r7, #16]
 800f0f6:	3318      	adds	r3, #24
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	f7fe ff70 	bl	800dfde <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f0fe:	4b1d      	ldr	r3, [pc, #116]	; (800f174 <xTaskRemoveFromEventList+0xac>)
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d11c      	bne.n	800f140 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f106:	693b      	ldr	r3, [r7, #16]
 800f108:	3304      	adds	r3, #4
 800f10a:	4618      	mov	r0, r3
 800f10c:	f7fe ff67 	bl	800dfde <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f110:	693b      	ldr	r3, [r7, #16]
 800f112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f114:	2201      	movs	r2, #1
 800f116:	409a      	lsls	r2, r3
 800f118:	4b17      	ldr	r3, [pc, #92]	; (800f178 <xTaskRemoveFromEventList+0xb0>)
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	4313      	orrs	r3, r2
 800f11e:	4a16      	ldr	r2, [pc, #88]	; (800f178 <xTaskRemoveFromEventList+0xb0>)
 800f120:	6013      	str	r3, [r2, #0]
 800f122:	693b      	ldr	r3, [r7, #16]
 800f124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f126:	4613      	mov	r3, r2
 800f128:	009b      	lsls	r3, r3, #2
 800f12a:	4413      	add	r3, r2
 800f12c:	009b      	lsls	r3, r3, #2
 800f12e:	4a13      	ldr	r2, [pc, #76]	; (800f17c <xTaskRemoveFromEventList+0xb4>)
 800f130:	441a      	add	r2, r3
 800f132:	693b      	ldr	r3, [r7, #16]
 800f134:	3304      	adds	r3, #4
 800f136:	4619      	mov	r1, r3
 800f138:	4610      	mov	r0, r2
 800f13a:	f7fe fef3 	bl	800df24 <vListInsertEnd>
 800f13e:	e005      	b.n	800f14c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f140:	693b      	ldr	r3, [r7, #16]
 800f142:	3318      	adds	r3, #24
 800f144:	4619      	mov	r1, r3
 800f146:	480e      	ldr	r0, [pc, #56]	; (800f180 <xTaskRemoveFromEventList+0xb8>)
 800f148:	f7fe feec 	bl	800df24 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f14c:	693b      	ldr	r3, [r7, #16]
 800f14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f150:	4b0c      	ldr	r3, [pc, #48]	; (800f184 <xTaskRemoveFromEventList+0xbc>)
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f156:	429a      	cmp	r2, r3
 800f158:	d905      	bls.n	800f166 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f15a:	2301      	movs	r3, #1
 800f15c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f15e:	4b0a      	ldr	r3, [pc, #40]	; (800f188 <xTaskRemoveFromEventList+0xc0>)
 800f160:	2201      	movs	r2, #1
 800f162:	601a      	str	r2, [r3, #0]
 800f164:	e001      	b.n	800f16a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800f166:	2300      	movs	r3, #0
 800f168:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f16a:	697b      	ldr	r3, [r7, #20]
}
 800f16c:	4618      	mov	r0, r3
 800f16e:	3718      	adds	r7, #24
 800f170:	46bd      	mov	sp, r7
 800f172:	bd80      	pop	{r7, pc}
 800f174:	20002c8c 	.word	0x20002c8c
 800f178:	20002c6c 	.word	0x20002c6c
 800f17c:	20002b68 	.word	0x20002b68
 800f180:	20002c24 	.word	0x20002c24
 800f184:	20002b64 	.word	0x20002b64
 800f188:	20002c78 	.word	0x20002c78

0800f18c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f18c:	b480      	push	{r7}
 800f18e:	b083      	sub	sp, #12
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f194:	4b06      	ldr	r3, [pc, #24]	; (800f1b0 <vTaskInternalSetTimeOutState+0x24>)
 800f196:	681a      	ldr	r2, [r3, #0]
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f19c:	4b05      	ldr	r3, [pc, #20]	; (800f1b4 <vTaskInternalSetTimeOutState+0x28>)
 800f19e:	681a      	ldr	r2, [r3, #0]
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	605a      	str	r2, [r3, #4]
}
 800f1a4:	bf00      	nop
 800f1a6:	370c      	adds	r7, #12
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ae:	4770      	bx	lr
 800f1b0:	20002c7c 	.word	0x20002c7c
 800f1b4:	20002c68 	.word	0x20002c68

0800f1b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b088      	sub	sp, #32
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
 800f1c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d10a      	bne.n	800f1de <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1cc:	f383 8811 	msr	BASEPRI, r3
 800f1d0:	f3bf 8f6f 	isb	sy
 800f1d4:	f3bf 8f4f 	dsb	sy
 800f1d8:	613b      	str	r3, [r7, #16]
}
 800f1da:	bf00      	nop
 800f1dc:	e7fe      	b.n	800f1dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d10a      	bne.n	800f1fa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e8:	f383 8811 	msr	BASEPRI, r3
 800f1ec:	f3bf 8f6f 	isb	sy
 800f1f0:	f3bf 8f4f 	dsb	sy
 800f1f4:	60fb      	str	r3, [r7, #12]
}
 800f1f6:	bf00      	nop
 800f1f8:	e7fe      	b.n	800f1f8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f1fa:	f000 fb5b 	bl	800f8b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f1fe:	4b1d      	ldr	r3, [pc, #116]	; (800f274 <xTaskCheckForTimeOut+0xbc>)
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	685b      	ldr	r3, [r3, #4]
 800f208:	69ba      	ldr	r2, [r7, #24]
 800f20a:	1ad3      	subs	r3, r2, r3
 800f20c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f20e:	683b      	ldr	r3, [r7, #0]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f216:	d102      	bne.n	800f21e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f218:	2300      	movs	r3, #0
 800f21a:	61fb      	str	r3, [r7, #28]
 800f21c:	e023      	b.n	800f266 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681a      	ldr	r2, [r3, #0]
 800f222:	4b15      	ldr	r3, [pc, #84]	; (800f278 <xTaskCheckForTimeOut+0xc0>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	429a      	cmp	r2, r3
 800f228:	d007      	beq.n	800f23a <xTaskCheckForTimeOut+0x82>
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	685b      	ldr	r3, [r3, #4]
 800f22e:	69ba      	ldr	r2, [r7, #24]
 800f230:	429a      	cmp	r2, r3
 800f232:	d302      	bcc.n	800f23a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f234:	2301      	movs	r3, #1
 800f236:	61fb      	str	r3, [r7, #28]
 800f238:	e015      	b.n	800f266 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	697a      	ldr	r2, [r7, #20]
 800f240:	429a      	cmp	r2, r3
 800f242:	d20b      	bcs.n	800f25c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	681a      	ldr	r2, [r3, #0]
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	1ad2      	subs	r2, r2, r3
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f7ff ff9b 	bl	800f18c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f256:	2300      	movs	r3, #0
 800f258:	61fb      	str	r3, [r7, #28]
 800f25a:	e004      	b.n	800f266 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	2200      	movs	r2, #0
 800f260:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f262:	2301      	movs	r3, #1
 800f264:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f266:	f000 fb55 	bl	800f914 <vPortExitCritical>

	return xReturn;
 800f26a:	69fb      	ldr	r3, [r7, #28]
}
 800f26c:	4618      	mov	r0, r3
 800f26e:	3720      	adds	r7, #32
 800f270:	46bd      	mov	sp, r7
 800f272:	bd80      	pop	{r7, pc}
 800f274:	20002c68 	.word	0x20002c68
 800f278:	20002c7c 	.word	0x20002c7c

0800f27c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f27c:	b480      	push	{r7}
 800f27e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f280:	4b03      	ldr	r3, [pc, #12]	; (800f290 <vTaskMissedYield+0x14>)
 800f282:	2201      	movs	r2, #1
 800f284:	601a      	str	r2, [r3, #0]
}
 800f286:	bf00      	nop
 800f288:	46bd      	mov	sp, r7
 800f28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28e:	4770      	bx	lr
 800f290:	20002c78 	.word	0x20002c78

0800f294 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f294:	b580      	push	{r7, lr}
 800f296:	b082      	sub	sp, #8
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f29c:	f000 f852 	bl	800f344 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f2a0:	4b06      	ldr	r3, [pc, #24]	; (800f2bc <prvIdleTask+0x28>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	2b01      	cmp	r3, #1
 800f2a6:	d9f9      	bls.n	800f29c <prvIdleTask+0x8>
			{
				taskYIELD();
 800f2a8:	4b05      	ldr	r3, [pc, #20]	; (800f2c0 <prvIdleTask+0x2c>)
 800f2aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f2ae:	601a      	str	r2, [r3, #0]
 800f2b0:	f3bf 8f4f 	dsb	sy
 800f2b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f2b8:	e7f0      	b.n	800f29c <prvIdleTask+0x8>
 800f2ba:	bf00      	nop
 800f2bc:	20002b68 	.word	0x20002b68
 800f2c0:	e000ed04 	.word	0xe000ed04

0800f2c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f2c4:	b580      	push	{r7, lr}
 800f2c6:	b082      	sub	sp, #8
 800f2c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	607b      	str	r3, [r7, #4]
 800f2ce:	e00c      	b.n	800f2ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	4613      	mov	r3, r2
 800f2d4:	009b      	lsls	r3, r3, #2
 800f2d6:	4413      	add	r3, r2
 800f2d8:	009b      	lsls	r3, r3, #2
 800f2da:	4a12      	ldr	r2, [pc, #72]	; (800f324 <prvInitialiseTaskLists+0x60>)
 800f2dc:	4413      	add	r3, r2
 800f2de:	4618      	mov	r0, r3
 800f2e0:	f7fe fdf3 	bl	800deca <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	3301      	adds	r3, #1
 800f2e8:	607b      	str	r3, [r7, #4]
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	2b06      	cmp	r3, #6
 800f2ee:	d9ef      	bls.n	800f2d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f2f0:	480d      	ldr	r0, [pc, #52]	; (800f328 <prvInitialiseTaskLists+0x64>)
 800f2f2:	f7fe fdea 	bl	800deca <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f2f6:	480d      	ldr	r0, [pc, #52]	; (800f32c <prvInitialiseTaskLists+0x68>)
 800f2f8:	f7fe fde7 	bl	800deca <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f2fc:	480c      	ldr	r0, [pc, #48]	; (800f330 <prvInitialiseTaskLists+0x6c>)
 800f2fe:	f7fe fde4 	bl	800deca <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f302:	480c      	ldr	r0, [pc, #48]	; (800f334 <prvInitialiseTaskLists+0x70>)
 800f304:	f7fe fde1 	bl	800deca <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f308:	480b      	ldr	r0, [pc, #44]	; (800f338 <prvInitialiseTaskLists+0x74>)
 800f30a:	f7fe fdde 	bl	800deca <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f30e:	4b0b      	ldr	r3, [pc, #44]	; (800f33c <prvInitialiseTaskLists+0x78>)
 800f310:	4a05      	ldr	r2, [pc, #20]	; (800f328 <prvInitialiseTaskLists+0x64>)
 800f312:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f314:	4b0a      	ldr	r3, [pc, #40]	; (800f340 <prvInitialiseTaskLists+0x7c>)
 800f316:	4a05      	ldr	r2, [pc, #20]	; (800f32c <prvInitialiseTaskLists+0x68>)
 800f318:	601a      	str	r2, [r3, #0]
}
 800f31a:	bf00      	nop
 800f31c:	3708      	adds	r7, #8
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}
 800f322:	bf00      	nop
 800f324:	20002b68 	.word	0x20002b68
 800f328:	20002bf4 	.word	0x20002bf4
 800f32c:	20002c08 	.word	0x20002c08
 800f330:	20002c24 	.word	0x20002c24
 800f334:	20002c38 	.word	0x20002c38
 800f338:	20002c50 	.word	0x20002c50
 800f33c:	20002c1c 	.word	0x20002c1c
 800f340:	20002c20 	.word	0x20002c20

0800f344 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f344:	b580      	push	{r7, lr}
 800f346:	b082      	sub	sp, #8
 800f348:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f34a:	e019      	b.n	800f380 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f34c:	f000 fab2 	bl	800f8b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f350:	4b10      	ldr	r3, [pc, #64]	; (800f394 <prvCheckTasksWaitingTermination+0x50>)
 800f352:	68db      	ldr	r3, [r3, #12]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	3304      	adds	r3, #4
 800f35c:	4618      	mov	r0, r3
 800f35e:	f7fe fe3e 	bl	800dfde <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f362:	4b0d      	ldr	r3, [pc, #52]	; (800f398 <prvCheckTasksWaitingTermination+0x54>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	3b01      	subs	r3, #1
 800f368:	4a0b      	ldr	r2, [pc, #44]	; (800f398 <prvCheckTasksWaitingTermination+0x54>)
 800f36a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f36c:	4b0b      	ldr	r3, [pc, #44]	; (800f39c <prvCheckTasksWaitingTermination+0x58>)
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	3b01      	subs	r3, #1
 800f372:	4a0a      	ldr	r2, [pc, #40]	; (800f39c <prvCheckTasksWaitingTermination+0x58>)
 800f374:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f376:	f000 facd 	bl	800f914 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f000 f810 	bl	800f3a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f380:	4b06      	ldr	r3, [pc, #24]	; (800f39c <prvCheckTasksWaitingTermination+0x58>)
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d1e1      	bne.n	800f34c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f388:	bf00      	nop
 800f38a:	bf00      	nop
 800f38c:	3708      	adds	r7, #8
 800f38e:	46bd      	mov	sp, r7
 800f390:	bd80      	pop	{r7, pc}
 800f392:	bf00      	nop
 800f394:	20002c38 	.word	0x20002c38
 800f398:	20002c64 	.word	0x20002c64
 800f39c:	20002c4c 	.word	0x20002c4c

0800f3a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b084      	sub	sp, #16
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d108      	bne.n	800f3c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f000 fc2a 	bl	800fc10 <vPortFree>
				vPortFree( pxTCB );
 800f3bc:	6878      	ldr	r0, [r7, #4]
 800f3be:	f000 fc27 	bl	800fc10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f3c2:	e018      	b.n	800f3f6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f3ca:	2b01      	cmp	r3, #1
 800f3cc:	d103      	bne.n	800f3d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f3ce:	6878      	ldr	r0, [r7, #4]
 800f3d0:	f000 fc1e 	bl	800fc10 <vPortFree>
	}
 800f3d4:	e00f      	b.n	800f3f6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f3dc:	2b02      	cmp	r3, #2
 800f3de:	d00a      	beq.n	800f3f6 <prvDeleteTCB+0x56>
	__asm volatile
 800f3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3e4:	f383 8811 	msr	BASEPRI, r3
 800f3e8:	f3bf 8f6f 	isb	sy
 800f3ec:	f3bf 8f4f 	dsb	sy
 800f3f0:	60fb      	str	r3, [r7, #12]
}
 800f3f2:	bf00      	nop
 800f3f4:	e7fe      	b.n	800f3f4 <prvDeleteTCB+0x54>
	}
 800f3f6:	bf00      	nop
 800f3f8:	3710      	adds	r7, #16
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd80      	pop	{r7, pc}
	...

0800f400 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f400:	b480      	push	{r7}
 800f402:	b083      	sub	sp, #12
 800f404:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f406:	4b0c      	ldr	r3, [pc, #48]	; (800f438 <prvResetNextTaskUnblockTime+0x38>)
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d104      	bne.n	800f41a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f410:	4b0a      	ldr	r3, [pc, #40]	; (800f43c <prvResetNextTaskUnblockTime+0x3c>)
 800f412:	f04f 32ff 	mov.w	r2, #4294967295
 800f416:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f418:	e008      	b.n	800f42c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f41a:	4b07      	ldr	r3, [pc, #28]	; (800f438 <prvResetNextTaskUnblockTime+0x38>)
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	68db      	ldr	r3, [r3, #12]
 800f420:	68db      	ldr	r3, [r3, #12]
 800f422:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	685b      	ldr	r3, [r3, #4]
 800f428:	4a04      	ldr	r2, [pc, #16]	; (800f43c <prvResetNextTaskUnblockTime+0x3c>)
 800f42a:	6013      	str	r3, [r2, #0]
}
 800f42c:	bf00      	nop
 800f42e:	370c      	adds	r7, #12
 800f430:	46bd      	mov	sp, r7
 800f432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f436:	4770      	bx	lr
 800f438:	20002c1c 	.word	0x20002c1c
 800f43c:	20002c84 	.word	0x20002c84

0800f440 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f440:	b480      	push	{r7}
 800f442:	b083      	sub	sp, #12
 800f444:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f446:	4b0b      	ldr	r3, [pc, #44]	; (800f474 <xTaskGetSchedulerState+0x34>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d102      	bne.n	800f454 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f44e:	2301      	movs	r3, #1
 800f450:	607b      	str	r3, [r7, #4]
 800f452:	e008      	b.n	800f466 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f454:	4b08      	ldr	r3, [pc, #32]	; (800f478 <xTaskGetSchedulerState+0x38>)
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d102      	bne.n	800f462 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f45c:	2302      	movs	r3, #2
 800f45e:	607b      	str	r3, [r7, #4]
 800f460:	e001      	b.n	800f466 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f462:	2300      	movs	r3, #0
 800f464:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f466:	687b      	ldr	r3, [r7, #4]
	}
 800f468:	4618      	mov	r0, r3
 800f46a:	370c      	adds	r7, #12
 800f46c:	46bd      	mov	sp, r7
 800f46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f472:	4770      	bx	lr
 800f474:	20002c70 	.word	0x20002c70
 800f478:	20002c8c 	.word	0x20002c8c

0800f47c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b086      	sub	sp, #24
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f488:	2300      	movs	r3, #0
 800f48a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d06e      	beq.n	800f570 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f492:	4b3a      	ldr	r3, [pc, #232]	; (800f57c <xTaskPriorityDisinherit+0x100>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	693a      	ldr	r2, [r7, #16]
 800f498:	429a      	cmp	r2, r3
 800f49a:	d00a      	beq.n	800f4b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a0:	f383 8811 	msr	BASEPRI, r3
 800f4a4:	f3bf 8f6f 	isb	sy
 800f4a8:	f3bf 8f4f 	dsb	sy
 800f4ac:	60fb      	str	r3, [r7, #12]
}
 800f4ae:	bf00      	nop
 800f4b0:	e7fe      	b.n	800f4b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f4b2:	693b      	ldr	r3, [r7, #16]
 800f4b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d10a      	bne.n	800f4d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4be:	f383 8811 	msr	BASEPRI, r3
 800f4c2:	f3bf 8f6f 	isb	sy
 800f4c6:	f3bf 8f4f 	dsb	sy
 800f4ca:	60bb      	str	r3, [r7, #8]
}
 800f4cc:	bf00      	nop
 800f4ce:	e7fe      	b.n	800f4ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f4d0:	693b      	ldr	r3, [r7, #16]
 800f4d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f4d4:	1e5a      	subs	r2, r3, #1
 800f4d6:	693b      	ldr	r3, [r7, #16]
 800f4d8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f4da:	693b      	ldr	r3, [r7, #16]
 800f4dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d044      	beq.n	800f570 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f4e6:	693b      	ldr	r3, [r7, #16]
 800f4e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d140      	bne.n	800f570 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f4ee:	693b      	ldr	r3, [r7, #16]
 800f4f0:	3304      	adds	r3, #4
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f7fe fd73 	bl	800dfde <uxListRemove>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d115      	bne.n	800f52a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f4fe:	693b      	ldr	r3, [r7, #16]
 800f500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f502:	491f      	ldr	r1, [pc, #124]	; (800f580 <xTaskPriorityDisinherit+0x104>)
 800f504:	4613      	mov	r3, r2
 800f506:	009b      	lsls	r3, r3, #2
 800f508:	4413      	add	r3, r2
 800f50a:	009b      	lsls	r3, r3, #2
 800f50c:	440b      	add	r3, r1
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d10a      	bne.n	800f52a <xTaskPriorityDisinherit+0xae>
 800f514:	693b      	ldr	r3, [r7, #16]
 800f516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f518:	2201      	movs	r2, #1
 800f51a:	fa02 f303 	lsl.w	r3, r2, r3
 800f51e:	43da      	mvns	r2, r3
 800f520:	4b18      	ldr	r3, [pc, #96]	; (800f584 <xTaskPriorityDisinherit+0x108>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	4013      	ands	r3, r2
 800f526:	4a17      	ldr	r2, [pc, #92]	; (800f584 <xTaskPriorityDisinherit+0x108>)
 800f528:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f52a:	693b      	ldr	r3, [r7, #16]
 800f52c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f52e:	693b      	ldr	r3, [r7, #16]
 800f530:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f532:	693b      	ldr	r3, [r7, #16]
 800f534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f536:	f1c3 0207 	rsb	r2, r3, #7
 800f53a:	693b      	ldr	r3, [r7, #16]
 800f53c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f53e:	693b      	ldr	r3, [r7, #16]
 800f540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f542:	2201      	movs	r2, #1
 800f544:	409a      	lsls	r2, r3
 800f546:	4b0f      	ldr	r3, [pc, #60]	; (800f584 <xTaskPriorityDisinherit+0x108>)
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	4313      	orrs	r3, r2
 800f54c:	4a0d      	ldr	r2, [pc, #52]	; (800f584 <xTaskPriorityDisinherit+0x108>)
 800f54e:	6013      	str	r3, [r2, #0]
 800f550:	693b      	ldr	r3, [r7, #16]
 800f552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f554:	4613      	mov	r3, r2
 800f556:	009b      	lsls	r3, r3, #2
 800f558:	4413      	add	r3, r2
 800f55a:	009b      	lsls	r3, r3, #2
 800f55c:	4a08      	ldr	r2, [pc, #32]	; (800f580 <xTaskPriorityDisinherit+0x104>)
 800f55e:	441a      	add	r2, r3
 800f560:	693b      	ldr	r3, [r7, #16]
 800f562:	3304      	adds	r3, #4
 800f564:	4619      	mov	r1, r3
 800f566:	4610      	mov	r0, r2
 800f568:	f7fe fcdc 	bl	800df24 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f56c:	2301      	movs	r3, #1
 800f56e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f570:	697b      	ldr	r3, [r7, #20]
	}
 800f572:	4618      	mov	r0, r3
 800f574:	3718      	adds	r7, #24
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
 800f57a:	bf00      	nop
 800f57c:	20002b64 	.word	0x20002b64
 800f580:	20002b68 	.word	0x20002b68
 800f584:	20002c6c 	.word	0x20002c6c

0800f588 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b084      	sub	sp, #16
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
 800f590:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f592:	4b29      	ldr	r3, [pc, #164]	; (800f638 <prvAddCurrentTaskToDelayedList+0xb0>)
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f598:	4b28      	ldr	r3, [pc, #160]	; (800f63c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	3304      	adds	r3, #4
 800f59e:	4618      	mov	r0, r3
 800f5a0:	f7fe fd1d 	bl	800dfde <uxListRemove>
 800f5a4:	4603      	mov	r3, r0
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d10b      	bne.n	800f5c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f5aa:	4b24      	ldr	r3, [pc, #144]	; (800f63c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5b0:	2201      	movs	r2, #1
 800f5b2:	fa02 f303 	lsl.w	r3, r2, r3
 800f5b6:	43da      	mvns	r2, r3
 800f5b8:	4b21      	ldr	r3, [pc, #132]	; (800f640 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	4013      	ands	r3, r2
 800f5be:	4a20      	ldr	r2, [pc, #128]	; (800f640 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f5c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5c8:	d10a      	bne.n	800f5e0 <prvAddCurrentTaskToDelayedList+0x58>
 800f5ca:	683b      	ldr	r3, [r7, #0]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d007      	beq.n	800f5e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f5d0:	4b1a      	ldr	r3, [pc, #104]	; (800f63c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	3304      	adds	r3, #4
 800f5d6:	4619      	mov	r1, r3
 800f5d8:	481a      	ldr	r0, [pc, #104]	; (800f644 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f5da:	f7fe fca3 	bl	800df24 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f5de:	e026      	b.n	800f62e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f5e0:	68fa      	ldr	r2, [r7, #12]
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	4413      	add	r3, r2
 800f5e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f5e8:	4b14      	ldr	r3, [pc, #80]	; (800f63c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	68ba      	ldr	r2, [r7, #8]
 800f5ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f5f0:	68ba      	ldr	r2, [r7, #8]
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	429a      	cmp	r2, r3
 800f5f6:	d209      	bcs.n	800f60c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f5f8:	4b13      	ldr	r3, [pc, #76]	; (800f648 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f5fa:	681a      	ldr	r2, [r3, #0]
 800f5fc:	4b0f      	ldr	r3, [pc, #60]	; (800f63c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	3304      	adds	r3, #4
 800f602:	4619      	mov	r1, r3
 800f604:	4610      	mov	r0, r2
 800f606:	f7fe fcb1 	bl	800df6c <vListInsert>
}
 800f60a:	e010      	b.n	800f62e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f60c:	4b0f      	ldr	r3, [pc, #60]	; (800f64c <prvAddCurrentTaskToDelayedList+0xc4>)
 800f60e:	681a      	ldr	r2, [r3, #0]
 800f610:	4b0a      	ldr	r3, [pc, #40]	; (800f63c <prvAddCurrentTaskToDelayedList+0xb4>)
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	3304      	adds	r3, #4
 800f616:	4619      	mov	r1, r3
 800f618:	4610      	mov	r0, r2
 800f61a:	f7fe fca7 	bl	800df6c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f61e:	4b0c      	ldr	r3, [pc, #48]	; (800f650 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	68ba      	ldr	r2, [r7, #8]
 800f624:	429a      	cmp	r2, r3
 800f626:	d202      	bcs.n	800f62e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f628:	4a09      	ldr	r2, [pc, #36]	; (800f650 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f62a:	68bb      	ldr	r3, [r7, #8]
 800f62c:	6013      	str	r3, [r2, #0]
}
 800f62e:	bf00      	nop
 800f630:	3710      	adds	r7, #16
 800f632:	46bd      	mov	sp, r7
 800f634:	bd80      	pop	{r7, pc}
 800f636:	bf00      	nop
 800f638:	20002c68 	.word	0x20002c68
 800f63c:	20002b64 	.word	0x20002b64
 800f640:	20002c6c 	.word	0x20002c6c
 800f644:	20002c50 	.word	0x20002c50
 800f648:	20002c20 	.word	0x20002c20
 800f64c:	20002c1c 	.word	0x20002c1c
 800f650:	20002c84 	.word	0x20002c84

0800f654 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f654:	b480      	push	{r7}
 800f656:	b085      	sub	sp, #20
 800f658:	af00      	add	r7, sp, #0
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	3b04      	subs	r3, #4
 800f664:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f66c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	3b04      	subs	r3, #4
 800f672:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	f023 0201 	bic.w	r2, r3, #1
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	3b04      	subs	r3, #4
 800f682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f684:	4a0c      	ldr	r2, [pc, #48]	; (800f6b8 <pxPortInitialiseStack+0x64>)
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	3b14      	subs	r3, #20
 800f68e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f690:	687a      	ldr	r2, [r7, #4]
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	3b04      	subs	r3, #4
 800f69a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	f06f 0202 	mvn.w	r2, #2
 800f6a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	3b20      	subs	r3, #32
 800f6a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
}
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	3714      	adds	r7, #20
 800f6b0:	46bd      	mov	sp, r7
 800f6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b6:	4770      	bx	lr
 800f6b8:	0800f6bd 	.word	0x0800f6bd

0800f6bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f6bc:	b480      	push	{r7}
 800f6be:	b085      	sub	sp, #20
 800f6c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f6c6:	4b12      	ldr	r3, [pc, #72]	; (800f710 <prvTaskExitError+0x54>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6ce:	d00a      	beq.n	800f6e6 <prvTaskExitError+0x2a>
	__asm volatile
 800f6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6d4:	f383 8811 	msr	BASEPRI, r3
 800f6d8:	f3bf 8f6f 	isb	sy
 800f6dc:	f3bf 8f4f 	dsb	sy
 800f6e0:	60fb      	str	r3, [r7, #12]
}
 800f6e2:	bf00      	nop
 800f6e4:	e7fe      	b.n	800f6e4 <prvTaskExitError+0x28>
	__asm volatile
 800f6e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ea:	f383 8811 	msr	BASEPRI, r3
 800f6ee:	f3bf 8f6f 	isb	sy
 800f6f2:	f3bf 8f4f 	dsb	sy
 800f6f6:	60bb      	str	r3, [r7, #8]
}
 800f6f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f6fa:	bf00      	nop
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d0fc      	beq.n	800f6fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f702:	bf00      	nop
 800f704:	bf00      	nop
 800f706:	3714      	adds	r7, #20
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr
 800f710:	20000018 	.word	0x20000018
	...

0800f720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f720:	4b07      	ldr	r3, [pc, #28]	; (800f740 <pxCurrentTCBConst2>)
 800f722:	6819      	ldr	r1, [r3, #0]
 800f724:	6808      	ldr	r0, [r1, #0]
 800f726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f72a:	f380 8809 	msr	PSP, r0
 800f72e:	f3bf 8f6f 	isb	sy
 800f732:	f04f 0000 	mov.w	r0, #0
 800f736:	f380 8811 	msr	BASEPRI, r0
 800f73a:	4770      	bx	lr
 800f73c:	f3af 8000 	nop.w

0800f740 <pxCurrentTCBConst2>:
 800f740:	20002b64 	.word	0x20002b64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f744:	bf00      	nop
 800f746:	bf00      	nop

0800f748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f748:	4808      	ldr	r0, [pc, #32]	; (800f76c <prvPortStartFirstTask+0x24>)
 800f74a:	6800      	ldr	r0, [r0, #0]
 800f74c:	6800      	ldr	r0, [r0, #0]
 800f74e:	f380 8808 	msr	MSP, r0
 800f752:	f04f 0000 	mov.w	r0, #0
 800f756:	f380 8814 	msr	CONTROL, r0
 800f75a:	b662      	cpsie	i
 800f75c:	b661      	cpsie	f
 800f75e:	f3bf 8f4f 	dsb	sy
 800f762:	f3bf 8f6f 	isb	sy
 800f766:	df00      	svc	0
 800f768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f76a:	bf00      	nop
 800f76c:	e000ed08 	.word	0xe000ed08

0800f770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b086      	sub	sp, #24
 800f774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f776:	4b46      	ldr	r3, [pc, #280]	; (800f890 <xPortStartScheduler+0x120>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	4a46      	ldr	r2, [pc, #280]	; (800f894 <xPortStartScheduler+0x124>)
 800f77c:	4293      	cmp	r3, r2
 800f77e:	d10a      	bne.n	800f796 <xPortStartScheduler+0x26>
	__asm volatile
 800f780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f784:	f383 8811 	msr	BASEPRI, r3
 800f788:	f3bf 8f6f 	isb	sy
 800f78c:	f3bf 8f4f 	dsb	sy
 800f790:	613b      	str	r3, [r7, #16]
}
 800f792:	bf00      	nop
 800f794:	e7fe      	b.n	800f794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f796:	4b3e      	ldr	r3, [pc, #248]	; (800f890 <xPortStartScheduler+0x120>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	4a3f      	ldr	r2, [pc, #252]	; (800f898 <xPortStartScheduler+0x128>)
 800f79c:	4293      	cmp	r3, r2
 800f79e:	d10a      	bne.n	800f7b6 <xPortStartScheduler+0x46>
	__asm volatile
 800f7a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7a4:	f383 8811 	msr	BASEPRI, r3
 800f7a8:	f3bf 8f6f 	isb	sy
 800f7ac:	f3bf 8f4f 	dsb	sy
 800f7b0:	60fb      	str	r3, [r7, #12]
}
 800f7b2:	bf00      	nop
 800f7b4:	e7fe      	b.n	800f7b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f7b6:	4b39      	ldr	r3, [pc, #228]	; (800f89c <xPortStartScheduler+0x12c>)
 800f7b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f7ba:	697b      	ldr	r3, [r7, #20]
 800f7bc:	781b      	ldrb	r3, [r3, #0]
 800f7be:	b2db      	uxtb	r3, r3
 800f7c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	22ff      	movs	r2, #255	; 0xff
 800f7c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	781b      	ldrb	r3, [r3, #0]
 800f7cc:	b2db      	uxtb	r3, r3
 800f7ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f7d0:	78fb      	ldrb	r3, [r7, #3]
 800f7d2:	b2db      	uxtb	r3, r3
 800f7d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f7d8:	b2da      	uxtb	r2, r3
 800f7da:	4b31      	ldr	r3, [pc, #196]	; (800f8a0 <xPortStartScheduler+0x130>)
 800f7dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f7de:	4b31      	ldr	r3, [pc, #196]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f7e0:	2207      	movs	r2, #7
 800f7e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f7e4:	e009      	b.n	800f7fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f7e6:	4b2f      	ldr	r3, [pc, #188]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	3b01      	subs	r3, #1
 800f7ec:	4a2d      	ldr	r2, [pc, #180]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f7ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f7f0:	78fb      	ldrb	r3, [r7, #3]
 800f7f2:	b2db      	uxtb	r3, r3
 800f7f4:	005b      	lsls	r3, r3, #1
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f7fa:	78fb      	ldrb	r3, [r7, #3]
 800f7fc:	b2db      	uxtb	r3, r3
 800f7fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f802:	2b80      	cmp	r3, #128	; 0x80
 800f804:	d0ef      	beq.n	800f7e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f806:	4b27      	ldr	r3, [pc, #156]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	f1c3 0307 	rsb	r3, r3, #7
 800f80e:	2b04      	cmp	r3, #4
 800f810:	d00a      	beq.n	800f828 <xPortStartScheduler+0xb8>
	__asm volatile
 800f812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f816:	f383 8811 	msr	BASEPRI, r3
 800f81a:	f3bf 8f6f 	isb	sy
 800f81e:	f3bf 8f4f 	dsb	sy
 800f822:	60bb      	str	r3, [r7, #8]
}
 800f824:	bf00      	nop
 800f826:	e7fe      	b.n	800f826 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f828:	4b1e      	ldr	r3, [pc, #120]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	021b      	lsls	r3, r3, #8
 800f82e:	4a1d      	ldr	r2, [pc, #116]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f830:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f832:	4b1c      	ldr	r3, [pc, #112]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f83a:	4a1a      	ldr	r2, [pc, #104]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f83c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	b2da      	uxtb	r2, r3
 800f842:	697b      	ldr	r3, [r7, #20]
 800f844:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f846:	4b18      	ldr	r3, [pc, #96]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	4a17      	ldr	r2, [pc, #92]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f84c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f850:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f852:	4b15      	ldr	r3, [pc, #84]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	4a14      	ldr	r2, [pc, #80]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f858:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f85c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f85e:	f000 f8dd 	bl	800fa1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f862:	4b12      	ldr	r3, [pc, #72]	; (800f8ac <xPortStartScheduler+0x13c>)
 800f864:	2200      	movs	r2, #0
 800f866:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f868:	f000 f8fc 	bl	800fa64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f86c:	4b10      	ldr	r3, [pc, #64]	; (800f8b0 <xPortStartScheduler+0x140>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	4a0f      	ldr	r2, [pc, #60]	; (800f8b0 <xPortStartScheduler+0x140>)
 800f872:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f876:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f878:	f7ff ff66 	bl	800f748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f87c:	f7ff fba4 	bl	800efc8 <vTaskSwitchContext>
	prvTaskExitError();
 800f880:	f7ff ff1c 	bl	800f6bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f884:	2300      	movs	r3, #0
}
 800f886:	4618      	mov	r0, r3
 800f888:	3718      	adds	r7, #24
 800f88a:	46bd      	mov	sp, r7
 800f88c:	bd80      	pop	{r7, pc}
 800f88e:	bf00      	nop
 800f890:	e000ed00 	.word	0xe000ed00
 800f894:	410fc271 	.word	0x410fc271
 800f898:	410fc270 	.word	0x410fc270
 800f89c:	e000e400 	.word	0xe000e400
 800f8a0:	20002c90 	.word	0x20002c90
 800f8a4:	20002c94 	.word	0x20002c94
 800f8a8:	e000ed20 	.word	0xe000ed20
 800f8ac:	20000018 	.word	0x20000018
 800f8b0:	e000ef34 	.word	0xe000ef34

0800f8b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
	__asm volatile
 800f8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8be:	f383 8811 	msr	BASEPRI, r3
 800f8c2:	f3bf 8f6f 	isb	sy
 800f8c6:	f3bf 8f4f 	dsb	sy
 800f8ca:	607b      	str	r3, [r7, #4]
}
 800f8cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f8ce:	4b0f      	ldr	r3, [pc, #60]	; (800f90c <vPortEnterCritical+0x58>)
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	3301      	adds	r3, #1
 800f8d4:	4a0d      	ldr	r2, [pc, #52]	; (800f90c <vPortEnterCritical+0x58>)
 800f8d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f8d8:	4b0c      	ldr	r3, [pc, #48]	; (800f90c <vPortEnterCritical+0x58>)
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	2b01      	cmp	r3, #1
 800f8de:	d10f      	bne.n	800f900 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f8e0:	4b0b      	ldr	r3, [pc, #44]	; (800f910 <vPortEnterCritical+0x5c>)
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	b2db      	uxtb	r3, r3
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d00a      	beq.n	800f900 <vPortEnterCritical+0x4c>
	__asm volatile
 800f8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8ee:	f383 8811 	msr	BASEPRI, r3
 800f8f2:	f3bf 8f6f 	isb	sy
 800f8f6:	f3bf 8f4f 	dsb	sy
 800f8fa:	603b      	str	r3, [r7, #0]
}
 800f8fc:	bf00      	nop
 800f8fe:	e7fe      	b.n	800f8fe <vPortEnterCritical+0x4a>
	}
}
 800f900:	bf00      	nop
 800f902:	370c      	adds	r7, #12
 800f904:	46bd      	mov	sp, r7
 800f906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90a:	4770      	bx	lr
 800f90c:	20000018 	.word	0x20000018
 800f910:	e000ed04 	.word	0xe000ed04

0800f914 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f914:	b480      	push	{r7}
 800f916:	b083      	sub	sp, #12
 800f918:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f91a:	4b12      	ldr	r3, [pc, #72]	; (800f964 <vPortExitCritical+0x50>)
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d10a      	bne.n	800f938 <vPortExitCritical+0x24>
	__asm volatile
 800f922:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f926:	f383 8811 	msr	BASEPRI, r3
 800f92a:	f3bf 8f6f 	isb	sy
 800f92e:	f3bf 8f4f 	dsb	sy
 800f932:	607b      	str	r3, [r7, #4]
}
 800f934:	bf00      	nop
 800f936:	e7fe      	b.n	800f936 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f938:	4b0a      	ldr	r3, [pc, #40]	; (800f964 <vPortExitCritical+0x50>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	3b01      	subs	r3, #1
 800f93e:	4a09      	ldr	r2, [pc, #36]	; (800f964 <vPortExitCritical+0x50>)
 800f940:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f942:	4b08      	ldr	r3, [pc, #32]	; (800f964 <vPortExitCritical+0x50>)
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d105      	bne.n	800f956 <vPortExitCritical+0x42>
 800f94a:	2300      	movs	r3, #0
 800f94c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f954:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f956:	bf00      	nop
 800f958:	370c      	adds	r7, #12
 800f95a:	46bd      	mov	sp, r7
 800f95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f960:	4770      	bx	lr
 800f962:	bf00      	nop
 800f964:	20000018 	.word	0x20000018
	...

0800f970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f970:	f3ef 8009 	mrs	r0, PSP
 800f974:	f3bf 8f6f 	isb	sy
 800f978:	4b15      	ldr	r3, [pc, #84]	; (800f9d0 <pxCurrentTCBConst>)
 800f97a:	681a      	ldr	r2, [r3, #0]
 800f97c:	f01e 0f10 	tst.w	lr, #16
 800f980:	bf08      	it	eq
 800f982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f98a:	6010      	str	r0, [r2, #0]
 800f98c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f990:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f994:	f380 8811 	msr	BASEPRI, r0
 800f998:	f3bf 8f4f 	dsb	sy
 800f99c:	f3bf 8f6f 	isb	sy
 800f9a0:	f7ff fb12 	bl	800efc8 <vTaskSwitchContext>
 800f9a4:	f04f 0000 	mov.w	r0, #0
 800f9a8:	f380 8811 	msr	BASEPRI, r0
 800f9ac:	bc09      	pop	{r0, r3}
 800f9ae:	6819      	ldr	r1, [r3, #0]
 800f9b0:	6808      	ldr	r0, [r1, #0]
 800f9b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9b6:	f01e 0f10 	tst.w	lr, #16
 800f9ba:	bf08      	it	eq
 800f9bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f9c0:	f380 8809 	msr	PSP, r0
 800f9c4:	f3bf 8f6f 	isb	sy
 800f9c8:	4770      	bx	lr
 800f9ca:	bf00      	nop
 800f9cc:	f3af 8000 	nop.w

0800f9d0 <pxCurrentTCBConst>:
 800f9d0:	20002b64 	.word	0x20002b64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f9d4:	bf00      	nop
 800f9d6:	bf00      	nop

0800f9d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b082      	sub	sp, #8
 800f9dc:	af00      	add	r7, sp, #0
	__asm volatile
 800f9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9e2:	f383 8811 	msr	BASEPRI, r3
 800f9e6:	f3bf 8f6f 	isb	sy
 800f9ea:	f3bf 8f4f 	dsb	sy
 800f9ee:	607b      	str	r3, [r7, #4]
}
 800f9f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f9f2:	f7ff fa31 	bl	800ee58 <xTaskIncrementTick>
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d003      	beq.n	800fa04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f9fc:	4b06      	ldr	r3, [pc, #24]	; (800fa18 <xPortSysTickHandler+0x40>)
 800f9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa02:	601a      	str	r2, [r3, #0]
 800fa04:	2300      	movs	r3, #0
 800fa06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	f383 8811 	msr	BASEPRI, r3
}
 800fa0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fa10:	bf00      	nop
 800fa12:	3708      	adds	r7, #8
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}
 800fa18:	e000ed04 	.word	0xe000ed04

0800fa1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fa20:	4b0b      	ldr	r3, [pc, #44]	; (800fa50 <vPortSetupTimerInterrupt+0x34>)
 800fa22:	2200      	movs	r2, #0
 800fa24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fa26:	4b0b      	ldr	r3, [pc, #44]	; (800fa54 <vPortSetupTimerInterrupt+0x38>)
 800fa28:	2200      	movs	r2, #0
 800fa2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fa2c:	4b0a      	ldr	r3, [pc, #40]	; (800fa58 <vPortSetupTimerInterrupt+0x3c>)
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	4a0a      	ldr	r2, [pc, #40]	; (800fa5c <vPortSetupTimerInterrupt+0x40>)
 800fa32:	fba2 2303 	umull	r2, r3, r2, r3
 800fa36:	099b      	lsrs	r3, r3, #6
 800fa38:	4a09      	ldr	r2, [pc, #36]	; (800fa60 <vPortSetupTimerInterrupt+0x44>)
 800fa3a:	3b01      	subs	r3, #1
 800fa3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fa3e:	4b04      	ldr	r3, [pc, #16]	; (800fa50 <vPortSetupTimerInterrupt+0x34>)
 800fa40:	2207      	movs	r2, #7
 800fa42:	601a      	str	r2, [r3, #0]
}
 800fa44:	bf00      	nop
 800fa46:	46bd      	mov	sp, r7
 800fa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4c:	4770      	bx	lr
 800fa4e:	bf00      	nop
 800fa50:	e000e010 	.word	0xe000e010
 800fa54:	e000e018 	.word	0xe000e018
 800fa58:	2000000c 	.word	0x2000000c
 800fa5c:	10624dd3 	.word	0x10624dd3
 800fa60:	e000e014 	.word	0xe000e014

0800fa64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fa64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fa74 <vPortEnableVFP+0x10>
 800fa68:	6801      	ldr	r1, [r0, #0]
 800fa6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fa6e:	6001      	str	r1, [r0, #0]
 800fa70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fa72:	bf00      	nop
 800fa74:	e000ed88 	.word	0xe000ed88

0800fa78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b08a      	sub	sp, #40	; 0x28
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fa80:	2300      	movs	r3, #0
 800fa82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fa84:	f7ff f93e 	bl	800ed04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fa88:	4b5b      	ldr	r3, [pc, #364]	; (800fbf8 <pvPortMalloc+0x180>)
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d101      	bne.n	800fa94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fa90:	f000 f920 	bl	800fcd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fa94:	4b59      	ldr	r3, [pc, #356]	; (800fbfc <pvPortMalloc+0x184>)
 800fa96:	681a      	ldr	r2, [r3, #0]
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	4013      	ands	r3, r2
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	f040 8093 	bne.w	800fbc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d01d      	beq.n	800fae4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800faa8:	2208      	movs	r2, #8
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	4413      	add	r3, r2
 800faae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	f003 0307 	and.w	r3, r3, #7
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d014      	beq.n	800fae4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	f023 0307 	bic.w	r3, r3, #7
 800fac0:	3308      	adds	r3, #8
 800fac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	f003 0307 	and.w	r3, r3, #7
 800faca:	2b00      	cmp	r3, #0
 800facc:	d00a      	beq.n	800fae4 <pvPortMalloc+0x6c>
	__asm volatile
 800face:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fad2:	f383 8811 	msr	BASEPRI, r3
 800fad6:	f3bf 8f6f 	isb	sy
 800fada:	f3bf 8f4f 	dsb	sy
 800fade:	617b      	str	r3, [r7, #20]
}
 800fae0:	bf00      	nop
 800fae2:	e7fe      	b.n	800fae2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d06e      	beq.n	800fbc8 <pvPortMalloc+0x150>
 800faea:	4b45      	ldr	r3, [pc, #276]	; (800fc00 <pvPortMalloc+0x188>)
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	687a      	ldr	r2, [r7, #4]
 800faf0:	429a      	cmp	r2, r3
 800faf2:	d869      	bhi.n	800fbc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800faf4:	4b43      	ldr	r3, [pc, #268]	; (800fc04 <pvPortMalloc+0x18c>)
 800faf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800faf8:	4b42      	ldr	r3, [pc, #264]	; (800fc04 <pvPortMalloc+0x18c>)
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fafe:	e004      	b.n	800fb0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fb00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fb0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb0c:	685b      	ldr	r3, [r3, #4]
 800fb0e:	687a      	ldr	r2, [r7, #4]
 800fb10:	429a      	cmp	r2, r3
 800fb12:	d903      	bls.n	800fb1c <pvPortMalloc+0xa4>
 800fb14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d1f1      	bne.n	800fb00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fb1c:	4b36      	ldr	r3, [pc, #216]	; (800fbf8 <pvPortMalloc+0x180>)
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d050      	beq.n	800fbc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fb26:	6a3b      	ldr	r3, [r7, #32]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	2208      	movs	r2, #8
 800fb2c:	4413      	add	r3, r2
 800fb2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fb30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb32:	681a      	ldr	r2, [r3, #0]
 800fb34:	6a3b      	ldr	r3, [r7, #32]
 800fb36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fb38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb3a:	685a      	ldr	r2, [r3, #4]
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	1ad2      	subs	r2, r2, r3
 800fb40:	2308      	movs	r3, #8
 800fb42:	005b      	lsls	r3, r3, #1
 800fb44:	429a      	cmp	r2, r3
 800fb46:	d91f      	bls.n	800fb88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fb48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	4413      	add	r3, r2
 800fb4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fb50:	69bb      	ldr	r3, [r7, #24]
 800fb52:	f003 0307 	and.w	r3, r3, #7
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d00a      	beq.n	800fb70 <pvPortMalloc+0xf8>
	__asm volatile
 800fb5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb5e:	f383 8811 	msr	BASEPRI, r3
 800fb62:	f3bf 8f6f 	isb	sy
 800fb66:	f3bf 8f4f 	dsb	sy
 800fb6a:	613b      	str	r3, [r7, #16]
}
 800fb6c:	bf00      	nop
 800fb6e:	e7fe      	b.n	800fb6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fb70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb72:	685a      	ldr	r2, [r3, #4]
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	1ad2      	subs	r2, r2, r3
 800fb78:	69bb      	ldr	r3, [r7, #24]
 800fb7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fb7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb7e:	687a      	ldr	r2, [r7, #4]
 800fb80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fb82:	69b8      	ldr	r0, [r7, #24]
 800fb84:	f000 f908 	bl	800fd98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fb88:	4b1d      	ldr	r3, [pc, #116]	; (800fc00 <pvPortMalloc+0x188>)
 800fb8a:	681a      	ldr	r2, [r3, #0]
 800fb8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb8e:	685b      	ldr	r3, [r3, #4]
 800fb90:	1ad3      	subs	r3, r2, r3
 800fb92:	4a1b      	ldr	r2, [pc, #108]	; (800fc00 <pvPortMalloc+0x188>)
 800fb94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fb96:	4b1a      	ldr	r3, [pc, #104]	; (800fc00 <pvPortMalloc+0x188>)
 800fb98:	681a      	ldr	r2, [r3, #0]
 800fb9a:	4b1b      	ldr	r3, [pc, #108]	; (800fc08 <pvPortMalloc+0x190>)
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	429a      	cmp	r2, r3
 800fba0:	d203      	bcs.n	800fbaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fba2:	4b17      	ldr	r3, [pc, #92]	; (800fc00 <pvPortMalloc+0x188>)
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	4a18      	ldr	r2, [pc, #96]	; (800fc08 <pvPortMalloc+0x190>)
 800fba8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fbaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbac:	685a      	ldr	r2, [r3, #4]
 800fbae:	4b13      	ldr	r3, [pc, #76]	; (800fbfc <pvPortMalloc+0x184>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	431a      	orrs	r2, r3
 800fbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbba:	2200      	movs	r2, #0
 800fbbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fbbe:	4b13      	ldr	r3, [pc, #76]	; (800fc0c <pvPortMalloc+0x194>)
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	4a11      	ldr	r2, [pc, #68]	; (800fc0c <pvPortMalloc+0x194>)
 800fbc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fbc8:	f7ff f8aa 	bl	800ed20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fbcc:	69fb      	ldr	r3, [r7, #28]
 800fbce:	f003 0307 	and.w	r3, r3, #7
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d00a      	beq.n	800fbec <pvPortMalloc+0x174>
	__asm volatile
 800fbd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbda:	f383 8811 	msr	BASEPRI, r3
 800fbde:	f3bf 8f6f 	isb	sy
 800fbe2:	f3bf 8f4f 	dsb	sy
 800fbe6:	60fb      	str	r3, [r7, #12]
}
 800fbe8:	bf00      	nop
 800fbea:	e7fe      	b.n	800fbea <pvPortMalloc+0x172>
	return pvReturn;
 800fbec:	69fb      	ldr	r3, [r7, #28]
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	3728      	adds	r7, #40	; 0x28
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
 800fbf6:	bf00      	nop
 800fbf8:	200068a0 	.word	0x200068a0
 800fbfc:	200068b4 	.word	0x200068b4
 800fc00:	200068a4 	.word	0x200068a4
 800fc04:	20006898 	.word	0x20006898
 800fc08:	200068a8 	.word	0x200068a8
 800fc0c:	200068ac 	.word	0x200068ac

0800fc10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b086      	sub	sp, #24
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d04d      	beq.n	800fcbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fc22:	2308      	movs	r3, #8
 800fc24:	425b      	negs	r3, r3
 800fc26:	697a      	ldr	r2, [r7, #20]
 800fc28:	4413      	add	r3, r2
 800fc2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fc2c:	697b      	ldr	r3, [r7, #20]
 800fc2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fc30:	693b      	ldr	r3, [r7, #16]
 800fc32:	685a      	ldr	r2, [r3, #4]
 800fc34:	4b24      	ldr	r3, [pc, #144]	; (800fcc8 <vPortFree+0xb8>)
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	4013      	ands	r3, r2
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d10a      	bne.n	800fc54 <vPortFree+0x44>
	__asm volatile
 800fc3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc42:	f383 8811 	msr	BASEPRI, r3
 800fc46:	f3bf 8f6f 	isb	sy
 800fc4a:	f3bf 8f4f 	dsb	sy
 800fc4e:	60fb      	str	r3, [r7, #12]
}
 800fc50:	bf00      	nop
 800fc52:	e7fe      	b.n	800fc52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fc54:	693b      	ldr	r3, [r7, #16]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d00a      	beq.n	800fc72 <vPortFree+0x62>
	__asm volatile
 800fc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc60:	f383 8811 	msr	BASEPRI, r3
 800fc64:	f3bf 8f6f 	isb	sy
 800fc68:	f3bf 8f4f 	dsb	sy
 800fc6c:	60bb      	str	r3, [r7, #8]
}
 800fc6e:	bf00      	nop
 800fc70:	e7fe      	b.n	800fc70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fc72:	693b      	ldr	r3, [r7, #16]
 800fc74:	685a      	ldr	r2, [r3, #4]
 800fc76:	4b14      	ldr	r3, [pc, #80]	; (800fcc8 <vPortFree+0xb8>)
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	4013      	ands	r3, r2
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d01e      	beq.n	800fcbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fc80:	693b      	ldr	r3, [r7, #16]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d11a      	bne.n	800fcbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fc88:	693b      	ldr	r3, [r7, #16]
 800fc8a:	685a      	ldr	r2, [r3, #4]
 800fc8c:	4b0e      	ldr	r3, [pc, #56]	; (800fcc8 <vPortFree+0xb8>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	43db      	mvns	r3, r3
 800fc92:	401a      	ands	r2, r3
 800fc94:	693b      	ldr	r3, [r7, #16]
 800fc96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fc98:	f7ff f834 	bl	800ed04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fc9c:	693b      	ldr	r3, [r7, #16]
 800fc9e:	685a      	ldr	r2, [r3, #4]
 800fca0:	4b0a      	ldr	r3, [pc, #40]	; (800fccc <vPortFree+0xbc>)
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	4413      	add	r3, r2
 800fca6:	4a09      	ldr	r2, [pc, #36]	; (800fccc <vPortFree+0xbc>)
 800fca8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fcaa:	6938      	ldr	r0, [r7, #16]
 800fcac:	f000 f874 	bl	800fd98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fcb0:	4b07      	ldr	r3, [pc, #28]	; (800fcd0 <vPortFree+0xc0>)
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	3301      	adds	r3, #1
 800fcb6:	4a06      	ldr	r2, [pc, #24]	; (800fcd0 <vPortFree+0xc0>)
 800fcb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fcba:	f7ff f831 	bl	800ed20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fcbe:	bf00      	nop
 800fcc0:	3718      	adds	r7, #24
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}
 800fcc6:	bf00      	nop
 800fcc8:	200068b4 	.word	0x200068b4
 800fccc:	200068a4 	.word	0x200068a4
 800fcd0:	200068b0 	.word	0x200068b0

0800fcd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b085      	sub	sp, #20
 800fcd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fcda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800fcde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fce0:	4b27      	ldr	r3, [pc, #156]	; (800fd80 <prvHeapInit+0xac>)
 800fce2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	f003 0307 	and.w	r3, r3, #7
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d00c      	beq.n	800fd08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	3307      	adds	r3, #7
 800fcf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	f023 0307 	bic.w	r3, r3, #7
 800fcfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fcfc:	68ba      	ldr	r2, [r7, #8]
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	1ad3      	subs	r3, r2, r3
 800fd02:	4a1f      	ldr	r2, [pc, #124]	; (800fd80 <prvHeapInit+0xac>)
 800fd04:	4413      	add	r3, r2
 800fd06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fd0c:	4a1d      	ldr	r2, [pc, #116]	; (800fd84 <prvHeapInit+0xb0>)
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fd12:	4b1c      	ldr	r3, [pc, #112]	; (800fd84 <prvHeapInit+0xb0>)
 800fd14:	2200      	movs	r2, #0
 800fd16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	68ba      	ldr	r2, [r7, #8]
 800fd1c:	4413      	add	r3, r2
 800fd1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fd20:	2208      	movs	r2, #8
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	1a9b      	subs	r3, r3, r2
 800fd26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	f023 0307 	bic.w	r3, r3, #7
 800fd2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	4a15      	ldr	r2, [pc, #84]	; (800fd88 <prvHeapInit+0xb4>)
 800fd34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fd36:	4b14      	ldr	r3, [pc, #80]	; (800fd88 <prvHeapInit+0xb4>)
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fd3e:	4b12      	ldr	r3, [pc, #72]	; (800fd88 <prvHeapInit+0xb4>)
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	2200      	movs	r2, #0
 800fd44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	68fa      	ldr	r2, [r7, #12]
 800fd4e:	1ad2      	subs	r2, r2, r3
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fd54:	4b0c      	ldr	r3, [pc, #48]	; (800fd88 <prvHeapInit+0xb4>)
 800fd56:	681a      	ldr	r2, [r3, #0]
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fd5c:	683b      	ldr	r3, [r7, #0]
 800fd5e:	685b      	ldr	r3, [r3, #4]
 800fd60:	4a0a      	ldr	r2, [pc, #40]	; (800fd8c <prvHeapInit+0xb8>)
 800fd62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	685b      	ldr	r3, [r3, #4]
 800fd68:	4a09      	ldr	r2, [pc, #36]	; (800fd90 <prvHeapInit+0xbc>)
 800fd6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fd6c:	4b09      	ldr	r3, [pc, #36]	; (800fd94 <prvHeapInit+0xc0>)
 800fd6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fd72:	601a      	str	r2, [r3, #0]
}
 800fd74:	bf00      	nop
 800fd76:	3714      	adds	r7, #20
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7e:	4770      	bx	lr
 800fd80:	20002c98 	.word	0x20002c98
 800fd84:	20006898 	.word	0x20006898
 800fd88:	200068a0 	.word	0x200068a0
 800fd8c:	200068a8 	.word	0x200068a8
 800fd90:	200068a4 	.word	0x200068a4
 800fd94:	200068b4 	.word	0x200068b4

0800fd98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fd98:	b480      	push	{r7}
 800fd9a:	b085      	sub	sp, #20
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fda0:	4b28      	ldr	r3, [pc, #160]	; (800fe44 <prvInsertBlockIntoFreeList+0xac>)
 800fda2:	60fb      	str	r3, [r7, #12]
 800fda4:	e002      	b.n	800fdac <prvInsertBlockIntoFreeList+0x14>
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	60fb      	str	r3, [r7, #12]
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	687a      	ldr	r2, [r7, #4]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d8f7      	bhi.n	800fda6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	68ba      	ldr	r2, [r7, #8]
 800fdc0:	4413      	add	r3, r2
 800fdc2:	687a      	ldr	r2, [r7, #4]
 800fdc4:	429a      	cmp	r2, r3
 800fdc6:	d108      	bne.n	800fdda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	685a      	ldr	r2, [r3, #4]
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	685b      	ldr	r3, [r3, #4]
 800fdd0:	441a      	add	r2, r3
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	685b      	ldr	r3, [r3, #4]
 800fde2:	68ba      	ldr	r2, [r7, #8]
 800fde4:	441a      	add	r2, r3
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d118      	bne.n	800fe20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	681a      	ldr	r2, [r3, #0]
 800fdf2:	4b15      	ldr	r3, [pc, #84]	; (800fe48 <prvInsertBlockIntoFreeList+0xb0>)
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	429a      	cmp	r2, r3
 800fdf8:	d00d      	beq.n	800fe16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	685a      	ldr	r2, [r3, #4]
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	685b      	ldr	r3, [r3, #4]
 800fe04:	441a      	add	r2, r3
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	681a      	ldr	r2, [r3, #0]
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	601a      	str	r2, [r3, #0]
 800fe14:	e008      	b.n	800fe28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fe16:	4b0c      	ldr	r3, [pc, #48]	; (800fe48 <prvInsertBlockIntoFreeList+0xb0>)
 800fe18:	681a      	ldr	r2, [r3, #0]
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	601a      	str	r2, [r3, #0]
 800fe1e:	e003      	b.n	800fe28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	681a      	ldr	r2, [r3, #0]
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fe28:	68fa      	ldr	r2, [r7, #12]
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	d002      	beq.n	800fe36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	687a      	ldr	r2, [r7, #4]
 800fe34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe36:	bf00      	nop
 800fe38:	3714      	adds	r7, #20
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe40:	4770      	bx	lr
 800fe42:	bf00      	nop
 800fe44:	20006898 	.word	0x20006898
 800fe48:	200068a0 	.word	0x200068a0

0800fe4c <__errno>:
 800fe4c:	4b01      	ldr	r3, [pc, #4]	; (800fe54 <__errno+0x8>)
 800fe4e:	6818      	ldr	r0, [r3, #0]
 800fe50:	4770      	bx	lr
 800fe52:	bf00      	nop
 800fe54:	2000001c 	.word	0x2000001c

0800fe58 <__libc_init_array>:
 800fe58:	b570      	push	{r4, r5, r6, lr}
 800fe5a:	4d0d      	ldr	r5, [pc, #52]	; (800fe90 <__libc_init_array+0x38>)
 800fe5c:	4c0d      	ldr	r4, [pc, #52]	; (800fe94 <__libc_init_array+0x3c>)
 800fe5e:	1b64      	subs	r4, r4, r5
 800fe60:	10a4      	asrs	r4, r4, #2
 800fe62:	2600      	movs	r6, #0
 800fe64:	42a6      	cmp	r6, r4
 800fe66:	d109      	bne.n	800fe7c <__libc_init_array+0x24>
 800fe68:	4d0b      	ldr	r5, [pc, #44]	; (800fe98 <__libc_init_array+0x40>)
 800fe6a:	4c0c      	ldr	r4, [pc, #48]	; (800fe9c <__libc_init_array+0x44>)
 800fe6c:	f004 ff94 	bl	8014d98 <_init>
 800fe70:	1b64      	subs	r4, r4, r5
 800fe72:	10a4      	asrs	r4, r4, #2
 800fe74:	2600      	movs	r6, #0
 800fe76:	42a6      	cmp	r6, r4
 800fe78:	d105      	bne.n	800fe86 <__libc_init_array+0x2e>
 800fe7a:	bd70      	pop	{r4, r5, r6, pc}
 800fe7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe80:	4798      	blx	r3
 800fe82:	3601      	adds	r6, #1
 800fe84:	e7ee      	b.n	800fe64 <__libc_init_array+0xc>
 800fe86:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe8a:	4798      	blx	r3
 800fe8c:	3601      	adds	r6, #1
 800fe8e:	e7f2      	b.n	800fe76 <__libc_init_array+0x1e>
 800fe90:	08015768 	.word	0x08015768
 800fe94:	08015768 	.word	0x08015768
 800fe98:	08015768 	.word	0x08015768
 800fe9c:	0801576c 	.word	0x0801576c

0800fea0 <memcpy>:
 800fea0:	440a      	add	r2, r1
 800fea2:	4291      	cmp	r1, r2
 800fea4:	f100 33ff 	add.w	r3, r0, #4294967295
 800fea8:	d100      	bne.n	800feac <memcpy+0xc>
 800feaa:	4770      	bx	lr
 800feac:	b510      	push	{r4, lr}
 800feae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800feb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800feb6:	4291      	cmp	r1, r2
 800feb8:	d1f9      	bne.n	800feae <memcpy+0xe>
 800feba:	bd10      	pop	{r4, pc}

0800febc <memset>:
 800febc:	4402      	add	r2, r0
 800febe:	4603      	mov	r3, r0
 800fec0:	4293      	cmp	r3, r2
 800fec2:	d100      	bne.n	800fec6 <memset+0xa>
 800fec4:	4770      	bx	lr
 800fec6:	f803 1b01 	strb.w	r1, [r3], #1
 800feca:	e7f9      	b.n	800fec0 <memset+0x4>

0800fecc <__cvt>:
 800fecc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fed0:	ec55 4b10 	vmov	r4, r5, d0
 800fed4:	2d00      	cmp	r5, #0
 800fed6:	460e      	mov	r6, r1
 800fed8:	4619      	mov	r1, r3
 800feda:	462b      	mov	r3, r5
 800fedc:	bfbb      	ittet	lt
 800fede:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fee2:	461d      	movlt	r5, r3
 800fee4:	2300      	movge	r3, #0
 800fee6:	232d      	movlt	r3, #45	; 0x2d
 800fee8:	700b      	strb	r3, [r1, #0]
 800feea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800feec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fef0:	4691      	mov	r9, r2
 800fef2:	f023 0820 	bic.w	r8, r3, #32
 800fef6:	bfbc      	itt	lt
 800fef8:	4622      	movlt	r2, r4
 800fefa:	4614      	movlt	r4, r2
 800fefc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ff00:	d005      	beq.n	800ff0e <__cvt+0x42>
 800ff02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ff06:	d100      	bne.n	800ff0a <__cvt+0x3e>
 800ff08:	3601      	adds	r6, #1
 800ff0a:	2102      	movs	r1, #2
 800ff0c:	e000      	b.n	800ff10 <__cvt+0x44>
 800ff0e:	2103      	movs	r1, #3
 800ff10:	ab03      	add	r3, sp, #12
 800ff12:	9301      	str	r3, [sp, #4]
 800ff14:	ab02      	add	r3, sp, #8
 800ff16:	9300      	str	r3, [sp, #0]
 800ff18:	ec45 4b10 	vmov	d0, r4, r5
 800ff1c:	4653      	mov	r3, sl
 800ff1e:	4632      	mov	r2, r6
 800ff20:	f000 fcca 	bl	80108b8 <_dtoa_r>
 800ff24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ff28:	4607      	mov	r7, r0
 800ff2a:	d102      	bne.n	800ff32 <__cvt+0x66>
 800ff2c:	f019 0f01 	tst.w	r9, #1
 800ff30:	d022      	beq.n	800ff78 <__cvt+0xac>
 800ff32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ff36:	eb07 0906 	add.w	r9, r7, r6
 800ff3a:	d110      	bne.n	800ff5e <__cvt+0x92>
 800ff3c:	783b      	ldrb	r3, [r7, #0]
 800ff3e:	2b30      	cmp	r3, #48	; 0x30
 800ff40:	d10a      	bne.n	800ff58 <__cvt+0x8c>
 800ff42:	2200      	movs	r2, #0
 800ff44:	2300      	movs	r3, #0
 800ff46:	4620      	mov	r0, r4
 800ff48:	4629      	mov	r1, r5
 800ff4a:	f7f0 fdbd 	bl	8000ac8 <__aeabi_dcmpeq>
 800ff4e:	b918      	cbnz	r0, 800ff58 <__cvt+0x8c>
 800ff50:	f1c6 0601 	rsb	r6, r6, #1
 800ff54:	f8ca 6000 	str.w	r6, [sl]
 800ff58:	f8da 3000 	ldr.w	r3, [sl]
 800ff5c:	4499      	add	r9, r3
 800ff5e:	2200      	movs	r2, #0
 800ff60:	2300      	movs	r3, #0
 800ff62:	4620      	mov	r0, r4
 800ff64:	4629      	mov	r1, r5
 800ff66:	f7f0 fdaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800ff6a:	b108      	cbz	r0, 800ff70 <__cvt+0xa4>
 800ff6c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ff70:	2230      	movs	r2, #48	; 0x30
 800ff72:	9b03      	ldr	r3, [sp, #12]
 800ff74:	454b      	cmp	r3, r9
 800ff76:	d307      	bcc.n	800ff88 <__cvt+0xbc>
 800ff78:	9b03      	ldr	r3, [sp, #12]
 800ff7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ff7c:	1bdb      	subs	r3, r3, r7
 800ff7e:	4638      	mov	r0, r7
 800ff80:	6013      	str	r3, [r2, #0]
 800ff82:	b004      	add	sp, #16
 800ff84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff88:	1c59      	adds	r1, r3, #1
 800ff8a:	9103      	str	r1, [sp, #12]
 800ff8c:	701a      	strb	r2, [r3, #0]
 800ff8e:	e7f0      	b.n	800ff72 <__cvt+0xa6>

0800ff90 <__exponent>:
 800ff90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff92:	4603      	mov	r3, r0
 800ff94:	2900      	cmp	r1, #0
 800ff96:	bfb8      	it	lt
 800ff98:	4249      	neglt	r1, r1
 800ff9a:	f803 2b02 	strb.w	r2, [r3], #2
 800ff9e:	bfb4      	ite	lt
 800ffa0:	222d      	movlt	r2, #45	; 0x2d
 800ffa2:	222b      	movge	r2, #43	; 0x2b
 800ffa4:	2909      	cmp	r1, #9
 800ffa6:	7042      	strb	r2, [r0, #1]
 800ffa8:	dd2a      	ble.n	8010000 <__exponent+0x70>
 800ffaa:	f10d 0407 	add.w	r4, sp, #7
 800ffae:	46a4      	mov	ip, r4
 800ffb0:	270a      	movs	r7, #10
 800ffb2:	46a6      	mov	lr, r4
 800ffb4:	460a      	mov	r2, r1
 800ffb6:	fb91 f6f7 	sdiv	r6, r1, r7
 800ffba:	fb07 1516 	mls	r5, r7, r6, r1
 800ffbe:	3530      	adds	r5, #48	; 0x30
 800ffc0:	2a63      	cmp	r2, #99	; 0x63
 800ffc2:	f104 34ff 	add.w	r4, r4, #4294967295
 800ffc6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ffca:	4631      	mov	r1, r6
 800ffcc:	dcf1      	bgt.n	800ffb2 <__exponent+0x22>
 800ffce:	3130      	adds	r1, #48	; 0x30
 800ffd0:	f1ae 0502 	sub.w	r5, lr, #2
 800ffd4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ffd8:	1c44      	adds	r4, r0, #1
 800ffda:	4629      	mov	r1, r5
 800ffdc:	4561      	cmp	r1, ip
 800ffde:	d30a      	bcc.n	800fff6 <__exponent+0x66>
 800ffe0:	f10d 0209 	add.w	r2, sp, #9
 800ffe4:	eba2 020e 	sub.w	r2, r2, lr
 800ffe8:	4565      	cmp	r5, ip
 800ffea:	bf88      	it	hi
 800ffec:	2200      	movhi	r2, #0
 800ffee:	4413      	add	r3, r2
 800fff0:	1a18      	subs	r0, r3, r0
 800fff2:	b003      	add	sp, #12
 800fff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fff6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fffa:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fffe:	e7ed      	b.n	800ffdc <__exponent+0x4c>
 8010000:	2330      	movs	r3, #48	; 0x30
 8010002:	3130      	adds	r1, #48	; 0x30
 8010004:	7083      	strb	r3, [r0, #2]
 8010006:	70c1      	strb	r1, [r0, #3]
 8010008:	1d03      	adds	r3, r0, #4
 801000a:	e7f1      	b.n	800fff0 <__exponent+0x60>

0801000c <_printf_float>:
 801000c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010010:	ed2d 8b02 	vpush	{d8}
 8010014:	b08d      	sub	sp, #52	; 0x34
 8010016:	460c      	mov	r4, r1
 8010018:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801001c:	4616      	mov	r6, r2
 801001e:	461f      	mov	r7, r3
 8010020:	4605      	mov	r5, r0
 8010022:	f001 fa37 	bl	8011494 <_localeconv_r>
 8010026:	f8d0 a000 	ldr.w	sl, [r0]
 801002a:	4650      	mov	r0, sl
 801002c:	f7f0 f8d0 	bl	80001d0 <strlen>
 8010030:	2300      	movs	r3, #0
 8010032:	930a      	str	r3, [sp, #40]	; 0x28
 8010034:	6823      	ldr	r3, [r4, #0]
 8010036:	9305      	str	r3, [sp, #20]
 8010038:	f8d8 3000 	ldr.w	r3, [r8]
 801003c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010040:	3307      	adds	r3, #7
 8010042:	f023 0307 	bic.w	r3, r3, #7
 8010046:	f103 0208 	add.w	r2, r3, #8
 801004a:	f8c8 2000 	str.w	r2, [r8]
 801004e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010052:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010056:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801005a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801005e:	9307      	str	r3, [sp, #28]
 8010060:	f8cd 8018 	str.w	r8, [sp, #24]
 8010064:	ee08 0a10 	vmov	s16, r0
 8010068:	4b9f      	ldr	r3, [pc, #636]	; (80102e8 <_printf_float+0x2dc>)
 801006a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801006e:	f04f 32ff 	mov.w	r2, #4294967295
 8010072:	f7f0 fd5b 	bl	8000b2c <__aeabi_dcmpun>
 8010076:	bb88      	cbnz	r0, 80100dc <_printf_float+0xd0>
 8010078:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801007c:	4b9a      	ldr	r3, [pc, #616]	; (80102e8 <_printf_float+0x2dc>)
 801007e:	f04f 32ff 	mov.w	r2, #4294967295
 8010082:	f7f0 fd35 	bl	8000af0 <__aeabi_dcmple>
 8010086:	bb48      	cbnz	r0, 80100dc <_printf_float+0xd0>
 8010088:	2200      	movs	r2, #0
 801008a:	2300      	movs	r3, #0
 801008c:	4640      	mov	r0, r8
 801008e:	4649      	mov	r1, r9
 8010090:	f7f0 fd24 	bl	8000adc <__aeabi_dcmplt>
 8010094:	b110      	cbz	r0, 801009c <_printf_float+0x90>
 8010096:	232d      	movs	r3, #45	; 0x2d
 8010098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801009c:	4b93      	ldr	r3, [pc, #588]	; (80102ec <_printf_float+0x2e0>)
 801009e:	4894      	ldr	r0, [pc, #592]	; (80102f0 <_printf_float+0x2e4>)
 80100a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80100a4:	bf94      	ite	ls
 80100a6:	4698      	movls	r8, r3
 80100a8:	4680      	movhi	r8, r0
 80100aa:	2303      	movs	r3, #3
 80100ac:	6123      	str	r3, [r4, #16]
 80100ae:	9b05      	ldr	r3, [sp, #20]
 80100b0:	f023 0204 	bic.w	r2, r3, #4
 80100b4:	6022      	str	r2, [r4, #0]
 80100b6:	f04f 0900 	mov.w	r9, #0
 80100ba:	9700      	str	r7, [sp, #0]
 80100bc:	4633      	mov	r3, r6
 80100be:	aa0b      	add	r2, sp, #44	; 0x2c
 80100c0:	4621      	mov	r1, r4
 80100c2:	4628      	mov	r0, r5
 80100c4:	f000 f9d8 	bl	8010478 <_printf_common>
 80100c8:	3001      	adds	r0, #1
 80100ca:	f040 8090 	bne.w	80101ee <_printf_float+0x1e2>
 80100ce:	f04f 30ff 	mov.w	r0, #4294967295
 80100d2:	b00d      	add	sp, #52	; 0x34
 80100d4:	ecbd 8b02 	vpop	{d8}
 80100d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100dc:	4642      	mov	r2, r8
 80100de:	464b      	mov	r3, r9
 80100e0:	4640      	mov	r0, r8
 80100e2:	4649      	mov	r1, r9
 80100e4:	f7f0 fd22 	bl	8000b2c <__aeabi_dcmpun>
 80100e8:	b140      	cbz	r0, 80100fc <_printf_float+0xf0>
 80100ea:	464b      	mov	r3, r9
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	bfbc      	itt	lt
 80100f0:	232d      	movlt	r3, #45	; 0x2d
 80100f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80100f6:	487f      	ldr	r0, [pc, #508]	; (80102f4 <_printf_float+0x2e8>)
 80100f8:	4b7f      	ldr	r3, [pc, #508]	; (80102f8 <_printf_float+0x2ec>)
 80100fa:	e7d1      	b.n	80100a0 <_printf_float+0x94>
 80100fc:	6863      	ldr	r3, [r4, #4]
 80100fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010102:	9206      	str	r2, [sp, #24]
 8010104:	1c5a      	adds	r2, r3, #1
 8010106:	d13f      	bne.n	8010188 <_printf_float+0x17c>
 8010108:	2306      	movs	r3, #6
 801010a:	6063      	str	r3, [r4, #4]
 801010c:	9b05      	ldr	r3, [sp, #20]
 801010e:	6861      	ldr	r1, [r4, #4]
 8010110:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010114:	2300      	movs	r3, #0
 8010116:	9303      	str	r3, [sp, #12]
 8010118:	ab0a      	add	r3, sp, #40	; 0x28
 801011a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801011e:	ab09      	add	r3, sp, #36	; 0x24
 8010120:	ec49 8b10 	vmov	d0, r8, r9
 8010124:	9300      	str	r3, [sp, #0]
 8010126:	6022      	str	r2, [r4, #0]
 8010128:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801012c:	4628      	mov	r0, r5
 801012e:	f7ff fecd 	bl	800fecc <__cvt>
 8010132:	9b06      	ldr	r3, [sp, #24]
 8010134:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010136:	2b47      	cmp	r3, #71	; 0x47
 8010138:	4680      	mov	r8, r0
 801013a:	d108      	bne.n	801014e <_printf_float+0x142>
 801013c:	1cc8      	adds	r0, r1, #3
 801013e:	db02      	blt.n	8010146 <_printf_float+0x13a>
 8010140:	6863      	ldr	r3, [r4, #4]
 8010142:	4299      	cmp	r1, r3
 8010144:	dd41      	ble.n	80101ca <_printf_float+0x1be>
 8010146:	f1ab 0b02 	sub.w	fp, fp, #2
 801014a:	fa5f fb8b 	uxtb.w	fp, fp
 801014e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010152:	d820      	bhi.n	8010196 <_printf_float+0x18a>
 8010154:	3901      	subs	r1, #1
 8010156:	465a      	mov	r2, fp
 8010158:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801015c:	9109      	str	r1, [sp, #36]	; 0x24
 801015e:	f7ff ff17 	bl	800ff90 <__exponent>
 8010162:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010164:	1813      	adds	r3, r2, r0
 8010166:	2a01      	cmp	r2, #1
 8010168:	4681      	mov	r9, r0
 801016a:	6123      	str	r3, [r4, #16]
 801016c:	dc02      	bgt.n	8010174 <_printf_float+0x168>
 801016e:	6822      	ldr	r2, [r4, #0]
 8010170:	07d2      	lsls	r2, r2, #31
 8010172:	d501      	bpl.n	8010178 <_printf_float+0x16c>
 8010174:	3301      	adds	r3, #1
 8010176:	6123      	str	r3, [r4, #16]
 8010178:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801017c:	2b00      	cmp	r3, #0
 801017e:	d09c      	beq.n	80100ba <_printf_float+0xae>
 8010180:	232d      	movs	r3, #45	; 0x2d
 8010182:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010186:	e798      	b.n	80100ba <_printf_float+0xae>
 8010188:	9a06      	ldr	r2, [sp, #24]
 801018a:	2a47      	cmp	r2, #71	; 0x47
 801018c:	d1be      	bne.n	801010c <_printf_float+0x100>
 801018e:	2b00      	cmp	r3, #0
 8010190:	d1bc      	bne.n	801010c <_printf_float+0x100>
 8010192:	2301      	movs	r3, #1
 8010194:	e7b9      	b.n	801010a <_printf_float+0xfe>
 8010196:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801019a:	d118      	bne.n	80101ce <_printf_float+0x1c2>
 801019c:	2900      	cmp	r1, #0
 801019e:	6863      	ldr	r3, [r4, #4]
 80101a0:	dd0b      	ble.n	80101ba <_printf_float+0x1ae>
 80101a2:	6121      	str	r1, [r4, #16]
 80101a4:	b913      	cbnz	r3, 80101ac <_printf_float+0x1a0>
 80101a6:	6822      	ldr	r2, [r4, #0]
 80101a8:	07d0      	lsls	r0, r2, #31
 80101aa:	d502      	bpl.n	80101b2 <_printf_float+0x1a6>
 80101ac:	3301      	adds	r3, #1
 80101ae:	440b      	add	r3, r1
 80101b0:	6123      	str	r3, [r4, #16]
 80101b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80101b4:	f04f 0900 	mov.w	r9, #0
 80101b8:	e7de      	b.n	8010178 <_printf_float+0x16c>
 80101ba:	b913      	cbnz	r3, 80101c2 <_printf_float+0x1b6>
 80101bc:	6822      	ldr	r2, [r4, #0]
 80101be:	07d2      	lsls	r2, r2, #31
 80101c0:	d501      	bpl.n	80101c6 <_printf_float+0x1ba>
 80101c2:	3302      	adds	r3, #2
 80101c4:	e7f4      	b.n	80101b0 <_printf_float+0x1a4>
 80101c6:	2301      	movs	r3, #1
 80101c8:	e7f2      	b.n	80101b0 <_printf_float+0x1a4>
 80101ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80101ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101d0:	4299      	cmp	r1, r3
 80101d2:	db05      	blt.n	80101e0 <_printf_float+0x1d4>
 80101d4:	6823      	ldr	r3, [r4, #0]
 80101d6:	6121      	str	r1, [r4, #16]
 80101d8:	07d8      	lsls	r0, r3, #31
 80101da:	d5ea      	bpl.n	80101b2 <_printf_float+0x1a6>
 80101dc:	1c4b      	adds	r3, r1, #1
 80101de:	e7e7      	b.n	80101b0 <_printf_float+0x1a4>
 80101e0:	2900      	cmp	r1, #0
 80101e2:	bfd4      	ite	le
 80101e4:	f1c1 0202 	rsble	r2, r1, #2
 80101e8:	2201      	movgt	r2, #1
 80101ea:	4413      	add	r3, r2
 80101ec:	e7e0      	b.n	80101b0 <_printf_float+0x1a4>
 80101ee:	6823      	ldr	r3, [r4, #0]
 80101f0:	055a      	lsls	r2, r3, #21
 80101f2:	d407      	bmi.n	8010204 <_printf_float+0x1f8>
 80101f4:	6923      	ldr	r3, [r4, #16]
 80101f6:	4642      	mov	r2, r8
 80101f8:	4631      	mov	r1, r6
 80101fa:	4628      	mov	r0, r5
 80101fc:	47b8      	blx	r7
 80101fe:	3001      	adds	r0, #1
 8010200:	d12c      	bne.n	801025c <_printf_float+0x250>
 8010202:	e764      	b.n	80100ce <_printf_float+0xc2>
 8010204:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010208:	f240 80e0 	bls.w	80103cc <_printf_float+0x3c0>
 801020c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010210:	2200      	movs	r2, #0
 8010212:	2300      	movs	r3, #0
 8010214:	f7f0 fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8010218:	2800      	cmp	r0, #0
 801021a:	d034      	beq.n	8010286 <_printf_float+0x27a>
 801021c:	4a37      	ldr	r2, [pc, #220]	; (80102fc <_printf_float+0x2f0>)
 801021e:	2301      	movs	r3, #1
 8010220:	4631      	mov	r1, r6
 8010222:	4628      	mov	r0, r5
 8010224:	47b8      	blx	r7
 8010226:	3001      	adds	r0, #1
 8010228:	f43f af51 	beq.w	80100ce <_printf_float+0xc2>
 801022c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010230:	429a      	cmp	r2, r3
 8010232:	db02      	blt.n	801023a <_printf_float+0x22e>
 8010234:	6823      	ldr	r3, [r4, #0]
 8010236:	07d8      	lsls	r0, r3, #31
 8010238:	d510      	bpl.n	801025c <_printf_float+0x250>
 801023a:	ee18 3a10 	vmov	r3, s16
 801023e:	4652      	mov	r2, sl
 8010240:	4631      	mov	r1, r6
 8010242:	4628      	mov	r0, r5
 8010244:	47b8      	blx	r7
 8010246:	3001      	adds	r0, #1
 8010248:	f43f af41 	beq.w	80100ce <_printf_float+0xc2>
 801024c:	f04f 0800 	mov.w	r8, #0
 8010250:	f104 091a 	add.w	r9, r4, #26
 8010254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010256:	3b01      	subs	r3, #1
 8010258:	4543      	cmp	r3, r8
 801025a:	dc09      	bgt.n	8010270 <_printf_float+0x264>
 801025c:	6823      	ldr	r3, [r4, #0]
 801025e:	079b      	lsls	r3, r3, #30
 8010260:	f100 8105 	bmi.w	801046e <_printf_float+0x462>
 8010264:	68e0      	ldr	r0, [r4, #12]
 8010266:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010268:	4298      	cmp	r0, r3
 801026a:	bfb8      	it	lt
 801026c:	4618      	movlt	r0, r3
 801026e:	e730      	b.n	80100d2 <_printf_float+0xc6>
 8010270:	2301      	movs	r3, #1
 8010272:	464a      	mov	r2, r9
 8010274:	4631      	mov	r1, r6
 8010276:	4628      	mov	r0, r5
 8010278:	47b8      	blx	r7
 801027a:	3001      	adds	r0, #1
 801027c:	f43f af27 	beq.w	80100ce <_printf_float+0xc2>
 8010280:	f108 0801 	add.w	r8, r8, #1
 8010284:	e7e6      	b.n	8010254 <_printf_float+0x248>
 8010286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010288:	2b00      	cmp	r3, #0
 801028a:	dc39      	bgt.n	8010300 <_printf_float+0x2f4>
 801028c:	4a1b      	ldr	r2, [pc, #108]	; (80102fc <_printf_float+0x2f0>)
 801028e:	2301      	movs	r3, #1
 8010290:	4631      	mov	r1, r6
 8010292:	4628      	mov	r0, r5
 8010294:	47b8      	blx	r7
 8010296:	3001      	adds	r0, #1
 8010298:	f43f af19 	beq.w	80100ce <_printf_float+0xc2>
 801029c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80102a0:	4313      	orrs	r3, r2
 80102a2:	d102      	bne.n	80102aa <_printf_float+0x29e>
 80102a4:	6823      	ldr	r3, [r4, #0]
 80102a6:	07d9      	lsls	r1, r3, #31
 80102a8:	d5d8      	bpl.n	801025c <_printf_float+0x250>
 80102aa:	ee18 3a10 	vmov	r3, s16
 80102ae:	4652      	mov	r2, sl
 80102b0:	4631      	mov	r1, r6
 80102b2:	4628      	mov	r0, r5
 80102b4:	47b8      	blx	r7
 80102b6:	3001      	adds	r0, #1
 80102b8:	f43f af09 	beq.w	80100ce <_printf_float+0xc2>
 80102bc:	f04f 0900 	mov.w	r9, #0
 80102c0:	f104 0a1a 	add.w	sl, r4, #26
 80102c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102c6:	425b      	negs	r3, r3
 80102c8:	454b      	cmp	r3, r9
 80102ca:	dc01      	bgt.n	80102d0 <_printf_float+0x2c4>
 80102cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102ce:	e792      	b.n	80101f6 <_printf_float+0x1ea>
 80102d0:	2301      	movs	r3, #1
 80102d2:	4652      	mov	r2, sl
 80102d4:	4631      	mov	r1, r6
 80102d6:	4628      	mov	r0, r5
 80102d8:	47b8      	blx	r7
 80102da:	3001      	adds	r0, #1
 80102dc:	f43f aef7 	beq.w	80100ce <_printf_float+0xc2>
 80102e0:	f109 0901 	add.w	r9, r9, #1
 80102e4:	e7ee      	b.n	80102c4 <_printf_float+0x2b8>
 80102e6:	bf00      	nop
 80102e8:	7fefffff 	.word	0x7fefffff
 80102ec:	08014f38 	.word	0x08014f38
 80102f0:	08014f3c 	.word	0x08014f3c
 80102f4:	08014f44 	.word	0x08014f44
 80102f8:	08014f40 	.word	0x08014f40
 80102fc:	08014f48 	.word	0x08014f48
 8010300:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010302:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010304:	429a      	cmp	r2, r3
 8010306:	bfa8      	it	ge
 8010308:	461a      	movge	r2, r3
 801030a:	2a00      	cmp	r2, #0
 801030c:	4691      	mov	r9, r2
 801030e:	dc37      	bgt.n	8010380 <_printf_float+0x374>
 8010310:	f04f 0b00 	mov.w	fp, #0
 8010314:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010318:	f104 021a 	add.w	r2, r4, #26
 801031c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801031e:	9305      	str	r3, [sp, #20]
 8010320:	eba3 0309 	sub.w	r3, r3, r9
 8010324:	455b      	cmp	r3, fp
 8010326:	dc33      	bgt.n	8010390 <_printf_float+0x384>
 8010328:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801032c:	429a      	cmp	r2, r3
 801032e:	db3b      	blt.n	80103a8 <_printf_float+0x39c>
 8010330:	6823      	ldr	r3, [r4, #0]
 8010332:	07da      	lsls	r2, r3, #31
 8010334:	d438      	bmi.n	80103a8 <_printf_float+0x39c>
 8010336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010338:	9a05      	ldr	r2, [sp, #20]
 801033a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801033c:	1a9a      	subs	r2, r3, r2
 801033e:	eba3 0901 	sub.w	r9, r3, r1
 8010342:	4591      	cmp	r9, r2
 8010344:	bfa8      	it	ge
 8010346:	4691      	movge	r9, r2
 8010348:	f1b9 0f00 	cmp.w	r9, #0
 801034c:	dc35      	bgt.n	80103ba <_printf_float+0x3ae>
 801034e:	f04f 0800 	mov.w	r8, #0
 8010352:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010356:	f104 0a1a 	add.w	sl, r4, #26
 801035a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801035e:	1a9b      	subs	r3, r3, r2
 8010360:	eba3 0309 	sub.w	r3, r3, r9
 8010364:	4543      	cmp	r3, r8
 8010366:	f77f af79 	ble.w	801025c <_printf_float+0x250>
 801036a:	2301      	movs	r3, #1
 801036c:	4652      	mov	r2, sl
 801036e:	4631      	mov	r1, r6
 8010370:	4628      	mov	r0, r5
 8010372:	47b8      	blx	r7
 8010374:	3001      	adds	r0, #1
 8010376:	f43f aeaa 	beq.w	80100ce <_printf_float+0xc2>
 801037a:	f108 0801 	add.w	r8, r8, #1
 801037e:	e7ec      	b.n	801035a <_printf_float+0x34e>
 8010380:	4613      	mov	r3, r2
 8010382:	4631      	mov	r1, r6
 8010384:	4642      	mov	r2, r8
 8010386:	4628      	mov	r0, r5
 8010388:	47b8      	blx	r7
 801038a:	3001      	adds	r0, #1
 801038c:	d1c0      	bne.n	8010310 <_printf_float+0x304>
 801038e:	e69e      	b.n	80100ce <_printf_float+0xc2>
 8010390:	2301      	movs	r3, #1
 8010392:	4631      	mov	r1, r6
 8010394:	4628      	mov	r0, r5
 8010396:	9205      	str	r2, [sp, #20]
 8010398:	47b8      	blx	r7
 801039a:	3001      	adds	r0, #1
 801039c:	f43f ae97 	beq.w	80100ce <_printf_float+0xc2>
 80103a0:	9a05      	ldr	r2, [sp, #20]
 80103a2:	f10b 0b01 	add.w	fp, fp, #1
 80103a6:	e7b9      	b.n	801031c <_printf_float+0x310>
 80103a8:	ee18 3a10 	vmov	r3, s16
 80103ac:	4652      	mov	r2, sl
 80103ae:	4631      	mov	r1, r6
 80103b0:	4628      	mov	r0, r5
 80103b2:	47b8      	blx	r7
 80103b4:	3001      	adds	r0, #1
 80103b6:	d1be      	bne.n	8010336 <_printf_float+0x32a>
 80103b8:	e689      	b.n	80100ce <_printf_float+0xc2>
 80103ba:	9a05      	ldr	r2, [sp, #20]
 80103bc:	464b      	mov	r3, r9
 80103be:	4442      	add	r2, r8
 80103c0:	4631      	mov	r1, r6
 80103c2:	4628      	mov	r0, r5
 80103c4:	47b8      	blx	r7
 80103c6:	3001      	adds	r0, #1
 80103c8:	d1c1      	bne.n	801034e <_printf_float+0x342>
 80103ca:	e680      	b.n	80100ce <_printf_float+0xc2>
 80103cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80103ce:	2a01      	cmp	r2, #1
 80103d0:	dc01      	bgt.n	80103d6 <_printf_float+0x3ca>
 80103d2:	07db      	lsls	r3, r3, #31
 80103d4:	d538      	bpl.n	8010448 <_printf_float+0x43c>
 80103d6:	2301      	movs	r3, #1
 80103d8:	4642      	mov	r2, r8
 80103da:	4631      	mov	r1, r6
 80103dc:	4628      	mov	r0, r5
 80103de:	47b8      	blx	r7
 80103e0:	3001      	adds	r0, #1
 80103e2:	f43f ae74 	beq.w	80100ce <_printf_float+0xc2>
 80103e6:	ee18 3a10 	vmov	r3, s16
 80103ea:	4652      	mov	r2, sl
 80103ec:	4631      	mov	r1, r6
 80103ee:	4628      	mov	r0, r5
 80103f0:	47b8      	blx	r7
 80103f2:	3001      	adds	r0, #1
 80103f4:	f43f ae6b 	beq.w	80100ce <_printf_float+0xc2>
 80103f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80103fc:	2200      	movs	r2, #0
 80103fe:	2300      	movs	r3, #0
 8010400:	f7f0 fb62 	bl	8000ac8 <__aeabi_dcmpeq>
 8010404:	b9d8      	cbnz	r0, 801043e <_printf_float+0x432>
 8010406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010408:	f108 0201 	add.w	r2, r8, #1
 801040c:	3b01      	subs	r3, #1
 801040e:	4631      	mov	r1, r6
 8010410:	4628      	mov	r0, r5
 8010412:	47b8      	blx	r7
 8010414:	3001      	adds	r0, #1
 8010416:	d10e      	bne.n	8010436 <_printf_float+0x42a>
 8010418:	e659      	b.n	80100ce <_printf_float+0xc2>
 801041a:	2301      	movs	r3, #1
 801041c:	4652      	mov	r2, sl
 801041e:	4631      	mov	r1, r6
 8010420:	4628      	mov	r0, r5
 8010422:	47b8      	blx	r7
 8010424:	3001      	adds	r0, #1
 8010426:	f43f ae52 	beq.w	80100ce <_printf_float+0xc2>
 801042a:	f108 0801 	add.w	r8, r8, #1
 801042e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010430:	3b01      	subs	r3, #1
 8010432:	4543      	cmp	r3, r8
 8010434:	dcf1      	bgt.n	801041a <_printf_float+0x40e>
 8010436:	464b      	mov	r3, r9
 8010438:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801043c:	e6dc      	b.n	80101f8 <_printf_float+0x1ec>
 801043e:	f04f 0800 	mov.w	r8, #0
 8010442:	f104 0a1a 	add.w	sl, r4, #26
 8010446:	e7f2      	b.n	801042e <_printf_float+0x422>
 8010448:	2301      	movs	r3, #1
 801044a:	4642      	mov	r2, r8
 801044c:	e7df      	b.n	801040e <_printf_float+0x402>
 801044e:	2301      	movs	r3, #1
 8010450:	464a      	mov	r2, r9
 8010452:	4631      	mov	r1, r6
 8010454:	4628      	mov	r0, r5
 8010456:	47b8      	blx	r7
 8010458:	3001      	adds	r0, #1
 801045a:	f43f ae38 	beq.w	80100ce <_printf_float+0xc2>
 801045e:	f108 0801 	add.w	r8, r8, #1
 8010462:	68e3      	ldr	r3, [r4, #12]
 8010464:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010466:	1a5b      	subs	r3, r3, r1
 8010468:	4543      	cmp	r3, r8
 801046a:	dcf0      	bgt.n	801044e <_printf_float+0x442>
 801046c:	e6fa      	b.n	8010264 <_printf_float+0x258>
 801046e:	f04f 0800 	mov.w	r8, #0
 8010472:	f104 0919 	add.w	r9, r4, #25
 8010476:	e7f4      	b.n	8010462 <_printf_float+0x456>

08010478 <_printf_common>:
 8010478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801047c:	4616      	mov	r6, r2
 801047e:	4699      	mov	r9, r3
 8010480:	688a      	ldr	r2, [r1, #8]
 8010482:	690b      	ldr	r3, [r1, #16]
 8010484:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010488:	4293      	cmp	r3, r2
 801048a:	bfb8      	it	lt
 801048c:	4613      	movlt	r3, r2
 801048e:	6033      	str	r3, [r6, #0]
 8010490:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010494:	4607      	mov	r7, r0
 8010496:	460c      	mov	r4, r1
 8010498:	b10a      	cbz	r2, 801049e <_printf_common+0x26>
 801049a:	3301      	adds	r3, #1
 801049c:	6033      	str	r3, [r6, #0]
 801049e:	6823      	ldr	r3, [r4, #0]
 80104a0:	0699      	lsls	r1, r3, #26
 80104a2:	bf42      	ittt	mi
 80104a4:	6833      	ldrmi	r3, [r6, #0]
 80104a6:	3302      	addmi	r3, #2
 80104a8:	6033      	strmi	r3, [r6, #0]
 80104aa:	6825      	ldr	r5, [r4, #0]
 80104ac:	f015 0506 	ands.w	r5, r5, #6
 80104b0:	d106      	bne.n	80104c0 <_printf_common+0x48>
 80104b2:	f104 0a19 	add.w	sl, r4, #25
 80104b6:	68e3      	ldr	r3, [r4, #12]
 80104b8:	6832      	ldr	r2, [r6, #0]
 80104ba:	1a9b      	subs	r3, r3, r2
 80104bc:	42ab      	cmp	r3, r5
 80104be:	dc26      	bgt.n	801050e <_printf_common+0x96>
 80104c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80104c4:	1e13      	subs	r3, r2, #0
 80104c6:	6822      	ldr	r2, [r4, #0]
 80104c8:	bf18      	it	ne
 80104ca:	2301      	movne	r3, #1
 80104cc:	0692      	lsls	r2, r2, #26
 80104ce:	d42b      	bmi.n	8010528 <_printf_common+0xb0>
 80104d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80104d4:	4649      	mov	r1, r9
 80104d6:	4638      	mov	r0, r7
 80104d8:	47c0      	blx	r8
 80104da:	3001      	adds	r0, #1
 80104dc:	d01e      	beq.n	801051c <_printf_common+0xa4>
 80104de:	6823      	ldr	r3, [r4, #0]
 80104e0:	68e5      	ldr	r5, [r4, #12]
 80104e2:	6832      	ldr	r2, [r6, #0]
 80104e4:	f003 0306 	and.w	r3, r3, #6
 80104e8:	2b04      	cmp	r3, #4
 80104ea:	bf08      	it	eq
 80104ec:	1aad      	subeq	r5, r5, r2
 80104ee:	68a3      	ldr	r3, [r4, #8]
 80104f0:	6922      	ldr	r2, [r4, #16]
 80104f2:	bf0c      	ite	eq
 80104f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80104f8:	2500      	movne	r5, #0
 80104fa:	4293      	cmp	r3, r2
 80104fc:	bfc4      	itt	gt
 80104fe:	1a9b      	subgt	r3, r3, r2
 8010500:	18ed      	addgt	r5, r5, r3
 8010502:	2600      	movs	r6, #0
 8010504:	341a      	adds	r4, #26
 8010506:	42b5      	cmp	r5, r6
 8010508:	d11a      	bne.n	8010540 <_printf_common+0xc8>
 801050a:	2000      	movs	r0, #0
 801050c:	e008      	b.n	8010520 <_printf_common+0xa8>
 801050e:	2301      	movs	r3, #1
 8010510:	4652      	mov	r2, sl
 8010512:	4649      	mov	r1, r9
 8010514:	4638      	mov	r0, r7
 8010516:	47c0      	blx	r8
 8010518:	3001      	adds	r0, #1
 801051a:	d103      	bne.n	8010524 <_printf_common+0xac>
 801051c:	f04f 30ff 	mov.w	r0, #4294967295
 8010520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010524:	3501      	adds	r5, #1
 8010526:	e7c6      	b.n	80104b6 <_printf_common+0x3e>
 8010528:	18e1      	adds	r1, r4, r3
 801052a:	1c5a      	adds	r2, r3, #1
 801052c:	2030      	movs	r0, #48	; 0x30
 801052e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010532:	4422      	add	r2, r4
 8010534:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010538:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801053c:	3302      	adds	r3, #2
 801053e:	e7c7      	b.n	80104d0 <_printf_common+0x58>
 8010540:	2301      	movs	r3, #1
 8010542:	4622      	mov	r2, r4
 8010544:	4649      	mov	r1, r9
 8010546:	4638      	mov	r0, r7
 8010548:	47c0      	blx	r8
 801054a:	3001      	adds	r0, #1
 801054c:	d0e6      	beq.n	801051c <_printf_common+0xa4>
 801054e:	3601      	adds	r6, #1
 8010550:	e7d9      	b.n	8010506 <_printf_common+0x8e>
	...

08010554 <_printf_i>:
 8010554:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010558:	7e0f      	ldrb	r7, [r1, #24]
 801055a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801055c:	2f78      	cmp	r7, #120	; 0x78
 801055e:	4691      	mov	r9, r2
 8010560:	4680      	mov	r8, r0
 8010562:	460c      	mov	r4, r1
 8010564:	469a      	mov	sl, r3
 8010566:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801056a:	d807      	bhi.n	801057c <_printf_i+0x28>
 801056c:	2f62      	cmp	r7, #98	; 0x62
 801056e:	d80a      	bhi.n	8010586 <_printf_i+0x32>
 8010570:	2f00      	cmp	r7, #0
 8010572:	f000 80d8 	beq.w	8010726 <_printf_i+0x1d2>
 8010576:	2f58      	cmp	r7, #88	; 0x58
 8010578:	f000 80a3 	beq.w	80106c2 <_printf_i+0x16e>
 801057c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010580:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010584:	e03a      	b.n	80105fc <_printf_i+0xa8>
 8010586:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801058a:	2b15      	cmp	r3, #21
 801058c:	d8f6      	bhi.n	801057c <_printf_i+0x28>
 801058e:	a101      	add	r1, pc, #4	; (adr r1, 8010594 <_printf_i+0x40>)
 8010590:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010594:	080105ed 	.word	0x080105ed
 8010598:	08010601 	.word	0x08010601
 801059c:	0801057d 	.word	0x0801057d
 80105a0:	0801057d 	.word	0x0801057d
 80105a4:	0801057d 	.word	0x0801057d
 80105a8:	0801057d 	.word	0x0801057d
 80105ac:	08010601 	.word	0x08010601
 80105b0:	0801057d 	.word	0x0801057d
 80105b4:	0801057d 	.word	0x0801057d
 80105b8:	0801057d 	.word	0x0801057d
 80105bc:	0801057d 	.word	0x0801057d
 80105c0:	0801070d 	.word	0x0801070d
 80105c4:	08010631 	.word	0x08010631
 80105c8:	080106ef 	.word	0x080106ef
 80105cc:	0801057d 	.word	0x0801057d
 80105d0:	0801057d 	.word	0x0801057d
 80105d4:	0801072f 	.word	0x0801072f
 80105d8:	0801057d 	.word	0x0801057d
 80105dc:	08010631 	.word	0x08010631
 80105e0:	0801057d 	.word	0x0801057d
 80105e4:	0801057d 	.word	0x0801057d
 80105e8:	080106f7 	.word	0x080106f7
 80105ec:	682b      	ldr	r3, [r5, #0]
 80105ee:	1d1a      	adds	r2, r3, #4
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	602a      	str	r2, [r5, #0]
 80105f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80105f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80105fc:	2301      	movs	r3, #1
 80105fe:	e0a3      	b.n	8010748 <_printf_i+0x1f4>
 8010600:	6820      	ldr	r0, [r4, #0]
 8010602:	6829      	ldr	r1, [r5, #0]
 8010604:	0606      	lsls	r6, r0, #24
 8010606:	f101 0304 	add.w	r3, r1, #4
 801060a:	d50a      	bpl.n	8010622 <_printf_i+0xce>
 801060c:	680e      	ldr	r6, [r1, #0]
 801060e:	602b      	str	r3, [r5, #0]
 8010610:	2e00      	cmp	r6, #0
 8010612:	da03      	bge.n	801061c <_printf_i+0xc8>
 8010614:	232d      	movs	r3, #45	; 0x2d
 8010616:	4276      	negs	r6, r6
 8010618:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801061c:	485e      	ldr	r0, [pc, #376]	; (8010798 <_printf_i+0x244>)
 801061e:	230a      	movs	r3, #10
 8010620:	e019      	b.n	8010656 <_printf_i+0x102>
 8010622:	680e      	ldr	r6, [r1, #0]
 8010624:	602b      	str	r3, [r5, #0]
 8010626:	f010 0f40 	tst.w	r0, #64	; 0x40
 801062a:	bf18      	it	ne
 801062c:	b236      	sxthne	r6, r6
 801062e:	e7ef      	b.n	8010610 <_printf_i+0xbc>
 8010630:	682b      	ldr	r3, [r5, #0]
 8010632:	6820      	ldr	r0, [r4, #0]
 8010634:	1d19      	adds	r1, r3, #4
 8010636:	6029      	str	r1, [r5, #0]
 8010638:	0601      	lsls	r1, r0, #24
 801063a:	d501      	bpl.n	8010640 <_printf_i+0xec>
 801063c:	681e      	ldr	r6, [r3, #0]
 801063e:	e002      	b.n	8010646 <_printf_i+0xf2>
 8010640:	0646      	lsls	r6, r0, #25
 8010642:	d5fb      	bpl.n	801063c <_printf_i+0xe8>
 8010644:	881e      	ldrh	r6, [r3, #0]
 8010646:	4854      	ldr	r0, [pc, #336]	; (8010798 <_printf_i+0x244>)
 8010648:	2f6f      	cmp	r7, #111	; 0x6f
 801064a:	bf0c      	ite	eq
 801064c:	2308      	moveq	r3, #8
 801064e:	230a      	movne	r3, #10
 8010650:	2100      	movs	r1, #0
 8010652:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010656:	6865      	ldr	r5, [r4, #4]
 8010658:	60a5      	str	r5, [r4, #8]
 801065a:	2d00      	cmp	r5, #0
 801065c:	bfa2      	ittt	ge
 801065e:	6821      	ldrge	r1, [r4, #0]
 8010660:	f021 0104 	bicge.w	r1, r1, #4
 8010664:	6021      	strge	r1, [r4, #0]
 8010666:	b90e      	cbnz	r6, 801066c <_printf_i+0x118>
 8010668:	2d00      	cmp	r5, #0
 801066a:	d04d      	beq.n	8010708 <_printf_i+0x1b4>
 801066c:	4615      	mov	r5, r2
 801066e:	fbb6 f1f3 	udiv	r1, r6, r3
 8010672:	fb03 6711 	mls	r7, r3, r1, r6
 8010676:	5dc7      	ldrb	r7, [r0, r7]
 8010678:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801067c:	4637      	mov	r7, r6
 801067e:	42bb      	cmp	r3, r7
 8010680:	460e      	mov	r6, r1
 8010682:	d9f4      	bls.n	801066e <_printf_i+0x11a>
 8010684:	2b08      	cmp	r3, #8
 8010686:	d10b      	bne.n	80106a0 <_printf_i+0x14c>
 8010688:	6823      	ldr	r3, [r4, #0]
 801068a:	07de      	lsls	r6, r3, #31
 801068c:	d508      	bpl.n	80106a0 <_printf_i+0x14c>
 801068e:	6923      	ldr	r3, [r4, #16]
 8010690:	6861      	ldr	r1, [r4, #4]
 8010692:	4299      	cmp	r1, r3
 8010694:	bfde      	ittt	le
 8010696:	2330      	movle	r3, #48	; 0x30
 8010698:	f805 3c01 	strble.w	r3, [r5, #-1]
 801069c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80106a0:	1b52      	subs	r2, r2, r5
 80106a2:	6122      	str	r2, [r4, #16]
 80106a4:	f8cd a000 	str.w	sl, [sp]
 80106a8:	464b      	mov	r3, r9
 80106aa:	aa03      	add	r2, sp, #12
 80106ac:	4621      	mov	r1, r4
 80106ae:	4640      	mov	r0, r8
 80106b0:	f7ff fee2 	bl	8010478 <_printf_common>
 80106b4:	3001      	adds	r0, #1
 80106b6:	d14c      	bne.n	8010752 <_printf_i+0x1fe>
 80106b8:	f04f 30ff 	mov.w	r0, #4294967295
 80106bc:	b004      	add	sp, #16
 80106be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106c2:	4835      	ldr	r0, [pc, #212]	; (8010798 <_printf_i+0x244>)
 80106c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80106c8:	6829      	ldr	r1, [r5, #0]
 80106ca:	6823      	ldr	r3, [r4, #0]
 80106cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80106d0:	6029      	str	r1, [r5, #0]
 80106d2:	061d      	lsls	r5, r3, #24
 80106d4:	d514      	bpl.n	8010700 <_printf_i+0x1ac>
 80106d6:	07df      	lsls	r7, r3, #31
 80106d8:	bf44      	itt	mi
 80106da:	f043 0320 	orrmi.w	r3, r3, #32
 80106de:	6023      	strmi	r3, [r4, #0]
 80106e0:	b91e      	cbnz	r6, 80106ea <_printf_i+0x196>
 80106e2:	6823      	ldr	r3, [r4, #0]
 80106e4:	f023 0320 	bic.w	r3, r3, #32
 80106e8:	6023      	str	r3, [r4, #0]
 80106ea:	2310      	movs	r3, #16
 80106ec:	e7b0      	b.n	8010650 <_printf_i+0xfc>
 80106ee:	6823      	ldr	r3, [r4, #0]
 80106f0:	f043 0320 	orr.w	r3, r3, #32
 80106f4:	6023      	str	r3, [r4, #0]
 80106f6:	2378      	movs	r3, #120	; 0x78
 80106f8:	4828      	ldr	r0, [pc, #160]	; (801079c <_printf_i+0x248>)
 80106fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80106fe:	e7e3      	b.n	80106c8 <_printf_i+0x174>
 8010700:	0659      	lsls	r1, r3, #25
 8010702:	bf48      	it	mi
 8010704:	b2b6      	uxthmi	r6, r6
 8010706:	e7e6      	b.n	80106d6 <_printf_i+0x182>
 8010708:	4615      	mov	r5, r2
 801070a:	e7bb      	b.n	8010684 <_printf_i+0x130>
 801070c:	682b      	ldr	r3, [r5, #0]
 801070e:	6826      	ldr	r6, [r4, #0]
 8010710:	6961      	ldr	r1, [r4, #20]
 8010712:	1d18      	adds	r0, r3, #4
 8010714:	6028      	str	r0, [r5, #0]
 8010716:	0635      	lsls	r5, r6, #24
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	d501      	bpl.n	8010720 <_printf_i+0x1cc>
 801071c:	6019      	str	r1, [r3, #0]
 801071e:	e002      	b.n	8010726 <_printf_i+0x1d2>
 8010720:	0670      	lsls	r0, r6, #25
 8010722:	d5fb      	bpl.n	801071c <_printf_i+0x1c8>
 8010724:	8019      	strh	r1, [r3, #0]
 8010726:	2300      	movs	r3, #0
 8010728:	6123      	str	r3, [r4, #16]
 801072a:	4615      	mov	r5, r2
 801072c:	e7ba      	b.n	80106a4 <_printf_i+0x150>
 801072e:	682b      	ldr	r3, [r5, #0]
 8010730:	1d1a      	adds	r2, r3, #4
 8010732:	602a      	str	r2, [r5, #0]
 8010734:	681d      	ldr	r5, [r3, #0]
 8010736:	6862      	ldr	r2, [r4, #4]
 8010738:	2100      	movs	r1, #0
 801073a:	4628      	mov	r0, r5
 801073c:	f7ef fd50 	bl	80001e0 <memchr>
 8010740:	b108      	cbz	r0, 8010746 <_printf_i+0x1f2>
 8010742:	1b40      	subs	r0, r0, r5
 8010744:	6060      	str	r0, [r4, #4]
 8010746:	6863      	ldr	r3, [r4, #4]
 8010748:	6123      	str	r3, [r4, #16]
 801074a:	2300      	movs	r3, #0
 801074c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010750:	e7a8      	b.n	80106a4 <_printf_i+0x150>
 8010752:	6923      	ldr	r3, [r4, #16]
 8010754:	462a      	mov	r2, r5
 8010756:	4649      	mov	r1, r9
 8010758:	4640      	mov	r0, r8
 801075a:	47d0      	blx	sl
 801075c:	3001      	adds	r0, #1
 801075e:	d0ab      	beq.n	80106b8 <_printf_i+0x164>
 8010760:	6823      	ldr	r3, [r4, #0]
 8010762:	079b      	lsls	r3, r3, #30
 8010764:	d413      	bmi.n	801078e <_printf_i+0x23a>
 8010766:	68e0      	ldr	r0, [r4, #12]
 8010768:	9b03      	ldr	r3, [sp, #12]
 801076a:	4298      	cmp	r0, r3
 801076c:	bfb8      	it	lt
 801076e:	4618      	movlt	r0, r3
 8010770:	e7a4      	b.n	80106bc <_printf_i+0x168>
 8010772:	2301      	movs	r3, #1
 8010774:	4632      	mov	r2, r6
 8010776:	4649      	mov	r1, r9
 8010778:	4640      	mov	r0, r8
 801077a:	47d0      	blx	sl
 801077c:	3001      	adds	r0, #1
 801077e:	d09b      	beq.n	80106b8 <_printf_i+0x164>
 8010780:	3501      	adds	r5, #1
 8010782:	68e3      	ldr	r3, [r4, #12]
 8010784:	9903      	ldr	r1, [sp, #12]
 8010786:	1a5b      	subs	r3, r3, r1
 8010788:	42ab      	cmp	r3, r5
 801078a:	dcf2      	bgt.n	8010772 <_printf_i+0x21e>
 801078c:	e7eb      	b.n	8010766 <_printf_i+0x212>
 801078e:	2500      	movs	r5, #0
 8010790:	f104 0619 	add.w	r6, r4, #25
 8010794:	e7f5      	b.n	8010782 <_printf_i+0x22e>
 8010796:	bf00      	nop
 8010798:	08014f4a 	.word	0x08014f4a
 801079c:	08014f5b 	.word	0x08014f5b

080107a0 <quorem>:
 80107a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107a4:	6903      	ldr	r3, [r0, #16]
 80107a6:	690c      	ldr	r4, [r1, #16]
 80107a8:	42a3      	cmp	r3, r4
 80107aa:	4607      	mov	r7, r0
 80107ac:	f2c0 8081 	blt.w	80108b2 <quorem+0x112>
 80107b0:	3c01      	subs	r4, #1
 80107b2:	f101 0814 	add.w	r8, r1, #20
 80107b6:	f100 0514 	add.w	r5, r0, #20
 80107ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80107be:	9301      	str	r3, [sp, #4]
 80107c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80107c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80107c8:	3301      	adds	r3, #1
 80107ca:	429a      	cmp	r2, r3
 80107cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80107d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80107d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80107d8:	d331      	bcc.n	801083e <quorem+0x9e>
 80107da:	f04f 0e00 	mov.w	lr, #0
 80107de:	4640      	mov	r0, r8
 80107e0:	46ac      	mov	ip, r5
 80107e2:	46f2      	mov	sl, lr
 80107e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80107e8:	b293      	uxth	r3, r2
 80107ea:	fb06 e303 	mla	r3, r6, r3, lr
 80107ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80107f2:	b29b      	uxth	r3, r3
 80107f4:	ebaa 0303 	sub.w	r3, sl, r3
 80107f8:	f8dc a000 	ldr.w	sl, [ip]
 80107fc:	0c12      	lsrs	r2, r2, #16
 80107fe:	fa13 f38a 	uxtah	r3, r3, sl
 8010802:	fb06 e202 	mla	r2, r6, r2, lr
 8010806:	9300      	str	r3, [sp, #0]
 8010808:	9b00      	ldr	r3, [sp, #0]
 801080a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801080e:	b292      	uxth	r2, r2
 8010810:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010814:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010818:	f8bd 3000 	ldrh.w	r3, [sp]
 801081c:	4581      	cmp	r9, r0
 801081e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010822:	f84c 3b04 	str.w	r3, [ip], #4
 8010826:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801082a:	d2db      	bcs.n	80107e4 <quorem+0x44>
 801082c:	f855 300b 	ldr.w	r3, [r5, fp]
 8010830:	b92b      	cbnz	r3, 801083e <quorem+0x9e>
 8010832:	9b01      	ldr	r3, [sp, #4]
 8010834:	3b04      	subs	r3, #4
 8010836:	429d      	cmp	r5, r3
 8010838:	461a      	mov	r2, r3
 801083a:	d32e      	bcc.n	801089a <quorem+0xfa>
 801083c:	613c      	str	r4, [r7, #16]
 801083e:	4638      	mov	r0, r7
 8010840:	f001 f8b6 	bl	80119b0 <__mcmp>
 8010844:	2800      	cmp	r0, #0
 8010846:	db24      	blt.n	8010892 <quorem+0xf2>
 8010848:	3601      	adds	r6, #1
 801084a:	4628      	mov	r0, r5
 801084c:	f04f 0c00 	mov.w	ip, #0
 8010850:	f858 2b04 	ldr.w	r2, [r8], #4
 8010854:	f8d0 e000 	ldr.w	lr, [r0]
 8010858:	b293      	uxth	r3, r2
 801085a:	ebac 0303 	sub.w	r3, ip, r3
 801085e:	0c12      	lsrs	r2, r2, #16
 8010860:	fa13 f38e 	uxtah	r3, r3, lr
 8010864:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010868:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801086c:	b29b      	uxth	r3, r3
 801086e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010872:	45c1      	cmp	r9, r8
 8010874:	f840 3b04 	str.w	r3, [r0], #4
 8010878:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801087c:	d2e8      	bcs.n	8010850 <quorem+0xb0>
 801087e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010882:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010886:	b922      	cbnz	r2, 8010892 <quorem+0xf2>
 8010888:	3b04      	subs	r3, #4
 801088a:	429d      	cmp	r5, r3
 801088c:	461a      	mov	r2, r3
 801088e:	d30a      	bcc.n	80108a6 <quorem+0x106>
 8010890:	613c      	str	r4, [r7, #16]
 8010892:	4630      	mov	r0, r6
 8010894:	b003      	add	sp, #12
 8010896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801089a:	6812      	ldr	r2, [r2, #0]
 801089c:	3b04      	subs	r3, #4
 801089e:	2a00      	cmp	r2, #0
 80108a0:	d1cc      	bne.n	801083c <quorem+0x9c>
 80108a2:	3c01      	subs	r4, #1
 80108a4:	e7c7      	b.n	8010836 <quorem+0x96>
 80108a6:	6812      	ldr	r2, [r2, #0]
 80108a8:	3b04      	subs	r3, #4
 80108aa:	2a00      	cmp	r2, #0
 80108ac:	d1f0      	bne.n	8010890 <quorem+0xf0>
 80108ae:	3c01      	subs	r4, #1
 80108b0:	e7eb      	b.n	801088a <quorem+0xea>
 80108b2:	2000      	movs	r0, #0
 80108b4:	e7ee      	b.n	8010894 <quorem+0xf4>
	...

080108b8 <_dtoa_r>:
 80108b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108bc:	ed2d 8b04 	vpush	{d8-d9}
 80108c0:	ec57 6b10 	vmov	r6, r7, d0
 80108c4:	b093      	sub	sp, #76	; 0x4c
 80108c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80108c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80108cc:	9106      	str	r1, [sp, #24]
 80108ce:	ee10 aa10 	vmov	sl, s0
 80108d2:	4604      	mov	r4, r0
 80108d4:	9209      	str	r2, [sp, #36]	; 0x24
 80108d6:	930c      	str	r3, [sp, #48]	; 0x30
 80108d8:	46bb      	mov	fp, r7
 80108da:	b975      	cbnz	r5, 80108fa <_dtoa_r+0x42>
 80108dc:	2010      	movs	r0, #16
 80108de:	f000 fddd 	bl	801149c <malloc>
 80108e2:	4602      	mov	r2, r0
 80108e4:	6260      	str	r0, [r4, #36]	; 0x24
 80108e6:	b920      	cbnz	r0, 80108f2 <_dtoa_r+0x3a>
 80108e8:	4ba7      	ldr	r3, [pc, #668]	; (8010b88 <_dtoa_r+0x2d0>)
 80108ea:	21ea      	movs	r1, #234	; 0xea
 80108ec:	48a7      	ldr	r0, [pc, #668]	; (8010b8c <_dtoa_r+0x2d4>)
 80108ee:	f001 fa67 	bl	8011dc0 <__assert_func>
 80108f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80108f6:	6005      	str	r5, [r0, #0]
 80108f8:	60c5      	str	r5, [r0, #12]
 80108fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108fc:	6819      	ldr	r1, [r3, #0]
 80108fe:	b151      	cbz	r1, 8010916 <_dtoa_r+0x5e>
 8010900:	685a      	ldr	r2, [r3, #4]
 8010902:	604a      	str	r2, [r1, #4]
 8010904:	2301      	movs	r3, #1
 8010906:	4093      	lsls	r3, r2
 8010908:	608b      	str	r3, [r1, #8]
 801090a:	4620      	mov	r0, r4
 801090c:	f000 fe0e 	bl	801152c <_Bfree>
 8010910:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010912:	2200      	movs	r2, #0
 8010914:	601a      	str	r2, [r3, #0]
 8010916:	1e3b      	subs	r3, r7, #0
 8010918:	bfaa      	itet	ge
 801091a:	2300      	movge	r3, #0
 801091c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010920:	f8c8 3000 	strge.w	r3, [r8]
 8010924:	4b9a      	ldr	r3, [pc, #616]	; (8010b90 <_dtoa_r+0x2d8>)
 8010926:	bfbc      	itt	lt
 8010928:	2201      	movlt	r2, #1
 801092a:	f8c8 2000 	strlt.w	r2, [r8]
 801092e:	ea33 030b 	bics.w	r3, r3, fp
 8010932:	d11b      	bne.n	801096c <_dtoa_r+0xb4>
 8010934:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010936:	f242 730f 	movw	r3, #9999	; 0x270f
 801093a:	6013      	str	r3, [r2, #0]
 801093c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010940:	4333      	orrs	r3, r6
 8010942:	f000 8592 	beq.w	801146a <_dtoa_r+0xbb2>
 8010946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010948:	b963      	cbnz	r3, 8010964 <_dtoa_r+0xac>
 801094a:	4b92      	ldr	r3, [pc, #584]	; (8010b94 <_dtoa_r+0x2dc>)
 801094c:	e022      	b.n	8010994 <_dtoa_r+0xdc>
 801094e:	4b92      	ldr	r3, [pc, #584]	; (8010b98 <_dtoa_r+0x2e0>)
 8010950:	9301      	str	r3, [sp, #4]
 8010952:	3308      	adds	r3, #8
 8010954:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010956:	6013      	str	r3, [r2, #0]
 8010958:	9801      	ldr	r0, [sp, #4]
 801095a:	b013      	add	sp, #76	; 0x4c
 801095c:	ecbd 8b04 	vpop	{d8-d9}
 8010960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010964:	4b8b      	ldr	r3, [pc, #556]	; (8010b94 <_dtoa_r+0x2dc>)
 8010966:	9301      	str	r3, [sp, #4]
 8010968:	3303      	adds	r3, #3
 801096a:	e7f3      	b.n	8010954 <_dtoa_r+0x9c>
 801096c:	2200      	movs	r2, #0
 801096e:	2300      	movs	r3, #0
 8010970:	4650      	mov	r0, sl
 8010972:	4659      	mov	r1, fp
 8010974:	f7f0 f8a8 	bl	8000ac8 <__aeabi_dcmpeq>
 8010978:	ec4b ab19 	vmov	d9, sl, fp
 801097c:	4680      	mov	r8, r0
 801097e:	b158      	cbz	r0, 8010998 <_dtoa_r+0xe0>
 8010980:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010982:	2301      	movs	r3, #1
 8010984:	6013      	str	r3, [r2, #0]
 8010986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010988:	2b00      	cmp	r3, #0
 801098a:	f000 856b 	beq.w	8011464 <_dtoa_r+0xbac>
 801098e:	4883      	ldr	r0, [pc, #524]	; (8010b9c <_dtoa_r+0x2e4>)
 8010990:	6018      	str	r0, [r3, #0]
 8010992:	1e43      	subs	r3, r0, #1
 8010994:	9301      	str	r3, [sp, #4]
 8010996:	e7df      	b.n	8010958 <_dtoa_r+0xa0>
 8010998:	ec4b ab10 	vmov	d0, sl, fp
 801099c:	aa10      	add	r2, sp, #64	; 0x40
 801099e:	a911      	add	r1, sp, #68	; 0x44
 80109a0:	4620      	mov	r0, r4
 80109a2:	f001 f8ab 	bl	8011afc <__d2b>
 80109a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80109aa:	ee08 0a10 	vmov	s16, r0
 80109ae:	2d00      	cmp	r5, #0
 80109b0:	f000 8084 	beq.w	8010abc <_dtoa_r+0x204>
 80109b4:	ee19 3a90 	vmov	r3, s19
 80109b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80109bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80109c0:	4656      	mov	r6, sl
 80109c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80109c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80109ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80109ce:	4b74      	ldr	r3, [pc, #464]	; (8010ba0 <_dtoa_r+0x2e8>)
 80109d0:	2200      	movs	r2, #0
 80109d2:	4630      	mov	r0, r6
 80109d4:	4639      	mov	r1, r7
 80109d6:	f7ef fc57 	bl	8000288 <__aeabi_dsub>
 80109da:	a365      	add	r3, pc, #404	; (adr r3, 8010b70 <_dtoa_r+0x2b8>)
 80109dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e0:	f7ef fe0a 	bl	80005f8 <__aeabi_dmul>
 80109e4:	a364      	add	r3, pc, #400	; (adr r3, 8010b78 <_dtoa_r+0x2c0>)
 80109e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ea:	f7ef fc4f 	bl	800028c <__adddf3>
 80109ee:	4606      	mov	r6, r0
 80109f0:	4628      	mov	r0, r5
 80109f2:	460f      	mov	r7, r1
 80109f4:	f7ef fd96 	bl	8000524 <__aeabi_i2d>
 80109f8:	a361      	add	r3, pc, #388	; (adr r3, 8010b80 <_dtoa_r+0x2c8>)
 80109fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109fe:	f7ef fdfb 	bl	80005f8 <__aeabi_dmul>
 8010a02:	4602      	mov	r2, r0
 8010a04:	460b      	mov	r3, r1
 8010a06:	4630      	mov	r0, r6
 8010a08:	4639      	mov	r1, r7
 8010a0a:	f7ef fc3f 	bl	800028c <__adddf3>
 8010a0e:	4606      	mov	r6, r0
 8010a10:	460f      	mov	r7, r1
 8010a12:	f7f0 f8a1 	bl	8000b58 <__aeabi_d2iz>
 8010a16:	2200      	movs	r2, #0
 8010a18:	9000      	str	r0, [sp, #0]
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	4630      	mov	r0, r6
 8010a1e:	4639      	mov	r1, r7
 8010a20:	f7f0 f85c 	bl	8000adc <__aeabi_dcmplt>
 8010a24:	b150      	cbz	r0, 8010a3c <_dtoa_r+0x184>
 8010a26:	9800      	ldr	r0, [sp, #0]
 8010a28:	f7ef fd7c 	bl	8000524 <__aeabi_i2d>
 8010a2c:	4632      	mov	r2, r6
 8010a2e:	463b      	mov	r3, r7
 8010a30:	f7f0 f84a 	bl	8000ac8 <__aeabi_dcmpeq>
 8010a34:	b910      	cbnz	r0, 8010a3c <_dtoa_r+0x184>
 8010a36:	9b00      	ldr	r3, [sp, #0]
 8010a38:	3b01      	subs	r3, #1
 8010a3a:	9300      	str	r3, [sp, #0]
 8010a3c:	9b00      	ldr	r3, [sp, #0]
 8010a3e:	2b16      	cmp	r3, #22
 8010a40:	d85a      	bhi.n	8010af8 <_dtoa_r+0x240>
 8010a42:	9a00      	ldr	r2, [sp, #0]
 8010a44:	4b57      	ldr	r3, [pc, #348]	; (8010ba4 <_dtoa_r+0x2ec>)
 8010a46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a4e:	ec51 0b19 	vmov	r0, r1, d9
 8010a52:	f7f0 f843 	bl	8000adc <__aeabi_dcmplt>
 8010a56:	2800      	cmp	r0, #0
 8010a58:	d050      	beq.n	8010afc <_dtoa_r+0x244>
 8010a5a:	9b00      	ldr	r3, [sp, #0]
 8010a5c:	3b01      	subs	r3, #1
 8010a5e:	9300      	str	r3, [sp, #0]
 8010a60:	2300      	movs	r3, #0
 8010a62:	930b      	str	r3, [sp, #44]	; 0x2c
 8010a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010a66:	1b5d      	subs	r5, r3, r5
 8010a68:	1e6b      	subs	r3, r5, #1
 8010a6a:	9305      	str	r3, [sp, #20]
 8010a6c:	bf45      	ittet	mi
 8010a6e:	f1c5 0301 	rsbmi	r3, r5, #1
 8010a72:	9304      	strmi	r3, [sp, #16]
 8010a74:	2300      	movpl	r3, #0
 8010a76:	2300      	movmi	r3, #0
 8010a78:	bf4c      	ite	mi
 8010a7a:	9305      	strmi	r3, [sp, #20]
 8010a7c:	9304      	strpl	r3, [sp, #16]
 8010a7e:	9b00      	ldr	r3, [sp, #0]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	db3d      	blt.n	8010b00 <_dtoa_r+0x248>
 8010a84:	9b05      	ldr	r3, [sp, #20]
 8010a86:	9a00      	ldr	r2, [sp, #0]
 8010a88:	920a      	str	r2, [sp, #40]	; 0x28
 8010a8a:	4413      	add	r3, r2
 8010a8c:	9305      	str	r3, [sp, #20]
 8010a8e:	2300      	movs	r3, #0
 8010a90:	9307      	str	r3, [sp, #28]
 8010a92:	9b06      	ldr	r3, [sp, #24]
 8010a94:	2b09      	cmp	r3, #9
 8010a96:	f200 8089 	bhi.w	8010bac <_dtoa_r+0x2f4>
 8010a9a:	2b05      	cmp	r3, #5
 8010a9c:	bfc4      	itt	gt
 8010a9e:	3b04      	subgt	r3, #4
 8010aa0:	9306      	strgt	r3, [sp, #24]
 8010aa2:	9b06      	ldr	r3, [sp, #24]
 8010aa4:	f1a3 0302 	sub.w	r3, r3, #2
 8010aa8:	bfcc      	ite	gt
 8010aaa:	2500      	movgt	r5, #0
 8010aac:	2501      	movle	r5, #1
 8010aae:	2b03      	cmp	r3, #3
 8010ab0:	f200 8087 	bhi.w	8010bc2 <_dtoa_r+0x30a>
 8010ab4:	e8df f003 	tbb	[pc, r3]
 8010ab8:	59383a2d 	.word	0x59383a2d
 8010abc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010ac0:	441d      	add	r5, r3
 8010ac2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010ac6:	2b20      	cmp	r3, #32
 8010ac8:	bfc1      	itttt	gt
 8010aca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010ace:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010ad2:	fa0b f303 	lslgt.w	r3, fp, r3
 8010ad6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010ada:	bfda      	itte	le
 8010adc:	f1c3 0320 	rsble	r3, r3, #32
 8010ae0:	fa06 f003 	lslle.w	r0, r6, r3
 8010ae4:	4318      	orrgt	r0, r3
 8010ae6:	f7ef fd0d 	bl	8000504 <__aeabi_ui2d>
 8010aea:	2301      	movs	r3, #1
 8010aec:	4606      	mov	r6, r0
 8010aee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010af2:	3d01      	subs	r5, #1
 8010af4:	930e      	str	r3, [sp, #56]	; 0x38
 8010af6:	e76a      	b.n	80109ce <_dtoa_r+0x116>
 8010af8:	2301      	movs	r3, #1
 8010afa:	e7b2      	b.n	8010a62 <_dtoa_r+0x1aa>
 8010afc:	900b      	str	r0, [sp, #44]	; 0x2c
 8010afe:	e7b1      	b.n	8010a64 <_dtoa_r+0x1ac>
 8010b00:	9b04      	ldr	r3, [sp, #16]
 8010b02:	9a00      	ldr	r2, [sp, #0]
 8010b04:	1a9b      	subs	r3, r3, r2
 8010b06:	9304      	str	r3, [sp, #16]
 8010b08:	4253      	negs	r3, r2
 8010b0a:	9307      	str	r3, [sp, #28]
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8010b10:	e7bf      	b.n	8010a92 <_dtoa_r+0x1da>
 8010b12:	2300      	movs	r3, #0
 8010b14:	9308      	str	r3, [sp, #32]
 8010b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	dc55      	bgt.n	8010bc8 <_dtoa_r+0x310>
 8010b1c:	2301      	movs	r3, #1
 8010b1e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010b22:	461a      	mov	r2, r3
 8010b24:	9209      	str	r2, [sp, #36]	; 0x24
 8010b26:	e00c      	b.n	8010b42 <_dtoa_r+0x28a>
 8010b28:	2301      	movs	r3, #1
 8010b2a:	e7f3      	b.n	8010b14 <_dtoa_r+0x25c>
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010b30:	9308      	str	r3, [sp, #32]
 8010b32:	9b00      	ldr	r3, [sp, #0]
 8010b34:	4413      	add	r3, r2
 8010b36:	9302      	str	r3, [sp, #8]
 8010b38:	3301      	adds	r3, #1
 8010b3a:	2b01      	cmp	r3, #1
 8010b3c:	9303      	str	r3, [sp, #12]
 8010b3e:	bfb8      	it	lt
 8010b40:	2301      	movlt	r3, #1
 8010b42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010b44:	2200      	movs	r2, #0
 8010b46:	6042      	str	r2, [r0, #4]
 8010b48:	2204      	movs	r2, #4
 8010b4a:	f102 0614 	add.w	r6, r2, #20
 8010b4e:	429e      	cmp	r6, r3
 8010b50:	6841      	ldr	r1, [r0, #4]
 8010b52:	d93d      	bls.n	8010bd0 <_dtoa_r+0x318>
 8010b54:	4620      	mov	r0, r4
 8010b56:	f000 fca9 	bl	80114ac <_Balloc>
 8010b5a:	9001      	str	r0, [sp, #4]
 8010b5c:	2800      	cmp	r0, #0
 8010b5e:	d13b      	bne.n	8010bd8 <_dtoa_r+0x320>
 8010b60:	4b11      	ldr	r3, [pc, #68]	; (8010ba8 <_dtoa_r+0x2f0>)
 8010b62:	4602      	mov	r2, r0
 8010b64:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010b68:	e6c0      	b.n	80108ec <_dtoa_r+0x34>
 8010b6a:	2301      	movs	r3, #1
 8010b6c:	e7df      	b.n	8010b2e <_dtoa_r+0x276>
 8010b6e:	bf00      	nop
 8010b70:	636f4361 	.word	0x636f4361
 8010b74:	3fd287a7 	.word	0x3fd287a7
 8010b78:	8b60c8b3 	.word	0x8b60c8b3
 8010b7c:	3fc68a28 	.word	0x3fc68a28
 8010b80:	509f79fb 	.word	0x509f79fb
 8010b84:	3fd34413 	.word	0x3fd34413
 8010b88:	08014f79 	.word	0x08014f79
 8010b8c:	08014f90 	.word	0x08014f90
 8010b90:	7ff00000 	.word	0x7ff00000
 8010b94:	08014f75 	.word	0x08014f75
 8010b98:	08014f6c 	.word	0x08014f6c
 8010b9c:	08014f49 	.word	0x08014f49
 8010ba0:	3ff80000 	.word	0x3ff80000
 8010ba4:	08015080 	.word	0x08015080
 8010ba8:	08014feb 	.word	0x08014feb
 8010bac:	2501      	movs	r5, #1
 8010bae:	2300      	movs	r3, #0
 8010bb0:	9306      	str	r3, [sp, #24]
 8010bb2:	9508      	str	r5, [sp, #32]
 8010bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8010bb8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	2312      	movs	r3, #18
 8010bc0:	e7b0      	b.n	8010b24 <_dtoa_r+0x26c>
 8010bc2:	2301      	movs	r3, #1
 8010bc4:	9308      	str	r3, [sp, #32]
 8010bc6:	e7f5      	b.n	8010bb4 <_dtoa_r+0x2fc>
 8010bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010bca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010bce:	e7b8      	b.n	8010b42 <_dtoa_r+0x28a>
 8010bd0:	3101      	adds	r1, #1
 8010bd2:	6041      	str	r1, [r0, #4]
 8010bd4:	0052      	lsls	r2, r2, #1
 8010bd6:	e7b8      	b.n	8010b4a <_dtoa_r+0x292>
 8010bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bda:	9a01      	ldr	r2, [sp, #4]
 8010bdc:	601a      	str	r2, [r3, #0]
 8010bde:	9b03      	ldr	r3, [sp, #12]
 8010be0:	2b0e      	cmp	r3, #14
 8010be2:	f200 809d 	bhi.w	8010d20 <_dtoa_r+0x468>
 8010be6:	2d00      	cmp	r5, #0
 8010be8:	f000 809a 	beq.w	8010d20 <_dtoa_r+0x468>
 8010bec:	9b00      	ldr	r3, [sp, #0]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	dd32      	ble.n	8010c58 <_dtoa_r+0x3a0>
 8010bf2:	4ab7      	ldr	r2, [pc, #732]	; (8010ed0 <_dtoa_r+0x618>)
 8010bf4:	f003 030f 	and.w	r3, r3, #15
 8010bf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010bfc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010c00:	9b00      	ldr	r3, [sp, #0]
 8010c02:	05d8      	lsls	r0, r3, #23
 8010c04:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010c08:	d516      	bpl.n	8010c38 <_dtoa_r+0x380>
 8010c0a:	4bb2      	ldr	r3, [pc, #712]	; (8010ed4 <_dtoa_r+0x61c>)
 8010c0c:	ec51 0b19 	vmov	r0, r1, d9
 8010c10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010c14:	f7ef fe1a 	bl	800084c <__aeabi_ddiv>
 8010c18:	f007 070f 	and.w	r7, r7, #15
 8010c1c:	4682      	mov	sl, r0
 8010c1e:	468b      	mov	fp, r1
 8010c20:	2503      	movs	r5, #3
 8010c22:	4eac      	ldr	r6, [pc, #688]	; (8010ed4 <_dtoa_r+0x61c>)
 8010c24:	b957      	cbnz	r7, 8010c3c <_dtoa_r+0x384>
 8010c26:	4642      	mov	r2, r8
 8010c28:	464b      	mov	r3, r9
 8010c2a:	4650      	mov	r0, sl
 8010c2c:	4659      	mov	r1, fp
 8010c2e:	f7ef fe0d 	bl	800084c <__aeabi_ddiv>
 8010c32:	4682      	mov	sl, r0
 8010c34:	468b      	mov	fp, r1
 8010c36:	e028      	b.n	8010c8a <_dtoa_r+0x3d2>
 8010c38:	2502      	movs	r5, #2
 8010c3a:	e7f2      	b.n	8010c22 <_dtoa_r+0x36a>
 8010c3c:	07f9      	lsls	r1, r7, #31
 8010c3e:	d508      	bpl.n	8010c52 <_dtoa_r+0x39a>
 8010c40:	4640      	mov	r0, r8
 8010c42:	4649      	mov	r1, r9
 8010c44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010c48:	f7ef fcd6 	bl	80005f8 <__aeabi_dmul>
 8010c4c:	3501      	adds	r5, #1
 8010c4e:	4680      	mov	r8, r0
 8010c50:	4689      	mov	r9, r1
 8010c52:	107f      	asrs	r7, r7, #1
 8010c54:	3608      	adds	r6, #8
 8010c56:	e7e5      	b.n	8010c24 <_dtoa_r+0x36c>
 8010c58:	f000 809b 	beq.w	8010d92 <_dtoa_r+0x4da>
 8010c5c:	9b00      	ldr	r3, [sp, #0]
 8010c5e:	4f9d      	ldr	r7, [pc, #628]	; (8010ed4 <_dtoa_r+0x61c>)
 8010c60:	425e      	negs	r6, r3
 8010c62:	4b9b      	ldr	r3, [pc, #620]	; (8010ed0 <_dtoa_r+0x618>)
 8010c64:	f006 020f 	and.w	r2, r6, #15
 8010c68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c70:	ec51 0b19 	vmov	r0, r1, d9
 8010c74:	f7ef fcc0 	bl	80005f8 <__aeabi_dmul>
 8010c78:	1136      	asrs	r6, r6, #4
 8010c7a:	4682      	mov	sl, r0
 8010c7c:	468b      	mov	fp, r1
 8010c7e:	2300      	movs	r3, #0
 8010c80:	2502      	movs	r5, #2
 8010c82:	2e00      	cmp	r6, #0
 8010c84:	d17a      	bne.n	8010d7c <_dtoa_r+0x4c4>
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d1d3      	bne.n	8010c32 <_dtoa_r+0x37a>
 8010c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	f000 8082 	beq.w	8010d96 <_dtoa_r+0x4de>
 8010c92:	4b91      	ldr	r3, [pc, #580]	; (8010ed8 <_dtoa_r+0x620>)
 8010c94:	2200      	movs	r2, #0
 8010c96:	4650      	mov	r0, sl
 8010c98:	4659      	mov	r1, fp
 8010c9a:	f7ef ff1f 	bl	8000adc <__aeabi_dcmplt>
 8010c9e:	2800      	cmp	r0, #0
 8010ca0:	d079      	beq.n	8010d96 <_dtoa_r+0x4de>
 8010ca2:	9b03      	ldr	r3, [sp, #12]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d076      	beq.n	8010d96 <_dtoa_r+0x4de>
 8010ca8:	9b02      	ldr	r3, [sp, #8]
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	dd36      	ble.n	8010d1c <_dtoa_r+0x464>
 8010cae:	9b00      	ldr	r3, [sp, #0]
 8010cb0:	4650      	mov	r0, sl
 8010cb2:	4659      	mov	r1, fp
 8010cb4:	1e5f      	subs	r7, r3, #1
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	4b88      	ldr	r3, [pc, #544]	; (8010edc <_dtoa_r+0x624>)
 8010cba:	f7ef fc9d 	bl	80005f8 <__aeabi_dmul>
 8010cbe:	9e02      	ldr	r6, [sp, #8]
 8010cc0:	4682      	mov	sl, r0
 8010cc2:	468b      	mov	fp, r1
 8010cc4:	3501      	adds	r5, #1
 8010cc6:	4628      	mov	r0, r5
 8010cc8:	f7ef fc2c 	bl	8000524 <__aeabi_i2d>
 8010ccc:	4652      	mov	r2, sl
 8010cce:	465b      	mov	r3, fp
 8010cd0:	f7ef fc92 	bl	80005f8 <__aeabi_dmul>
 8010cd4:	4b82      	ldr	r3, [pc, #520]	; (8010ee0 <_dtoa_r+0x628>)
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	f7ef fad8 	bl	800028c <__adddf3>
 8010cdc:	46d0      	mov	r8, sl
 8010cde:	46d9      	mov	r9, fp
 8010ce0:	4682      	mov	sl, r0
 8010ce2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010ce6:	2e00      	cmp	r6, #0
 8010ce8:	d158      	bne.n	8010d9c <_dtoa_r+0x4e4>
 8010cea:	4b7e      	ldr	r3, [pc, #504]	; (8010ee4 <_dtoa_r+0x62c>)
 8010cec:	2200      	movs	r2, #0
 8010cee:	4640      	mov	r0, r8
 8010cf0:	4649      	mov	r1, r9
 8010cf2:	f7ef fac9 	bl	8000288 <__aeabi_dsub>
 8010cf6:	4652      	mov	r2, sl
 8010cf8:	465b      	mov	r3, fp
 8010cfa:	4680      	mov	r8, r0
 8010cfc:	4689      	mov	r9, r1
 8010cfe:	f7ef ff0b 	bl	8000b18 <__aeabi_dcmpgt>
 8010d02:	2800      	cmp	r0, #0
 8010d04:	f040 8295 	bne.w	8011232 <_dtoa_r+0x97a>
 8010d08:	4652      	mov	r2, sl
 8010d0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010d0e:	4640      	mov	r0, r8
 8010d10:	4649      	mov	r1, r9
 8010d12:	f7ef fee3 	bl	8000adc <__aeabi_dcmplt>
 8010d16:	2800      	cmp	r0, #0
 8010d18:	f040 8289 	bne.w	801122e <_dtoa_r+0x976>
 8010d1c:	ec5b ab19 	vmov	sl, fp, d9
 8010d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	f2c0 8148 	blt.w	8010fb8 <_dtoa_r+0x700>
 8010d28:	9a00      	ldr	r2, [sp, #0]
 8010d2a:	2a0e      	cmp	r2, #14
 8010d2c:	f300 8144 	bgt.w	8010fb8 <_dtoa_r+0x700>
 8010d30:	4b67      	ldr	r3, [pc, #412]	; (8010ed0 <_dtoa_r+0x618>)
 8010d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	f280 80d5 	bge.w	8010eec <_dtoa_r+0x634>
 8010d42:	9b03      	ldr	r3, [sp, #12]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	f300 80d1 	bgt.w	8010eec <_dtoa_r+0x634>
 8010d4a:	f040 826f 	bne.w	801122c <_dtoa_r+0x974>
 8010d4e:	4b65      	ldr	r3, [pc, #404]	; (8010ee4 <_dtoa_r+0x62c>)
 8010d50:	2200      	movs	r2, #0
 8010d52:	4640      	mov	r0, r8
 8010d54:	4649      	mov	r1, r9
 8010d56:	f7ef fc4f 	bl	80005f8 <__aeabi_dmul>
 8010d5a:	4652      	mov	r2, sl
 8010d5c:	465b      	mov	r3, fp
 8010d5e:	f7ef fed1 	bl	8000b04 <__aeabi_dcmpge>
 8010d62:	9e03      	ldr	r6, [sp, #12]
 8010d64:	4637      	mov	r7, r6
 8010d66:	2800      	cmp	r0, #0
 8010d68:	f040 8245 	bne.w	80111f6 <_dtoa_r+0x93e>
 8010d6c:	9d01      	ldr	r5, [sp, #4]
 8010d6e:	2331      	movs	r3, #49	; 0x31
 8010d70:	f805 3b01 	strb.w	r3, [r5], #1
 8010d74:	9b00      	ldr	r3, [sp, #0]
 8010d76:	3301      	adds	r3, #1
 8010d78:	9300      	str	r3, [sp, #0]
 8010d7a:	e240      	b.n	80111fe <_dtoa_r+0x946>
 8010d7c:	07f2      	lsls	r2, r6, #31
 8010d7e:	d505      	bpl.n	8010d8c <_dtoa_r+0x4d4>
 8010d80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d84:	f7ef fc38 	bl	80005f8 <__aeabi_dmul>
 8010d88:	3501      	adds	r5, #1
 8010d8a:	2301      	movs	r3, #1
 8010d8c:	1076      	asrs	r6, r6, #1
 8010d8e:	3708      	adds	r7, #8
 8010d90:	e777      	b.n	8010c82 <_dtoa_r+0x3ca>
 8010d92:	2502      	movs	r5, #2
 8010d94:	e779      	b.n	8010c8a <_dtoa_r+0x3d2>
 8010d96:	9f00      	ldr	r7, [sp, #0]
 8010d98:	9e03      	ldr	r6, [sp, #12]
 8010d9a:	e794      	b.n	8010cc6 <_dtoa_r+0x40e>
 8010d9c:	9901      	ldr	r1, [sp, #4]
 8010d9e:	4b4c      	ldr	r3, [pc, #304]	; (8010ed0 <_dtoa_r+0x618>)
 8010da0:	4431      	add	r1, r6
 8010da2:	910d      	str	r1, [sp, #52]	; 0x34
 8010da4:	9908      	ldr	r1, [sp, #32]
 8010da6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010daa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010dae:	2900      	cmp	r1, #0
 8010db0:	d043      	beq.n	8010e3a <_dtoa_r+0x582>
 8010db2:	494d      	ldr	r1, [pc, #308]	; (8010ee8 <_dtoa_r+0x630>)
 8010db4:	2000      	movs	r0, #0
 8010db6:	f7ef fd49 	bl	800084c <__aeabi_ddiv>
 8010dba:	4652      	mov	r2, sl
 8010dbc:	465b      	mov	r3, fp
 8010dbe:	f7ef fa63 	bl	8000288 <__aeabi_dsub>
 8010dc2:	9d01      	ldr	r5, [sp, #4]
 8010dc4:	4682      	mov	sl, r0
 8010dc6:	468b      	mov	fp, r1
 8010dc8:	4649      	mov	r1, r9
 8010dca:	4640      	mov	r0, r8
 8010dcc:	f7ef fec4 	bl	8000b58 <__aeabi_d2iz>
 8010dd0:	4606      	mov	r6, r0
 8010dd2:	f7ef fba7 	bl	8000524 <__aeabi_i2d>
 8010dd6:	4602      	mov	r2, r0
 8010dd8:	460b      	mov	r3, r1
 8010dda:	4640      	mov	r0, r8
 8010ddc:	4649      	mov	r1, r9
 8010dde:	f7ef fa53 	bl	8000288 <__aeabi_dsub>
 8010de2:	3630      	adds	r6, #48	; 0x30
 8010de4:	f805 6b01 	strb.w	r6, [r5], #1
 8010de8:	4652      	mov	r2, sl
 8010dea:	465b      	mov	r3, fp
 8010dec:	4680      	mov	r8, r0
 8010dee:	4689      	mov	r9, r1
 8010df0:	f7ef fe74 	bl	8000adc <__aeabi_dcmplt>
 8010df4:	2800      	cmp	r0, #0
 8010df6:	d163      	bne.n	8010ec0 <_dtoa_r+0x608>
 8010df8:	4642      	mov	r2, r8
 8010dfa:	464b      	mov	r3, r9
 8010dfc:	4936      	ldr	r1, [pc, #216]	; (8010ed8 <_dtoa_r+0x620>)
 8010dfe:	2000      	movs	r0, #0
 8010e00:	f7ef fa42 	bl	8000288 <__aeabi_dsub>
 8010e04:	4652      	mov	r2, sl
 8010e06:	465b      	mov	r3, fp
 8010e08:	f7ef fe68 	bl	8000adc <__aeabi_dcmplt>
 8010e0c:	2800      	cmp	r0, #0
 8010e0e:	f040 80b5 	bne.w	8010f7c <_dtoa_r+0x6c4>
 8010e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e14:	429d      	cmp	r5, r3
 8010e16:	d081      	beq.n	8010d1c <_dtoa_r+0x464>
 8010e18:	4b30      	ldr	r3, [pc, #192]	; (8010edc <_dtoa_r+0x624>)
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	4650      	mov	r0, sl
 8010e1e:	4659      	mov	r1, fp
 8010e20:	f7ef fbea 	bl	80005f8 <__aeabi_dmul>
 8010e24:	4b2d      	ldr	r3, [pc, #180]	; (8010edc <_dtoa_r+0x624>)
 8010e26:	4682      	mov	sl, r0
 8010e28:	468b      	mov	fp, r1
 8010e2a:	4640      	mov	r0, r8
 8010e2c:	4649      	mov	r1, r9
 8010e2e:	2200      	movs	r2, #0
 8010e30:	f7ef fbe2 	bl	80005f8 <__aeabi_dmul>
 8010e34:	4680      	mov	r8, r0
 8010e36:	4689      	mov	r9, r1
 8010e38:	e7c6      	b.n	8010dc8 <_dtoa_r+0x510>
 8010e3a:	4650      	mov	r0, sl
 8010e3c:	4659      	mov	r1, fp
 8010e3e:	f7ef fbdb 	bl	80005f8 <__aeabi_dmul>
 8010e42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e44:	9d01      	ldr	r5, [sp, #4]
 8010e46:	930f      	str	r3, [sp, #60]	; 0x3c
 8010e48:	4682      	mov	sl, r0
 8010e4a:	468b      	mov	fp, r1
 8010e4c:	4649      	mov	r1, r9
 8010e4e:	4640      	mov	r0, r8
 8010e50:	f7ef fe82 	bl	8000b58 <__aeabi_d2iz>
 8010e54:	4606      	mov	r6, r0
 8010e56:	f7ef fb65 	bl	8000524 <__aeabi_i2d>
 8010e5a:	3630      	adds	r6, #48	; 0x30
 8010e5c:	4602      	mov	r2, r0
 8010e5e:	460b      	mov	r3, r1
 8010e60:	4640      	mov	r0, r8
 8010e62:	4649      	mov	r1, r9
 8010e64:	f7ef fa10 	bl	8000288 <__aeabi_dsub>
 8010e68:	f805 6b01 	strb.w	r6, [r5], #1
 8010e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e6e:	429d      	cmp	r5, r3
 8010e70:	4680      	mov	r8, r0
 8010e72:	4689      	mov	r9, r1
 8010e74:	f04f 0200 	mov.w	r2, #0
 8010e78:	d124      	bne.n	8010ec4 <_dtoa_r+0x60c>
 8010e7a:	4b1b      	ldr	r3, [pc, #108]	; (8010ee8 <_dtoa_r+0x630>)
 8010e7c:	4650      	mov	r0, sl
 8010e7e:	4659      	mov	r1, fp
 8010e80:	f7ef fa04 	bl	800028c <__adddf3>
 8010e84:	4602      	mov	r2, r0
 8010e86:	460b      	mov	r3, r1
 8010e88:	4640      	mov	r0, r8
 8010e8a:	4649      	mov	r1, r9
 8010e8c:	f7ef fe44 	bl	8000b18 <__aeabi_dcmpgt>
 8010e90:	2800      	cmp	r0, #0
 8010e92:	d173      	bne.n	8010f7c <_dtoa_r+0x6c4>
 8010e94:	4652      	mov	r2, sl
 8010e96:	465b      	mov	r3, fp
 8010e98:	4913      	ldr	r1, [pc, #76]	; (8010ee8 <_dtoa_r+0x630>)
 8010e9a:	2000      	movs	r0, #0
 8010e9c:	f7ef f9f4 	bl	8000288 <__aeabi_dsub>
 8010ea0:	4602      	mov	r2, r0
 8010ea2:	460b      	mov	r3, r1
 8010ea4:	4640      	mov	r0, r8
 8010ea6:	4649      	mov	r1, r9
 8010ea8:	f7ef fe18 	bl	8000adc <__aeabi_dcmplt>
 8010eac:	2800      	cmp	r0, #0
 8010eae:	f43f af35 	beq.w	8010d1c <_dtoa_r+0x464>
 8010eb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010eb4:	1e6b      	subs	r3, r5, #1
 8010eb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8010eb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010ebc:	2b30      	cmp	r3, #48	; 0x30
 8010ebe:	d0f8      	beq.n	8010eb2 <_dtoa_r+0x5fa>
 8010ec0:	9700      	str	r7, [sp, #0]
 8010ec2:	e049      	b.n	8010f58 <_dtoa_r+0x6a0>
 8010ec4:	4b05      	ldr	r3, [pc, #20]	; (8010edc <_dtoa_r+0x624>)
 8010ec6:	f7ef fb97 	bl	80005f8 <__aeabi_dmul>
 8010eca:	4680      	mov	r8, r0
 8010ecc:	4689      	mov	r9, r1
 8010ece:	e7bd      	b.n	8010e4c <_dtoa_r+0x594>
 8010ed0:	08015080 	.word	0x08015080
 8010ed4:	08015058 	.word	0x08015058
 8010ed8:	3ff00000 	.word	0x3ff00000
 8010edc:	40240000 	.word	0x40240000
 8010ee0:	401c0000 	.word	0x401c0000
 8010ee4:	40140000 	.word	0x40140000
 8010ee8:	3fe00000 	.word	0x3fe00000
 8010eec:	9d01      	ldr	r5, [sp, #4]
 8010eee:	4656      	mov	r6, sl
 8010ef0:	465f      	mov	r7, fp
 8010ef2:	4642      	mov	r2, r8
 8010ef4:	464b      	mov	r3, r9
 8010ef6:	4630      	mov	r0, r6
 8010ef8:	4639      	mov	r1, r7
 8010efa:	f7ef fca7 	bl	800084c <__aeabi_ddiv>
 8010efe:	f7ef fe2b 	bl	8000b58 <__aeabi_d2iz>
 8010f02:	4682      	mov	sl, r0
 8010f04:	f7ef fb0e 	bl	8000524 <__aeabi_i2d>
 8010f08:	4642      	mov	r2, r8
 8010f0a:	464b      	mov	r3, r9
 8010f0c:	f7ef fb74 	bl	80005f8 <__aeabi_dmul>
 8010f10:	4602      	mov	r2, r0
 8010f12:	460b      	mov	r3, r1
 8010f14:	4630      	mov	r0, r6
 8010f16:	4639      	mov	r1, r7
 8010f18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010f1c:	f7ef f9b4 	bl	8000288 <__aeabi_dsub>
 8010f20:	f805 6b01 	strb.w	r6, [r5], #1
 8010f24:	9e01      	ldr	r6, [sp, #4]
 8010f26:	9f03      	ldr	r7, [sp, #12]
 8010f28:	1bae      	subs	r6, r5, r6
 8010f2a:	42b7      	cmp	r7, r6
 8010f2c:	4602      	mov	r2, r0
 8010f2e:	460b      	mov	r3, r1
 8010f30:	d135      	bne.n	8010f9e <_dtoa_r+0x6e6>
 8010f32:	f7ef f9ab 	bl	800028c <__adddf3>
 8010f36:	4642      	mov	r2, r8
 8010f38:	464b      	mov	r3, r9
 8010f3a:	4606      	mov	r6, r0
 8010f3c:	460f      	mov	r7, r1
 8010f3e:	f7ef fdeb 	bl	8000b18 <__aeabi_dcmpgt>
 8010f42:	b9d0      	cbnz	r0, 8010f7a <_dtoa_r+0x6c2>
 8010f44:	4642      	mov	r2, r8
 8010f46:	464b      	mov	r3, r9
 8010f48:	4630      	mov	r0, r6
 8010f4a:	4639      	mov	r1, r7
 8010f4c:	f7ef fdbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8010f50:	b110      	cbz	r0, 8010f58 <_dtoa_r+0x6a0>
 8010f52:	f01a 0f01 	tst.w	sl, #1
 8010f56:	d110      	bne.n	8010f7a <_dtoa_r+0x6c2>
 8010f58:	4620      	mov	r0, r4
 8010f5a:	ee18 1a10 	vmov	r1, s16
 8010f5e:	f000 fae5 	bl	801152c <_Bfree>
 8010f62:	2300      	movs	r3, #0
 8010f64:	9800      	ldr	r0, [sp, #0]
 8010f66:	702b      	strb	r3, [r5, #0]
 8010f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f6a:	3001      	adds	r0, #1
 8010f6c:	6018      	str	r0, [r3, #0]
 8010f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	f43f acf1 	beq.w	8010958 <_dtoa_r+0xa0>
 8010f76:	601d      	str	r5, [r3, #0]
 8010f78:	e4ee      	b.n	8010958 <_dtoa_r+0xa0>
 8010f7a:	9f00      	ldr	r7, [sp, #0]
 8010f7c:	462b      	mov	r3, r5
 8010f7e:	461d      	mov	r5, r3
 8010f80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010f84:	2a39      	cmp	r2, #57	; 0x39
 8010f86:	d106      	bne.n	8010f96 <_dtoa_r+0x6de>
 8010f88:	9a01      	ldr	r2, [sp, #4]
 8010f8a:	429a      	cmp	r2, r3
 8010f8c:	d1f7      	bne.n	8010f7e <_dtoa_r+0x6c6>
 8010f8e:	9901      	ldr	r1, [sp, #4]
 8010f90:	2230      	movs	r2, #48	; 0x30
 8010f92:	3701      	adds	r7, #1
 8010f94:	700a      	strb	r2, [r1, #0]
 8010f96:	781a      	ldrb	r2, [r3, #0]
 8010f98:	3201      	adds	r2, #1
 8010f9a:	701a      	strb	r2, [r3, #0]
 8010f9c:	e790      	b.n	8010ec0 <_dtoa_r+0x608>
 8010f9e:	4ba6      	ldr	r3, [pc, #664]	; (8011238 <_dtoa_r+0x980>)
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	f7ef fb29 	bl	80005f8 <__aeabi_dmul>
 8010fa6:	2200      	movs	r2, #0
 8010fa8:	2300      	movs	r3, #0
 8010faa:	4606      	mov	r6, r0
 8010fac:	460f      	mov	r7, r1
 8010fae:	f7ef fd8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8010fb2:	2800      	cmp	r0, #0
 8010fb4:	d09d      	beq.n	8010ef2 <_dtoa_r+0x63a>
 8010fb6:	e7cf      	b.n	8010f58 <_dtoa_r+0x6a0>
 8010fb8:	9a08      	ldr	r2, [sp, #32]
 8010fba:	2a00      	cmp	r2, #0
 8010fbc:	f000 80d7 	beq.w	801116e <_dtoa_r+0x8b6>
 8010fc0:	9a06      	ldr	r2, [sp, #24]
 8010fc2:	2a01      	cmp	r2, #1
 8010fc4:	f300 80ba 	bgt.w	801113c <_dtoa_r+0x884>
 8010fc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010fca:	2a00      	cmp	r2, #0
 8010fcc:	f000 80b2 	beq.w	8011134 <_dtoa_r+0x87c>
 8010fd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010fd4:	9e07      	ldr	r6, [sp, #28]
 8010fd6:	9d04      	ldr	r5, [sp, #16]
 8010fd8:	9a04      	ldr	r2, [sp, #16]
 8010fda:	441a      	add	r2, r3
 8010fdc:	9204      	str	r2, [sp, #16]
 8010fde:	9a05      	ldr	r2, [sp, #20]
 8010fe0:	2101      	movs	r1, #1
 8010fe2:	441a      	add	r2, r3
 8010fe4:	4620      	mov	r0, r4
 8010fe6:	9205      	str	r2, [sp, #20]
 8010fe8:	f000 fb58 	bl	801169c <__i2b>
 8010fec:	4607      	mov	r7, r0
 8010fee:	2d00      	cmp	r5, #0
 8010ff0:	dd0c      	ble.n	801100c <_dtoa_r+0x754>
 8010ff2:	9b05      	ldr	r3, [sp, #20]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	dd09      	ble.n	801100c <_dtoa_r+0x754>
 8010ff8:	42ab      	cmp	r3, r5
 8010ffa:	9a04      	ldr	r2, [sp, #16]
 8010ffc:	bfa8      	it	ge
 8010ffe:	462b      	movge	r3, r5
 8011000:	1ad2      	subs	r2, r2, r3
 8011002:	9204      	str	r2, [sp, #16]
 8011004:	9a05      	ldr	r2, [sp, #20]
 8011006:	1aed      	subs	r5, r5, r3
 8011008:	1ad3      	subs	r3, r2, r3
 801100a:	9305      	str	r3, [sp, #20]
 801100c:	9b07      	ldr	r3, [sp, #28]
 801100e:	b31b      	cbz	r3, 8011058 <_dtoa_r+0x7a0>
 8011010:	9b08      	ldr	r3, [sp, #32]
 8011012:	2b00      	cmp	r3, #0
 8011014:	f000 80af 	beq.w	8011176 <_dtoa_r+0x8be>
 8011018:	2e00      	cmp	r6, #0
 801101a:	dd13      	ble.n	8011044 <_dtoa_r+0x78c>
 801101c:	4639      	mov	r1, r7
 801101e:	4632      	mov	r2, r6
 8011020:	4620      	mov	r0, r4
 8011022:	f000 fbfb 	bl	801181c <__pow5mult>
 8011026:	ee18 2a10 	vmov	r2, s16
 801102a:	4601      	mov	r1, r0
 801102c:	4607      	mov	r7, r0
 801102e:	4620      	mov	r0, r4
 8011030:	f000 fb4a 	bl	80116c8 <__multiply>
 8011034:	ee18 1a10 	vmov	r1, s16
 8011038:	4680      	mov	r8, r0
 801103a:	4620      	mov	r0, r4
 801103c:	f000 fa76 	bl	801152c <_Bfree>
 8011040:	ee08 8a10 	vmov	s16, r8
 8011044:	9b07      	ldr	r3, [sp, #28]
 8011046:	1b9a      	subs	r2, r3, r6
 8011048:	d006      	beq.n	8011058 <_dtoa_r+0x7a0>
 801104a:	ee18 1a10 	vmov	r1, s16
 801104e:	4620      	mov	r0, r4
 8011050:	f000 fbe4 	bl	801181c <__pow5mult>
 8011054:	ee08 0a10 	vmov	s16, r0
 8011058:	2101      	movs	r1, #1
 801105a:	4620      	mov	r0, r4
 801105c:	f000 fb1e 	bl	801169c <__i2b>
 8011060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011062:	2b00      	cmp	r3, #0
 8011064:	4606      	mov	r6, r0
 8011066:	f340 8088 	ble.w	801117a <_dtoa_r+0x8c2>
 801106a:	461a      	mov	r2, r3
 801106c:	4601      	mov	r1, r0
 801106e:	4620      	mov	r0, r4
 8011070:	f000 fbd4 	bl	801181c <__pow5mult>
 8011074:	9b06      	ldr	r3, [sp, #24]
 8011076:	2b01      	cmp	r3, #1
 8011078:	4606      	mov	r6, r0
 801107a:	f340 8081 	ble.w	8011180 <_dtoa_r+0x8c8>
 801107e:	f04f 0800 	mov.w	r8, #0
 8011082:	6933      	ldr	r3, [r6, #16]
 8011084:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011088:	6918      	ldr	r0, [r3, #16]
 801108a:	f000 fab7 	bl	80115fc <__hi0bits>
 801108e:	f1c0 0020 	rsb	r0, r0, #32
 8011092:	9b05      	ldr	r3, [sp, #20]
 8011094:	4418      	add	r0, r3
 8011096:	f010 001f 	ands.w	r0, r0, #31
 801109a:	f000 8092 	beq.w	80111c2 <_dtoa_r+0x90a>
 801109e:	f1c0 0320 	rsb	r3, r0, #32
 80110a2:	2b04      	cmp	r3, #4
 80110a4:	f340 808a 	ble.w	80111bc <_dtoa_r+0x904>
 80110a8:	f1c0 001c 	rsb	r0, r0, #28
 80110ac:	9b04      	ldr	r3, [sp, #16]
 80110ae:	4403      	add	r3, r0
 80110b0:	9304      	str	r3, [sp, #16]
 80110b2:	9b05      	ldr	r3, [sp, #20]
 80110b4:	4403      	add	r3, r0
 80110b6:	4405      	add	r5, r0
 80110b8:	9305      	str	r3, [sp, #20]
 80110ba:	9b04      	ldr	r3, [sp, #16]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	dd07      	ble.n	80110d0 <_dtoa_r+0x818>
 80110c0:	ee18 1a10 	vmov	r1, s16
 80110c4:	461a      	mov	r2, r3
 80110c6:	4620      	mov	r0, r4
 80110c8:	f000 fc02 	bl	80118d0 <__lshift>
 80110cc:	ee08 0a10 	vmov	s16, r0
 80110d0:	9b05      	ldr	r3, [sp, #20]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	dd05      	ble.n	80110e2 <_dtoa_r+0x82a>
 80110d6:	4631      	mov	r1, r6
 80110d8:	461a      	mov	r2, r3
 80110da:	4620      	mov	r0, r4
 80110dc:	f000 fbf8 	bl	80118d0 <__lshift>
 80110e0:	4606      	mov	r6, r0
 80110e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d06e      	beq.n	80111c6 <_dtoa_r+0x90e>
 80110e8:	ee18 0a10 	vmov	r0, s16
 80110ec:	4631      	mov	r1, r6
 80110ee:	f000 fc5f 	bl	80119b0 <__mcmp>
 80110f2:	2800      	cmp	r0, #0
 80110f4:	da67      	bge.n	80111c6 <_dtoa_r+0x90e>
 80110f6:	9b00      	ldr	r3, [sp, #0]
 80110f8:	3b01      	subs	r3, #1
 80110fa:	ee18 1a10 	vmov	r1, s16
 80110fe:	9300      	str	r3, [sp, #0]
 8011100:	220a      	movs	r2, #10
 8011102:	2300      	movs	r3, #0
 8011104:	4620      	mov	r0, r4
 8011106:	f000 fa33 	bl	8011570 <__multadd>
 801110a:	9b08      	ldr	r3, [sp, #32]
 801110c:	ee08 0a10 	vmov	s16, r0
 8011110:	2b00      	cmp	r3, #0
 8011112:	f000 81b1 	beq.w	8011478 <_dtoa_r+0xbc0>
 8011116:	2300      	movs	r3, #0
 8011118:	4639      	mov	r1, r7
 801111a:	220a      	movs	r2, #10
 801111c:	4620      	mov	r0, r4
 801111e:	f000 fa27 	bl	8011570 <__multadd>
 8011122:	9b02      	ldr	r3, [sp, #8]
 8011124:	2b00      	cmp	r3, #0
 8011126:	4607      	mov	r7, r0
 8011128:	f300 808e 	bgt.w	8011248 <_dtoa_r+0x990>
 801112c:	9b06      	ldr	r3, [sp, #24]
 801112e:	2b02      	cmp	r3, #2
 8011130:	dc51      	bgt.n	80111d6 <_dtoa_r+0x91e>
 8011132:	e089      	b.n	8011248 <_dtoa_r+0x990>
 8011134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011136:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801113a:	e74b      	b.n	8010fd4 <_dtoa_r+0x71c>
 801113c:	9b03      	ldr	r3, [sp, #12]
 801113e:	1e5e      	subs	r6, r3, #1
 8011140:	9b07      	ldr	r3, [sp, #28]
 8011142:	42b3      	cmp	r3, r6
 8011144:	bfbf      	itttt	lt
 8011146:	9b07      	ldrlt	r3, [sp, #28]
 8011148:	9607      	strlt	r6, [sp, #28]
 801114a:	1af2      	sublt	r2, r6, r3
 801114c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801114e:	bfb6      	itet	lt
 8011150:	189b      	addlt	r3, r3, r2
 8011152:	1b9e      	subge	r6, r3, r6
 8011154:	930a      	strlt	r3, [sp, #40]	; 0x28
 8011156:	9b03      	ldr	r3, [sp, #12]
 8011158:	bfb8      	it	lt
 801115a:	2600      	movlt	r6, #0
 801115c:	2b00      	cmp	r3, #0
 801115e:	bfb7      	itett	lt
 8011160:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8011164:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011168:	1a9d      	sublt	r5, r3, r2
 801116a:	2300      	movlt	r3, #0
 801116c:	e734      	b.n	8010fd8 <_dtoa_r+0x720>
 801116e:	9e07      	ldr	r6, [sp, #28]
 8011170:	9d04      	ldr	r5, [sp, #16]
 8011172:	9f08      	ldr	r7, [sp, #32]
 8011174:	e73b      	b.n	8010fee <_dtoa_r+0x736>
 8011176:	9a07      	ldr	r2, [sp, #28]
 8011178:	e767      	b.n	801104a <_dtoa_r+0x792>
 801117a:	9b06      	ldr	r3, [sp, #24]
 801117c:	2b01      	cmp	r3, #1
 801117e:	dc18      	bgt.n	80111b2 <_dtoa_r+0x8fa>
 8011180:	f1ba 0f00 	cmp.w	sl, #0
 8011184:	d115      	bne.n	80111b2 <_dtoa_r+0x8fa>
 8011186:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801118a:	b993      	cbnz	r3, 80111b2 <_dtoa_r+0x8fa>
 801118c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011190:	0d1b      	lsrs	r3, r3, #20
 8011192:	051b      	lsls	r3, r3, #20
 8011194:	b183      	cbz	r3, 80111b8 <_dtoa_r+0x900>
 8011196:	9b04      	ldr	r3, [sp, #16]
 8011198:	3301      	adds	r3, #1
 801119a:	9304      	str	r3, [sp, #16]
 801119c:	9b05      	ldr	r3, [sp, #20]
 801119e:	3301      	adds	r3, #1
 80111a0:	9305      	str	r3, [sp, #20]
 80111a2:	f04f 0801 	mov.w	r8, #1
 80111a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	f47f af6a 	bne.w	8011082 <_dtoa_r+0x7ca>
 80111ae:	2001      	movs	r0, #1
 80111b0:	e76f      	b.n	8011092 <_dtoa_r+0x7da>
 80111b2:	f04f 0800 	mov.w	r8, #0
 80111b6:	e7f6      	b.n	80111a6 <_dtoa_r+0x8ee>
 80111b8:	4698      	mov	r8, r3
 80111ba:	e7f4      	b.n	80111a6 <_dtoa_r+0x8ee>
 80111bc:	f43f af7d 	beq.w	80110ba <_dtoa_r+0x802>
 80111c0:	4618      	mov	r0, r3
 80111c2:	301c      	adds	r0, #28
 80111c4:	e772      	b.n	80110ac <_dtoa_r+0x7f4>
 80111c6:	9b03      	ldr	r3, [sp, #12]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	dc37      	bgt.n	801123c <_dtoa_r+0x984>
 80111cc:	9b06      	ldr	r3, [sp, #24]
 80111ce:	2b02      	cmp	r3, #2
 80111d0:	dd34      	ble.n	801123c <_dtoa_r+0x984>
 80111d2:	9b03      	ldr	r3, [sp, #12]
 80111d4:	9302      	str	r3, [sp, #8]
 80111d6:	9b02      	ldr	r3, [sp, #8]
 80111d8:	b96b      	cbnz	r3, 80111f6 <_dtoa_r+0x93e>
 80111da:	4631      	mov	r1, r6
 80111dc:	2205      	movs	r2, #5
 80111de:	4620      	mov	r0, r4
 80111e0:	f000 f9c6 	bl	8011570 <__multadd>
 80111e4:	4601      	mov	r1, r0
 80111e6:	4606      	mov	r6, r0
 80111e8:	ee18 0a10 	vmov	r0, s16
 80111ec:	f000 fbe0 	bl	80119b0 <__mcmp>
 80111f0:	2800      	cmp	r0, #0
 80111f2:	f73f adbb 	bgt.w	8010d6c <_dtoa_r+0x4b4>
 80111f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111f8:	9d01      	ldr	r5, [sp, #4]
 80111fa:	43db      	mvns	r3, r3
 80111fc:	9300      	str	r3, [sp, #0]
 80111fe:	f04f 0800 	mov.w	r8, #0
 8011202:	4631      	mov	r1, r6
 8011204:	4620      	mov	r0, r4
 8011206:	f000 f991 	bl	801152c <_Bfree>
 801120a:	2f00      	cmp	r7, #0
 801120c:	f43f aea4 	beq.w	8010f58 <_dtoa_r+0x6a0>
 8011210:	f1b8 0f00 	cmp.w	r8, #0
 8011214:	d005      	beq.n	8011222 <_dtoa_r+0x96a>
 8011216:	45b8      	cmp	r8, r7
 8011218:	d003      	beq.n	8011222 <_dtoa_r+0x96a>
 801121a:	4641      	mov	r1, r8
 801121c:	4620      	mov	r0, r4
 801121e:	f000 f985 	bl	801152c <_Bfree>
 8011222:	4639      	mov	r1, r7
 8011224:	4620      	mov	r0, r4
 8011226:	f000 f981 	bl	801152c <_Bfree>
 801122a:	e695      	b.n	8010f58 <_dtoa_r+0x6a0>
 801122c:	2600      	movs	r6, #0
 801122e:	4637      	mov	r7, r6
 8011230:	e7e1      	b.n	80111f6 <_dtoa_r+0x93e>
 8011232:	9700      	str	r7, [sp, #0]
 8011234:	4637      	mov	r7, r6
 8011236:	e599      	b.n	8010d6c <_dtoa_r+0x4b4>
 8011238:	40240000 	.word	0x40240000
 801123c:	9b08      	ldr	r3, [sp, #32]
 801123e:	2b00      	cmp	r3, #0
 8011240:	f000 80ca 	beq.w	80113d8 <_dtoa_r+0xb20>
 8011244:	9b03      	ldr	r3, [sp, #12]
 8011246:	9302      	str	r3, [sp, #8]
 8011248:	2d00      	cmp	r5, #0
 801124a:	dd05      	ble.n	8011258 <_dtoa_r+0x9a0>
 801124c:	4639      	mov	r1, r7
 801124e:	462a      	mov	r2, r5
 8011250:	4620      	mov	r0, r4
 8011252:	f000 fb3d 	bl	80118d0 <__lshift>
 8011256:	4607      	mov	r7, r0
 8011258:	f1b8 0f00 	cmp.w	r8, #0
 801125c:	d05b      	beq.n	8011316 <_dtoa_r+0xa5e>
 801125e:	6879      	ldr	r1, [r7, #4]
 8011260:	4620      	mov	r0, r4
 8011262:	f000 f923 	bl	80114ac <_Balloc>
 8011266:	4605      	mov	r5, r0
 8011268:	b928      	cbnz	r0, 8011276 <_dtoa_r+0x9be>
 801126a:	4b87      	ldr	r3, [pc, #540]	; (8011488 <_dtoa_r+0xbd0>)
 801126c:	4602      	mov	r2, r0
 801126e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011272:	f7ff bb3b 	b.w	80108ec <_dtoa_r+0x34>
 8011276:	693a      	ldr	r2, [r7, #16]
 8011278:	3202      	adds	r2, #2
 801127a:	0092      	lsls	r2, r2, #2
 801127c:	f107 010c 	add.w	r1, r7, #12
 8011280:	300c      	adds	r0, #12
 8011282:	f7fe fe0d 	bl	800fea0 <memcpy>
 8011286:	2201      	movs	r2, #1
 8011288:	4629      	mov	r1, r5
 801128a:	4620      	mov	r0, r4
 801128c:	f000 fb20 	bl	80118d0 <__lshift>
 8011290:	9b01      	ldr	r3, [sp, #4]
 8011292:	f103 0901 	add.w	r9, r3, #1
 8011296:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801129a:	4413      	add	r3, r2
 801129c:	9305      	str	r3, [sp, #20]
 801129e:	f00a 0301 	and.w	r3, sl, #1
 80112a2:	46b8      	mov	r8, r7
 80112a4:	9304      	str	r3, [sp, #16]
 80112a6:	4607      	mov	r7, r0
 80112a8:	4631      	mov	r1, r6
 80112aa:	ee18 0a10 	vmov	r0, s16
 80112ae:	f7ff fa77 	bl	80107a0 <quorem>
 80112b2:	4641      	mov	r1, r8
 80112b4:	9002      	str	r0, [sp, #8]
 80112b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80112ba:	ee18 0a10 	vmov	r0, s16
 80112be:	f000 fb77 	bl	80119b0 <__mcmp>
 80112c2:	463a      	mov	r2, r7
 80112c4:	9003      	str	r0, [sp, #12]
 80112c6:	4631      	mov	r1, r6
 80112c8:	4620      	mov	r0, r4
 80112ca:	f000 fb8d 	bl	80119e8 <__mdiff>
 80112ce:	68c2      	ldr	r2, [r0, #12]
 80112d0:	f109 3bff 	add.w	fp, r9, #4294967295
 80112d4:	4605      	mov	r5, r0
 80112d6:	bb02      	cbnz	r2, 801131a <_dtoa_r+0xa62>
 80112d8:	4601      	mov	r1, r0
 80112da:	ee18 0a10 	vmov	r0, s16
 80112de:	f000 fb67 	bl	80119b0 <__mcmp>
 80112e2:	4602      	mov	r2, r0
 80112e4:	4629      	mov	r1, r5
 80112e6:	4620      	mov	r0, r4
 80112e8:	9207      	str	r2, [sp, #28]
 80112ea:	f000 f91f 	bl	801152c <_Bfree>
 80112ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80112f2:	ea43 0102 	orr.w	r1, r3, r2
 80112f6:	9b04      	ldr	r3, [sp, #16]
 80112f8:	430b      	orrs	r3, r1
 80112fa:	464d      	mov	r5, r9
 80112fc:	d10f      	bne.n	801131e <_dtoa_r+0xa66>
 80112fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011302:	d02a      	beq.n	801135a <_dtoa_r+0xaa2>
 8011304:	9b03      	ldr	r3, [sp, #12]
 8011306:	2b00      	cmp	r3, #0
 8011308:	dd02      	ble.n	8011310 <_dtoa_r+0xa58>
 801130a:	9b02      	ldr	r3, [sp, #8]
 801130c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011310:	f88b a000 	strb.w	sl, [fp]
 8011314:	e775      	b.n	8011202 <_dtoa_r+0x94a>
 8011316:	4638      	mov	r0, r7
 8011318:	e7ba      	b.n	8011290 <_dtoa_r+0x9d8>
 801131a:	2201      	movs	r2, #1
 801131c:	e7e2      	b.n	80112e4 <_dtoa_r+0xa2c>
 801131e:	9b03      	ldr	r3, [sp, #12]
 8011320:	2b00      	cmp	r3, #0
 8011322:	db04      	blt.n	801132e <_dtoa_r+0xa76>
 8011324:	9906      	ldr	r1, [sp, #24]
 8011326:	430b      	orrs	r3, r1
 8011328:	9904      	ldr	r1, [sp, #16]
 801132a:	430b      	orrs	r3, r1
 801132c:	d122      	bne.n	8011374 <_dtoa_r+0xabc>
 801132e:	2a00      	cmp	r2, #0
 8011330:	ddee      	ble.n	8011310 <_dtoa_r+0xa58>
 8011332:	ee18 1a10 	vmov	r1, s16
 8011336:	2201      	movs	r2, #1
 8011338:	4620      	mov	r0, r4
 801133a:	f000 fac9 	bl	80118d0 <__lshift>
 801133e:	4631      	mov	r1, r6
 8011340:	ee08 0a10 	vmov	s16, r0
 8011344:	f000 fb34 	bl	80119b0 <__mcmp>
 8011348:	2800      	cmp	r0, #0
 801134a:	dc03      	bgt.n	8011354 <_dtoa_r+0xa9c>
 801134c:	d1e0      	bne.n	8011310 <_dtoa_r+0xa58>
 801134e:	f01a 0f01 	tst.w	sl, #1
 8011352:	d0dd      	beq.n	8011310 <_dtoa_r+0xa58>
 8011354:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011358:	d1d7      	bne.n	801130a <_dtoa_r+0xa52>
 801135a:	2339      	movs	r3, #57	; 0x39
 801135c:	f88b 3000 	strb.w	r3, [fp]
 8011360:	462b      	mov	r3, r5
 8011362:	461d      	mov	r5, r3
 8011364:	3b01      	subs	r3, #1
 8011366:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801136a:	2a39      	cmp	r2, #57	; 0x39
 801136c:	d071      	beq.n	8011452 <_dtoa_r+0xb9a>
 801136e:	3201      	adds	r2, #1
 8011370:	701a      	strb	r2, [r3, #0]
 8011372:	e746      	b.n	8011202 <_dtoa_r+0x94a>
 8011374:	2a00      	cmp	r2, #0
 8011376:	dd07      	ble.n	8011388 <_dtoa_r+0xad0>
 8011378:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801137c:	d0ed      	beq.n	801135a <_dtoa_r+0xaa2>
 801137e:	f10a 0301 	add.w	r3, sl, #1
 8011382:	f88b 3000 	strb.w	r3, [fp]
 8011386:	e73c      	b.n	8011202 <_dtoa_r+0x94a>
 8011388:	9b05      	ldr	r3, [sp, #20]
 801138a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801138e:	4599      	cmp	r9, r3
 8011390:	d047      	beq.n	8011422 <_dtoa_r+0xb6a>
 8011392:	ee18 1a10 	vmov	r1, s16
 8011396:	2300      	movs	r3, #0
 8011398:	220a      	movs	r2, #10
 801139a:	4620      	mov	r0, r4
 801139c:	f000 f8e8 	bl	8011570 <__multadd>
 80113a0:	45b8      	cmp	r8, r7
 80113a2:	ee08 0a10 	vmov	s16, r0
 80113a6:	f04f 0300 	mov.w	r3, #0
 80113aa:	f04f 020a 	mov.w	r2, #10
 80113ae:	4641      	mov	r1, r8
 80113b0:	4620      	mov	r0, r4
 80113b2:	d106      	bne.n	80113c2 <_dtoa_r+0xb0a>
 80113b4:	f000 f8dc 	bl	8011570 <__multadd>
 80113b8:	4680      	mov	r8, r0
 80113ba:	4607      	mov	r7, r0
 80113bc:	f109 0901 	add.w	r9, r9, #1
 80113c0:	e772      	b.n	80112a8 <_dtoa_r+0x9f0>
 80113c2:	f000 f8d5 	bl	8011570 <__multadd>
 80113c6:	4639      	mov	r1, r7
 80113c8:	4680      	mov	r8, r0
 80113ca:	2300      	movs	r3, #0
 80113cc:	220a      	movs	r2, #10
 80113ce:	4620      	mov	r0, r4
 80113d0:	f000 f8ce 	bl	8011570 <__multadd>
 80113d4:	4607      	mov	r7, r0
 80113d6:	e7f1      	b.n	80113bc <_dtoa_r+0xb04>
 80113d8:	9b03      	ldr	r3, [sp, #12]
 80113da:	9302      	str	r3, [sp, #8]
 80113dc:	9d01      	ldr	r5, [sp, #4]
 80113de:	ee18 0a10 	vmov	r0, s16
 80113e2:	4631      	mov	r1, r6
 80113e4:	f7ff f9dc 	bl	80107a0 <quorem>
 80113e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80113ec:	9b01      	ldr	r3, [sp, #4]
 80113ee:	f805 ab01 	strb.w	sl, [r5], #1
 80113f2:	1aea      	subs	r2, r5, r3
 80113f4:	9b02      	ldr	r3, [sp, #8]
 80113f6:	4293      	cmp	r3, r2
 80113f8:	dd09      	ble.n	801140e <_dtoa_r+0xb56>
 80113fa:	ee18 1a10 	vmov	r1, s16
 80113fe:	2300      	movs	r3, #0
 8011400:	220a      	movs	r2, #10
 8011402:	4620      	mov	r0, r4
 8011404:	f000 f8b4 	bl	8011570 <__multadd>
 8011408:	ee08 0a10 	vmov	s16, r0
 801140c:	e7e7      	b.n	80113de <_dtoa_r+0xb26>
 801140e:	9b02      	ldr	r3, [sp, #8]
 8011410:	2b00      	cmp	r3, #0
 8011412:	bfc8      	it	gt
 8011414:	461d      	movgt	r5, r3
 8011416:	9b01      	ldr	r3, [sp, #4]
 8011418:	bfd8      	it	le
 801141a:	2501      	movle	r5, #1
 801141c:	441d      	add	r5, r3
 801141e:	f04f 0800 	mov.w	r8, #0
 8011422:	ee18 1a10 	vmov	r1, s16
 8011426:	2201      	movs	r2, #1
 8011428:	4620      	mov	r0, r4
 801142a:	f000 fa51 	bl	80118d0 <__lshift>
 801142e:	4631      	mov	r1, r6
 8011430:	ee08 0a10 	vmov	s16, r0
 8011434:	f000 fabc 	bl	80119b0 <__mcmp>
 8011438:	2800      	cmp	r0, #0
 801143a:	dc91      	bgt.n	8011360 <_dtoa_r+0xaa8>
 801143c:	d102      	bne.n	8011444 <_dtoa_r+0xb8c>
 801143e:	f01a 0f01 	tst.w	sl, #1
 8011442:	d18d      	bne.n	8011360 <_dtoa_r+0xaa8>
 8011444:	462b      	mov	r3, r5
 8011446:	461d      	mov	r5, r3
 8011448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801144c:	2a30      	cmp	r2, #48	; 0x30
 801144e:	d0fa      	beq.n	8011446 <_dtoa_r+0xb8e>
 8011450:	e6d7      	b.n	8011202 <_dtoa_r+0x94a>
 8011452:	9a01      	ldr	r2, [sp, #4]
 8011454:	429a      	cmp	r2, r3
 8011456:	d184      	bne.n	8011362 <_dtoa_r+0xaaa>
 8011458:	9b00      	ldr	r3, [sp, #0]
 801145a:	3301      	adds	r3, #1
 801145c:	9300      	str	r3, [sp, #0]
 801145e:	2331      	movs	r3, #49	; 0x31
 8011460:	7013      	strb	r3, [r2, #0]
 8011462:	e6ce      	b.n	8011202 <_dtoa_r+0x94a>
 8011464:	4b09      	ldr	r3, [pc, #36]	; (801148c <_dtoa_r+0xbd4>)
 8011466:	f7ff ba95 	b.w	8010994 <_dtoa_r+0xdc>
 801146a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801146c:	2b00      	cmp	r3, #0
 801146e:	f47f aa6e 	bne.w	801094e <_dtoa_r+0x96>
 8011472:	4b07      	ldr	r3, [pc, #28]	; (8011490 <_dtoa_r+0xbd8>)
 8011474:	f7ff ba8e 	b.w	8010994 <_dtoa_r+0xdc>
 8011478:	9b02      	ldr	r3, [sp, #8]
 801147a:	2b00      	cmp	r3, #0
 801147c:	dcae      	bgt.n	80113dc <_dtoa_r+0xb24>
 801147e:	9b06      	ldr	r3, [sp, #24]
 8011480:	2b02      	cmp	r3, #2
 8011482:	f73f aea8 	bgt.w	80111d6 <_dtoa_r+0x91e>
 8011486:	e7a9      	b.n	80113dc <_dtoa_r+0xb24>
 8011488:	08014feb 	.word	0x08014feb
 801148c:	08014f48 	.word	0x08014f48
 8011490:	08014f6c 	.word	0x08014f6c

08011494 <_localeconv_r>:
 8011494:	4800      	ldr	r0, [pc, #0]	; (8011498 <_localeconv_r+0x4>)
 8011496:	4770      	bx	lr
 8011498:	20000170 	.word	0x20000170

0801149c <malloc>:
 801149c:	4b02      	ldr	r3, [pc, #8]	; (80114a8 <malloc+0xc>)
 801149e:	4601      	mov	r1, r0
 80114a0:	6818      	ldr	r0, [r3, #0]
 80114a2:	f000 bc09 	b.w	8011cb8 <_malloc_r>
 80114a6:	bf00      	nop
 80114a8:	2000001c 	.word	0x2000001c

080114ac <_Balloc>:
 80114ac:	b570      	push	{r4, r5, r6, lr}
 80114ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80114b0:	4604      	mov	r4, r0
 80114b2:	460d      	mov	r5, r1
 80114b4:	b976      	cbnz	r6, 80114d4 <_Balloc+0x28>
 80114b6:	2010      	movs	r0, #16
 80114b8:	f7ff fff0 	bl	801149c <malloc>
 80114bc:	4602      	mov	r2, r0
 80114be:	6260      	str	r0, [r4, #36]	; 0x24
 80114c0:	b920      	cbnz	r0, 80114cc <_Balloc+0x20>
 80114c2:	4b18      	ldr	r3, [pc, #96]	; (8011524 <_Balloc+0x78>)
 80114c4:	4818      	ldr	r0, [pc, #96]	; (8011528 <_Balloc+0x7c>)
 80114c6:	2166      	movs	r1, #102	; 0x66
 80114c8:	f000 fc7a 	bl	8011dc0 <__assert_func>
 80114cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80114d0:	6006      	str	r6, [r0, #0]
 80114d2:	60c6      	str	r6, [r0, #12]
 80114d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80114d6:	68f3      	ldr	r3, [r6, #12]
 80114d8:	b183      	cbz	r3, 80114fc <_Balloc+0x50>
 80114da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114dc:	68db      	ldr	r3, [r3, #12]
 80114de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80114e2:	b9b8      	cbnz	r0, 8011514 <_Balloc+0x68>
 80114e4:	2101      	movs	r1, #1
 80114e6:	fa01 f605 	lsl.w	r6, r1, r5
 80114ea:	1d72      	adds	r2, r6, #5
 80114ec:	0092      	lsls	r2, r2, #2
 80114ee:	4620      	mov	r0, r4
 80114f0:	f000 fb60 	bl	8011bb4 <_calloc_r>
 80114f4:	b160      	cbz	r0, 8011510 <_Balloc+0x64>
 80114f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80114fa:	e00e      	b.n	801151a <_Balloc+0x6e>
 80114fc:	2221      	movs	r2, #33	; 0x21
 80114fe:	2104      	movs	r1, #4
 8011500:	4620      	mov	r0, r4
 8011502:	f000 fb57 	bl	8011bb4 <_calloc_r>
 8011506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011508:	60f0      	str	r0, [r6, #12]
 801150a:	68db      	ldr	r3, [r3, #12]
 801150c:	2b00      	cmp	r3, #0
 801150e:	d1e4      	bne.n	80114da <_Balloc+0x2e>
 8011510:	2000      	movs	r0, #0
 8011512:	bd70      	pop	{r4, r5, r6, pc}
 8011514:	6802      	ldr	r2, [r0, #0]
 8011516:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801151a:	2300      	movs	r3, #0
 801151c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011520:	e7f7      	b.n	8011512 <_Balloc+0x66>
 8011522:	bf00      	nop
 8011524:	08014f79 	.word	0x08014f79
 8011528:	08014ffc 	.word	0x08014ffc

0801152c <_Bfree>:
 801152c:	b570      	push	{r4, r5, r6, lr}
 801152e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011530:	4605      	mov	r5, r0
 8011532:	460c      	mov	r4, r1
 8011534:	b976      	cbnz	r6, 8011554 <_Bfree+0x28>
 8011536:	2010      	movs	r0, #16
 8011538:	f7ff ffb0 	bl	801149c <malloc>
 801153c:	4602      	mov	r2, r0
 801153e:	6268      	str	r0, [r5, #36]	; 0x24
 8011540:	b920      	cbnz	r0, 801154c <_Bfree+0x20>
 8011542:	4b09      	ldr	r3, [pc, #36]	; (8011568 <_Bfree+0x3c>)
 8011544:	4809      	ldr	r0, [pc, #36]	; (801156c <_Bfree+0x40>)
 8011546:	218a      	movs	r1, #138	; 0x8a
 8011548:	f000 fc3a 	bl	8011dc0 <__assert_func>
 801154c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011550:	6006      	str	r6, [r0, #0]
 8011552:	60c6      	str	r6, [r0, #12]
 8011554:	b13c      	cbz	r4, 8011566 <_Bfree+0x3a>
 8011556:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011558:	6862      	ldr	r2, [r4, #4]
 801155a:	68db      	ldr	r3, [r3, #12]
 801155c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011560:	6021      	str	r1, [r4, #0]
 8011562:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011566:	bd70      	pop	{r4, r5, r6, pc}
 8011568:	08014f79 	.word	0x08014f79
 801156c:	08014ffc 	.word	0x08014ffc

08011570 <__multadd>:
 8011570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011574:	690d      	ldr	r5, [r1, #16]
 8011576:	4607      	mov	r7, r0
 8011578:	460c      	mov	r4, r1
 801157a:	461e      	mov	r6, r3
 801157c:	f101 0c14 	add.w	ip, r1, #20
 8011580:	2000      	movs	r0, #0
 8011582:	f8dc 3000 	ldr.w	r3, [ip]
 8011586:	b299      	uxth	r1, r3
 8011588:	fb02 6101 	mla	r1, r2, r1, r6
 801158c:	0c1e      	lsrs	r6, r3, #16
 801158e:	0c0b      	lsrs	r3, r1, #16
 8011590:	fb02 3306 	mla	r3, r2, r6, r3
 8011594:	b289      	uxth	r1, r1
 8011596:	3001      	adds	r0, #1
 8011598:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801159c:	4285      	cmp	r5, r0
 801159e:	f84c 1b04 	str.w	r1, [ip], #4
 80115a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80115a6:	dcec      	bgt.n	8011582 <__multadd+0x12>
 80115a8:	b30e      	cbz	r6, 80115ee <__multadd+0x7e>
 80115aa:	68a3      	ldr	r3, [r4, #8]
 80115ac:	42ab      	cmp	r3, r5
 80115ae:	dc19      	bgt.n	80115e4 <__multadd+0x74>
 80115b0:	6861      	ldr	r1, [r4, #4]
 80115b2:	4638      	mov	r0, r7
 80115b4:	3101      	adds	r1, #1
 80115b6:	f7ff ff79 	bl	80114ac <_Balloc>
 80115ba:	4680      	mov	r8, r0
 80115bc:	b928      	cbnz	r0, 80115ca <__multadd+0x5a>
 80115be:	4602      	mov	r2, r0
 80115c0:	4b0c      	ldr	r3, [pc, #48]	; (80115f4 <__multadd+0x84>)
 80115c2:	480d      	ldr	r0, [pc, #52]	; (80115f8 <__multadd+0x88>)
 80115c4:	21b5      	movs	r1, #181	; 0xb5
 80115c6:	f000 fbfb 	bl	8011dc0 <__assert_func>
 80115ca:	6922      	ldr	r2, [r4, #16]
 80115cc:	3202      	adds	r2, #2
 80115ce:	f104 010c 	add.w	r1, r4, #12
 80115d2:	0092      	lsls	r2, r2, #2
 80115d4:	300c      	adds	r0, #12
 80115d6:	f7fe fc63 	bl	800fea0 <memcpy>
 80115da:	4621      	mov	r1, r4
 80115dc:	4638      	mov	r0, r7
 80115de:	f7ff ffa5 	bl	801152c <_Bfree>
 80115e2:	4644      	mov	r4, r8
 80115e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80115e8:	3501      	adds	r5, #1
 80115ea:	615e      	str	r6, [r3, #20]
 80115ec:	6125      	str	r5, [r4, #16]
 80115ee:	4620      	mov	r0, r4
 80115f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115f4:	08014feb 	.word	0x08014feb
 80115f8:	08014ffc 	.word	0x08014ffc

080115fc <__hi0bits>:
 80115fc:	0c03      	lsrs	r3, r0, #16
 80115fe:	041b      	lsls	r3, r3, #16
 8011600:	b9d3      	cbnz	r3, 8011638 <__hi0bits+0x3c>
 8011602:	0400      	lsls	r0, r0, #16
 8011604:	2310      	movs	r3, #16
 8011606:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801160a:	bf04      	itt	eq
 801160c:	0200      	lsleq	r0, r0, #8
 801160e:	3308      	addeq	r3, #8
 8011610:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011614:	bf04      	itt	eq
 8011616:	0100      	lsleq	r0, r0, #4
 8011618:	3304      	addeq	r3, #4
 801161a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801161e:	bf04      	itt	eq
 8011620:	0080      	lsleq	r0, r0, #2
 8011622:	3302      	addeq	r3, #2
 8011624:	2800      	cmp	r0, #0
 8011626:	db05      	blt.n	8011634 <__hi0bits+0x38>
 8011628:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801162c:	f103 0301 	add.w	r3, r3, #1
 8011630:	bf08      	it	eq
 8011632:	2320      	moveq	r3, #32
 8011634:	4618      	mov	r0, r3
 8011636:	4770      	bx	lr
 8011638:	2300      	movs	r3, #0
 801163a:	e7e4      	b.n	8011606 <__hi0bits+0xa>

0801163c <__lo0bits>:
 801163c:	6803      	ldr	r3, [r0, #0]
 801163e:	f013 0207 	ands.w	r2, r3, #7
 8011642:	4601      	mov	r1, r0
 8011644:	d00b      	beq.n	801165e <__lo0bits+0x22>
 8011646:	07da      	lsls	r2, r3, #31
 8011648:	d423      	bmi.n	8011692 <__lo0bits+0x56>
 801164a:	0798      	lsls	r0, r3, #30
 801164c:	bf49      	itett	mi
 801164e:	085b      	lsrmi	r3, r3, #1
 8011650:	089b      	lsrpl	r3, r3, #2
 8011652:	2001      	movmi	r0, #1
 8011654:	600b      	strmi	r3, [r1, #0]
 8011656:	bf5c      	itt	pl
 8011658:	600b      	strpl	r3, [r1, #0]
 801165a:	2002      	movpl	r0, #2
 801165c:	4770      	bx	lr
 801165e:	b298      	uxth	r0, r3
 8011660:	b9a8      	cbnz	r0, 801168e <__lo0bits+0x52>
 8011662:	0c1b      	lsrs	r3, r3, #16
 8011664:	2010      	movs	r0, #16
 8011666:	b2da      	uxtb	r2, r3
 8011668:	b90a      	cbnz	r2, 801166e <__lo0bits+0x32>
 801166a:	3008      	adds	r0, #8
 801166c:	0a1b      	lsrs	r3, r3, #8
 801166e:	071a      	lsls	r2, r3, #28
 8011670:	bf04      	itt	eq
 8011672:	091b      	lsreq	r3, r3, #4
 8011674:	3004      	addeq	r0, #4
 8011676:	079a      	lsls	r2, r3, #30
 8011678:	bf04      	itt	eq
 801167a:	089b      	lsreq	r3, r3, #2
 801167c:	3002      	addeq	r0, #2
 801167e:	07da      	lsls	r2, r3, #31
 8011680:	d403      	bmi.n	801168a <__lo0bits+0x4e>
 8011682:	085b      	lsrs	r3, r3, #1
 8011684:	f100 0001 	add.w	r0, r0, #1
 8011688:	d005      	beq.n	8011696 <__lo0bits+0x5a>
 801168a:	600b      	str	r3, [r1, #0]
 801168c:	4770      	bx	lr
 801168e:	4610      	mov	r0, r2
 8011690:	e7e9      	b.n	8011666 <__lo0bits+0x2a>
 8011692:	2000      	movs	r0, #0
 8011694:	4770      	bx	lr
 8011696:	2020      	movs	r0, #32
 8011698:	4770      	bx	lr
	...

0801169c <__i2b>:
 801169c:	b510      	push	{r4, lr}
 801169e:	460c      	mov	r4, r1
 80116a0:	2101      	movs	r1, #1
 80116a2:	f7ff ff03 	bl	80114ac <_Balloc>
 80116a6:	4602      	mov	r2, r0
 80116a8:	b928      	cbnz	r0, 80116b6 <__i2b+0x1a>
 80116aa:	4b05      	ldr	r3, [pc, #20]	; (80116c0 <__i2b+0x24>)
 80116ac:	4805      	ldr	r0, [pc, #20]	; (80116c4 <__i2b+0x28>)
 80116ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80116b2:	f000 fb85 	bl	8011dc0 <__assert_func>
 80116b6:	2301      	movs	r3, #1
 80116b8:	6144      	str	r4, [r0, #20]
 80116ba:	6103      	str	r3, [r0, #16]
 80116bc:	bd10      	pop	{r4, pc}
 80116be:	bf00      	nop
 80116c0:	08014feb 	.word	0x08014feb
 80116c4:	08014ffc 	.word	0x08014ffc

080116c8 <__multiply>:
 80116c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116cc:	4691      	mov	r9, r2
 80116ce:	690a      	ldr	r2, [r1, #16]
 80116d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80116d4:	429a      	cmp	r2, r3
 80116d6:	bfb8      	it	lt
 80116d8:	460b      	movlt	r3, r1
 80116da:	460c      	mov	r4, r1
 80116dc:	bfbc      	itt	lt
 80116de:	464c      	movlt	r4, r9
 80116e0:	4699      	movlt	r9, r3
 80116e2:	6927      	ldr	r7, [r4, #16]
 80116e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80116e8:	68a3      	ldr	r3, [r4, #8]
 80116ea:	6861      	ldr	r1, [r4, #4]
 80116ec:	eb07 060a 	add.w	r6, r7, sl
 80116f0:	42b3      	cmp	r3, r6
 80116f2:	b085      	sub	sp, #20
 80116f4:	bfb8      	it	lt
 80116f6:	3101      	addlt	r1, #1
 80116f8:	f7ff fed8 	bl	80114ac <_Balloc>
 80116fc:	b930      	cbnz	r0, 801170c <__multiply+0x44>
 80116fe:	4602      	mov	r2, r0
 8011700:	4b44      	ldr	r3, [pc, #272]	; (8011814 <__multiply+0x14c>)
 8011702:	4845      	ldr	r0, [pc, #276]	; (8011818 <__multiply+0x150>)
 8011704:	f240 115d 	movw	r1, #349	; 0x15d
 8011708:	f000 fb5a 	bl	8011dc0 <__assert_func>
 801170c:	f100 0514 	add.w	r5, r0, #20
 8011710:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011714:	462b      	mov	r3, r5
 8011716:	2200      	movs	r2, #0
 8011718:	4543      	cmp	r3, r8
 801171a:	d321      	bcc.n	8011760 <__multiply+0x98>
 801171c:	f104 0314 	add.w	r3, r4, #20
 8011720:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011724:	f109 0314 	add.w	r3, r9, #20
 8011728:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801172c:	9202      	str	r2, [sp, #8]
 801172e:	1b3a      	subs	r2, r7, r4
 8011730:	3a15      	subs	r2, #21
 8011732:	f022 0203 	bic.w	r2, r2, #3
 8011736:	3204      	adds	r2, #4
 8011738:	f104 0115 	add.w	r1, r4, #21
 801173c:	428f      	cmp	r7, r1
 801173e:	bf38      	it	cc
 8011740:	2204      	movcc	r2, #4
 8011742:	9201      	str	r2, [sp, #4]
 8011744:	9a02      	ldr	r2, [sp, #8]
 8011746:	9303      	str	r3, [sp, #12]
 8011748:	429a      	cmp	r2, r3
 801174a:	d80c      	bhi.n	8011766 <__multiply+0x9e>
 801174c:	2e00      	cmp	r6, #0
 801174e:	dd03      	ble.n	8011758 <__multiply+0x90>
 8011750:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011754:	2b00      	cmp	r3, #0
 8011756:	d05a      	beq.n	801180e <__multiply+0x146>
 8011758:	6106      	str	r6, [r0, #16]
 801175a:	b005      	add	sp, #20
 801175c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011760:	f843 2b04 	str.w	r2, [r3], #4
 8011764:	e7d8      	b.n	8011718 <__multiply+0x50>
 8011766:	f8b3 a000 	ldrh.w	sl, [r3]
 801176a:	f1ba 0f00 	cmp.w	sl, #0
 801176e:	d024      	beq.n	80117ba <__multiply+0xf2>
 8011770:	f104 0e14 	add.w	lr, r4, #20
 8011774:	46a9      	mov	r9, r5
 8011776:	f04f 0c00 	mov.w	ip, #0
 801177a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801177e:	f8d9 1000 	ldr.w	r1, [r9]
 8011782:	fa1f fb82 	uxth.w	fp, r2
 8011786:	b289      	uxth	r1, r1
 8011788:	fb0a 110b 	mla	r1, sl, fp, r1
 801178c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011790:	f8d9 2000 	ldr.w	r2, [r9]
 8011794:	4461      	add	r1, ip
 8011796:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801179a:	fb0a c20b 	mla	r2, sl, fp, ip
 801179e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80117a2:	b289      	uxth	r1, r1
 80117a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80117a8:	4577      	cmp	r7, lr
 80117aa:	f849 1b04 	str.w	r1, [r9], #4
 80117ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80117b2:	d8e2      	bhi.n	801177a <__multiply+0xb2>
 80117b4:	9a01      	ldr	r2, [sp, #4]
 80117b6:	f845 c002 	str.w	ip, [r5, r2]
 80117ba:	9a03      	ldr	r2, [sp, #12]
 80117bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80117c0:	3304      	adds	r3, #4
 80117c2:	f1b9 0f00 	cmp.w	r9, #0
 80117c6:	d020      	beq.n	801180a <__multiply+0x142>
 80117c8:	6829      	ldr	r1, [r5, #0]
 80117ca:	f104 0c14 	add.w	ip, r4, #20
 80117ce:	46ae      	mov	lr, r5
 80117d0:	f04f 0a00 	mov.w	sl, #0
 80117d4:	f8bc b000 	ldrh.w	fp, [ip]
 80117d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80117dc:	fb09 220b 	mla	r2, r9, fp, r2
 80117e0:	4492      	add	sl, r2
 80117e2:	b289      	uxth	r1, r1
 80117e4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80117e8:	f84e 1b04 	str.w	r1, [lr], #4
 80117ec:	f85c 2b04 	ldr.w	r2, [ip], #4
 80117f0:	f8be 1000 	ldrh.w	r1, [lr]
 80117f4:	0c12      	lsrs	r2, r2, #16
 80117f6:	fb09 1102 	mla	r1, r9, r2, r1
 80117fa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80117fe:	4567      	cmp	r7, ip
 8011800:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011804:	d8e6      	bhi.n	80117d4 <__multiply+0x10c>
 8011806:	9a01      	ldr	r2, [sp, #4]
 8011808:	50a9      	str	r1, [r5, r2]
 801180a:	3504      	adds	r5, #4
 801180c:	e79a      	b.n	8011744 <__multiply+0x7c>
 801180e:	3e01      	subs	r6, #1
 8011810:	e79c      	b.n	801174c <__multiply+0x84>
 8011812:	bf00      	nop
 8011814:	08014feb 	.word	0x08014feb
 8011818:	08014ffc 	.word	0x08014ffc

0801181c <__pow5mult>:
 801181c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011820:	4615      	mov	r5, r2
 8011822:	f012 0203 	ands.w	r2, r2, #3
 8011826:	4606      	mov	r6, r0
 8011828:	460f      	mov	r7, r1
 801182a:	d007      	beq.n	801183c <__pow5mult+0x20>
 801182c:	4c25      	ldr	r4, [pc, #148]	; (80118c4 <__pow5mult+0xa8>)
 801182e:	3a01      	subs	r2, #1
 8011830:	2300      	movs	r3, #0
 8011832:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011836:	f7ff fe9b 	bl	8011570 <__multadd>
 801183a:	4607      	mov	r7, r0
 801183c:	10ad      	asrs	r5, r5, #2
 801183e:	d03d      	beq.n	80118bc <__pow5mult+0xa0>
 8011840:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011842:	b97c      	cbnz	r4, 8011864 <__pow5mult+0x48>
 8011844:	2010      	movs	r0, #16
 8011846:	f7ff fe29 	bl	801149c <malloc>
 801184a:	4602      	mov	r2, r0
 801184c:	6270      	str	r0, [r6, #36]	; 0x24
 801184e:	b928      	cbnz	r0, 801185c <__pow5mult+0x40>
 8011850:	4b1d      	ldr	r3, [pc, #116]	; (80118c8 <__pow5mult+0xac>)
 8011852:	481e      	ldr	r0, [pc, #120]	; (80118cc <__pow5mult+0xb0>)
 8011854:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011858:	f000 fab2 	bl	8011dc0 <__assert_func>
 801185c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011860:	6004      	str	r4, [r0, #0]
 8011862:	60c4      	str	r4, [r0, #12]
 8011864:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011868:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801186c:	b94c      	cbnz	r4, 8011882 <__pow5mult+0x66>
 801186e:	f240 2171 	movw	r1, #625	; 0x271
 8011872:	4630      	mov	r0, r6
 8011874:	f7ff ff12 	bl	801169c <__i2b>
 8011878:	2300      	movs	r3, #0
 801187a:	f8c8 0008 	str.w	r0, [r8, #8]
 801187e:	4604      	mov	r4, r0
 8011880:	6003      	str	r3, [r0, #0]
 8011882:	f04f 0900 	mov.w	r9, #0
 8011886:	07eb      	lsls	r3, r5, #31
 8011888:	d50a      	bpl.n	80118a0 <__pow5mult+0x84>
 801188a:	4639      	mov	r1, r7
 801188c:	4622      	mov	r2, r4
 801188e:	4630      	mov	r0, r6
 8011890:	f7ff ff1a 	bl	80116c8 <__multiply>
 8011894:	4639      	mov	r1, r7
 8011896:	4680      	mov	r8, r0
 8011898:	4630      	mov	r0, r6
 801189a:	f7ff fe47 	bl	801152c <_Bfree>
 801189e:	4647      	mov	r7, r8
 80118a0:	106d      	asrs	r5, r5, #1
 80118a2:	d00b      	beq.n	80118bc <__pow5mult+0xa0>
 80118a4:	6820      	ldr	r0, [r4, #0]
 80118a6:	b938      	cbnz	r0, 80118b8 <__pow5mult+0x9c>
 80118a8:	4622      	mov	r2, r4
 80118aa:	4621      	mov	r1, r4
 80118ac:	4630      	mov	r0, r6
 80118ae:	f7ff ff0b 	bl	80116c8 <__multiply>
 80118b2:	6020      	str	r0, [r4, #0]
 80118b4:	f8c0 9000 	str.w	r9, [r0]
 80118b8:	4604      	mov	r4, r0
 80118ba:	e7e4      	b.n	8011886 <__pow5mult+0x6a>
 80118bc:	4638      	mov	r0, r7
 80118be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80118c2:	bf00      	nop
 80118c4:	08015148 	.word	0x08015148
 80118c8:	08014f79 	.word	0x08014f79
 80118cc:	08014ffc 	.word	0x08014ffc

080118d0 <__lshift>:
 80118d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118d4:	460c      	mov	r4, r1
 80118d6:	6849      	ldr	r1, [r1, #4]
 80118d8:	6923      	ldr	r3, [r4, #16]
 80118da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80118de:	68a3      	ldr	r3, [r4, #8]
 80118e0:	4607      	mov	r7, r0
 80118e2:	4691      	mov	r9, r2
 80118e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80118e8:	f108 0601 	add.w	r6, r8, #1
 80118ec:	42b3      	cmp	r3, r6
 80118ee:	db0b      	blt.n	8011908 <__lshift+0x38>
 80118f0:	4638      	mov	r0, r7
 80118f2:	f7ff fddb 	bl	80114ac <_Balloc>
 80118f6:	4605      	mov	r5, r0
 80118f8:	b948      	cbnz	r0, 801190e <__lshift+0x3e>
 80118fa:	4602      	mov	r2, r0
 80118fc:	4b2a      	ldr	r3, [pc, #168]	; (80119a8 <__lshift+0xd8>)
 80118fe:	482b      	ldr	r0, [pc, #172]	; (80119ac <__lshift+0xdc>)
 8011900:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011904:	f000 fa5c 	bl	8011dc0 <__assert_func>
 8011908:	3101      	adds	r1, #1
 801190a:	005b      	lsls	r3, r3, #1
 801190c:	e7ee      	b.n	80118ec <__lshift+0x1c>
 801190e:	2300      	movs	r3, #0
 8011910:	f100 0114 	add.w	r1, r0, #20
 8011914:	f100 0210 	add.w	r2, r0, #16
 8011918:	4618      	mov	r0, r3
 801191a:	4553      	cmp	r3, sl
 801191c:	db37      	blt.n	801198e <__lshift+0xbe>
 801191e:	6920      	ldr	r0, [r4, #16]
 8011920:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011924:	f104 0314 	add.w	r3, r4, #20
 8011928:	f019 091f 	ands.w	r9, r9, #31
 801192c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011930:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011934:	d02f      	beq.n	8011996 <__lshift+0xc6>
 8011936:	f1c9 0e20 	rsb	lr, r9, #32
 801193a:	468a      	mov	sl, r1
 801193c:	f04f 0c00 	mov.w	ip, #0
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	fa02 f209 	lsl.w	r2, r2, r9
 8011946:	ea42 020c 	orr.w	r2, r2, ip
 801194a:	f84a 2b04 	str.w	r2, [sl], #4
 801194e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011952:	4298      	cmp	r0, r3
 8011954:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011958:	d8f2      	bhi.n	8011940 <__lshift+0x70>
 801195a:	1b03      	subs	r3, r0, r4
 801195c:	3b15      	subs	r3, #21
 801195e:	f023 0303 	bic.w	r3, r3, #3
 8011962:	3304      	adds	r3, #4
 8011964:	f104 0215 	add.w	r2, r4, #21
 8011968:	4290      	cmp	r0, r2
 801196a:	bf38      	it	cc
 801196c:	2304      	movcc	r3, #4
 801196e:	f841 c003 	str.w	ip, [r1, r3]
 8011972:	f1bc 0f00 	cmp.w	ip, #0
 8011976:	d001      	beq.n	801197c <__lshift+0xac>
 8011978:	f108 0602 	add.w	r6, r8, #2
 801197c:	3e01      	subs	r6, #1
 801197e:	4638      	mov	r0, r7
 8011980:	612e      	str	r6, [r5, #16]
 8011982:	4621      	mov	r1, r4
 8011984:	f7ff fdd2 	bl	801152c <_Bfree>
 8011988:	4628      	mov	r0, r5
 801198a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801198e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011992:	3301      	adds	r3, #1
 8011994:	e7c1      	b.n	801191a <__lshift+0x4a>
 8011996:	3904      	subs	r1, #4
 8011998:	f853 2b04 	ldr.w	r2, [r3], #4
 801199c:	f841 2f04 	str.w	r2, [r1, #4]!
 80119a0:	4298      	cmp	r0, r3
 80119a2:	d8f9      	bhi.n	8011998 <__lshift+0xc8>
 80119a4:	e7ea      	b.n	801197c <__lshift+0xac>
 80119a6:	bf00      	nop
 80119a8:	08014feb 	.word	0x08014feb
 80119ac:	08014ffc 	.word	0x08014ffc

080119b0 <__mcmp>:
 80119b0:	b530      	push	{r4, r5, lr}
 80119b2:	6902      	ldr	r2, [r0, #16]
 80119b4:	690c      	ldr	r4, [r1, #16]
 80119b6:	1b12      	subs	r2, r2, r4
 80119b8:	d10e      	bne.n	80119d8 <__mcmp+0x28>
 80119ba:	f100 0314 	add.w	r3, r0, #20
 80119be:	3114      	adds	r1, #20
 80119c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80119c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80119c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80119cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80119d0:	42a5      	cmp	r5, r4
 80119d2:	d003      	beq.n	80119dc <__mcmp+0x2c>
 80119d4:	d305      	bcc.n	80119e2 <__mcmp+0x32>
 80119d6:	2201      	movs	r2, #1
 80119d8:	4610      	mov	r0, r2
 80119da:	bd30      	pop	{r4, r5, pc}
 80119dc:	4283      	cmp	r3, r0
 80119de:	d3f3      	bcc.n	80119c8 <__mcmp+0x18>
 80119e0:	e7fa      	b.n	80119d8 <__mcmp+0x28>
 80119e2:	f04f 32ff 	mov.w	r2, #4294967295
 80119e6:	e7f7      	b.n	80119d8 <__mcmp+0x28>

080119e8 <__mdiff>:
 80119e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119ec:	460c      	mov	r4, r1
 80119ee:	4606      	mov	r6, r0
 80119f0:	4611      	mov	r1, r2
 80119f2:	4620      	mov	r0, r4
 80119f4:	4690      	mov	r8, r2
 80119f6:	f7ff ffdb 	bl	80119b0 <__mcmp>
 80119fa:	1e05      	subs	r5, r0, #0
 80119fc:	d110      	bne.n	8011a20 <__mdiff+0x38>
 80119fe:	4629      	mov	r1, r5
 8011a00:	4630      	mov	r0, r6
 8011a02:	f7ff fd53 	bl	80114ac <_Balloc>
 8011a06:	b930      	cbnz	r0, 8011a16 <__mdiff+0x2e>
 8011a08:	4b3a      	ldr	r3, [pc, #232]	; (8011af4 <__mdiff+0x10c>)
 8011a0a:	4602      	mov	r2, r0
 8011a0c:	f240 2132 	movw	r1, #562	; 0x232
 8011a10:	4839      	ldr	r0, [pc, #228]	; (8011af8 <__mdiff+0x110>)
 8011a12:	f000 f9d5 	bl	8011dc0 <__assert_func>
 8011a16:	2301      	movs	r3, #1
 8011a18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011a1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a20:	bfa4      	itt	ge
 8011a22:	4643      	movge	r3, r8
 8011a24:	46a0      	movge	r8, r4
 8011a26:	4630      	mov	r0, r6
 8011a28:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011a2c:	bfa6      	itte	ge
 8011a2e:	461c      	movge	r4, r3
 8011a30:	2500      	movge	r5, #0
 8011a32:	2501      	movlt	r5, #1
 8011a34:	f7ff fd3a 	bl	80114ac <_Balloc>
 8011a38:	b920      	cbnz	r0, 8011a44 <__mdiff+0x5c>
 8011a3a:	4b2e      	ldr	r3, [pc, #184]	; (8011af4 <__mdiff+0x10c>)
 8011a3c:	4602      	mov	r2, r0
 8011a3e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011a42:	e7e5      	b.n	8011a10 <__mdiff+0x28>
 8011a44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011a48:	6926      	ldr	r6, [r4, #16]
 8011a4a:	60c5      	str	r5, [r0, #12]
 8011a4c:	f104 0914 	add.w	r9, r4, #20
 8011a50:	f108 0514 	add.w	r5, r8, #20
 8011a54:	f100 0e14 	add.w	lr, r0, #20
 8011a58:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011a5c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011a60:	f108 0210 	add.w	r2, r8, #16
 8011a64:	46f2      	mov	sl, lr
 8011a66:	2100      	movs	r1, #0
 8011a68:	f859 3b04 	ldr.w	r3, [r9], #4
 8011a6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011a70:	fa1f f883 	uxth.w	r8, r3
 8011a74:	fa11 f18b 	uxtah	r1, r1, fp
 8011a78:	0c1b      	lsrs	r3, r3, #16
 8011a7a:	eba1 0808 	sub.w	r8, r1, r8
 8011a7e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011a82:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011a86:	fa1f f888 	uxth.w	r8, r8
 8011a8a:	1419      	asrs	r1, r3, #16
 8011a8c:	454e      	cmp	r6, r9
 8011a8e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011a92:	f84a 3b04 	str.w	r3, [sl], #4
 8011a96:	d8e7      	bhi.n	8011a68 <__mdiff+0x80>
 8011a98:	1b33      	subs	r3, r6, r4
 8011a9a:	3b15      	subs	r3, #21
 8011a9c:	f023 0303 	bic.w	r3, r3, #3
 8011aa0:	3304      	adds	r3, #4
 8011aa2:	3415      	adds	r4, #21
 8011aa4:	42a6      	cmp	r6, r4
 8011aa6:	bf38      	it	cc
 8011aa8:	2304      	movcc	r3, #4
 8011aaa:	441d      	add	r5, r3
 8011aac:	4473      	add	r3, lr
 8011aae:	469e      	mov	lr, r3
 8011ab0:	462e      	mov	r6, r5
 8011ab2:	4566      	cmp	r6, ip
 8011ab4:	d30e      	bcc.n	8011ad4 <__mdiff+0xec>
 8011ab6:	f10c 0203 	add.w	r2, ip, #3
 8011aba:	1b52      	subs	r2, r2, r5
 8011abc:	f022 0203 	bic.w	r2, r2, #3
 8011ac0:	3d03      	subs	r5, #3
 8011ac2:	45ac      	cmp	ip, r5
 8011ac4:	bf38      	it	cc
 8011ac6:	2200      	movcc	r2, #0
 8011ac8:	441a      	add	r2, r3
 8011aca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011ace:	b17b      	cbz	r3, 8011af0 <__mdiff+0x108>
 8011ad0:	6107      	str	r7, [r0, #16]
 8011ad2:	e7a3      	b.n	8011a1c <__mdiff+0x34>
 8011ad4:	f856 8b04 	ldr.w	r8, [r6], #4
 8011ad8:	fa11 f288 	uxtah	r2, r1, r8
 8011adc:	1414      	asrs	r4, r2, #16
 8011ade:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011ae2:	b292      	uxth	r2, r2
 8011ae4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011ae8:	f84e 2b04 	str.w	r2, [lr], #4
 8011aec:	1421      	asrs	r1, r4, #16
 8011aee:	e7e0      	b.n	8011ab2 <__mdiff+0xca>
 8011af0:	3f01      	subs	r7, #1
 8011af2:	e7ea      	b.n	8011aca <__mdiff+0xe2>
 8011af4:	08014feb 	.word	0x08014feb
 8011af8:	08014ffc 	.word	0x08014ffc

08011afc <__d2b>:
 8011afc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011b00:	4689      	mov	r9, r1
 8011b02:	2101      	movs	r1, #1
 8011b04:	ec57 6b10 	vmov	r6, r7, d0
 8011b08:	4690      	mov	r8, r2
 8011b0a:	f7ff fccf 	bl	80114ac <_Balloc>
 8011b0e:	4604      	mov	r4, r0
 8011b10:	b930      	cbnz	r0, 8011b20 <__d2b+0x24>
 8011b12:	4602      	mov	r2, r0
 8011b14:	4b25      	ldr	r3, [pc, #148]	; (8011bac <__d2b+0xb0>)
 8011b16:	4826      	ldr	r0, [pc, #152]	; (8011bb0 <__d2b+0xb4>)
 8011b18:	f240 310a 	movw	r1, #778	; 0x30a
 8011b1c:	f000 f950 	bl	8011dc0 <__assert_func>
 8011b20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011b24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011b28:	bb35      	cbnz	r5, 8011b78 <__d2b+0x7c>
 8011b2a:	2e00      	cmp	r6, #0
 8011b2c:	9301      	str	r3, [sp, #4]
 8011b2e:	d028      	beq.n	8011b82 <__d2b+0x86>
 8011b30:	4668      	mov	r0, sp
 8011b32:	9600      	str	r6, [sp, #0]
 8011b34:	f7ff fd82 	bl	801163c <__lo0bits>
 8011b38:	9900      	ldr	r1, [sp, #0]
 8011b3a:	b300      	cbz	r0, 8011b7e <__d2b+0x82>
 8011b3c:	9a01      	ldr	r2, [sp, #4]
 8011b3e:	f1c0 0320 	rsb	r3, r0, #32
 8011b42:	fa02 f303 	lsl.w	r3, r2, r3
 8011b46:	430b      	orrs	r3, r1
 8011b48:	40c2      	lsrs	r2, r0
 8011b4a:	6163      	str	r3, [r4, #20]
 8011b4c:	9201      	str	r2, [sp, #4]
 8011b4e:	9b01      	ldr	r3, [sp, #4]
 8011b50:	61a3      	str	r3, [r4, #24]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	bf14      	ite	ne
 8011b56:	2202      	movne	r2, #2
 8011b58:	2201      	moveq	r2, #1
 8011b5a:	6122      	str	r2, [r4, #16]
 8011b5c:	b1d5      	cbz	r5, 8011b94 <__d2b+0x98>
 8011b5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011b62:	4405      	add	r5, r0
 8011b64:	f8c9 5000 	str.w	r5, [r9]
 8011b68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011b6c:	f8c8 0000 	str.w	r0, [r8]
 8011b70:	4620      	mov	r0, r4
 8011b72:	b003      	add	sp, #12
 8011b74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011b7c:	e7d5      	b.n	8011b2a <__d2b+0x2e>
 8011b7e:	6161      	str	r1, [r4, #20]
 8011b80:	e7e5      	b.n	8011b4e <__d2b+0x52>
 8011b82:	a801      	add	r0, sp, #4
 8011b84:	f7ff fd5a 	bl	801163c <__lo0bits>
 8011b88:	9b01      	ldr	r3, [sp, #4]
 8011b8a:	6163      	str	r3, [r4, #20]
 8011b8c:	2201      	movs	r2, #1
 8011b8e:	6122      	str	r2, [r4, #16]
 8011b90:	3020      	adds	r0, #32
 8011b92:	e7e3      	b.n	8011b5c <__d2b+0x60>
 8011b94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011b98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011b9c:	f8c9 0000 	str.w	r0, [r9]
 8011ba0:	6918      	ldr	r0, [r3, #16]
 8011ba2:	f7ff fd2b 	bl	80115fc <__hi0bits>
 8011ba6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011baa:	e7df      	b.n	8011b6c <__d2b+0x70>
 8011bac:	08014feb 	.word	0x08014feb
 8011bb0:	08014ffc 	.word	0x08014ffc

08011bb4 <_calloc_r>:
 8011bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011bb6:	fba1 2402 	umull	r2, r4, r1, r2
 8011bba:	b94c      	cbnz	r4, 8011bd0 <_calloc_r+0x1c>
 8011bbc:	4611      	mov	r1, r2
 8011bbe:	9201      	str	r2, [sp, #4]
 8011bc0:	f000 f87a 	bl	8011cb8 <_malloc_r>
 8011bc4:	9a01      	ldr	r2, [sp, #4]
 8011bc6:	4605      	mov	r5, r0
 8011bc8:	b930      	cbnz	r0, 8011bd8 <_calloc_r+0x24>
 8011bca:	4628      	mov	r0, r5
 8011bcc:	b003      	add	sp, #12
 8011bce:	bd30      	pop	{r4, r5, pc}
 8011bd0:	220c      	movs	r2, #12
 8011bd2:	6002      	str	r2, [r0, #0]
 8011bd4:	2500      	movs	r5, #0
 8011bd6:	e7f8      	b.n	8011bca <_calloc_r+0x16>
 8011bd8:	4621      	mov	r1, r4
 8011bda:	f7fe f96f 	bl	800febc <memset>
 8011bde:	e7f4      	b.n	8011bca <_calloc_r+0x16>

08011be0 <_free_r>:
 8011be0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011be2:	2900      	cmp	r1, #0
 8011be4:	d044      	beq.n	8011c70 <_free_r+0x90>
 8011be6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011bea:	9001      	str	r0, [sp, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	f1a1 0404 	sub.w	r4, r1, #4
 8011bf2:	bfb8      	it	lt
 8011bf4:	18e4      	addlt	r4, r4, r3
 8011bf6:	f000 f925 	bl	8011e44 <__malloc_lock>
 8011bfa:	4a1e      	ldr	r2, [pc, #120]	; (8011c74 <_free_r+0x94>)
 8011bfc:	9801      	ldr	r0, [sp, #4]
 8011bfe:	6813      	ldr	r3, [r2, #0]
 8011c00:	b933      	cbnz	r3, 8011c10 <_free_r+0x30>
 8011c02:	6063      	str	r3, [r4, #4]
 8011c04:	6014      	str	r4, [r2, #0]
 8011c06:	b003      	add	sp, #12
 8011c08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011c0c:	f000 b920 	b.w	8011e50 <__malloc_unlock>
 8011c10:	42a3      	cmp	r3, r4
 8011c12:	d908      	bls.n	8011c26 <_free_r+0x46>
 8011c14:	6825      	ldr	r5, [r4, #0]
 8011c16:	1961      	adds	r1, r4, r5
 8011c18:	428b      	cmp	r3, r1
 8011c1a:	bf01      	itttt	eq
 8011c1c:	6819      	ldreq	r1, [r3, #0]
 8011c1e:	685b      	ldreq	r3, [r3, #4]
 8011c20:	1949      	addeq	r1, r1, r5
 8011c22:	6021      	streq	r1, [r4, #0]
 8011c24:	e7ed      	b.n	8011c02 <_free_r+0x22>
 8011c26:	461a      	mov	r2, r3
 8011c28:	685b      	ldr	r3, [r3, #4]
 8011c2a:	b10b      	cbz	r3, 8011c30 <_free_r+0x50>
 8011c2c:	42a3      	cmp	r3, r4
 8011c2e:	d9fa      	bls.n	8011c26 <_free_r+0x46>
 8011c30:	6811      	ldr	r1, [r2, #0]
 8011c32:	1855      	adds	r5, r2, r1
 8011c34:	42a5      	cmp	r5, r4
 8011c36:	d10b      	bne.n	8011c50 <_free_r+0x70>
 8011c38:	6824      	ldr	r4, [r4, #0]
 8011c3a:	4421      	add	r1, r4
 8011c3c:	1854      	adds	r4, r2, r1
 8011c3e:	42a3      	cmp	r3, r4
 8011c40:	6011      	str	r1, [r2, #0]
 8011c42:	d1e0      	bne.n	8011c06 <_free_r+0x26>
 8011c44:	681c      	ldr	r4, [r3, #0]
 8011c46:	685b      	ldr	r3, [r3, #4]
 8011c48:	6053      	str	r3, [r2, #4]
 8011c4a:	4421      	add	r1, r4
 8011c4c:	6011      	str	r1, [r2, #0]
 8011c4e:	e7da      	b.n	8011c06 <_free_r+0x26>
 8011c50:	d902      	bls.n	8011c58 <_free_r+0x78>
 8011c52:	230c      	movs	r3, #12
 8011c54:	6003      	str	r3, [r0, #0]
 8011c56:	e7d6      	b.n	8011c06 <_free_r+0x26>
 8011c58:	6825      	ldr	r5, [r4, #0]
 8011c5a:	1961      	adds	r1, r4, r5
 8011c5c:	428b      	cmp	r3, r1
 8011c5e:	bf04      	itt	eq
 8011c60:	6819      	ldreq	r1, [r3, #0]
 8011c62:	685b      	ldreq	r3, [r3, #4]
 8011c64:	6063      	str	r3, [r4, #4]
 8011c66:	bf04      	itt	eq
 8011c68:	1949      	addeq	r1, r1, r5
 8011c6a:	6021      	streq	r1, [r4, #0]
 8011c6c:	6054      	str	r4, [r2, #4]
 8011c6e:	e7ca      	b.n	8011c06 <_free_r+0x26>
 8011c70:	b003      	add	sp, #12
 8011c72:	bd30      	pop	{r4, r5, pc}
 8011c74:	200068b8 	.word	0x200068b8

08011c78 <sbrk_aligned>:
 8011c78:	b570      	push	{r4, r5, r6, lr}
 8011c7a:	4e0e      	ldr	r6, [pc, #56]	; (8011cb4 <sbrk_aligned+0x3c>)
 8011c7c:	460c      	mov	r4, r1
 8011c7e:	6831      	ldr	r1, [r6, #0]
 8011c80:	4605      	mov	r5, r0
 8011c82:	b911      	cbnz	r1, 8011c8a <sbrk_aligned+0x12>
 8011c84:	f000 f88c 	bl	8011da0 <_sbrk_r>
 8011c88:	6030      	str	r0, [r6, #0]
 8011c8a:	4621      	mov	r1, r4
 8011c8c:	4628      	mov	r0, r5
 8011c8e:	f000 f887 	bl	8011da0 <_sbrk_r>
 8011c92:	1c43      	adds	r3, r0, #1
 8011c94:	d00a      	beq.n	8011cac <sbrk_aligned+0x34>
 8011c96:	1cc4      	adds	r4, r0, #3
 8011c98:	f024 0403 	bic.w	r4, r4, #3
 8011c9c:	42a0      	cmp	r0, r4
 8011c9e:	d007      	beq.n	8011cb0 <sbrk_aligned+0x38>
 8011ca0:	1a21      	subs	r1, r4, r0
 8011ca2:	4628      	mov	r0, r5
 8011ca4:	f000 f87c 	bl	8011da0 <_sbrk_r>
 8011ca8:	3001      	adds	r0, #1
 8011caa:	d101      	bne.n	8011cb0 <sbrk_aligned+0x38>
 8011cac:	f04f 34ff 	mov.w	r4, #4294967295
 8011cb0:	4620      	mov	r0, r4
 8011cb2:	bd70      	pop	{r4, r5, r6, pc}
 8011cb4:	200068bc 	.word	0x200068bc

08011cb8 <_malloc_r>:
 8011cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cbc:	1ccd      	adds	r5, r1, #3
 8011cbe:	f025 0503 	bic.w	r5, r5, #3
 8011cc2:	3508      	adds	r5, #8
 8011cc4:	2d0c      	cmp	r5, #12
 8011cc6:	bf38      	it	cc
 8011cc8:	250c      	movcc	r5, #12
 8011cca:	2d00      	cmp	r5, #0
 8011ccc:	4607      	mov	r7, r0
 8011cce:	db01      	blt.n	8011cd4 <_malloc_r+0x1c>
 8011cd0:	42a9      	cmp	r1, r5
 8011cd2:	d905      	bls.n	8011ce0 <_malloc_r+0x28>
 8011cd4:	230c      	movs	r3, #12
 8011cd6:	603b      	str	r3, [r7, #0]
 8011cd8:	2600      	movs	r6, #0
 8011cda:	4630      	mov	r0, r6
 8011cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ce0:	4e2e      	ldr	r6, [pc, #184]	; (8011d9c <_malloc_r+0xe4>)
 8011ce2:	f000 f8af 	bl	8011e44 <__malloc_lock>
 8011ce6:	6833      	ldr	r3, [r6, #0]
 8011ce8:	461c      	mov	r4, r3
 8011cea:	bb34      	cbnz	r4, 8011d3a <_malloc_r+0x82>
 8011cec:	4629      	mov	r1, r5
 8011cee:	4638      	mov	r0, r7
 8011cf0:	f7ff ffc2 	bl	8011c78 <sbrk_aligned>
 8011cf4:	1c43      	adds	r3, r0, #1
 8011cf6:	4604      	mov	r4, r0
 8011cf8:	d14d      	bne.n	8011d96 <_malloc_r+0xde>
 8011cfa:	6834      	ldr	r4, [r6, #0]
 8011cfc:	4626      	mov	r6, r4
 8011cfe:	2e00      	cmp	r6, #0
 8011d00:	d140      	bne.n	8011d84 <_malloc_r+0xcc>
 8011d02:	6823      	ldr	r3, [r4, #0]
 8011d04:	4631      	mov	r1, r6
 8011d06:	4638      	mov	r0, r7
 8011d08:	eb04 0803 	add.w	r8, r4, r3
 8011d0c:	f000 f848 	bl	8011da0 <_sbrk_r>
 8011d10:	4580      	cmp	r8, r0
 8011d12:	d13a      	bne.n	8011d8a <_malloc_r+0xd2>
 8011d14:	6821      	ldr	r1, [r4, #0]
 8011d16:	3503      	adds	r5, #3
 8011d18:	1a6d      	subs	r5, r5, r1
 8011d1a:	f025 0503 	bic.w	r5, r5, #3
 8011d1e:	3508      	adds	r5, #8
 8011d20:	2d0c      	cmp	r5, #12
 8011d22:	bf38      	it	cc
 8011d24:	250c      	movcc	r5, #12
 8011d26:	4629      	mov	r1, r5
 8011d28:	4638      	mov	r0, r7
 8011d2a:	f7ff ffa5 	bl	8011c78 <sbrk_aligned>
 8011d2e:	3001      	adds	r0, #1
 8011d30:	d02b      	beq.n	8011d8a <_malloc_r+0xd2>
 8011d32:	6823      	ldr	r3, [r4, #0]
 8011d34:	442b      	add	r3, r5
 8011d36:	6023      	str	r3, [r4, #0]
 8011d38:	e00e      	b.n	8011d58 <_malloc_r+0xa0>
 8011d3a:	6822      	ldr	r2, [r4, #0]
 8011d3c:	1b52      	subs	r2, r2, r5
 8011d3e:	d41e      	bmi.n	8011d7e <_malloc_r+0xc6>
 8011d40:	2a0b      	cmp	r2, #11
 8011d42:	d916      	bls.n	8011d72 <_malloc_r+0xba>
 8011d44:	1961      	adds	r1, r4, r5
 8011d46:	42a3      	cmp	r3, r4
 8011d48:	6025      	str	r5, [r4, #0]
 8011d4a:	bf18      	it	ne
 8011d4c:	6059      	strne	r1, [r3, #4]
 8011d4e:	6863      	ldr	r3, [r4, #4]
 8011d50:	bf08      	it	eq
 8011d52:	6031      	streq	r1, [r6, #0]
 8011d54:	5162      	str	r2, [r4, r5]
 8011d56:	604b      	str	r3, [r1, #4]
 8011d58:	4638      	mov	r0, r7
 8011d5a:	f104 060b 	add.w	r6, r4, #11
 8011d5e:	f000 f877 	bl	8011e50 <__malloc_unlock>
 8011d62:	f026 0607 	bic.w	r6, r6, #7
 8011d66:	1d23      	adds	r3, r4, #4
 8011d68:	1af2      	subs	r2, r6, r3
 8011d6a:	d0b6      	beq.n	8011cda <_malloc_r+0x22>
 8011d6c:	1b9b      	subs	r3, r3, r6
 8011d6e:	50a3      	str	r3, [r4, r2]
 8011d70:	e7b3      	b.n	8011cda <_malloc_r+0x22>
 8011d72:	6862      	ldr	r2, [r4, #4]
 8011d74:	42a3      	cmp	r3, r4
 8011d76:	bf0c      	ite	eq
 8011d78:	6032      	streq	r2, [r6, #0]
 8011d7a:	605a      	strne	r2, [r3, #4]
 8011d7c:	e7ec      	b.n	8011d58 <_malloc_r+0xa0>
 8011d7e:	4623      	mov	r3, r4
 8011d80:	6864      	ldr	r4, [r4, #4]
 8011d82:	e7b2      	b.n	8011cea <_malloc_r+0x32>
 8011d84:	4634      	mov	r4, r6
 8011d86:	6876      	ldr	r6, [r6, #4]
 8011d88:	e7b9      	b.n	8011cfe <_malloc_r+0x46>
 8011d8a:	230c      	movs	r3, #12
 8011d8c:	603b      	str	r3, [r7, #0]
 8011d8e:	4638      	mov	r0, r7
 8011d90:	f000 f85e 	bl	8011e50 <__malloc_unlock>
 8011d94:	e7a1      	b.n	8011cda <_malloc_r+0x22>
 8011d96:	6025      	str	r5, [r4, #0]
 8011d98:	e7de      	b.n	8011d58 <_malloc_r+0xa0>
 8011d9a:	bf00      	nop
 8011d9c:	200068b8 	.word	0x200068b8

08011da0 <_sbrk_r>:
 8011da0:	b538      	push	{r3, r4, r5, lr}
 8011da2:	4d06      	ldr	r5, [pc, #24]	; (8011dbc <_sbrk_r+0x1c>)
 8011da4:	2300      	movs	r3, #0
 8011da6:	4604      	mov	r4, r0
 8011da8:	4608      	mov	r0, r1
 8011daa:	602b      	str	r3, [r5, #0]
 8011dac:	f7f2 fa2a 	bl	8004204 <_sbrk>
 8011db0:	1c43      	adds	r3, r0, #1
 8011db2:	d102      	bne.n	8011dba <_sbrk_r+0x1a>
 8011db4:	682b      	ldr	r3, [r5, #0]
 8011db6:	b103      	cbz	r3, 8011dba <_sbrk_r+0x1a>
 8011db8:	6023      	str	r3, [r4, #0]
 8011dba:	bd38      	pop	{r3, r4, r5, pc}
 8011dbc:	200068c0 	.word	0x200068c0

08011dc0 <__assert_func>:
 8011dc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011dc2:	4614      	mov	r4, r2
 8011dc4:	461a      	mov	r2, r3
 8011dc6:	4b09      	ldr	r3, [pc, #36]	; (8011dec <__assert_func+0x2c>)
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	4605      	mov	r5, r0
 8011dcc:	68d8      	ldr	r0, [r3, #12]
 8011dce:	b14c      	cbz	r4, 8011de4 <__assert_func+0x24>
 8011dd0:	4b07      	ldr	r3, [pc, #28]	; (8011df0 <__assert_func+0x30>)
 8011dd2:	9100      	str	r1, [sp, #0]
 8011dd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011dd8:	4906      	ldr	r1, [pc, #24]	; (8011df4 <__assert_func+0x34>)
 8011dda:	462b      	mov	r3, r5
 8011ddc:	f000 f80e 	bl	8011dfc <fiprintf>
 8011de0:	f000 fa64 	bl	80122ac <abort>
 8011de4:	4b04      	ldr	r3, [pc, #16]	; (8011df8 <__assert_func+0x38>)
 8011de6:	461c      	mov	r4, r3
 8011de8:	e7f3      	b.n	8011dd2 <__assert_func+0x12>
 8011dea:	bf00      	nop
 8011dec:	2000001c 	.word	0x2000001c
 8011df0:	08015154 	.word	0x08015154
 8011df4:	08015161 	.word	0x08015161
 8011df8:	0801518f 	.word	0x0801518f

08011dfc <fiprintf>:
 8011dfc:	b40e      	push	{r1, r2, r3}
 8011dfe:	b503      	push	{r0, r1, lr}
 8011e00:	4601      	mov	r1, r0
 8011e02:	ab03      	add	r3, sp, #12
 8011e04:	4805      	ldr	r0, [pc, #20]	; (8011e1c <fiprintf+0x20>)
 8011e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e0a:	6800      	ldr	r0, [r0, #0]
 8011e0c:	9301      	str	r3, [sp, #4]
 8011e0e:	f000 f84f 	bl	8011eb0 <_vfiprintf_r>
 8011e12:	b002      	add	sp, #8
 8011e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e18:	b003      	add	sp, #12
 8011e1a:	4770      	bx	lr
 8011e1c:	2000001c 	.word	0x2000001c

08011e20 <__ascii_mbtowc>:
 8011e20:	b082      	sub	sp, #8
 8011e22:	b901      	cbnz	r1, 8011e26 <__ascii_mbtowc+0x6>
 8011e24:	a901      	add	r1, sp, #4
 8011e26:	b142      	cbz	r2, 8011e3a <__ascii_mbtowc+0x1a>
 8011e28:	b14b      	cbz	r3, 8011e3e <__ascii_mbtowc+0x1e>
 8011e2a:	7813      	ldrb	r3, [r2, #0]
 8011e2c:	600b      	str	r3, [r1, #0]
 8011e2e:	7812      	ldrb	r2, [r2, #0]
 8011e30:	1e10      	subs	r0, r2, #0
 8011e32:	bf18      	it	ne
 8011e34:	2001      	movne	r0, #1
 8011e36:	b002      	add	sp, #8
 8011e38:	4770      	bx	lr
 8011e3a:	4610      	mov	r0, r2
 8011e3c:	e7fb      	b.n	8011e36 <__ascii_mbtowc+0x16>
 8011e3e:	f06f 0001 	mvn.w	r0, #1
 8011e42:	e7f8      	b.n	8011e36 <__ascii_mbtowc+0x16>

08011e44 <__malloc_lock>:
 8011e44:	4801      	ldr	r0, [pc, #4]	; (8011e4c <__malloc_lock+0x8>)
 8011e46:	f000 bbf1 	b.w	801262c <__retarget_lock_acquire_recursive>
 8011e4a:	bf00      	nop
 8011e4c:	200068c4 	.word	0x200068c4

08011e50 <__malloc_unlock>:
 8011e50:	4801      	ldr	r0, [pc, #4]	; (8011e58 <__malloc_unlock+0x8>)
 8011e52:	f000 bbec 	b.w	801262e <__retarget_lock_release_recursive>
 8011e56:	bf00      	nop
 8011e58:	200068c4 	.word	0x200068c4

08011e5c <__sfputc_r>:
 8011e5c:	6893      	ldr	r3, [r2, #8]
 8011e5e:	3b01      	subs	r3, #1
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	b410      	push	{r4}
 8011e64:	6093      	str	r3, [r2, #8]
 8011e66:	da08      	bge.n	8011e7a <__sfputc_r+0x1e>
 8011e68:	6994      	ldr	r4, [r2, #24]
 8011e6a:	42a3      	cmp	r3, r4
 8011e6c:	db01      	blt.n	8011e72 <__sfputc_r+0x16>
 8011e6e:	290a      	cmp	r1, #10
 8011e70:	d103      	bne.n	8011e7a <__sfputc_r+0x1e>
 8011e72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e76:	f000 b94b 	b.w	8012110 <__swbuf_r>
 8011e7a:	6813      	ldr	r3, [r2, #0]
 8011e7c:	1c58      	adds	r0, r3, #1
 8011e7e:	6010      	str	r0, [r2, #0]
 8011e80:	7019      	strb	r1, [r3, #0]
 8011e82:	4608      	mov	r0, r1
 8011e84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e88:	4770      	bx	lr

08011e8a <__sfputs_r>:
 8011e8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e8c:	4606      	mov	r6, r0
 8011e8e:	460f      	mov	r7, r1
 8011e90:	4614      	mov	r4, r2
 8011e92:	18d5      	adds	r5, r2, r3
 8011e94:	42ac      	cmp	r4, r5
 8011e96:	d101      	bne.n	8011e9c <__sfputs_r+0x12>
 8011e98:	2000      	movs	r0, #0
 8011e9a:	e007      	b.n	8011eac <__sfputs_r+0x22>
 8011e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ea0:	463a      	mov	r2, r7
 8011ea2:	4630      	mov	r0, r6
 8011ea4:	f7ff ffda 	bl	8011e5c <__sfputc_r>
 8011ea8:	1c43      	adds	r3, r0, #1
 8011eaa:	d1f3      	bne.n	8011e94 <__sfputs_r+0xa>
 8011eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011eb0 <_vfiprintf_r>:
 8011eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011eb4:	460d      	mov	r5, r1
 8011eb6:	b09d      	sub	sp, #116	; 0x74
 8011eb8:	4614      	mov	r4, r2
 8011eba:	4698      	mov	r8, r3
 8011ebc:	4606      	mov	r6, r0
 8011ebe:	b118      	cbz	r0, 8011ec8 <_vfiprintf_r+0x18>
 8011ec0:	6983      	ldr	r3, [r0, #24]
 8011ec2:	b90b      	cbnz	r3, 8011ec8 <_vfiprintf_r+0x18>
 8011ec4:	f000 fb14 	bl	80124f0 <__sinit>
 8011ec8:	4b89      	ldr	r3, [pc, #548]	; (80120f0 <_vfiprintf_r+0x240>)
 8011eca:	429d      	cmp	r5, r3
 8011ecc:	d11b      	bne.n	8011f06 <_vfiprintf_r+0x56>
 8011ece:	6875      	ldr	r5, [r6, #4]
 8011ed0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ed2:	07d9      	lsls	r1, r3, #31
 8011ed4:	d405      	bmi.n	8011ee2 <_vfiprintf_r+0x32>
 8011ed6:	89ab      	ldrh	r3, [r5, #12]
 8011ed8:	059a      	lsls	r2, r3, #22
 8011eda:	d402      	bmi.n	8011ee2 <_vfiprintf_r+0x32>
 8011edc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ede:	f000 fba5 	bl	801262c <__retarget_lock_acquire_recursive>
 8011ee2:	89ab      	ldrh	r3, [r5, #12]
 8011ee4:	071b      	lsls	r3, r3, #28
 8011ee6:	d501      	bpl.n	8011eec <_vfiprintf_r+0x3c>
 8011ee8:	692b      	ldr	r3, [r5, #16]
 8011eea:	b9eb      	cbnz	r3, 8011f28 <_vfiprintf_r+0x78>
 8011eec:	4629      	mov	r1, r5
 8011eee:	4630      	mov	r0, r6
 8011ef0:	f000 f96e 	bl	80121d0 <__swsetup_r>
 8011ef4:	b1c0      	cbz	r0, 8011f28 <_vfiprintf_r+0x78>
 8011ef6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ef8:	07dc      	lsls	r4, r3, #31
 8011efa:	d50e      	bpl.n	8011f1a <_vfiprintf_r+0x6a>
 8011efc:	f04f 30ff 	mov.w	r0, #4294967295
 8011f00:	b01d      	add	sp, #116	; 0x74
 8011f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f06:	4b7b      	ldr	r3, [pc, #492]	; (80120f4 <_vfiprintf_r+0x244>)
 8011f08:	429d      	cmp	r5, r3
 8011f0a:	d101      	bne.n	8011f10 <_vfiprintf_r+0x60>
 8011f0c:	68b5      	ldr	r5, [r6, #8]
 8011f0e:	e7df      	b.n	8011ed0 <_vfiprintf_r+0x20>
 8011f10:	4b79      	ldr	r3, [pc, #484]	; (80120f8 <_vfiprintf_r+0x248>)
 8011f12:	429d      	cmp	r5, r3
 8011f14:	bf08      	it	eq
 8011f16:	68f5      	ldreq	r5, [r6, #12]
 8011f18:	e7da      	b.n	8011ed0 <_vfiprintf_r+0x20>
 8011f1a:	89ab      	ldrh	r3, [r5, #12]
 8011f1c:	0598      	lsls	r0, r3, #22
 8011f1e:	d4ed      	bmi.n	8011efc <_vfiprintf_r+0x4c>
 8011f20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f22:	f000 fb84 	bl	801262e <__retarget_lock_release_recursive>
 8011f26:	e7e9      	b.n	8011efc <_vfiprintf_r+0x4c>
 8011f28:	2300      	movs	r3, #0
 8011f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8011f2c:	2320      	movs	r3, #32
 8011f2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f32:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f36:	2330      	movs	r3, #48	; 0x30
 8011f38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80120fc <_vfiprintf_r+0x24c>
 8011f3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f40:	f04f 0901 	mov.w	r9, #1
 8011f44:	4623      	mov	r3, r4
 8011f46:	469a      	mov	sl, r3
 8011f48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f4c:	b10a      	cbz	r2, 8011f52 <_vfiprintf_r+0xa2>
 8011f4e:	2a25      	cmp	r2, #37	; 0x25
 8011f50:	d1f9      	bne.n	8011f46 <_vfiprintf_r+0x96>
 8011f52:	ebba 0b04 	subs.w	fp, sl, r4
 8011f56:	d00b      	beq.n	8011f70 <_vfiprintf_r+0xc0>
 8011f58:	465b      	mov	r3, fp
 8011f5a:	4622      	mov	r2, r4
 8011f5c:	4629      	mov	r1, r5
 8011f5e:	4630      	mov	r0, r6
 8011f60:	f7ff ff93 	bl	8011e8a <__sfputs_r>
 8011f64:	3001      	adds	r0, #1
 8011f66:	f000 80aa 	beq.w	80120be <_vfiprintf_r+0x20e>
 8011f6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f6c:	445a      	add	r2, fp
 8011f6e:	9209      	str	r2, [sp, #36]	; 0x24
 8011f70:	f89a 3000 	ldrb.w	r3, [sl]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	f000 80a2 	beq.w	80120be <_vfiprintf_r+0x20e>
 8011f7a:	2300      	movs	r3, #0
 8011f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f84:	f10a 0a01 	add.w	sl, sl, #1
 8011f88:	9304      	str	r3, [sp, #16]
 8011f8a:	9307      	str	r3, [sp, #28]
 8011f8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011f90:	931a      	str	r3, [sp, #104]	; 0x68
 8011f92:	4654      	mov	r4, sl
 8011f94:	2205      	movs	r2, #5
 8011f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f9a:	4858      	ldr	r0, [pc, #352]	; (80120fc <_vfiprintf_r+0x24c>)
 8011f9c:	f7ee f920 	bl	80001e0 <memchr>
 8011fa0:	9a04      	ldr	r2, [sp, #16]
 8011fa2:	b9d8      	cbnz	r0, 8011fdc <_vfiprintf_r+0x12c>
 8011fa4:	06d1      	lsls	r1, r2, #27
 8011fa6:	bf44      	itt	mi
 8011fa8:	2320      	movmi	r3, #32
 8011faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fae:	0713      	lsls	r3, r2, #28
 8011fb0:	bf44      	itt	mi
 8011fb2:	232b      	movmi	r3, #43	; 0x2b
 8011fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fb8:	f89a 3000 	ldrb.w	r3, [sl]
 8011fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8011fbe:	d015      	beq.n	8011fec <_vfiprintf_r+0x13c>
 8011fc0:	9a07      	ldr	r2, [sp, #28]
 8011fc2:	4654      	mov	r4, sl
 8011fc4:	2000      	movs	r0, #0
 8011fc6:	f04f 0c0a 	mov.w	ip, #10
 8011fca:	4621      	mov	r1, r4
 8011fcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fd0:	3b30      	subs	r3, #48	; 0x30
 8011fd2:	2b09      	cmp	r3, #9
 8011fd4:	d94e      	bls.n	8012074 <_vfiprintf_r+0x1c4>
 8011fd6:	b1b0      	cbz	r0, 8012006 <_vfiprintf_r+0x156>
 8011fd8:	9207      	str	r2, [sp, #28]
 8011fda:	e014      	b.n	8012006 <_vfiprintf_r+0x156>
 8011fdc:	eba0 0308 	sub.w	r3, r0, r8
 8011fe0:	fa09 f303 	lsl.w	r3, r9, r3
 8011fe4:	4313      	orrs	r3, r2
 8011fe6:	9304      	str	r3, [sp, #16]
 8011fe8:	46a2      	mov	sl, r4
 8011fea:	e7d2      	b.n	8011f92 <_vfiprintf_r+0xe2>
 8011fec:	9b03      	ldr	r3, [sp, #12]
 8011fee:	1d19      	adds	r1, r3, #4
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	9103      	str	r1, [sp, #12]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	bfbb      	ittet	lt
 8011ff8:	425b      	neglt	r3, r3
 8011ffa:	f042 0202 	orrlt.w	r2, r2, #2
 8011ffe:	9307      	strge	r3, [sp, #28]
 8012000:	9307      	strlt	r3, [sp, #28]
 8012002:	bfb8      	it	lt
 8012004:	9204      	strlt	r2, [sp, #16]
 8012006:	7823      	ldrb	r3, [r4, #0]
 8012008:	2b2e      	cmp	r3, #46	; 0x2e
 801200a:	d10c      	bne.n	8012026 <_vfiprintf_r+0x176>
 801200c:	7863      	ldrb	r3, [r4, #1]
 801200e:	2b2a      	cmp	r3, #42	; 0x2a
 8012010:	d135      	bne.n	801207e <_vfiprintf_r+0x1ce>
 8012012:	9b03      	ldr	r3, [sp, #12]
 8012014:	1d1a      	adds	r2, r3, #4
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	9203      	str	r2, [sp, #12]
 801201a:	2b00      	cmp	r3, #0
 801201c:	bfb8      	it	lt
 801201e:	f04f 33ff 	movlt.w	r3, #4294967295
 8012022:	3402      	adds	r4, #2
 8012024:	9305      	str	r3, [sp, #20]
 8012026:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801210c <_vfiprintf_r+0x25c>
 801202a:	7821      	ldrb	r1, [r4, #0]
 801202c:	2203      	movs	r2, #3
 801202e:	4650      	mov	r0, sl
 8012030:	f7ee f8d6 	bl	80001e0 <memchr>
 8012034:	b140      	cbz	r0, 8012048 <_vfiprintf_r+0x198>
 8012036:	2340      	movs	r3, #64	; 0x40
 8012038:	eba0 000a 	sub.w	r0, r0, sl
 801203c:	fa03 f000 	lsl.w	r0, r3, r0
 8012040:	9b04      	ldr	r3, [sp, #16]
 8012042:	4303      	orrs	r3, r0
 8012044:	3401      	adds	r4, #1
 8012046:	9304      	str	r3, [sp, #16]
 8012048:	f814 1b01 	ldrb.w	r1, [r4], #1
 801204c:	482c      	ldr	r0, [pc, #176]	; (8012100 <_vfiprintf_r+0x250>)
 801204e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012052:	2206      	movs	r2, #6
 8012054:	f7ee f8c4 	bl	80001e0 <memchr>
 8012058:	2800      	cmp	r0, #0
 801205a:	d03f      	beq.n	80120dc <_vfiprintf_r+0x22c>
 801205c:	4b29      	ldr	r3, [pc, #164]	; (8012104 <_vfiprintf_r+0x254>)
 801205e:	bb1b      	cbnz	r3, 80120a8 <_vfiprintf_r+0x1f8>
 8012060:	9b03      	ldr	r3, [sp, #12]
 8012062:	3307      	adds	r3, #7
 8012064:	f023 0307 	bic.w	r3, r3, #7
 8012068:	3308      	adds	r3, #8
 801206a:	9303      	str	r3, [sp, #12]
 801206c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801206e:	443b      	add	r3, r7
 8012070:	9309      	str	r3, [sp, #36]	; 0x24
 8012072:	e767      	b.n	8011f44 <_vfiprintf_r+0x94>
 8012074:	fb0c 3202 	mla	r2, ip, r2, r3
 8012078:	460c      	mov	r4, r1
 801207a:	2001      	movs	r0, #1
 801207c:	e7a5      	b.n	8011fca <_vfiprintf_r+0x11a>
 801207e:	2300      	movs	r3, #0
 8012080:	3401      	adds	r4, #1
 8012082:	9305      	str	r3, [sp, #20]
 8012084:	4619      	mov	r1, r3
 8012086:	f04f 0c0a 	mov.w	ip, #10
 801208a:	4620      	mov	r0, r4
 801208c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012090:	3a30      	subs	r2, #48	; 0x30
 8012092:	2a09      	cmp	r2, #9
 8012094:	d903      	bls.n	801209e <_vfiprintf_r+0x1ee>
 8012096:	2b00      	cmp	r3, #0
 8012098:	d0c5      	beq.n	8012026 <_vfiprintf_r+0x176>
 801209a:	9105      	str	r1, [sp, #20]
 801209c:	e7c3      	b.n	8012026 <_vfiprintf_r+0x176>
 801209e:	fb0c 2101 	mla	r1, ip, r1, r2
 80120a2:	4604      	mov	r4, r0
 80120a4:	2301      	movs	r3, #1
 80120a6:	e7f0      	b.n	801208a <_vfiprintf_r+0x1da>
 80120a8:	ab03      	add	r3, sp, #12
 80120aa:	9300      	str	r3, [sp, #0]
 80120ac:	462a      	mov	r2, r5
 80120ae:	4b16      	ldr	r3, [pc, #88]	; (8012108 <_vfiprintf_r+0x258>)
 80120b0:	a904      	add	r1, sp, #16
 80120b2:	4630      	mov	r0, r6
 80120b4:	f7fd ffaa 	bl	801000c <_printf_float>
 80120b8:	4607      	mov	r7, r0
 80120ba:	1c78      	adds	r0, r7, #1
 80120bc:	d1d6      	bne.n	801206c <_vfiprintf_r+0x1bc>
 80120be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80120c0:	07d9      	lsls	r1, r3, #31
 80120c2:	d405      	bmi.n	80120d0 <_vfiprintf_r+0x220>
 80120c4:	89ab      	ldrh	r3, [r5, #12]
 80120c6:	059a      	lsls	r2, r3, #22
 80120c8:	d402      	bmi.n	80120d0 <_vfiprintf_r+0x220>
 80120ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80120cc:	f000 faaf 	bl	801262e <__retarget_lock_release_recursive>
 80120d0:	89ab      	ldrh	r3, [r5, #12]
 80120d2:	065b      	lsls	r3, r3, #25
 80120d4:	f53f af12 	bmi.w	8011efc <_vfiprintf_r+0x4c>
 80120d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80120da:	e711      	b.n	8011f00 <_vfiprintf_r+0x50>
 80120dc:	ab03      	add	r3, sp, #12
 80120de:	9300      	str	r3, [sp, #0]
 80120e0:	462a      	mov	r2, r5
 80120e2:	4b09      	ldr	r3, [pc, #36]	; (8012108 <_vfiprintf_r+0x258>)
 80120e4:	a904      	add	r1, sp, #16
 80120e6:	4630      	mov	r0, r6
 80120e8:	f7fe fa34 	bl	8010554 <_printf_i>
 80120ec:	e7e4      	b.n	80120b8 <_vfiprintf_r+0x208>
 80120ee:	bf00      	nop
 80120f0:	080152cc 	.word	0x080152cc
 80120f4:	080152ec 	.word	0x080152ec
 80120f8:	080152ac 	.word	0x080152ac
 80120fc:	0801519a 	.word	0x0801519a
 8012100:	080151a4 	.word	0x080151a4
 8012104:	0801000d 	.word	0x0801000d
 8012108:	08011e8b 	.word	0x08011e8b
 801210c:	080151a0 	.word	0x080151a0

08012110 <__swbuf_r>:
 8012110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012112:	460e      	mov	r6, r1
 8012114:	4614      	mov	r4, r2
 8012116:	4605      	mov	r5, r0
 8012118:	b118      	cbz	r0, 8012122 <__swbuf_r+0x12>
 801211a:	6983      	ldr	r3, [r0, #24]
 801211c:	b90b      	cbnz	r3, 8012122 <__swbuf_r+0x12>
 801211e:	f000 f9e7 	bl	80124f0 <__sinit>
 8012122:	4b21      	ldr	r3, [pc, #132]	; (80121a8 <__swbuf_r+0x98>)
 8012124:	429c      	cmp	r4, r3
 8012126:	d12b      	bne.n	8012180 <__swbuf_r+0x70>
 8012128:	686c      	ldr	r4, [r5, #4]
 801212a:	69a3      	ldr	r3, [r4, #24]
 801212c:	60a3      	str	r3, [r4, #8]
 801212e:	89a3      	ldrh	r3, [r4, #12]
 8012130:	071a      	lsls	r2, r3, #28
 8012132:	d52f      	bpl.n	8012194 <__swbuf_r+0x84>
 8012134:	6923      	ldr	r3, [r4, #16]
 8012136:	b36b      	cbz	r3, 8012194 <__swbuf_r+0x84>
 8012138:	6923      	ldr	r3, [r4, #16]
 801213a:	6820      	ldr	r0, [r4, #0]
 801213c:	1ac0      	subs	r0, r0, r3
 801213e:	6963      	ldr	r3, [r4, #20]
 8012140:	b2f6      	uxtb	r6, r6
 8012142:	4283      	cmp	r3, r0
 8012144:	4637      	mov	r7, r6
 8012146:	dc04      	bgt.n	8012152 <__swbuf_r+0x42>
 8012148:	4621      	mov	r1, r4
 801214a:	4628      	mov	r0, r5
 801214c:	f000 f93c 	bl	80123c8 <_fflush_r>
 8012150:	bb30      	cbnz	r0, 80121a0 <__swbuf_r+0x90>
 8012152:	68a3      	ldr	r3, [r4, #8]
 8012154:	3b01      	subs	r3, #1
 8012156:	60a3      	str	r3, [r4, #8]
 8012158:	6823      	ldr	r3, [r4, #0]
 801215a:	1c5a      	adds	r2, r3, #1
 801215c:	6022      	str	r2, [r4, #0]
 801215e:	701e      	strb	r6, [r3, #0]
 8012160:	6963      	ldr	r3, [r4, #20]
 8012162:	3001      	adds	r0, #1
 8012164:	4283      	cmp	r3, r0
 8012166:	d004      	beq.n	8012172 <__swbuf_r+0x62>
 8012168:	89a3      	ldrh	r3, [r4, #12]
 801216a:	07db      	lsls	r3, r3, #31
 801216c:	d506      	bpl.n	801217c <__swbuf_r+0x6c>
 801216e:	2e0a      	cmp	r6, #10
 8012170:	d104      	bne.n	801217c <__swbuf_r+0x6c>
 8012172:	4621      	mov	r1, r4
 8012174:	4628      	mov	r0, r5
 8012176:	f000 f927 	bl	80123c8 <_fflush_r>
 801217a:	b988      	cbnz	r0, 80121a0 <__swbuf_r+0x90>
 801217c:	4638      	mov	r0, r7
 801217e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012180:	4b0a      	ldr	r3, [pc, #40]	; (80121ac <__swbuf_r+0x9c>)
 8012182:	429c      	cmp	r4, r3
 8012184:	d101      	bne.n	801218a <__swbuf_r+0x7a>
 8012186:	68ac      	ldr	r4, [r5, #8]
 8012188:	e7cf      	b.n	801212a <__swbuf_r+0x1a>
 801218a:	4b09      	ldr	r3, [pc, #36]	; (80121b0 <__swbuf_r+0xa0>)
 801218c:	429c      	cmp	r4, r3
 801218e:	bf08      	it	eq
 8012190:	68ec      	ldreq	r4, [r5, #12]
 8012192:	e7ca      	b.n	801212a <__swbuf_r+0x1a>
 8012194:	4621      	mov	r1, r4
 8012196:	4628      	mov	r0, r5
 8012198:	f000 f81a 	bl	80121d0 <__swsetup_r>
 801219c:	2800      	cmp	r0, #0
 801219e:	d0cb      	beq.n	8012138 <__swbuf_r+0x28>
 80121a0:	f04f 37ff 	mov.w	r7, #4294967295
 80121a4:	e7ea      	b.n	801217c <__swbuf_r+0x6c>
 80121a6:	bf00      	nop
 80121a8:	080152cc 	.word	0x080152cc
 80121ac:	080152ec 	.word	0x080152ec
 80121b0:	080152ac 	.word	0x080152ac

080121b4 <__ascii_wctomb>:
 80121b4:	b149      	cbz	r1, 80121ca <__ascii_wctomb+0x16>
 80121b6:	2aff      	cmp	r2, #255	; 0xff
 80121b8:	bf85      	ittet	hi
 80121ba:	238a      	movhi	r3, #138	; 0x8a
 80121bc:	6003      	strhi	r3, [r0, #0]
 80121be:	700a      	strbls	r2, [r1, #0]
 80121c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80121c4:	bf98      	it	ls
 80121c6:	2001      	movls	r0, #1
 80121c8:	4770      	bx	lr
 80121ca:	4608      	mov	r0, r1
 80121cc:	4770      	bx	lr
	...

080121d0 <__swsetup_r>:
 80121d0:	4b32      	ldr	r3, [pc, #200]	; (801229c <__swsetup_r+0xcc>)
 80121d2:	b570      	push	{r4, r5, r6, lr}
 80121d4:	681d      	ldr	r5, [r3, #0]
 80121d6:	4606      	mov	r6, r0
 80121d8:	460c      	mov	r4, r1
 80121da:	b125      	cbz	r5, 80121e6 <__swsetup_r+0x16>
 80121dc:	69ab      	ldr	r3, [r5, #24]
 80121de:	b913      	cbnz	r3, 80121e6 <__swsetup_r+0x16>
 80121e0:	4628      	mov	r0, r5
 80121e2:	f000 f985 	bl	80124f0 <__sinit>
 80121e6:	4b2e      	ldr	r3, [pc, #184]	; (80122a0 <__swsetup_r+0xd0>)
 80121e8:	429c      	cmp	r4, r3
 80121ea:	d10f      	bne.n	801220c <__swsetup_r+0x3c>
 80121ec:	686c      	ldr	r4, [r5, #4]
 80121ee:	89a3      	ldrh	r3, [r4, #12]
 80121f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80121f4:	0719      	lsls	r1, r3, #28
 80121f6:	d42c      	bmi.n	8012252 <__swsetup_r+0x82>
 80121f8:	06dd      	lsls	r5, r3, #27
 80121fa:	d411      	bmi.n	8012220 <__swsetup_r+0x50>
 80121fc:	2309      	movs	r3, #9
 80121fe:	6033      	str	r3, [r6, #0]
 8012200:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012204:	81a3      	strh	r3, [r4, #12]
 8012206:	f04f 30ff 	mov.w	r0, #4294967295
 801220a:	e03e      	b.n	801228a <__swsetup_r+0xba>
 801220c:	4b25      	ldr	r3, [pc, #148]	; (80122a4 <__swsetup_r+0xd4>)
 801220e:	429c      	cmp	r4, r3
 8012210:	d101      	bne.n	8012216 <__swsetup_r+0x46>
 8012212:	68ac      	ldr	r4, [r5, #8]
 8012214:	e7eb      	b.n	80121ee <__swsetup_r+0x1e>
 8012216:	4b24      	ldr	r3, [pc, #144]	; (80122a8 <__swsetup_r+0xd8>)
 8012218:	429c      	cmp	r4, r3
 801221a:	bf08      	it	eq
 801221c:	68ec      	ldreq	r4, [r5, #12]
 801221e:	e7e6      	b.n	80121ee <__swsetup_r+0x1e>
 8012220:	0758      	lsls	r0, r3, #29
 8012222:	d512      	bpl.n	801224a <__swsetup_r+0x7a>
 8012224:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012226:	b141      	cbz	r1, 801223a <__swsetup_r+0x6a>
 8012228:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801222c:	4299      	cmp	r1, r3
 801222e:	d002      	beq.n	8012236 <__swsetup_r+0x66>
 8012230:	4630      	mov	r0, r6
 8012232:	f7ff fcd5 	bl	8011be0 <_free_r>
 8012236:	2300      	movs	r3, #0
 8012238:	6363      	str	r3, [r4, #52]	; 0x34
 801223a:	89a3      	ldrh	r3, [r4, #12]
 801223c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012240:	81a3      	strh	r3, [r4, #12]
 8012242:	2300      	movs	r3, #0
 8012244:	6063      	str	r3, [r4, #4]
 8012246:	6923      	ldr	r3, [r4, #16]
 8012248:	6023      	str	r3, [r4, #0]
 801224a:	89a3      	ldrh	r3, [r4, #12]
 801224c:	f043 0308 	orr.w	r3, r3, #8
 8012250:	81a3      	strh	r3, [r4, #12]
 8012252:	6923      	ldr	r3, [r4, #16]
 8012254:	b94b      	cbnz	r3, 801226a <__swsetup_r+0x9a>
 8012256:	89a3      	ldrh	r3, [r4, #12]
 8012258:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801225c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012260:	d003      	beq.n	801226a <__swsetup_r+0x9a>
 8012262:	4621      	mov	r1, r4
 8012264:	4630      	mov	r0, r6
 8012266:	f000 fa09 	bl	801267c <__smakebuf_r>
 801226a:	89a0      	ldrh	r0, [r4, #12]
 801226c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012270:	f010 0301 	ands.w	r3, r0, #1
 8012274:	d00a      	beq.n	801228c <__swsetup_r+0xbc>
 8012276:	2300      	movs	r3, #0
 8012278:	60a3      	str	r3, [r4, #8]
 801227a:	6963      	ldr	r3, [r4, #20]
 801227c:	425b      	negs	r3, r3
 801227e:	61a3      	str	r3, [r4, #24]
 8012280:	6923      	ldr	r3, [r4, #16]
 8012282:	b943      	cbnz	r3, 8012296 <__swsetup_r+0xc6>
 8012284:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012288:	d1ba      	bne.n	8012200 <__swsetup_r+0x30>
 801228a:	bd70      	pop	{r4, r5, r6, pc}
 801228c:	0781      	lsls	r1, r0, #30
 801228e:	bf58      	it	pl
 8012290:	6963      	ldrpl	r3, [r4, #20]
 8012292:	60a3      	str	r3, [r4, #8]
 8012294:	e7f4      	b.n	8012280 <__swsetup_r+0xb0>
 8012296:	2000      	movs	r0, #0
 8012298:	e7f7      	b.n	801228a <__swsetup_r+0xba>
 801229a:	bf00      	nop
 801229c:	2000001c 	.word	0x2000001c
 80122a0:	080152cc 	.word	0x080152cc
 80122a4:	080152ec 	.word	0x080152ec
 80122a8:	080152ac 	.word	0x080152ac

080122ac <abort>:
 80122ac:	b508      	push	{r3, lr}
 80122ae:	2006      	movs	r0, #6
 80122b0:	f000 fa4c 	bl	801274c <raise>
 80122b4:	2001      	movs	r0, #1
 80122b6:	f7f1 ff2d 	bl	8004114 <_exit>
	...

080122bc <__sflush_r>:
 80122bc:	898a      	ldrh	r2, [r1, #12]
 80122be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122c2:	4605      	mov	r5, r0
 80122c4:	0710      	lsls	r0, r2, #28
 80122c6:	460c      	mov	r4, r1
 80122c8:	d458      	bmi.n	801237c <__sflush_r+0xc0>
 80122ca:	684b      	ldr	r3, [r1, #4]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	dc05      	bgt.n	80122dc <__sflush_r+0x20>
 80122d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	dc02      	bgt.n	80122dc <__sflush_r+0x20>
 80122d6:	2000      	movs	r0, #0
 80122d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80122de:	2e00      	cmp	r6, #0
 80122e0:	d0f9      	beq.n	80122d6 <__sflush_r+0x1a>
 80122e2:	2300      	movs	r3, #0
 80122e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80122e8:	682f      	ldr	r7, [r5, #0]
 80122ea:	602b      	str	r3, [r5, #0]
 80122ec:	d032      	beq.n	8012354 <__sflush_r+0x98>
 80122ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80122f0:	89a3      	ldrh	r3, [r4, #12]
 80122f2:	075a      	lsls	r2, r3, #29
 80122f4:	d505      	bpl.n	8012302 <__sflush_r+0x46>
 80122f6:	6863      	ldr	r3, [r4, #4]
 80122f8:	1ac0      	subs	r0, r0, r3
 80122fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80122fc:	b10b      	cbz	r3, 8012302 <__sflush_r+0x46>
 80122fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012300:	1ac0      	subs	r0, r0, r3
 8012302:	2300      	movs	r3, #0
 8012304:	4602      	mov	r2, r0
 8012306:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012308:	6a21      	ldr	r1, [r4, #32]
 801230a:	4628      	mov	r0, r5
 801230c:	47b0      	blx	r6
 801230e:	1c43      	adds	r3, r0, #1
 8012310:	89a3      	ldrh	r3, [r4, #12]
 8012312:	d106      	bne.n	8012322 <__sflush_r+0x66>
 8012314:	6829      	ldr	r1, [r5, #0]
 8012316:	291d      	cmp	r1, #29
 8012318:	d82c      	bhi.n	8012374 <__sflush_r+0xb8>
 801231a:	4a2a      	ldr	r2, [pc, #168]	; (80123c4 <__sflush_r+0x108>)
 801231c:	40ca      	lsrs	r2, r1
 801231e:	07d6      	lsls	r6, r2, #31
 8012320:	d528      	bpl.n	8012374 <__sflush_r+0xb8>
 8012322:	2200      	movs	r2, #0
 8012324:	6062      	str	r2, [r4, #4]
 8012326:	04d9      	lsls	r1, r3, #19
 8012328:	6922      	ldr	r2, [r4, #16]
 801232a:	6022      	str	r2, [r4, #0]
 801232c:	d504      	bpl.n	8012338 <__sflush_r+0x7c>
 801232e:	1c42      	adds	r2, r0, #1
 8012330:	d101      	bne.n	8012336 <__sflush_r+0x7a>
 8012332:	682b      	ldr	r3, [r5, #0]
 8012334:	b903      	cbnz	r3, 8012338 <__sflush_r+0x7c>
 8012336:	6560      	str	r0, [r4, #84]	; 0x54
 8012338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801233a:	602f      	str	r7, [r5, #0]
 801233c:	2900      	cmp	r1, #0
 801233e:	d0ca      	beq.n	80122d6 <__sflush_r+0x1a>
 8012340:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012344:	4299      	cmp	r1, r3
 8012346:	d002      	beq.n	801234e <__sflush_r+0x92>
 8012348:	4628      	mov	r0, r5
 801234a:	f7ff fc49 	bl	8011be0 <_free_r>
 801234e:	2000      	movs	r0, #0
 8012350:	6360      	str	r0, [r4, #52]	; 0x34
 8012352:	e7c1      	b.n	80122d8 <__sflush_r+0x1c>
 8012354:	6a21      	ldr	r1, [r4, #32]
 8012356:	2301      	movs	r3, #1
 8012358:	4628      	mov	r0, r5
 801235a:	47b0      	blx	r6
 801235c:	1c41      	adds	r1, r0, #1
 801235e:	d1c7      	bne.n	80122f0 <__sflush_r+0x34>
 8012360:	682b      	ldr	r3, [r5, #0]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d0c4      	beq.n	80122f0 <__sflush_r+0x34>
 8012366:	2b1d      	cmp	r3, #29
 8012368:	d001      	beq.n	801236e <__sflush_r+0xb2>
 801236a:	2b16      	cmp	r3, #22
 801236c:	d101      	bne.n	8012372 <__sflush_r+0xb6>
 801236e:	602f      	str	r7, [r5, #0]
 8012370:	e7b1      	b.n	80122d6 <__sflush_r+0x1a>
 8012372:	89a3      	ldrh	r3, [r4, #12]
 8012374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012378:	81a3      	strh	r3, [r4, #12]
 801237a:	e7ad      	b.n	80122d8 <__sflush_r+0x1c>
 801237c:	690f      	ldr	r7, [r1, #16]
 801237e:	2f00      	cmp	r7, #0
 8012380:	d0a9      	beq.n	80122d6 <__sflush_r+0x1a>
 8012382:	0793      	lsls	r3, r2, #30
 8012384:	680e      	ldr	r6, [r1, #0]
 8012386:	bf08      	it	eq
 8012388:	694b      	ldreq	r3, [r1, #20]
 801238a:	600f      	str	r7, [r1, #0]
 801238c:	bf18      	it	ne
 801238e:	2300      	movne	r3, #0
 8012390:	eba6 0807 	sub.w	r8, r6, r7
 8012394:	608b      	str	r3, [r1, #8]
 8012396:	f1b8 0f00 	cmp.w	r8, #0
 801239a:	dd9c      	ble.n	80122d6 <__sflush_r+0x1a>
 801239c:	6a21      	ldr	r1, [r4, #32]
 801239e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80123a0:	4643      	mov	r3, r8
 80123a2:	463a      	mov	r2, r7
 80123a4:	4628      	mov	r0, r5
 80123a6:	47b0      	blx	r6
 80123a8:	2800      	cmp	r0, #0
 80123aa:	dc06      	bgt.n	80123ba <__sflush_r+0xfe>
 80123ac:	89a3      	ldrh	r3, [r4, #12]
 80123ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80123b2:	81a3      	strh	r3, [r4, #12]
 80123b4:	f04f 30ff 	mov.w	r0, #4294967295
 80123b8:	e78e      	b.n	80122d8 <__sflush_r+0x1c>
 80123ba:	4407      	add	r7, r0
 80123bc:	eba8 0800 	sub.w	r8, r8, r0
 80123c0:	e7e9      	b.n	8012396 <__sflush_r+0xda>
 80123c2:	bf00      	nop
 80123c4:	20400001 	.word	0x20400001

080123c8 <_fflush_r>:
 80123c8:	b538      	push	{r3, r4, r5, lr}
 80123ca:	690b      	ldr	r3, [r1, #16]
 80123cc:	4605      	mov	r5, r0
 80123ce:	460c      	mov	r4, r1
 80123d0:	b913      	cbnz	r3, 80123d8 <_fflush_r+0x10>
 80123d2:	2500      	movs	r5, #0
 80123d4:	4628      	mov	r0, r5
 80123d6:	bd38      	pop	{r3, r4, r5, pc}
 80123d8:	b118      	cbz	r0, 80123e2 <_fflush_r+0x1a>
 80123da:	6983      	ldr	r3, [r0, #24]
 80123dc:	b90b      	cbnz	r3, 80123e2 <_fflush_r+0x1a>
 80123de:	f000 f887 	bl	80124f0 <__sinit>
 80123e2:	4b14      	ldr	r3, [pc, #80]	; (8012434 <_fflush_r+0x6c>)
 80123e4:	429c      	cmp	r4, r3
 80123e6:	d11b      	bne.n	8012420 <_fflush_r+0x58>
 80123e8:	686c      	ldr	r4, [r5, #4]
 80123ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d0ef      	beq.n	80123d2 <_fflush_r+0xa>
 80123f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80123f4:	07d0      	lsls	r0, r2, #31
 80123f6:	d404      	bmi.n	8012402 <_fflush_r+0x3a>
 80123f8:	0599      	lsls	r1, r3, #22
 80123fa:	d402      	bmi.n	8012402 <_fflush_r+0x3a>
 80123fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80123fe:	f000 f915 	bl	801262c <__retarget_lock_acquire_recursive>
 8012402:	4628      	mov	r0, r5
 8012404:	4621      	mov	r1, r4
 8012406:	f7ff ff59 	bl	80122bc <__sflush_r>
 801240a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801240c:	07da      	lsls	r2, r3, #31
 801240e:	4605      	mov	r5, r0
 8012410:	d4e0      	bmi.n	80123d4 <_fflush_r+0xc>
 8012412:	89a3      	ldrh	r3, [r4, #12]
 8012414:	059b      	lsls	r3, r3, #22
 8012416:	d4dd      	bmi.n	80123d4 <_fflush_r+0xc>
 8012418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801241a:	f000 f908 	bl	801262e <__retarget_lock_release_recursive>
 801241e:	e7d9      	b.n	80123d4 <_fflush_r+0xc>
 8012420:	4b05      	ldr	r3, [pc, #20]	; (8012438 <_fflush_r+0x70>)
 8012422:	429c      	cmp	r4, r3
 8012424:	d101      	bne.n	801242a <_fflush_r+0x62>
 8012426:	68ac      	ldr	r4, [r5, #8]
 8012428:	e7df      	b.n	80123ea <_fflush_r+0x22>
 801242a:	4b04      	ldr	r3, [pc, #16]	; (801243c <_fflush_r+0x74>)
 801242c:	429c      	cmp	r4, r3
 801242e:	bf08      	it	eq
 8012430:	68ec      	ldreq	r4, [r5, #12]
 8012432:	e7da      	b.n	80123ea <_fflush_r+0x22>
 8012434:	080152cc 	.word	0x080152cc
 8012438:	080152ec 	.word	0x080152ec
 801243c:	080152ac 	.word	0x080152ac

08012440 <std>:
 8012440:	2300      	movs	r3, #0
 8012442:	b510      	push	{r4, lr}
 8012444:	4604      	mov	r4, r0
 8012446:	e9c0 3300 	strd	r3, r3, [r0]
 801244a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801244e:	6083      	str	r3, [r0, #8]
 8012450:	8181      	strh	r1, [r0, #12]
 8012452:	6643      	str	r3, [r0, #100]	; 0x64
 8012454:	81c2      	strh	r2, [r0, #14]
 8012456:	6183      	str	r3, [r0, #24]
 8012458:	4619      	mov	r1, r3
 801245a:	2208      	movs	r2, #8
 801245c:	305c      	adds	r0, #92	; 0x5c
 801245e:	f7fd fd2d 	bl	800febc <memset>
 8012462:	4b05      	ldr	r3, [pc, #20]	; (8012478 <std+0x38>)
 8012464:	6263      	str	r3, [r4, #36]	; 0x24
 8012466:	4b05      	ldr	r3, [pc, #20]	; (801247c <std+0x3c>)
 8012468:	62a3      	str	r3, [r4, #40]	; 0x28
 801246a:	4b05      	ldr	r3, [pc, #20]	; (8012480 <std+0x40>)
 801246c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801246e:	4b05      	ldr	r3, [pc, #20]	; (8012484 <std+0x44>)
 8012470:	6224      	str	r4, [r4, #32]
 8012472:	6323      	str	r3, [r4, #48]	; 0x30
 8012474:	bd10      	pop	{r4, pc}
 8012476:	bf00      	nop
 8012478:	08012785 	.word	0x08012785
 801247c:	080127a7 	.word	0x080127a7
 8012480:	080127df 	.word	0x080127df
 8012484:	08012803 	.word	0x08012803

08012488 <_cleanup_r>:
 8012488:	4901      	ldr	r1, [pc, #4]	; (8012490 <_cleanup_r+0x8>)
 801248a:	f000 b8af 	b.w	80125ec <_fwalk_reent>
 801248e:	bf00      	nop
 8012490:	080123c9 	.word	0x080123c9

08012494 <__sfmoreglue>:
 8012494:	b570      	push	{r4, r5, r6, lr}
 8012496:	2268      	movs	r2, #104	; 0x68
 8012498:	1e4d      	subs	r5, r1, #1
 801249a:	4355      	muls	r5, r2
 801249c:	460e      	mov	r6, r1
 801249e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80124a2:	f7ff fc09 	bl	8011cb8 <_malloc_r>
 80124a6:	4604      	mov	r4, r0
 80124a8:	b140      	cbz	r0, 80124bc <__sfmoreglue+0x28>
 80124aa:	2100      	movs	r1, #0
 80124ac:	e9c0 1600 	strd	r1, r6, [r0]
 80124b0:	300c      	adds	r0, #12
 80124b2:	60a0      	str	r0, [r4, #8]
 80124b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80124b8:	f7fd fd00 	bl	800febc <memset>
 80124bc:	4620      	mov	r0, r4
 80124be:	bd70      	pop	{r4, r5, r6, pc}

080124c0 <__sfp_lock_acquire>:
 80124c0:	4801      	ldr	r0, [pc, #4]	; (80124c8 <__sfp_lock_acquire+0x8>)
 80124c2:	f000 b8b3 	b.w	801262c <__retarget_lock_acquire_recursive>
 80124c6:	bf00      	nop
 80124c8:	200068c5 	.word	0x200068c5

080124cc <__sfp_lock_release>:
 80124cc:	4801      	ldr	r0, [pc, #4]	; (80124d4 <__sfp_lock_release+0x8>)
 80124ce:	f000 b8ae 	b.w	801262e <__retarget_lock_release_recursive>
 80124d2:	bf00      	nop
 80124d4:	200068c5 	.word	0x200068c5

080124d8 <__sinit_lock_acquire>:
 80124d8:	4801      	ldr	r0, [pc, #4]	; (80124e0 <__sinit_lock_acquire+0x8>)
 80124da:	f000 b8a7 	b.w	801262c <__retarget_lock_acquire_recursive>
 80124de:	bf00      	nop
 80124e0:	200068c6 	.word	0x200068c6

080124e4 <__sinit_lock_release>:
 80124e4:	4801      	ldr	r0, [pc, #4]	; (80124ec <__sinit_lock_release+0x8>)
 80124e6:	f000 b8a2 	b.w	801262e <__retarget_lock_release_recursive>
 80124ea:	bf00      	nop
 80124ec:	200068c6 	.word	0x200068c6

080124f0 <__sinit>:
 80124f0:	b510      	push	{r4, lr}
 80124f2:	4604      	mov	r4, r0
 80124f4:	f7ff fff0 	bl	80124d8 <__sinit_lock_acquire>
 80124f8:	69a3      	ldr	r3, [r4, #24]
 80124fa:	b11b      	cbz	r3, 8012504 <__sinit+0x14>
 80124fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012500:	f7ff bff0 	b.w	80124e4 <__sinit_lock_release>
 8012504:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012508:	6523      	str	r3, [r4, #80]	; 0x50
 801250a:	4b13      	ldr	r3, [pc, #76]	; (8012558 <__sinit+0x68>)
 801250c:	4a13      	ldr	r2, [pc, #76]	; (801255c <__sinit+0x6c>)
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	62a2      	str	r2, [r4, #40]	; 0x28
 8012512:	42a3      	cmp	r3, r4
 8012514:	bf04      	itt	eq
 8012516:	2301      	moveq	r3, #1
 8012518:	61a3      	streq	r3, [r4, #24]
 801251a:	4620      	mov	r0, r4
 801251c:	f000 f820 	bl	8012560 <__sfp>
 8012520:	6060      	str	r0, [r4, #4]
 8012522:	4620      	mov	r0, r4
 8012524:	f000 f81c 	bl	8012560 <__sfp>
 8012528:	60a0      	str	r0, [r4, #8]
 801252a:	4620      	mov	r0, r4
 801252c:	f000 f818 	bl	8012560 <__sfp>
 8012530:	2200      	movs	r2, #0
 8012532:	60e0      	str	r0, [r4, #12]
 8012534:	2104      	movs	r1, #4
 8012536:	6860      	ldr	r0, [r4, #4]
 8012538:	f7ff ff82 	bl	8012440 <std>
 801253c:	68a0      	ldr	r0, [r4, #8]
 801253e:	2201      	movs	r2, #1
 8012540:	2109      	movs	r1, #9
 8012542:	f7ff ff7d 	bl	8012440 <std>
 8012546:	68e0      	ldr	r0, [r4, #12]
 8012548:	2202      	movs	r2, #2
 801254a:	2112      	movs	r1, #18
 801254c:	f7ff ff78 	bl	8012440 <std>
 8012550:	2301      	movs	r3, #1
 8012552:	61a3      	str	r3, [r4, #24]
 8012554:	e7d2      	b.n	80124fc <__sinit+0xc>
 8012556:	bf00      	nop
 8012558:	08014f34 	.word	0x08014f34
 801255c:	08012489 	.word	0x08012489

08012560 <__sfp>:
 8012560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012562:	4607      	mov	r7, r0
 8012564:	f7ff ffac 	bl	80124c0 <__sfp_lock_acquire>
 8012568:	4b1e      	ldr	r3, [pc, #120]	; (80125e4 <__sfp+0x84>)
 801256a:	681e      	ldr	r6, [r3, #0]
 801256c:	69b3      	ldr	r3, [r6, #24]
 801256e:	b913      	cbnz	r3, 8012576 <__sfp+0x16>
 8012570:	4630      	mov	r0, r6
 8012572:	f7ff ffbd 	bl	80124f0 <__sinit>
 8012576:	3648      	adds	r6, #72	; 0x48
 8012578:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801257c:	3b01      	subs	r3, #1
 801257e:	d503      	bpl.n	8012588 <__sfp+0x28>
 8012580:	6833      	ldr	r3, [r6, #0]
 8012582:	b30b      	cbz	r3, 80125c8 <__sfp+0x68>
 8012584:	6836      	ldr	r6, [r6, #0]
 8012586:	e7f7      	b.n	8012578 <__sfp+0x18>
 8012588:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801258c:	b9d5      	cbnz	r5, 80125c4 <__sfp+0x64>
 801258e:	4b16      	ldr	r3, [pc, #88]	; (80125e8 <__sfp+0x88>)
 8012590:	60e3      	str	r3, [r4, #12]
 8012592:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012596:	6665      	str	r5, [r4, #100]	; 0x64
 8012598:	f000 f847 	bl	801262a <__retarget_lock_init_recursive>
 801259c:	f7ff ff96 	bl	80124cc <__sfp_lock_release>
 80125a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80125a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80125a8:	6025      	str	r5, [r4, #0]
 80125aa:	61a5      	str	r5, [r4, #24]
 80125ac:	2208      	movs	r2, #8
 80125ae:	4629      	mov	r1, r5
 80125b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80125b4:	f7fd fc82 	bl	800febc <memset>
 80125b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80125bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80125c0:	4620      	mov	r0, r4
 80125c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125c4:	3468      	adds	r4, #104	; 0x68
 80125c6:	e7d9      	b.n	801257c <__sfp+0x1c>
 80125c8:	2104      	movs	r1, #4
 80125ca:	4638      	mov	r0, r7
 80125cc:	f7ff ff62 	bl	8012494 <__sfmoreglue>
 80125d0:	4604      	mov	r4, r0
 80125d2:	6030      	str	r0, [r6, #0]
 80125d4:	2800      	cmp	r0, #0
 80125d6:	d1d5      	bne.n	8012584 <__sfp+0x24>
 80125d8:	f7ff ff78 	bl	80124cc <__sfp_lock_release>
 80125dc:	230c      	movs	r3, #12
 80125de:	603b      	str	r3, [r7, #0]
 80125e0:	e7ee      	b.n	80125c0 <__sfp+0x60>
 80125e2:	bf00      	nop
 80125e4:	08014f34 	.word	0x08014f34
 80125e8:	ffff0001 	.word	0xffff0001

080125ec <_fwalk_reent>:
 80125ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125f0:	4606      	mov	r6, r0
 80125f2:	4688      	mov	r8, r1
 80125f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80125f8:	2700      	movs	r7, #0
 80125fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125fe:	f1b9 0901 	subs.w	r9, r9, #1
 8012602:	d505      	bpl.n	8012610 <_fwalk_reent+0x24>
 8012604:	6824      	ldr	r4, [r4, #0]
 8012606:	2c00      	cmp	r4, #0
 8012608:	d1f7      	bne.n	80125fa <_fwalk_reent+0xe>
 801260a:	4638      	mov	r0, r7
 801260c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012610:	89ab      	ldrh	r3, [r5, #12]
 8012612:	2b01      	cmp	r3, #1
 8012614:	d907      	bls.n	8012626 <_fwalk_reent+0x3a>
 8012616:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801261a:	3301      	adds	r3, #1
 801261c:	d003      	beq.n	8012626 <_fwalk_reent+0x3a>
 801261e:	4629      	mov	r1, r5
 8012620:	4630      	mov	r0, r6
 8012622:	47c0      	blx	r8
 8012624:	4307      	orrs	r7, r0
 8012626:	3568      	adds	r5, #104	; 0x68
 8012628:	e7e9      	b.n	80125fe <_fwalk_reent+0x12>

0801262a <__retarget_lock_init_recursive>:
 801262a:	4770      	bx	lr

0801262c <__retarget_lock_acquire_recursive>:
 801262c:	4770      	bx	lr

0801262e <__retarget_lock_release_recursive>:
 801262e:	4770      	bx	lr

08012630 <__swhatbuf_r>:
 8012630:	b570      	push	{r4, r5, r6, lr}
 8012632:	460e      	mov	r6, r1
 8012634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012638:	2900      	cmp	r1, #0
 801263a:	b096      	sub	sp, #88	; 0x58
 801263c:	4614      	mov	r4, r2
 801263e:	461d      	mov	r5, r3
 8012640:	da08      	bge.n	8012654 <__swhatbuf_r+0x24>
 8012642:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012646:	2200      	movs	r2, #0
 8012648:	602a      	str	r2, [r5, #0]
 801264a:	061a      	lsls	r2, r3, #24
 801264c:	d410      	bmi.n	8012670 <__swhatbuf_r+0x40>
 801264e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012652:	e00e      	b.n	8012672 <__swhatbuf_r+0x42>
 8012654:	466a      	mov	r2, sp
 8012656:	f000 f8fb 	bl	8012850 <_fstat_r>
 801265a:	2800      	cmp	r0, #0
 801265c:	dbf1      	blt.n	8012642 <__swhatbuf_r+0x12>
 801265e:	9a01      	ldr	r2, [sp, #4]
 8012660:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012664:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012668:	425a      	negs	r2, r3
 801266a:	415a      	adcs	r2, r3
 801266c:	602a      	str	r2, [r5, #0]
 801266e:	e7ee      	b.n	801264e <__swhatbuf_r+0x1e>
 8012670:	2340      	movs	r3, #64	; 0x40
 8012672:	2000      	movs	r0, #0
 8012674:	6023      	str	r3, [r4, #0]
 8012676:	b016      	add	sp, #88	; 0x58
 8012678:	bd70      	pop	{r4, r5, r6, pc}
	...

0801267c <__smakebuf_r>:
 801267c:	898b      	ldrh	r3, [r1, #12]
 801267e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012680:	079d      	lsls	r5, r3, #30
 8012682:	4606      	mov	r6, r0
 8012684:	460c      	mov	r4, r1
 8012686:	d507      	bpl.n	8012698 <__smakebuf_r+0x1c>
 8012688:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801268c:	6023      	str	r3, [r4, #0]
 801268e:	6123      	str	r3, [r4, #16]
 8012690:	2301      	movs	r3, #1
 8012692:	6163      	str	r3, [r4, #20]
 8012694:	b002      	add	sp, #8
 8012696:	bd70      	pop	{r4, r5, r6, pc}
 8012698:	ab01      	add	r3, sp, #4
 801269a:	466a      	mov	r2, sp
 801269c:	f7ff ffc8 	bl	8012630 <__swhatbuf_r>
 80126a0:	9900      	ldr	r1, [sp, #0]
 80126a2:	4605      	mov	r5, r0
 80126a4:	4630      	mov	r0, r6
 80126a6:	f7ff fb07 	bl	8011cb8 <_malloc_r>
 80126aa:	b948      	cbnz	r0, 80126c0 <__smakebuf_r+0x44>
 80126ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126b0:	059a      	lsls	r2, r3, #22
 80126b2:	d4ef      	bmi.n	8012694 <__smakebuf_r+0x18>
 80126b4:	f023 0303 	bic.w	r3, r3, #3
 80126b8:	f043 0302 	orr.w	r3, r3, #2
 80126bc:	81a3      	strh	r3, [r4, #12]
 80126be:	e7e3      	b.n	8012688 <__smakebuf_r+0xc>
 80126c0:	4b0d      	ldr	r3, [pc, #52]	; (80126f8 <__smakebuf_r+0x7c>)
 80126c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80126c4:	89a3      	ldrh	r3, [r4, #12]
 80126c6:	6020      	str	r0, [r4, #0]
 80126c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80126cc:	81a3      	strh	r3, [r4, #12]
 80126ce:	9b00      	ldr	r3, [sp, #0]
 80126d0:	6163      	str	r3, [r4, #20]
 80126d2:	9b01      	ldr	r3, [sp, #4]
 80126d4:	6120      	str	r0, [r4, #16]
 80126d6:	b15b      	cbz	r3, 80126f0 <__smakebuf_r+0x74>
 80126d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80126dc:	4630      	mov	r0, r6
 80126de:	f000 f8c9 	bl	8012874 <_isatty_r>
 80126e2:	b128      	cbz	r0, 80126f0 <__smakebuf_r+0x74>
 80126e4:	89a3      	ldrh	r3, [r4, #12]
 80126e6:	f023 0303 	bic.w	r3, r3, #3
 80126ea:	f043 0301 	orr.w	r3, r3, #1
 80126ee:	81a3      	strh	r3, [r4, #12]
 80126f0:	89a0      	ldrh	r0, [r4, #12]
 80126f2:	4305      	orrs	r5, r0
 80126f4:	81a5      	strh	r5, [r4, #12]
 80126f6:	e7cd      	b.n	8012694 <__smakebuf_r+0x18>
 80126f8:	08012489 	.word	0x08012489

080126fc <_raise_r>:
 80126fc:	291f      	cmp	r1, #31
 80126fe:	b538      	push	{r3, r4, r5, lr}
 8012700:	4604      	mov	r4, r0
 8012702:	460d      	mov	r5, r1
 8012704:	d904      	bls.n	8012710 <_raise_r+0x14>
 8012706:	2316      	movs	r3, #22
 8012708:	6003      	str	r3, [r0, #0]
 801270a:	f04f 30ff 	mov.w	r0, #4294967295
 801270e:	bd38      	pop	{r3, r4, r5, pc}
 8012710:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012712:	b112      	cbz	r2, 801271a <_raise_r+0x1e>
 8012714:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012718:	b94b      	cbnz	r3, 801272e <_raise_r+0x32>
 801271a:	4620      	mov	r0, r4
 801271c:	f000 f830 	bl	8012780 <_getpid_r>
 8012720:	462a      	mov	r2, r5
 8012722:	4601      	mov	r1, r0
 8012724:	4620      	mov	r0, r4
 8012726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801272a:	f000 b817 	b.w	801275c <_kill_r>
 801272e:	2b01      	cmp	r3, #1
 8012730:	d00a      	beq.n	8012748 <_raise_r+0x4c>
 8012732:	1c59      	adds	r1, r3, #1
 8012734:	d103      	bne.n	801273e <_raise_r+0x42>
 8012736:	2316      	movs	r3, #22
 8012738:	6003      	str	r3, [r0, #0]
 801273a:	2001      	movs	r0, #1
 801273c:	e7e7      	b.n	801270e <_raise_r+0x12>
 801273e:	2400      	movs	r4, #0
 8012740:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012744:	4628      	mov	r0, r5
 8012746:	4798      	blx	r3
 8012748:	2000      	movs	r0, #0
 801274a:	e7e0      	b.n	801270e <_raise_r+0x12>

0801274c <raise>:
 801274c:	4b02      	ldr	r3, [pc, #8]	; (8012758 <raise+0xc>)
 801274e:	4601      	mov	r1, r0
 8012750:	6818      	ldr	r0, [r3, #0]
 8012752:	f7ff bfd3 	b.w	80126fc <_raise_r>
 8012756:	bf00      	nop
 8012758:	2000001c 	.word	0x2000001c

0801275c <_kill_r>:
 801275c:	b538      	push	{r3, r4, r5, lr}
 801275e:	4d07      	ldr	r5, [pc, #28]	; (801277c <_kill_r+0x20>)
 8012760:	2300      	movs	r3, #0
 8012762:	4604      	mov	r4, r0
 8012764:	4608      	mov	r0, r1
 8012766:	4611      	mov	r1, r2
 8012768:	602b      	str	r3, [r5, #0]
 801276a:	f7f1 fcc3 	bl	80040f4 <_kill>
 801276e:	1c43      	adds	r3, r0, #1
 8012770:	d102      	bne.n	8012778 <_kill_r+0x1c>
 8012772:	682b      	ldr	r3, [r5, #0]
 8012774:	b103      	cbz	r3, 8012778 <_kill_r+0x1c>
 8012776:	6023      	str	r3, [r4, #0]
 8012778:	bd38      	pop	{r3, r4, r5, pc}
 801277a:	bf00      	nop
 801277c:	200068c0 	.word	0x200068c0

08012780 <_getpid_r>:
 8012780:	f7f1 bcb0 	b.w	80040e4 <_getpid>

08012784 <__sread>:
 8012784:	b510      	push	{r4, lr}
 8012786:	460c      	mov	r4, r1
 8012788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801278c:	f000 f894 	bl	80128b8 <_read_r>
 8012790:	2800      	cmp	r0, #0
 8012792:	bfab      	itete	ge
 8012794:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012796:	89a3      	ldrhlt	r3, [r4, #12]
 8012798:	181b      	addge	r3, r3, r0
 801279a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801279e:	bfac      	ite	ge
 80127a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80127a2:	81a3      	strhlt	r3, [r4, #12]
 80127a4:	bd10      	pop	{r4, pc}

080127a6 <__swrite>:
 80127a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127aa:	461f      	mov	r7, r3
 80127ac:	898b      	ldrh	r3, [r1, #12]
 80127ae:	05db      	lsls	r3, r3, #23
 80127b0:	4605      	mov	r5, r0
 80127b2:	460c      	mov	r4, r1
 80127b4:	4616      	mov	r6, r2
 80127b6:	d505      	bpl.n	80127c4 <__swrite+0x1e>
 80127b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127bc:	2302      	movs	r3, #2
 80127be:	2200      	movs	r2, #0
 80127c0:	f000 f868 	bl	8012894 <_lseek_r>
 80127c4:	89a3      	ldrh	r3, [r4, #12]
 80127c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80127ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80127ce:	81a3      	strh	r3, [r4, #12]
 80127d0:	4632      	mov	r2, r6
 80127d2:	463b      	mov	r3, r7
 80127d4:	4628      	mov	r0, r5
 80127d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80127da:	f000 b817 	b.w	801280c <_write_r>

080127de <__sseek>:
 80127de:	b510      	push	{r4, lr}
 80127e0:	460c      	mov	r4, r1
 80127e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127e6:	f000 f855 	bl	8012894 <_lseek_r>
 80127ea:	1c43      	adds	r3, r0, #1
 80127ec:	89a3      	ldrh	r3, [r4, #12]
 80127ee:	bf15      	itete	ne
 80127f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80127f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80127f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80127fa:	81a3      	strheq	r3, [r4, #12]
 80127fc:	bf18      	it	ne
 80127fe:	81a3      	strhne	r3, [r4, #12]
 8012800:	bd10      	pop	{r4, pc}

08012802 <__sclose>:
 8012802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012806:	f000 b813 	b.w	8012830 <_close_r>
	...

0801280c <_write_r>:
 801280c:	b538      	push	{r3, r4, r5, lr}
 801280e:	4d07      	ldr	r5, [pc, #28]	; (801282c <_write_r+0x20>)
 8012810:	4604      	mov	r4, r0
 8012812:	4608      	mov	r0, r1
 8012814:	4611      	mov	r1, r2
 8012816:	2200      	movs	r2, #0
 8012818:	602a      	str	r2, [r5, #0]
 801281a:	461a      	mov	r2, r3
 801281c:	f7f1 fca1 	bl	8004162 <_write>
 8012820:	1c43      	adds	r3, r0, #1
 8012822:	d102      	bne.n	801282a <_write_r+0x1e>
 8012824:	682b      	ldr	r3, [r5, #0]
 8012826:	b103      	cbz	r3, 801282a <_write_r+0x1e>
 8012828:	6023      	str	r3, [r4, #0]
 801282a:	bd38      	pop	{r3, r4, r5, pc}
 801282c:	200068c0 	.word	0x200068c0

08012830 <_close_r>:
 8012830:	b538      	push	{r3, r4, r5, lr}
 8012832:	4d06      	ldr	r5, [pc, #24]	; (801284c <_close_r+0x1c>)
 8012834:	2300      	movs	r3, #0
 8012836:	4604      	mov	r4, r0
 8012838:	4608      	mov	r0, r1
 801283a:	602b      	str	r3, [r5, #0]
 801283c:	f7f1 fcad 	bl	800419a <_close>
 8012840:	1c43      	adds	r3, r0, #1
 8012842:	d102      	bne.n	801284a <_close_r+0x1a>
 8012844:	682b      	ldr	r3, [r5, #0]
 8012846:	b103      	cbz	r3, 801284a <_close_r+0x1a>
 8012848:	6023      	str	r3, [r4, #0]
 801284a:	bd38      	pop	{r3, r4, r5, pc}
 801284c:	200068c0 	.word	0x200068c0

08012850 <_fstat_r>:
 8012850:	b538      	push	{r3, r4, r5, lr}
 8012852:	4d07      	ldr	r5, [pc, #28]	; (8012870 <_fstat_r+0x20>)
 8012854:	2300      	movs	r3, #0
 8012856:	4604      	mov	r4, r0
 8012858:	4608      	mov	r0, r1
 801285a:	4611      	mov	r1, r2
 801285c:	602b      	str	r3, [r5, #0]
 801285e:	f7f1 fca8 	bl	80041b2 <_fstat>
 8012862:	1c43      	adds	r3, r0, #1
 8012864:	d102      	bne.n	801286c <_fstat_r+0x1c>
 8012866:	682b      	ldr	r3, [r5, #0]
 8012868:	b103      	cbz	r3, 801286c <_fstat_r+0x1c>
 801286a:	6023      	str	r3, [r4, #0]
 801286c:	bd38      	pop	{r3, r4, r5, pc}
 801286e:	bf00      	nop
 8012870:	200068c0 	.word	0x200068c0

08012874 <_isatty_r>:
 8012874:	b538      	push	{r3, r4, r5, lr}
 8012876:	4d06      	ldr	r5, [pc, #24]	; (8012890 <_isatty_r+0x1c>)
 8012878:	2300      	movs	r3, #0
 801287a:	4604      	mov	r4, r0
 801287c:	4608      	mov	r0, r1
 801287e:	602b      	str	r3, [r5, #0]
 8012880:	f7f1 fca7 	bl	80041d2 <_isatty>
 8012884:	1c43      	adds	r3, r0, #1
 8012886:	d102      	bne.n	801288e <_isatty_r+0x1a>
 8012888:	682b      	ldr	r3, [r5, #0]
 801288a:	b103      	cbz	r3, 801288e <_isatty_r+0x1a>
 801288c:	6023      	str	r3, [r4, #0]
 801288e:	bd38      	pop	{r3, r4, r5, pc}
 8012890:	200068c0 	.word	0x200068c0

08012894 <_lseek_r>:
 8012894:	b538      	push	{r3, r4, r5, lr}
 8012896:	4d07      	ldr	r5, [pc, #28]	; (80128b4 <_lseek_r+0x20>)
 8012898:	4604      	mov	r4, r0
 801289a:	4608      	mov	r0, r1
 801289c:	4611      	mov	r1, r2
 801289e:	2200      	movs	r2, #0
 80128a0:	602a      	str	r2, [r5, #0]
 80128a2:	461a      	mov	r2, r3
 80128a4:	f7f1 fca0 	bl	80041e8 <_lseek>
 80128a8:	1c43      	adds	r3, r0, #1
 80128aa:	d102      	bne.n	80128b2 <_lseek_r+0x1e>
 80128ac:	682b      	ldr	r3, [r5, #0]
 80128ae:	b103      	cbz	r3, 80128b2 <_lseek_r+0x1e>
 80128b0:	6023      	str	r3, [r4, #0]
 80128b2:	bd38      	pop	{r3, r4, r5, pc}
 80128b4:	200068c0 	.word	0x200068c0

080128b8 <_read_r>:
 80128b8:	b538      	push	{r3, r4, r5, lr}
 80128ba:	4d07      	ldr	r5, [pc, #28]	; (80128d8 <_read_r+0x20>)
 80128bc:	4604      	mov	r4, r0
 80128be:	4608      	mov	r0, r1
 80128c0:	4611      	mov	r1, r2
 80128c2:	2200      	movs	r2, #0
 80128c4:	602a      	str	r2, [r5, #0]
 80128c6:	461a      	mov	r2, r3
 80128c8:	f7f1 fc2e 	bl	8004128 <_read>
 80128cc:	1c43      	adds	r3, r0, #1
 80128ce:	d102      	bne.n	80128d6 <_read_r+0x1e>
 80128d0:	682b      	ldr	r3, [r5, #0]
 80128d2:	b103      	cbz	r3, 80128d6 <_read_r+0x1e>
 80128d4:	6023      	str	r3, [r4, #0]
 80128d6:	bd38      	pop	{r3, r4, r5, pc}
 80128d8:	200068c0 	.word	0x200068c0

080128dc <sinf>:
 80128dc:	ee10 3a10 	vmov	r3, s0
 80128e0:	b507      	push	{r0, r1, r2, lr}
 80128e2:	4a1f      	ldr	r2, [pc, #124]	; (8012960 <sinf+0x84>)
 80128e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80128e8:	4293      	cmp	r3, r2
 80128ea:	dc07      	bgt.n	80128fc <sinf+0x20>
 80128ec:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8012964 <sinf+0x88>
 80128f0:	2000      	movs	r0, #0
 80128f2:	b003      	add	sp, #12
 80128f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80128f8:	f001 bf78 	b.w	80147ec <__kernel_sinf>
 80128fc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012900:	db04      	blt.n	801290c <sinf+0x30>
 8012902:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012906:	b003      	add	sp, #12
 8012908:	f85d fb04 	ldr.w	pc, [sp], #4
 801290c:	4668      	mov	r0, sp
 801290e:	f001 fb57 	bl	8013fc0 <__ieee754_rem_pio2f>
 8012912:	f000 0003 	and.w	r0, r0, #3
 8012916:	2801      	cmp	r0, #1
 8012918:	d00a      	beq.n	8012930 <sinf+0x54>
 801291a:	2802      	cmp	r0, #2
 801291c:	d00f      	beq.n	801293e <sinf+0x62>
 801291e:	b9c0      	cbnz	r0, 8012952 <sinf+0x76>
 8012920:	eddd 0a01 	vldr	s1, [sp, #4]
 8012924:	ed9d 0a00 	vldr	s0, [sp]
 8012928:	2001      	movs	r0, #1
 801292a:	f001 ff5f 	bl	80147ec <__kernel_sinf>
 801292e:	e7ea      	b.n	8012906 <sinf+0x2a>
 8012930:	eddd 0a01 	vldr	s1, [sp, #4]
 8012934:	ed9d 0a00 	vldr	s0, [sp]
 8012938:	f001 fc82 	bl	8014240 <__kernel_cosf>
 801293c:	e7e3      	b.n	8012906 <sinf+0x2a>
 801293e:	eddd 0a01 	vldr	s1, [sp, #4]
 8012942:	ed9d 0a00 	vldr	s0, [sp]
 8012946:	2001      	movs	r0, #1
 8012948:	f001 ff50 	bl	80147ec <__kernel_sinf>
 801294c:	eeb1 0a40 	vneg.f32	s0, s0
 8012950:	e7d9      	b.n	8012906 <sinf+0x2a>
 8012952:	eddd 0a01 	vldr	s1, [sp, #4]
 8012956:	ed9d 0a00 	vldr	s0, [sp]
 801295a:	f001 fc71 	bl	8014240 <__kernel_cosf>
 801295e:	e7f5      	b.n	801294c <sinf+0x70>
 8012960:	3f490fd8 	.word	0x3f490fd8
 8012964:	00000000 	.word	0x00000000

08012968 <pow>:
 8012968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801296a:	ed2d 8b02 	vpush	{d8}
 801296e:	eeb0 8a40 	vmov.f32	s16, s0
 8012972:	eef0 8a60 	vmov.f32	s17, s1
 8012976:	ec55 4b11 	vmov	r4, r5, d1
 801297a:	f000 f8ed 	bl	8012b58 <__ieee754_pow>
 801297e:	4622      	mov	r2, r4
 8012980:	462b      	mov	r3, r5
 8012982:	4620      	mov	r0, r4
 8012984:	4629      	mov	r1, r5
 8012986:	ec57 6b10 	vmov	r6, r7, d0
 801298a:	f7ee f8cf 	bl	8000b2c <__aeabi_dcmpun>
 801298e:	2800      	cmp	r0, #0
 8012990:	d13b      	bne.n	8012a0a <pow+0xa2>
 8012992:	ec51 0b18 	vmov	r0, r1, d8
 8012996:	2200      	movs	r2, #0
 8012998:	2300      	movs	r3, #0
 801299a:	f7ee f895 	bl	8000ac8 <__aeabi_dcmpeq>
 801299e:	b1b8      	cbz	r0, 80129d0 <pow+0x68>
 80129a0:	2200      	movs	r2, #0
 80129a2:	2300      	movs	r3, #0
 80129a4:	4620      	mov	r0, r4
 80129a6:	4629      	mov	r1, r5
 80129a8:	f7ee f88e 	bl	8000ac8 <__aeabi_dcmpeq>
 80129ac:	2800      	cmp	r0, #0
 80129ae:	d146      	bne.n	8012a3e <pow+0xd6>
 80129b0:	ec45 4b10 	vmov	d0, r4, r5
 80129b4:	f001 ffbd 	bl	8014932 <finite>
 80129b8:	b338      	cbz	r0, 8012a0a <pow+0xa2>
 80129ba:	2200      	movs	r2, #0
 80129bc:	2300      	movs	r3, #0
 80129be:	4620      	mov	r0, r4
 80129c0:	4629      	mov	r1, r5
 80129c2:	f7ee f88b 	bl	8000adc <__aeabi_dcmplt>
 80129c6:	b300      	cbz	r0, 8012a0a <pow+0xa2>
 80129c8:	f7fd fa40 	bl	800fe4c <__errno>
 80129cc:	2322      	movs	r3, #34	; 0x22
 80129ce:	e01b      	b.n	8012a08 <pow+0xa0>
 80129d0:	ec47 6b10 	vmov	d0, r6, r7
 80129d4:	f001 ffad 	bl	8014932 <finite>
 80129d8:	b9e0      	cbnz	r0, 8012a14 <pow+0xac>
 80129da:	eeb0 0a48 	vmov.f32	s0, s16
 80129de:	eef0 0a68 	vmov.f32	s1, s17
 80129e2:	f001 ffa6 	bl	8014932 <finite>
 80129e6:	b1a8      	cbz	r0, 8012a14 <pow+0xac>
 80129e8:	ec45 4b10 	vmov	d0, r4, r5
 80129ec:	f001 ffa1 	bl	8014932 <finite>
 80129f0:	b180      	cbz	r0, 8012a14 <pow+0xac>
 80129f2:	4632      	mov	r2, r6
 80129f4:	463b      	mov	r3, r7
 80129f6:	4630      	mov	r0, r6
 80129f8:	4639      	mov	r1, r7
 80129fa:	f7ee f897 	bl	8000b2c <__aeabi_dcmpun>
 80129fe:	2800      	cmp	r0, #0
 8012a00:	d0e2      	beq.n	80129c8 <pow+0x60>
 8012a02:	f7fd fa23 	bl	800fe4c <__errno>
 8012a06:	2321      	movs	r3, #33	; 0x21
 8012a08:	6003      	str	r3, [r0, #0]
 8012a0a:	ecbd 8b02 	vpop	{d8}
 8012a0e:	ec47 6b10 	vmov	d0, r6, r7
 8012a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a14:	2200      	movs	r2, #0
 8012a16:	2300      	movs	r3, #0
 8012a18:	4630      	mov	r0, r6
 8012a1a:	4639      	mov	r1, r7
 8012a1c:	f7ee f854 	bl	8000ac8 <__aeabi_dcmpeq>
 8012a20:	2800      	cmp	r0, #0
 8012a22:	d0f2      	beq.n	8012a0a <pow+0xa2>
 8012a24:	eeb0 0a48 	vmov.f32	s0, s16
 8012a28:	eef0 0a68 	vmov.f32	s1, s17
 8012a2c:	f001 ff81 	bl	8014932 <finite>
 8012a30:	2800      	cmp	r0, #0
 8012a32:	d0ea      	beq.n	8012a0a <pow+0xa2>
 8012a34:	ec45 4b10 	vmov	d0, r4, r5
 8012a38:	f001 ff7b 	bl	8014932 <finite>
 8012a3c:	e7c3      	b.n	80129c6 <pow+0x5e>
 8012a3e:	4f01      	ldr	r7, [pc, #4]	; (8012a44 <pow+0xdc>)
 8012a40:	2600      	movs	r6, #0
 8012a42:	e7e2      	b.n	8012a0a <pow+0xa2>
 8012a44:	3ff00000 	.word	0x3ff00000

08012a48 <asinf>:
 8012a48:	b508      	push	{r3, lr}
 8012a4a:	ed2d 8b02 	vpush	{d8}
 8012a4e:	eeb0 8a40 	vmov.f32	s16, s0
 8012a52:	f000 fe61 	bl	8013718 <__ieee754_asinf>
 8012a56:	eeb4 8a48 	vcmp.f32	s16, s16
 8012a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a5e:	eef0 8a40 	vmov.f32	s17, s0
 8012a62:	d615      	bvs.n	8012a90 <asinf+0x48>
 8012a64:	eeb0 0a48 	vmov.f32	s0, s16
 8012a68:	f002 f8c8 	bl	8014bfc <fabsf>
 8012a6c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012a70:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8012a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a78:	dd0a      	ble.n	8012a90 <asinf+0x48>
 8012a7a:	f7fd f9e7 	bl	800fe4c <__errno>
 8012a7e:	ecbd 8b02 	vpop	{d8}
 8012a82:	2321      	movs	r3, #33	; 0x21
 8012a84:	6003      	str	r3, [r0, #0]
 8012a86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8012a8a:	4804      	ldr	r0, [pc, #16]	; (8012a9c <asinf+0x54>)
 8012a8c:	f002 b90c 	b.w	8014ca8 <nanf>
 8012a90:	eeb0 0a68 	vmov.f32	s0, s17
 8012a94:	ecbd 8b02 	vpop	{d8}
 8012a98:	bd08      	pop	{r3, pc}
 8012a9a:	bf00      	nop
 8012a9c:	0801518f 	.word	0x0801518f

08012aa0 <atan2f>:
 8012aa0:	f000 bf20 	b.w	80138e4 <__ieee754_atan2f>

08012aa4 <powf>:
 8012aa4:	b508      	push	{r3, lr}
 8012aa6:	ed2d 8b04 	vpush	{d8-d9}
 8012aaa:	eeb0 8a60 	vmov.f32	s16, s1
 8012aae:	eeb0 9a40 	vmov.f32	s18, s0
 8012ab2:	f000 ffb7 	bl	8013a24 <__ieee754_powf>
 8012ab6:	eeb4 8a48 	vcmp.f32	s16, s16
 8012aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012abe:	eef0 8a40 	vmov.f32	s17, s0
 8012ac2:	d63e      	bvs.n	8012b42 <powf+0x9e>
 8012ac4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8012ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012acc:	d112      	bne.n	8012af4 <powf+0x50>
 8012ace:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ad6:	d039      	beq.n	8012b4c <powf+0xa8>
 8012ad8:	eeb0 0a48 	vmov.f32	s0, s16
 8012adc:	f002 f895 	bl	8014c0a <finitef>
 8012ae0:	b378      	cbz	r0, 8012b42 <powf+0x9e>
 8012ae2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aea:	d52a      	bpl.n	8012b42 <powf+0x9e>
 8012aec:	f7fd f9ae 	bl	800fe4c <__errno>
 8012af0:	2322      	movs	r3, #34	; 0x22
 8012af2:	e014      	b.n	8012b1e <powf+0x7a>
 8012af4:	f002 f889 	bl	8014c0a <finitef>
 8012af8:	b998      	cbnz	r0, 8012b22 <powf+0x7e>
 8012afa:	eeb0 0a49 	vmov.f32	s0, s18
 8012afe:	f002 f884 	bl	8014c0a <finitef>
 8012b02:	b170      	cbz	r0, 8012b22 <powf+0x7e>
 8012b04:	eeb0 0a48 	vmov.f32	s0, s16
 8012b08:	f002 f87f 	bl	8014c0a <finitef>
 8012b0c:	b148      	cbz	r0, 8012b22 <powf+0x7e>
 8012b0e:	eef4 8a68 	vcmp.f32	s17, s17
 8012b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b16:	d7e9      	bvc.n	8012aec <powf+0x48>
 8012b18:	f7fd f998 	bl	800fe4c <__errno>
 8012b1c:	2321      	movs	r3, #33	; 0x21
 8012b1e:	6003      	str	r3, [r0, #0]
 8012b20:	e00f      	b.n	8012b42 <powf+0x9e>
 8012b22:	eef5 8a40 	vcmp.f32	s17, #0.0
 8012b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b2a:	d10a      	bne.n	8012b42 <powf+0x9e>
 8012b2c:	eeb0 0a49 	vmov.f32	s0, s18
 8012b30:	f002 f86b 	bl	8014c0a <finitef>
 8012b34:	b128      	cbz	r0, 8012b42 <powf+0x9e>
 8012b36:	eeb0 0a48 	vmov.f32	s0, s16
 8012b3a:	f002 f866 	bl	8014c0a <finitef>
 8012b3e:	2800      	cmp	r0, #0
 8012b40:	d1d4      	bne.n	8012aec <powf+0x48>
 8012b42:	eeb0 0a68 	vmov.f32	s0, s17
 8012b46:	ecbd 8b04 	vpop	{d8-d9}
 8012b4a:	bd08      	pop	{r3, pc}
 8012b4c:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8012b50:	e7f7      	b.n	8012b42 <powf+0x9e>
 8012b52:	0000      	movs	r0, r0
 8012b54:	0000      	movs	r0, r0
	...

08012b58 <__ieee754_pow>:
 8012b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b5c:	ed2d 8b06 	vpush	{d8-d10}
 8012b60:	b089      	sub	sp, #36	; 0x24
 8012b62:	ed8d 1b00 	vstr	d1, [sp]
 8012b66:	e9dd 2900 	ldrd	r2, r9, [sp]
 8012b6a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8012b6e:	ea58 0102 	orrs.w	r1, r8, r2
 8012b72:	ec57 6b10 	vmov	r6, r7, d0
 8012b76:	d115      	bne.n	8012ba4 <__ieee754_pow+0x4c>
 8012b78:	19b3      	adds	r3, r6, r6
 8012b7a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8012b7e:	4152      	adcs	r2, r2
 8012b80:	4299      	cmp	r1, r3
 8012b82:	4b89      	ldr	r3, [pc, #548]	; (8012da8 <__ieee754_pow+0x250>)
 8012b84:	4193      	sbcs	r3, r2
 8012b86:	f080 84d2 	bcs.w	801352e <__ieee754_pow+0x9d6>
 8012b8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b8e:	4630      	mov	r0, r6
 8012b90:	4639      	mov	r1, r7
 8012b92:	f7ed fb7b 	bl	800028c <__adddf3>
 8012b96:	ec41 0b10 	vmov	d0, r0, r1
 8012b9a:	b009      	add	sp, #36	; 0x24
 8012b9c:	ecbd 8b06 	vpop	{d8-d10}
 8012ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ba4:	4b81      	ldr	r3, [pc, #516]	; (8012dac <__ieee754_pow+0x254>)
 8012ba6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8012baa:	429c      	cmp	r4, r3
 8012bac:	ee10 aa10 	vmov	sl, s0
 8012bb0:	463d      	mov	r5, r7
 8012bb2:	dc06      	bgt.n	8012bc2 <__ieee754_pow+0x6a>
 8012bb4:	d101      	bne.n	8012bba <__ieee754_pow+0x62>
 8012bb6:	2e00      	cmp	r6, #0
 8012bb8:	d1e7      	bne.n	8012b8a <__ieee754_pow+0x32>
 8012bba:	4598      	cmp	r8, r3
 8012bbc:	dc01      	bgt.n	8012bc2 <__ieee754_pow+0x6a>
 8012bbe:	d10f      	bne.n	8012be0 <__ieee754_pow+0x88>
 8012bc0:	b172      	cbz	r2, 8012be0 <__ieee754_pow+0x88>
 8012bc2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8012bc6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8012bca:	ea55 050a 	orrs.w	r5, r5, sl
 8012bce:	d1dc      	bne.n	8012b8a <__ieee754_pow+0x32>
 8012bd0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012bd4:	18db      	adds	r3, r3, r3
 8012bd6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8012bda:	4152      	adcs	r2, r2
 8012bdc:	429d      	cmp	r5, r3
 8012bde:	e7d0      	b.n	8012b82 <__ieee754_pow+0x2a>
 8012be0:	2d00      	cmp	r5, #0
 8012be2:	da3b      	bge.n	8012c5c <__ieee754_pow+0x104>
 8012be4:	4b72      	ldr	r3, [pc, #456]	; (8012db0 <__ieee754_pow+0x258>)
 8012be6:	4598      	cmp	r8, r3
 8012be8:	dc51      	bgt.n	8012c8e <__ieee754_pow+0x136>
 8012bea:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8012bee:	4598      	cmp	r8, r3
 8012bf0:	f340 84ac 	ble.w	801354c <__ieee754_pow+0x9f4>
 8012bf4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012bf8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012bfc:	2b14      	cmp	r3, #20
 8012bfe:	dd0f      	ble.n	8012c20 <__ieee754_pow+0xc8>
 8012c00:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012c04:	fa22 f103 	lsr.w	r1, r2, r3
 8012c08:	fa01 f303 	lsl.w	r3, r1, r3
 8012c0c:	4293      	cmp	r3, r2
 8012c0e:	f040 849d 	bne.w	801354c <__ieee754_pow+0x9f4>
 8012c12:	f001 0101 	and.w	r1, r1, #1
 8012c16:	f1c1 0302 	rsb	r3, r1, #2
 8012c1a:	9304      	str	r3, [sp, #16]
 8012c1c:	b182      	cbz	r2, 8012c40 <__ieee754_pow+0xe8>
 8012c1e:	e05f      	b.n	8012ce0 <__ieee754_pow+0x188>
 8012c20:	2a00      	cmp	r2, #0
 8012c22:	d15b      	bne.n	8012cdc <__ieee754_pow+0x184>
 8012c24:	f1c3 0314 	rsb	r3, r3, #20
 8012c28:	fa48 f103 	asr.w	r1, r8, r3
 8012c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8012c30:	4543      	cmp	r3, r8
 8012c32:	f040 8488 	bne.w	8013546 <__ieee754_pow+0x9ee>
 8012c36:	f001 0101 	and.w	r1, r1, #1
 8012c3a:	f1c1 0302 	rsb	r3, r1, #2
 8012c3e:	9304      	str	r3, [sp, #16]
 8012c40:	4b5c      	ldr	r3, [pc, #368]	; (8012db4 <__ieee754_pow+0x25c>)
 8012c42:	4598      	cmp	r8, r3
 8012c44:	d132      	bne.n	8012cac <__ieee754_pow+0x154>
 8012c46:	f1b9 0f00 	cmp.w	r9, #0
 8012c4a:	f280 8478 	bge.w	801353e <__ieee754_pow+0x9e6>
 8012c4e:	4959      	ldr	r1, [pc, #356]	; (8012db4 <__ieee754_pow+0x25c>)
 8012c50:	4632      	mov	r2, r6
 8012c52:	463b      	mov	r3, r7
 8012c54:	2000      	movs	r0, #0
 8012c56:	f7ed fdf9 	bl	800084c <__aeabi_ddiv>
 8012c5a:	e79c      	b.n	8012b96 <__ieee754_pow+0x3e>
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	9304      	str	r3, [sp, #16]
 8012c60:	2a00      	cmp	r2, #0
 8012c62:	d13d      	bne.n	8012ce0 <__ieee754_pow+0x188>
 8012c64:	4b51      	ldr	r3, [pc, #324]	; (8012dac <__ieee754_pow+0x254>)
 8012c66:	4598      	cmp	r8, r3
 8012c68:	d1ea      	bne.n	8012c40 <__ieee754_pow+0xe8>
 8012c6a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8012c6e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8012c72:	ea53 030a 	orrs.w	r3, r3, sl
 8012c76:	f000 845a 	beq.w	801352e <__ieee754_pow+0x9d6>
 8012c7a:	4b4f      	ldr	r3, [pc, #316]	; (8012db8 <__ieee754_pow+0x260>)
 8012c7c:	429c      	cmp	r4, r3
 8012c7e:	dd08      	ble.n	8012c92 <__ieee754_pow+0x13a>
 8012c80:	f1b9 0f00 	cmp.w	r9, #0
 8012c84:	f2c0 8457 	blt.w	8013536 <__ieee754_pow+0x9de>
 8012c88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c8c:	e783      	b.n	8012b96 <__ieee754_pow+0x3e>
 8012c8e:	2302      	movs	r3, #2
 8012c90:	e7e5      	b.n	8012c5e <__ieee754_pow+0x106>
 8012c92:	f1b9 0f00 	cmp.w	r9, #0
 8012c96:	f04f 0000 	mov.w	r0, #0
 8012c9a:	f04f 0100 	mov.w	r1, #0
 8012c9e:	f6bf af7a 	bge.w	8012b96 <__ieee754_pow+0x3e>
 8012ca2:	e9dd 0300 	ldrd	r0, r3, [sp]
 8012ca6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012caa:	e774      	b.n	8012b96 <__ieee754_pow+0x3e>
 8012cac:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8012cb0:	d106      	bne.n	8012cc0 <__ieee754_pow+0x168>
 8012cb2:	4632      	mov	r2, r6
 8012cb4:	463b      	mov	r3, r7
 8012cb6:	4630      	mov	r0, r6
 8012cb8:	4639      	mov	r1, r7
 8012cba:	f7ed fc9d 	bl	80005f8 <__aeabi_dmul>
 8012cbe:	e76a      	b.n	8012b96 <__ieee754_pow+0x3e>
 8012cc0:	4b3e      	ldr	r3, [pc, #248]	; (8012dbc <__ieee754_pow+0x264>)
 8012cc2:	4599      	cmp	r9, r3
 8012cc4:	d10c      	bne.n	8012ce0 <__ieee754_pow+0x188>
 8012cc6:	2d00      	cmp	r5, #0
 8012cc8:	db0a      	blt.n	8012ce0 <__ieee754_pow+0x188>
 8012cca:	ec47 6b10 	vmov	d0, r6, r7
 8012cce:	b009      	add	sp, #36	; 0x24
 8012cd0:	ecbd 8b06 	vpop	{d8-d10}
 8012cd4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cd8:	f000 bc6c 	b.w	80135b4 <__ieee754_sqrt>
 8012cdc:	2300      	movs	r3, #0
 8012cde:	9304      	str	r3, [sp, #16]
 8012ce0:	ec47 6b10 	vmov	d0, r6, r7
 8012ce4:	f001 fe1c 	bl	8014920 <fabs>
 8012ce8:	ec51 0b10 	vmov	r0, r1, d0
 8012cec:	f1ba 0f00 	cmp.w	sl, #0
 8012cf0:	d129      	bne.n	8012d46 <__ieee754_pow+0x1ee>
 8012cf2:	b124      	cbz	r4, 8012cfe <__ieee754_pow+0x1a6>
 8012cf4:	4b2f      	ldr	r3, [pc, #188]	; (8012db4 <__ieee754_pow+0x25c>)
 8012cf6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8012cfa:	429a      	cmp	r2, r3
 8012cfc:	d123      	bne.n	8012d46 <__ieee754_pow+0x1ee>
 8012cfe:	f1b9 0f00 	cmp.w	r9, #0
 8012d02:	da05      	bge.n	8012d10 <__ieee754_pow+0x1b8>
 8012d04:	4602      	mov	r2, r0
 8012d06:	460b      	mov	r3, r1
 8012d08:	2000      	movs	r0, #0
 8012d0a:	492a      	ldr	r1, [pc, #168]	; (8012db4 <__ieee754_pow+0x25c>)
 8012d0c:	f7ed fd9e 	bl	800084c <__aeabi_ddiv>
 8012d10:	2d00      	cmp	r5, #0
 8012d12:	f6bf af40 	bge.w	8012b96 <__ieee754_pow+0x3e>
 8012d16:	9b04      	ldr	r3, [sp, #16]
 8012d18:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8012d1c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012d20:	4323      	orrs	r3, r4
 8012d22:	d108      	bne.n	8012d36 <__ieee754_pow+0x1de>
 8012d24:	4602      	mov	r2, r0
 8012d26:	460b      	mov	r3, r1
 8012d28:	4610      	mov	r0, r2
 8012d2a:	4619      	mov	r1, r3
 8012d2c:	f7ed faac 	bl	8000288 <__aeabi_dsub>
 8012d30:	4602      	mov	r2, r0
 8012d32:	460b      	mov	r3, r1
 8012d34:	e78f      	b.n	8012c56 <__ieee754_pow+0xfe>
 8012d36:	9b04      	ldr	r3, [sp, #16]
 8012d38:	2b01      	cmp	r3, #1
 8012d3a:	f47f af2c 	bne.w	8012b96 <__ieee754_pow+0x3e>
 8012d3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012d42:	4619      	mov	r1, r3
 8012d44:	e727      	b.n	8012b96 <__ieee754_pow+0x3e>
 8012d46:	0feb      	lsrs	r3, r5, #31
 8012d48:	3b01      	subs	r3, #1
 8012d4a:	9306      	str	r3, [sp, #24]
 8012d4c:	9a06      	ldr	r2, [sp, #24]
 8012d4e:	9b04      	ldr	r3, [sp, #16]
 8012d50:	4313      	orrs	r3, r2
 8012d52:	d102      	bne.n	8012d5a <__ieee754_pow+0x202>
 8012d54:	4632      	mov	r2, r6
 8012d56:	463b      	mov	r3, r7
 8012d58:	e7e6      	b.n	8012d28 <__ieee754_pow+0x1d0>
 8012d5a:	4b19      	ldr	r3, [pc, #100]	; (8012dc0 <__ieee754_pow+0x268>)
 8012d5c:	4598      	cmp	r8, r3
 8012d5e:	f340 80fb 	ble.w	8012f58 <__ieee754_pow+0x400>
 8012d62:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8012d66:	4598      	cmp	r8, r3
 8012d68:	4b13      	ldr	r3, [pc, #76]	; (8012db8 <__ieee754_pow+0x260>)
 8012d6a:	dd0c      	ble.n	8012d86 <__ieee754_pow+0x22e>
 8012d6c:	429c      	cmp	r4, r3
 8012d6e:	dc0f      	bgt.n	8012d90 <__ieee754_pow+0x238>
 8012d70:	f1b9 0f00 	cmp.w	r9, #0
 8012d74:	da0f      	bge.n	8012d96 <__ieee754_pow+0x23e>
 8012d76:	2000      	movs	r0, #0
 8012d78:	b009      	add	sp, #36	; 0x24
 8012d7a:	ecbd 8b06 	vpop	{d8-d10}
 8012d7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d82:	f001 bda2 	b.w	80148ca <__math_oflow>
 8012d86:	429c      	cmp	r4, r3
 8012d88:	dbf2      	blt.n	8012d70 <__ieee754_pow+0x218>
 8012d8a:	4b0a      	ldr	r3, [pc, #40]	; (8012db4 <__ieee754_pow+0x25c>)
 8012d8c:	429c      	cmp	r4, r3
 8012d8e:	dd19      	ble.n	8012dc4 <__ieee754_pow+0x26c>
 8012d90:	f1b9 0f00 	cmp.w	r9, #0
 8012d94:	dcef      	bgt.n	8012d76 <__ieee754_pow+0x21e>
 8012d96:	2000      	movs	r0, #0
 8012d98:	b009      	add	sp, #36	; 0x24
 8012d9a:	ecbd 8b06 	vpop	{d8-d10}
 8012d9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012da2:	f001 bd89 	b.w	80148b8 <__math_uflow>
 8012da6:	bf00      	nop
 8012da8:	fff00000 	.word	0xfff00000
 8012dac:	7ff00000 	.word	0x7ff00000
 8012db0:	433fffff 	.word	0x433fffff
 8012db4:	3ff00000 	.word	0x3ff00000
 8012db8:	3fefffff 	.word	0x3fefffff
 8012dbc:	3fe00000 	.word	0x3fe00000
 8012dc0:	41e00000 	.word	0x41e00000
 8012dc4:	4b60      	ldr	r3, [pc, #384]	; (8012f48 <__ieee754_pow+0x3f0>)
 8012dc6:	2200      	movs	r2, #0
 8012dc8:	f7ed fa5e 	bl	8000288 <__aeabi_dsub>
 8012dcc:	a354      	add	r3, pc, #336	; (adr r3, 8012f20 <__ieee754_pow+0x3c8>)
 8012dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dd2:	4604      	mov	r4, r0
 8012dd4:	460d      	mov	r5, r1
 8012dd6:	f7ed fc0f 	bl	80005f8 <__aeabi_dmul>
 8012dda:	a353      	add	r3, pc, #332	; (adr r3, 8012f28 <__ieee754_pow+0x3d0>)
 8012ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012de0:	4606      	mov	r6, r0
 8012de2:	460f      	mov	r7, r1
 8012de4:	4620      	mov	r0, r4
 8012de6:	4629      	mov	r1, r5
 8012de8:	f7ed fc06 	bl	80005f8 <__aeabi_dmul>
 8012dec:	4b57      	ldr	r3, [pc, #348]	; (8012f4c <__ieee754_pow+0x3f4>)
 8012dee:	4682      	mov	sl, r0
 8012df0:	468b      	mov	fp, r1
 8012df2:	2200      	movs	r2, #0
 8012df4:	4620      	mov	r0, r4
 8012df6:	4629      	mov	r1, r5
 8012df8:	f7ed fbfe 	bl	80005f8 <__aeabi_dmul>
 8012dfc:	4602      	mov	r2, r0
 8012dfe:	460b      	mov	r3, r1
 8012e00:	a14b      	add	r1, pc, #300	; (adr r1, 8012f30 <__ieee754_pow+0x3d8>)
 8012e02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012e06:	f7ed fa3f 	bl	8000288 <__aeabi_dsub>
 8012e0a:	4622      	mov	r2, r4
 8012e0c:	462b      	mov	r3, r5
 8012e0e:	f7ed fbf3 	bl	80005f8 <__aeabi_dmul>
 8012e12:	4602      	mov	r2, r0
 8012e14:	460b      	mov	r3, r1
 8012e16:	2000      	movs	r0, #0
 8012e18:	494d      	ldr	r1, [pc, #308]	; (8012f50 <__ieee754_pow+0x3f8>)
 8012e1a:	f7ed fa35 	bl	8000288 <__aeabi_dsub>
 8012e1e:	4622      	mov	r2, r4
 8012e20:	4680      	mov	r8, r0
 8012e22:	4689      	mov	r9, r1
 8012e24:	462b      	mov	r3, r5
 8012e26:	4620      	mov	r0, r4
 8012e28:	4629      	mov	r1, r5
 8012e2a:	f7ed fbe5 	bl	80005f8 <__aeabi_dmul>
 8012e2e:	4602      	mov	r2, r0
 8012e30:	460b      	mov	r3, r1
 8012e32:	4640      	mov	r0, r8
 8012e34:	4649      	mov	r1, r9
 8012e36:	f7ed fbdf 	bl	80005f8 <__aeabi_dmul>
 8012e3a:	a33f      	add	r3, pc, #252	; (adr r3, 8012f38 <__ieee754_pow+0x3e0>)
 8012e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e40:	f7ed fbda 	bl	80005f8 <__aeabi_dmul>
 8012e44:	4602      	mov	r2, r0
 8012e46:	460b      	mov	r3, r1
 8012e48:	4650      	mov	r0, sl
 8012e4a:	4659      	mov	r1, fp
 8012e4c:	f7ed fa1c 	bl	8000288 <__aeabi_dsub>
 8012e50:	4602      	mov	r2, r0
 8012e52:	460b      	mov	r3, r1
 8012e54:	4680      	mov	r8, r0
 8012e56:	4689      	mov	r9, r1
 8012e58:	4630      	mov	r0, r6
 8012e5a:	4639      	mov	r1, r7
 8012e5c:	f7ed fa16 	bl	800028c <__adddf3>
 8012e60:	2000      	movs	r0, #0
 8012e62:	4632      	mov	r2, r6
 8012e64:	463b      	mov	r3, r7
 8012e66:	4604      	mov	r4, r0
 8012e68:	460d      	mov	r5, r1
 8012e6a:	f7ed fa0d 	bl	8000288 <__aeabi_dsub>
 8012e6e:	4602      	mov	r2, r0
 8012e70:	460b      	mov	r3, r1
 8012e72:	4640      	mov	r0, r8
 8012e74:	4649      	mov	r1, r9
 8012e76:	f7ed fa07 	bl	8000288 <__aeabi_dsub>
 8012e7a:	9b04      	ldr	r3, [sp, #16]
 8012e7c:	9a06      	ldr	r2, [sp, #24]
 8012e7e:	3b01      	subs	r3, #1
 8012e80:	4313      	orrs	r3, r2
 8012e82:	4682      	mov	sl, r0
 8012e84:	468b      	mov	fp, r1
 8012e86:	f040 81e7 	bne.w	8013258 <__ieee754_pow+0x700>
 8012e8a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8012f40 <__ieee754_pow+0x3e8>
 8012e8e:	eeb0 8a47 	vmov.f32	s16, s14
 8012e92:	eef0 8a67 	vmov.f32	s17, s15
 8012e96:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012e9a:	2600      	movs	r6, #0
 8012e9c:	4632      	mov	r2, r6
 8012e9e:	463b      	mov	r3, r7
 8012ea0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012ea4:	f7ed f9f0 	bl	8000288 <__aeabi_dsub>
 8012ea8:	4622      	mov	r2, r4
 8012eaa:	462b      	mov	r3, r5
 8012eac:	f7ed fba4 	bl	80005f8 <__aeabi_dmul>
 8012eb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012eb4:	4680      	mov	r8, r0
 8012eb6:	4689      	mov	r9, r1
 8012eb8:	4650      	mov	r0, sl
 8012eba:	4659      	mov	r1, fp
 8012ebc:	f7ed fb9c 	bl	80005f8 <__aeabi_dmul>
 8012ec0:	4602      	mov	r2, r0
 8012ec2:	460b      	mov	r3, r1
 8012ec4:	4640      	mov	r0, r8
 8012ec6:	4649      	mov	r1, r9
 8012ec8:	f7ed f9e0 	bl	800028c <__adddf3>
 8012ecc:	4632      	mov	r2, r6
 8012ece:	463b      	mov	r3, r7
 8012ed0:	4680      	mov	r8, r0
 8012ed2:	4689      	mov	r9, r1
 8012ed4:	4620      	mov	r0, r4
 8012ed6:	4629      	mov	r1, r5
 8012ed8:	f7ed fb8e 	bl	80005f8 <__aeabi_dmul>
 8012edc:	460b      	mov	r3, r1
 8012ede:	4604      	mov	r4, r0
 8012ee0:	460d      	mov	r5, r1
 8012ee2:	4602      	mov	r2, r0
 8012ee4:	4649      	mov	r1, r9
 8012ee6:	4640      	mov	r0, r8
 8012ee8:	f7ed f9d0 	bl	800028c <__adddf3>
 8012eec:	4b19      	ldr	r3, [pc, #100]	; (8012f54 <__ieee754_pow+0x3fc>)
 8012eee:	4299      	cmp	r1, r3
 8012ef0:	ec45 4b19 	vmov	d9, r4, r5
 8012ef4:	4606      	mov	r6, r0
 8012ef6:	460f      	mov	r7, r1
 8012ef8:	468b      	mov	fp, r1
 8012efa:	f340 82f1 	ble.w	80134e0 <__ieee754_pow+0x988>
 8012efe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8012f02:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8012f06:	4303      	orrs	r3, r0
 8012f08:	f000 81e4 	beq.w	80132d4 <__ieee754_pow+0x77c>
 8012f0c:	ec51 0b18 	vmov	r0, r1, d8
 8012f10:	2200      	movs	r2, #0
 8012f12:	2300      	movs	r3, #0
 8012f14:	f7ed fde2 	bl	8000adc <__aeabi_dcmplt>
 8012f18:	3800      	subs	r0, #0
 8012f1a:	bf18      	it	ne
 8012f1c:	2001      	movne	r0, #1
 8012f1e:	e72b      	b.n	8012d78 <__ieee754_pow+0x220>
 8012f20:	60000000 	.word	0x60000000
 8012f24:	3ff71547 	.word	0x3ff71547
 8012f28:	f85ddf44 	.word	0xf85ddf44
 8012f2c:	3e54ae0b 	.word	0x3e54ae0b
 8012f30:	55555555 	.word	0x55555555
 8012f34:	3fd55555 	.word	0x3fd55555
 8012f38:	652b82fe 	.word	0x652b82fe
 8012f3c:	3ff71547 	.word	0x3ff71547
 8012f40:	00000000 	.word	0x00000000
 8012f44:	bff00000 	.word	0xbff00000
 8012f48:	3ff00000 	.word	0x3ff00000
 8012f4c:	3fd00000 	.word	0x3fd00000
 8012f50:	3fe00000 	.word	0x3fe00000
 8012f54:	408fffff 	.word	0x408fffff
 8012f58:	4bd5      	ldr	r3, [pc, #852]	; (80132b0 <__ieee754_pow+0x758>)
 8012f5a:	402b      	ands	r3, r5
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	b92b      	cbnz	r3, 8012f6c <__ieee754_pow+0x414>
 8012f60:	4bd4      	ldr	r3, [pc, #848]	; (80132b4 <__ieee754_pow+0x75c>)
 8012f62:	f7ed fb49 	bl	80005f8 <__aeabi_dmul>
 8012f66:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012f6a:	460c      	mov	r4, r1
 8012f6c:	1523      	asrs	r3, r4, #20
 8012f6e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012f72:	4413      	add	r3, r2
 8012f74:	9305      	str	r3, [sp, #20]
 8012f76:	4bd0      	ldr	r3, [pc, #832]	; (80132b8 <__ieee754_pow+0x760>)
 8012f78:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012f7c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012f80:	429c      	cmp	r4, r3
 8012f82:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012f86:	dd08      	ble.n	8012f9a <__ieee754_pow+0x442>
 8012f88:	4bcc      	ldr	r3, [pc, #816]	; (80132bc <__ieee754_pow+0x764>)
 8012f8a:	429c      	cmp	r4, r3
 8012f8c:	f340 8162 	ble.w	8013254 <__ieee754_pow+0x6fc>
 8012f90:	9b05      	ldr	r3, [sp, #20]
 8012f92:	3301      	adds	r3, #1
 8012f94:	9305      	str	r3, [sp, #20]
 8012f96:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012f9a:	2400      	movs	r4, #0
 8012f9c:	00e3      	lsls	r3, r4, #3
 8012f9e:	9307      	str	r3, [sp, #28]
 8012fa0:	4bc7      	ldr	r3, [pc, #796]	; (80132c0 <__ieee754_pow+0x768>)
 8012fa2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012fa6:	ed93 7b00 	vldr	d7, [r3]
 8012faa:	4629      	mov	r1, r5
 8012fac:	ec53 2b17 	vmov	r2, r3, d7
 8012fb0:	eeb0 9a47 	vmov.f32	s18, s14
 8012fb4:	eef0 9a67 	vmov.f32	s19, s15
 8012fb8:	4682      	mov	sl, r0
 8012fba:	f7ed f965 	bl	8000288 <__aeabi_dsub>
 8012fbe:	4652      	mov	r2, sl
 8012fc0:	4606      	mov	r6, r0
 8012fc2:	460f      	mov	r7, r1
 8012fc4:	462b      	mov	r3, r5
 8012fc6:	ec51 0b19 	vmov	r0, r1, d9
 8012fca:	f7ed f95f 	bl	800028c <__adddf3>
 8012fce:	4602      	mov	r2, r0
 8012fd0:	460b      	mov	r3, r1
 8012fd2:	2000      	movs	r0, #0
 8012fd4:	49bb      	ldr	r1, [pc, #748]	; (80132c4 <__ieee754_pow+0x76c>)
 8012fd6:	f7ed fc39 	bl	800084c <__aeabi_ddiv>
 8012fda:	ec41 0b1a 	vmov	d10, r0, r1
 8012fde:	4602      	mov	r2, r0
 8012fe0:	460b      	mov	r3, r1
 8012fe2:	4630      	mov	r0, r6
 8012fe4:	4639      	mov	r1, r7
 8012fe6:	f7ed fb07 	bl	80005f8 <__aeabi_dmul>
 8012fea:	2300      	movs	r3, #0
 8012fec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ff0:	9302      	str	r3, [sp, #8]
 8012ff2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012ff6:	46ab      	mov	fp, r5
 8012ff8:	106d      	asrs	r5, r5, #1
 8012ffa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012ffe:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8013002:	ec41 0b18 	vmov	d8, r0, r1
 8013006:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801300a:	2200      	movs	r2, #0
 801300c:	4640      	mov	r0, r8
 801300e:	4649      	mov	r1, r9
 8013010:	4614      	mov	r4, r2
 8013012:	461d      	mov	r5, r3
 8013014:	f7ed faf0 	bl	80005f8 <__aeabi_dmul>
 8013018:	4602      	mov	r2, r0
 801301a:	460b      	mov	r3, r1
 801301c:	4630      	mov	r0, r6
 801301e:	4639      	mov	r1, r7
 8013020:	f7ed f932 	bl	8000288 <__aeabi_dsub>
 8013024:	ec53 2b19 	vmov	r2, r3, d9
 8013028:	4606      	mov	r6, r0
 801302a:	460f      	mov	r7, r1
 801302c:	4620      	mov	r0, r4
 801302e:	4629      	mov	r1, r5
 8013030:	f7ed f92a 	bl	8000288 <__aeabi_dsub>
 8013034:	4602      	mov	r2, r0
 8013036:	460b      	mov	r3, r1
 8013038:	4650      	mov	r0, sl
 801303a:	4659      	mov	r1, fp
 801303c:	f7ed f924 	bl	8000288 <__aeabi_dsub>
 8013040:	4642      	mov	r2, r8
 8013042:	464b      	mov	r3, r9
 8013044:	f7ed fad8 	bl	80005f8 <__aeabi_dmul>
 8013048:	4602      	mov	r2, r0
 801304a:	460b      	mov	r3, r1
 801304c:	4630      	mov	r0, r6
 801304e:	4639      	mov	r1, r7
 8013050:	f7ed f91a 	bl	8000288 <__aeabi_dsub>
 8013054:	ec53 2b1a 	vmov	r2, r3, d10
 8013058:	f7ed face 	bl	80005f8 <__aeabi_dmul>
 801305c:	ec53 2b18 	vmov	r2, r3, d8
 8013060:	ec41 0b19 	vmov	d9, r0, r1
 8013064:	ec51 0b18 	vmov	r0, r1, d8
 8013068:	f7ed fac6 	bl	80005f8 <__aeabi_dmul>
 801306c:	a37c      	add	r3, pc, #496	; (adr r3, 8013260 <__ieee754_pow+0x708>)
 801306e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013072:	4604      	mov	r4, r0
 8013074:	460d      	mov	r5, r1
 8013076:	f7ed fabf 	bl	80005f8 <__aeabi_dmul>
 801307a:	a37b      	add	r3, pc, #492	; (adr r3, 8013268 <__ieee754_pow+0x710>)
 801307c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013080:	f7ed f904 	bl	800028c <__adddf3>
 8013084:	4622      	mov	r2, r4
 8013086:	462b      	mov	r3, r5
 8013088:	f7ed fab6 	bl	80005f8 <__aeabi_dmul>
 801308c:	a378      	add	r3, pc, #480	; (adr r3, 8013270 <__ieee754_pow+0x718>)
 801308e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013092:	f7ed f8fb 	bl	800028c <__adddf3>
 8013096:	4622      	mov	r2, r4
 8013098:	462b      	mov	r3, r5
 801309a:	f7ed faad 	bl	80005f8 <__aeabi_dmul>
 801309e:	a376      	add	r3, pc, #472	; (adr r3, 8013278 <__ieee754_pow+0x720>)
 80130a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130a4:	f7ed f8f2 	bl	800028c <__adddf3>
 80130a8:	4622      	mov	r2, r4
 80130aa:	462b      	mov	r3, r5
 80130ac:	f7ed faa4 	bl	80005f8 <__aeabi_dmul>
 80130b0:	a373      	add	r3, pc, #460	; (adr r3, 8013280 <__ieee754_pow+0x728>)
 80130b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130b6:	f7ed f8e9 	bl	800028c <__adddf3>
 80130ba:	4622      	mov	r2, r4
 80130bc:	462b      	mov	r3, r5
 80130be:	f7ed fa9b 	bl	80005f8 <__aeabi_dmul>
 80130c2:	a371      	add	r3, pc, #452	; (adr r3, 8013288 <__ieee754_pow+0x730>)
 80130c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130c8:	f7ed f8e0 	bl	800028c <__adddf3>
 80130cc:	4622      	mov	r2, r4
 80130ce:	4606      	mov	r6, r0
 80130d0:	460f      	mov	r7, r1
 80130d2:	462b      	mov	r3, r5
 80130d4:	4620      	mov	r0, r4
 80130d6:	4629      	mov	r1, r5
 80130d8:	f7ed fa8e 	bl	80005f8 <__aeabi_dmul>
 80130dc:	4602      	mov	r2, r0
 80130de:	460b      	mov	r3, r1
 80130e0:	4630      	mov	r0, r6
 80130e2:	4639      	mov	r1, r7
 80130e4:	f7ed fa88 	bl	80005f8 <__aeabi_dmul>
 80130e8:	4642      	mov	r2, r8
 80130ea:	4604      	mov	r4, r0
 80130ec:	460d      	mov	r5, r1
 80130ee:	464b      	mov	r3, r9
 80130f0:	ec51 0b18 	vmov	r0, r1, d8
 80130f4:	f7ed f8ca 	bl	800028c <__adddf3>
 80130f8:	ec53 2b19 	vmov	r2, r3, d9
 80130fc:	f7ed fa7c 	bl	80005f8 <__aeabi_dmul>
 8013100:	4622      	mov	r2, r4
 8013102:	462b      	mov	r3, r5
 8013104:	f7ed f8c2 	bl	800028c <__adddf3>
 8013108:	4642      	mov	r2, r8
 801310a:	4682      	mov	sl, r0
 801310c:	468b      	mov	fp, r1
 801310e:	464b      	mov	r3, r9
 8013110:	4640      	mov	r0, r8
 8013112:	4649      	mov	r1, r9
 8013114:	f7ed fa70 	bl	80005f8 <__aeabi_dmul>
 8013118:	4b6b      	ldr	r3, [pc, #428]	; (80132c8 <__ieee754_pow+0x770>)
 801311a:	2200      	movs	r2, #0
 801311c:	4606      	mov	r6, r0
 801311e:	460f      	mov	r7, r1
 8013120:	f7ed f8b4 	bl	800028c <__adddf3>
 8013124:	4652      	mov	r2, sl
 8013126:	465b      	mov	r3, fp
 8013128:	f7ed f8b0 	bl	800028c <__adddf3>
 801312c:	2000      	movs	r0, #0
 801312e:	4604      	mov	r4, r0
 8013130:	460d      	mov	r5, r1
 8013132:	4602      	mov	r2, r0
 8013134:	460b      	mov	r3, r1
 8013136:	4640      	mov	r0, r8
 8013138:	4649      	mov	r1, r9
 801313a:	f7ed fa5d 	bl	80005f8 <__aeabi_dmul>
 801313e:	4b62      	ldr	r3, [pc, #392]	; (80132c8 <__ieee754_pow+0x770>)
 8013140:	4680      	mov	r8, r0
 8013142:	4689      	mov	r9, r1
 8013144:	2200      	movs	r2, #0
 8013146:	4620      	mov	r0, r4
 8013148:	4629      	mov	r1, r5
 801314a:	f7ed f89d 	bl	8000288 <__aeabi_dsub>
 801314e:	4632      	mov	r2, r6
 8013150:	463b      	mov	r3, r7
 8013152:	f7ed f899 	bl	8000288 <__aeabi_dsub>
 8013156:	4602      	mov	r2, r0
 8013158:	460b      	mov	r3, r1
 801315a:	4650      	mov	r0, sl
 801315c:	4659      	mov	r1, fp
 801315e:	f7ed f893 	bl	8000288 <__aeabi_dsub>
 8013162:	ec53 2b18 	vmov	r2, r3, d8
 8013166:	f7ed fa47 	bl	80005f8 <__aeabi_dmul>
 801316a:	4622      	mov	r2, r4
 801316c:	4606      	mov	r6, r0
 801316e:	460f      	mov	r7, r1
 8013170:	462b      	mov	r3, r5
 8013172:	ec51 0b19 	vmov	r0, r1, d9
 8013176:	f7ed fa3f 	bl	80005f8 <__aeabi_dmul>
 801317a:	4602      	mov	r2, r0
 801317c:	460b      	mov	r3, r1
 801317e:	4630      	mov	r0, r6
 8013180:	4639      	mov	r1, r7
 8013182:	f7ed f883 	bl	800028c <__adddf3>
 8013186:	4606      	mov	r6, r0
 8013188:	460f      	mov	r7, r1
 801318a:	4602      	mov	r2, r0
 801318c:	460b      	mov	r3, r1
 801318e:	4640      	mov	r0, r8
 8013190:	4649      	mov	r1, r9
 8013192:	f7ed f87b 	bl	800028c <__adddf3>
 8013196:	a33e      	add	r3, pc, #248	; (adr r3, 8013290 <__ieee754_pow+0x738>)
 8013198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801319c:	2000      	movs	r0, #0
 801319e:	4604      	mov	r4, r0
 80131a0:	460d      	mov	r5, r1
 80131a2:	f7ed fa29 	bl	80005f8 <__aeabi_dmul>
 80131a6:	4642      	mov	r2, r8
 80131a8:	ec41 0b18 	vmov	d8, r0, r1
 80131ac:	464b      	mov	r3, r9
 80131ae:	4620      	mov	r0, r4
 80131b0:	4629      	mov	r1, r5
 80131b2:	f7ed f869 	bl	8000288 <__aeabi_dsub>
 80131b6:	4602      	mov	r2, r0
 80131b8:	460b      	mov	r3, r1
 80131ba:	4630      	mov	r0, r6
 80131bc:	4639      	mov	r1, r7
 80131be:	f7ed f863 	bl	8000288 <__aeabi_dsub>
 80131c2:	a335      	add	r3, pc, #212	; (adr r3, 8013298 <__ieee754_pow+0x740>)
 80131c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131c8:	f7ed fa16 	bl	80005f8 <__aeabi_dmul>
 80131cc:	a334      	add	r3, pc, #208	; (adr r3, 80132a0 <__ieee754_pow+0x748>)
 80131ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131d2:	4606      	mov	r6, r0
 80131d4:	460f      	mov	r7, r1
 80131d6:	4620      	mov	r0, r4
 80131d8:	4629      	mov	r1, r5
 80131da:	f7ed fa0d 	bl	80005f8 <__aeabi_dmul>
 80131de:	4602      	mov	r2, r0
 80131e0:	460b      	mov	r3, r1
 80131e2:	4630      	mov	r0, r6
 80131e4:	4639      	mov	r1, r7
 80131e6:	f7ed f851 	bl	800028c <__adddf3>
 80131ea:	9a07      	ldr	r2, [sp, #28]
 80131ec:	4b37      	ldr	r3, [pc, #220]	; (80132cc <__ieee754_pow+0x774>)
 80131ee:	4413      	add	r3, r2
 80131f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131f4:	f7ed f84a 	bl	800028c <__adddf3>
 80131f8:	4682      	mov	sl, r0
 80131fa:	9805      	ldr	r0, [sp, #20]
 80131fc:	468b      	mov	fp, r1
 80131fe:	f7ed f991 	bl	8000524 <__aeabi_i2d>
 8013202:	9a07      	ldr	r2, [sp, #28]
 8013204:	4b32      	ldr	r3, [pc, #200]	; (80132d0 <__ieee754_pow+0x778>)
 8013206:	4413      	add	r3, r2
 8013208:	e9d3 8900 	ldrd	r8, r9, [r3]
 801320c:	4606      	mov	r6, r0
 801320e:	460f      	mov	r7, r1
 8013210:	4652      	mov	r2, sl
 8013212:	465b      	mov	r3, fp
 8013214:	ec51 0b18 	vmov	r0, r1, d8
 8013218:	f7ed f838 	bl	800028c <__adddf3>
 801321c:	4642      	mov	r2, r8
 801321e:	464b      	mov	r3, r9
 8013220:	f7ed f834 	bl	800028c <__adddf3>
 8013224:	4632      	mov	r2, r6
 8013226:	463b      	mov	r3, r7
 8013228:	f7ed f830 	bl	800028c <__adddf3>
 801322c:	2000      	movs	r0, #0
 801322e:	4632      	mov	r2, r6
 8013230:	463b      	mov	r3, r7
 8013232:	4604      	mov	r4, r0
 8013234:	460d      	mov	r5, r1
 8013236:	f7ed f827 	bl	8000288 <__aeabi_dsub>
 801323a:	4642      	mov	r2, r8
 801323c:	464b      	mov	r3, r9
 801323e:	f7ed f823 	bl	8000288 <__aeabi_dsub>
 8013242:	ec53 2b18 	vmov	r2, r3, d8
 8013246:	f7ed f81f 	bl	8000288 <__aeabi_dsub>
 801324a:	4602      	mov	r2, r0
 801324c:	460b      	mov	r3, r1
 801324e:	4650      	mov	r0, sl
 8013250:	4659      	mov	r1, fp
 8013252:	e610      	b.n	8012e76 <__ieee754_pow+0x31e>
 8013254:	2401      	movs	r4, #1
 8013256:	e6a1      	b.n	8012f9c <__ieee754_pow+0x444>
 8013258:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80132a8 <__ieee754_pow+0x750>
 801325c:	e617      	b.n	8012e8e <__ieee754_pow+0x336>
 801325e:	bf00      	nop
 8013260:	4a454eef 	.word	0x4a454eef
 8013264:	3fca7e28 	.word	0x3fca7e28
 8013268:	93c9db65 	.word	0x93c9db65
 801326c:	3fcd864a 	.word	0x3fcd864a
 8013270:	a91d4101 	.word	0xa91d4101
 8013274:	3fd17460 	.word	0x3fd17460
 8013278:	518f264d 	.word	0x518f264d
 801327c:	3fd55555 	.word	0x3fd55555
 8013280:	db6fabff 	.word	0xdb6fabff
 8013284:	3fdb6db6 	.word	0x3fdb6db6
 8013288:	33333303 	.word	0x33333303
 801328c:	3fe33333 	.word	0x3fe33333
 8013290:	e0000000 	.word	0xe0000000
 8013294:	3feec709 	.word	0x3feec709
 8013298:	dc3a03fd 	.word	0xdc3a03fd
 801329c:	3feec709 	.word	0x3feec709
 80132a0:	145b01f5 	.word	0x145b01f5
 80132a4:	be3e2fe0 	.word	0xbe3e2fe0
 80132a8:	00000000 	.word	0x00000000
 80132ac:	3ff00000 	.word	0x3ff00000
 80132b0:	7ff00000 	.word	0x7ff00000
 80132b4:	43400000 	.word	0x43400000
 80132b8:	0003988e 	.word	0x0003988e
 80132bc:	000bb679 	.word	0x000bb679
 80132c0:	08015310 	.word	0x08015310
 80132c4:	3ff00000 	.word	0x3ff00000
 80132c8:	40080000 	.word	0x40080000
 80132cc:	08015330 	.word	0x08015330
 80132d0:	08015320 	.word	0x08015320
 80132d4:	a3b5      	add	r3, pc, #724	; (adr r3, 80135ac <__ieee754_pow+0xa54>)
 80132d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132da:	4640      	mov	r0, r8
 80132dc:	4649      	mov	r1, r9
 80132de:	f7ec ffd5 	bl	800028c <__adddf3>
 80132e2:	4622      	mov	r2, r4
 80132e4:	ec41 0b1a 	vmov	d10, r0, r1
 80132e8:	462b      	mov	r3, r5
 80132ea:	4630      	mov	r0, r6
 80132ec:	4639      	mov	r1, r7
 80132ee:	f7ec ffcb 	bl	8000288 <__aeabi_dsub>
 80132f2:	4602      	mov	r2, r0
 80132f4:	460b      	mov	r3, r1
 80132f6:	ec51 0b1a 	vmov	r0, r1, d10
 80132fa:	f7ed fc0d 	bl	8000b18 <__aeabi_dcmpgt>
 80132fe:	2800      	cmp	r0, #0
 8013300:	f47f ae04 	bne.w	8012f0c <__ieee754_pow+0x3b4>
 8013304:	4aa4      	ldr	r2, [pc, #656]	; (8013598 <__ieee754_pow+0xa40>)
 8013306:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801330a:	4293      	cmp	r3, r2
 801330c:	f340 8108 	ble.w	8013520 <__ieee754_pow+0x9c8>
 8013310:	151b      	asrs	r3, r3, #20
 8013312:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8013316:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801331a:	fa4a f303 	asr.w	r3, sl, r3
 801331e:	445b      	add	r3, fp
 8013320:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8013324:	4e9d      	ldr	r6, [pc, #628]	; (801359c <__ieee754_pow+0xa44>)
 8013326:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801332a:	4116      	asrs	r6, r2
 801332c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8013330:	2000      	movs	r0, #0
 8013332:	ea23 0106 	bic.w	r1, r3, r6
 8013336:	f1c2 0214 	rsb	r2, r2, #20
 801333a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801333e:	fa4a fa02 	asr.w	sl, sl, r2
 8013342:	f1bb 0f00 	cmp.w	fp, #0
 8013346:	4602      	mov	r2, r0
 8013348:	460b      	mov	r3, r1
 801334a:	4620      	mov	r0, r4
 801334c:	4629      	mov	r1, r5
 801334e:	bfb8      	it	lt
 8013350:	f1ca 0a00 	rsblt	sl, sl, #0
 8013354:	f7ec ff98 	bl	8000288 <__aeabi_dsub>
 8013358:	ec41 0b19 	vmov	d9, r0, r1
 801335c:	4642      	mov	r2, r8
 801335e:	464b      	mov	r3, r9
 8013360:	ec51 0b19 	vmov	r0, r1, d9
 8013364:	f7ec ff92 	bl	800028c <__adddf3>
 8013368:	a37b      	add	r3, pc, #492	; (adr r3, 8013558 <__ieee754_pow+0xa00>)
 801336a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801336e:	2000      	movs	r0, #0
 8013370:	4604      	mov	r4, r0
 8013372:	460d      	mov	r5, r1
 8013374:	f7ed f940 	bl	80005f8 <__aeabi_dmul>
 8013378:	ec53 2b19 	vmov	r2, r3, d9
 801337c:	4606      	mov	r6, r0
 801337e:	460f      	mov	r7, r1
 8013380:	4620      	mov	r0, r4
 8013382:	4629      	mov	r1, r5
 8013384:	f7ec ff80 	bl	8000288 <__aeabi_dsub>
 8013388:	4602      	mov	r2, r0
 801338a:	460b      	mov	r3, r1
 801338c:	4640      	mov	r0, r8
 801338e:	4649      	mov	r1, r9
 8013390:	f7ec ff7a 	bl	8000288 <__aeabi_dsub>
 8013394:	a372      	add	r3, pc, #456	; (adr r3, 8013560 <__ieee754_pow+0xa08>)
 8013396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801339a:	f7ed f92d 	bl	80005f8 <__aeabi_dmul>
 801339e:	a372      	add	r3, pc, #456	; (adr r3, 8013568 <__ieee754_pow+0xa10>)
 80133a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133a4:	4680      	mov	r8, r0
 80133a6:	4689      	mov	r9, r1
 80133a8:	4620      	mov	r0, r4
 80133aa:	4629      	mov	r1, r5
 80133ac:	f7ed f924 	bl	80005f8 <__aeabi_dmul>
 80133b0:	4602      	mov	r2, r0
 80133b2:	460b      	mov	r3, r1
 80133b4:	4640      	mov	r0, r8
 80133b6:	4649      	mov	r1, r9
 80133b8:	f7ec ff68 	bl	800028c <__adddf3>
 80133bc:	4604      	mov	r4, r0
 80133be:	460d      	mov	r5, r1
 80133c0:	4602      	mov	r2, r0
 80133c2:	460b      	mov	r3, r1
 80133c4:	4630      	mov	r0, r6
 80133c6:	4639      	mov	r1, r7
 80133c8:	f7ec ff60 	bl	800028c <__adddf3>
 80133cc:	4632      	mov	r2, r6
 80133ce:	463b      	mov	r3, r7
 80133d0:	4680      	mov	r8, r0
 80133d2:	4689      	mov	r9, r1
 80133d4:	f7ec ff58 	bl	8000288 <__aeabi_dsub>
 80133d8:	4602      	mov	r2, r0
 80133da:	460b      	mov	r3, r1
 80133dc:	4620      	mov	r0, r4
 80133de:	4629      	mov	r1, r5
 80133e0:	f7ec ff52 	bl	8000288 <__aeabi_dsub>
 80133e4:	4642      	mov	r2, r8
 80133e6:	4606      	mov	r6, r0
 80133e8:	460f      	mov	r7, r1
 80133ea:	464b      	mov	r3, r9
 80133ec:	4640      	mov	r0, r8
 80133ee:	4649      	mov	r1, r9
 80133f0:	f7ed f902 	bl	80005f8 <__aeabi_dmul>
 80133f4:	a35e      	add	r3, pc, #376	; (adr r3, 8013570 <__ieee754_pow+0xa18>)
 80133f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133fa:	4604      	mov	r4, r0
 80133fc:	460d      	mov	r5, r1
 80133fe:	f7ed f8fb 	bl	80005f8 <__aeabi_dmul>
 8013402:	a35d      	add	r3, pc, #372	; (adr r3, 8013578 <__ieee754_pow+0xa20>)
 8013404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013408:	f7ec ff3e 	bl	8000288 <__aeabi_dsub>
 801340c:	4622      	mov	r2, r4
 801340e:	462b      	mov	r3, r5
 8013410:	f7ed f8f2 	bl	80005f8 <__aeabi_dmul>
 8013414:	a35a      	add	r3, pc, #360	; (adr r3, 8013580 <__ieee754_pow+0xa28>)
 8013416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801341a:	f7ec ff37 	bl	800028c <__adddf3>
 801341e:	4622      	mov	r2, r4
 8013420:	462b      	mov	r3, r5
 8013422:	f7ed f8e9 	bl	80005f8 <__aeabi_dmul>
 8013426:	a358      	add	r3, pc, #352	; (adr r3, 8013588 <__ieee754_pow+0xa30>)
 8013428:	e9d3 2300 	ldrd	r2, r3, [r3]
 801342c:	f7ec ff2c 	bl	8000288 <__aeabi_dsub>
 8013430:	4622      	mov	r2, r4
 8013432:	462b      	mov	r3, r5
 8013434:	f7ed f8e0 	bl	80005f8 <__aeabi_dmul>
 8013438:	a355      	add	r3, pc, #340	; (adr r3, 8013590 <__ieee754_pow+0xa38>)
 801343a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801343e:	f7ec ff25 	bl	800028c <__adddf3>
 8013442:	4622      	mov	r2, r4
 8013444:	462b      	mov	r3, r5
 8013446:	f7ed f8d7 	bl	80005f8 <__aeabi_dmul>
 801344a:	4602      	mov	r2, r0
 801344c:	460b      	mov	r3, r1
 801344e:	4640      	mov	r0, r8
 8013450:	4649      	mov	r1, r9
 8013452:	f7ec ff19 	bl	8000288 <__aeabi_dsub>
 8013456:	4604      	mov	r4, r0
 8013458:	460d      	mov	r5, r1
 801345a:	4602      	mov	r2, r0
 801345c:	460b      	mov	r3, r1
 801345e:	4640      	mov	r0, r8
 8013460:	4649      	mov	r1, r9
 8013462:	f7ed f8c9 	bl	80005f8 <__aeabi_dmul>
 8013466:	2200      	movs	r2, #0
 8013468:	ec41 0b19 	vmov	d9, r0, r1
 801346c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013470:	4620      	mov	r0, r4
 8013472:	4629      	mov	r1, r5
 8013474:	f7ec ff08 	bl	8000288 <__aeabi_dsub>
 8013478:	4602      	mov	r2, r0
 801347a:	460b      	mov	r3, r1
 801347c:	ec51 0b19 	vmov	r0, r1, d9
 8013480:	f7ed f9e4 	bl	800084c <__aeabi_ddiv>
 8013484:	4632      	mov	r2, r6
 8013486:	4604      	mov	r4, r0
 8013488:	460d      	mov	r5, r1
 801348a:	463b      	mov	r3, r7
 801348c:	4640      	mov	r0, r8
 801348e:	4649      	mov	r1, r9
 8013490:	f7ed f8b2 	bl	80005f8 <__aeabi_dmul>
 8013494:	4632      	mov	r2, r6
 8013496:	463b      	mov	r3, r7
 8013498:	f7ec fef8 	bl	800028c <__adddf3>
 801349c:	4602      	mov	r2, r0
 801349e:	460b      	mov	r3, r1
 80134a0:	4620      	mov	r0, r4
 80134a2:	4629      	mov	r1, r5
 80134a4:	f7ec fef0 	bl	8000288 <__aeabi_dsub>
 80134a8:	4642      	mov	r2, r8
 80134aa:	464b      	mov	r3, r9
 80134ac:	f7ec feec 	bl	8000288 <__aeabi_dsub>
 80134b0:	460b      	mov	r3, r1
 80134b2:	4602      	mov	r2, r0
 80134b4:	493a      	ldr	r1, [pc, #232]	; (80135a0 <__ieee754_pow+0xa48>)
 80134b6:	2000      	movs	r0, #0
 80134b8:	f7ec fee6 	bl	8000288 <__aeabi_dsub>
 80134bc:	ec41 0b10 	vmov	d0, r0, r1
 80134c0:	ee10 3a90 	vmov	r3, s1
 80134c4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80134c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80134cc:	da2b      	bge.n	8013526 <__ieee754_pow+0x9ce>
 80134ce:	4650      	mov	r0, sl
 80134d0:	f001 fa3a 	bl	8014948 <scalbn>
 80134d4:	ec51 0b10 	vmov	r0, r1, d0
 80134d8:	ec53 2b18 	vmov	r2, r3, d8
 80134dc:	f7ff bbed 	b.w	8012cba <__ieee754_pow+0x162>
 80134e0:	4b30      	ldr	r3, [pc, #192]	; (80135a4 <__ieee754_pow+0xa4c>)
 80134e2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80134e6:	429e      	cmp	r6, r3
 80134e8:	f77f af0c 	ble.w	8013304 <__ieee754_pow+0x7ac>
 80134ec:	4b2e      	ldr	r3, [pc, #184]	; (80135a8 <__ieee754_pow+0xa50>)
 80134ee:	440b      	add	r3, r1
 80134f0:	4303      	orrs	r3, r0
 80134f2:	d009      	beq.n	8013508 <__ieee754_pow+0x9b0>
 80134f4:	ec51 0b18 	vmov	r0, r1, d8
 80134f8:	2200      	movs	r2, #0
 80134fa:	2300      	movs	r3, #0
 80134fc:	f7ed faee 	bl	8000adc <__aeabi_dcmplt>
 8013500:	3800      	subs	r0, #0
 8013502:	bf18      	it	ne
 8013504:	2001      	movne	r0, #1
 8013506:	e447      	b.n	8012d98 <__ieee754_pow+0x240>
 8013508:	4622      	mov	r2, r4
 801350a:	462b      	mov	r3, r5
 801350c:	f7ec febc 	bl	8000288 <__aeabi_dsub>
 8013510:	4642      	mov	r2, r8
 8013512:	464b      	mov	r3, r9
 8013514:	f7ed faf6 	bl	8000b04 <__aeabi_dcmpge>
 8013518:	2800      	cmp	r0, #0
 801351a:	f43f aef3 	beq.w	8013304 <__ieee754_pow+0x7ac>
 801351e:	e7e9      	b.n	80134f4 <__ieee754_pow+0x99c>
 8013520:	f04f 0a00 	mov.w	sl, #0
 8013524:	e71a      	b.n	801335c <__ieee754_pow+0x804>
 8013526:	ec51 0b10 	vmov	r0, r1, d0
 801352a:	4619      	mov	r1, r3
 801352c:	e7d4      	b.n	80134d8 <__ieee754_pow+0x980>
 801352e:	491c      	ldr	r1, [pc, #112]	; (80135a0 <__ieee754_pow+0xa48>)
 8013530:	2000      	movs	r0, #0
 8013532:	f7ff bb30 	b.w	8012b96 <__ieee754_pow+0x3e>
 8013536:	2000      	movs	r0, #0
 8013538:	2100      	movs	r1, #0
 801353a:	f7ff bb2c 	b.w	8012b96 <__ieee754_pow+0x3e>
 801353e:	4630      	mov	r0, r6
 8013540:	4639      	mov	r1, r7
 8013542:	f7ff bb28 	b.w	8012b96 <__ieee754_pow+0x3e>
 8013546:	9204      	str	r2, [sp, #16]
 8013548:	f7ff bb7a 	b.w	8012c40 <__ieee754_pow+0xe8>
 801354c:	2300      	movs	r3, #0
 801354e:	f7ff bb64 	b.w	8012c1a <__ieee754_pow+0xc2>
 8013552:	bf00      	nop
 8013554:	f3af 8000 	nop.w
 8013558:	00000000 	.word	0x00000000
 801355c:	3fe62e43 	.word	0x3fe62e43
 8013560:	fefa39ef 	.word	0xfefa39ef
 8013564:	3fe62e42 	.word	0x3fe62e42
 8013568:	0ca86c39 	.word	0x0ca86c39
 801356c:	be205c61 	.word	0xbe205c61
 8013570:	72bea4d0 	.word	0x72bea4d0
 8013574:	3e663769 	.word	0x3e663769
 8013578:	c5d26bf1 	.word	0xc5d26bf1
 801357c:	3ebbbd41 	.word	0x3ebbbd41
 8013580:	af25de2c 	.word	0xaf25de2c
 8013584:	3f11566a 	.word	0x3f11566a
 8013588:	16bebd93 	.word	0x16bebd93
 801358c:	3f66c16c 	.word	0x3f66c16c
 8013590:	5555553e 	.word	0x5555553e
 8013594:	3fc55555 	.word	0x3fc55555
 8013598:	3fe00000 	.word	0x3fe00000
 801359c:	000fffff 	.word	0x000fffff
 80135a0:	3ff00000 	.word	0x3ff00000
 80135a4:	4090cbff 	.word	0x4090cbff
 80135a8:	3f6f3400 	.word	0x3f6f3400
 80135ac:	652b82fe 	.word	0x652b82fe
 80135b0:	3c971547 	.word	0x3c971547

080135b4 <__ieee754_sqrt>:
 80135b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135b8:	ec55 4b10 	vmov	r4, r5, d0
 80135bc:	4e55      	ldr	r6, [pc, #340]	; (8013714 <__ieee754_sqrt+0x160>)
 80135be:	43ae      	bics	r6, r5
 80135c0:	ee10 0a10 	vmov	r0, s0
 80135c4:	ee10 3a10 	vmov	r3, s0
 80135c8:	462a      	mov	r2, r5
 80135ca:	4629      	mov	r1, r5
 80135cc:	d110      	bne.n	80135f0 <__ieee754_sqrt+0x3c>
 80135ce:	ee10 2a10 	vmov	r2, s0
 80135d2:	462b      	mov	r3, r5
 80135d4:	f7ed f810 	bl	80005f8 <__aeabi_dmul>
 80135d8:	4602      	mov	r2, r0
 80135da:	460b      	mov	r3, r1
 80135dc:	4620      	mov	r0, r4
 80135de:	4629      	mov	r1, r5
 80135e0:	f7ec fe54 	bl	800028c <__adddf3>
 80135e4:	4604      	mov	r4, r0
 80135e6:	460d      	mov	r5, r1
 80135e8:	ec45 4b10 	vmov	d0, r4, r5
 80135ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135f0:	2d00      	cmp	r5, #0
 80135f2:	dc10      	bgt.n	8013616 <__ieee754_sqrt+0x62>
 80135f4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80135f8:	4330      	orrs	r0, r6
 80135fa:	d0f5      	beq.n	80135e8 <__ieee754_sqrt+0x34>
 80135fc:	b15d      	cbz	r5, 8013616 <__ieee754_sqrt+0x62>
 80135fe:	ee10 2a10 	vmov	r2, s0
 8013602:	462b      	mov	r3, r5
 8013604:	ee10 0a10 	vmov	r0, s0
 8013608:	f7ec fe3e 	bl	8000288 <__aeabi_dsub>
 801360c:	4602      	mov	r2, r0
 801360e:	460b      	mov	r3, r1
 8013610:	f7ed f91c 	bl	800084c <__aeabi_ddiv>
 8013614:	e7e6      	b.n	80135e4 <__ieee754_sqrt+0x30>
 8013616:	1512      	asrs	r2, r2, #20
 8013618:	d074      	beq.n	8013704 <__ieee754_sqrt+0x150>
 801361a:	07d4      	lsls	r4, r2, #31
 801361c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013620:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013628:	bf5e      	ittt	pl
 801362a:	0fda      	lsrpl	r2, r3, #31
 801362c:	005b      	lslpl	r3, r3, #1
 801362e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8013632:	2400      	movs	r4, #0
 8013634:	0fda      	lsrs	r2, r3, #31
 8013636:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801363a:	107f      	asrs	r7, r7, #1
 801363c:	005b      	lsls	r3, r3, #1
 801363e:	2516      	movs	r5, #22
 8013640:	4620      	mov	r0, r4
 8013642:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8013646:	1886      	adds	r6, r0, r2
 8013648:	428e      	cmp	r6, r1
 801364a:	bfde      	ittt	le
 801364c:	1b89      	suble	r1, r1, r6
 801364e:	18b0      	addle	r0, r6, r2
 8013650:	18a4      	addle	r4, r4, r2
 8013652:	0049      	lsls	r1, r1, #1
 8013654:	3d01      	subs	r5, #1
 8013656:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801365a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801365e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013662:	d1f0      	bne.n	8013646 <__ieee754_sqrt+0x92>
 8013664:	462a      	mov	r2, r5
 8013666:	f04f 0e20 	mov.w	lr, #32
 801366a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801366e:	4281      	cmp	r1, r0
 8013670:	eb06 0c05 	add.w	ip, r6, r5
 8013674:	dc02      	bgt.n	801367c <__ieee754_sqrt+0xc8>
 8013676:	d113      	bne.n	80136a0 <__ieee754_sqrt+0xec>
 8013678:	459c      	cmp	ip, r3
 801367a:	d811      	bhi.n	80136a0 <__ieee754_sqrt+0xec>
 801367c:	f1bc 0f00 	cmp.w	ip, #0
 8013680:	eb0c 0506 	add.w	r5, ip, r6
 8013684:	da43      	bge.n	801370e <__ieee754_sqrt+0x15a>
 8013686:	2d00      	cmp	r5, #0
 8013688:	db41      	blt.n	801370e <__ieee754_sqrt+0x15a>
 801368a:	f100 0801 	add.w	r8, r0, #1
 801368e:	1a09      	subs	r1, r1, r0
 8013690:	459c      	cmp	ip, r3
 8013692:	bf88      	it	hi
 8013694:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8013698:	eba3 030c 	sub.w	r3, r3, ip
 801369c:	4432      	add	r2, r6
 801369e:	4640      	mov	r0, r8
 80136a0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80136a4:	f1be 0e01 	subs.w	lr, lr, #1
 80136a8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80136ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80136b0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80136b4:	d1db      	bne.n	801366e <__ieee754_sqrt+0xba>
 80136b6:	430b      	orrs	r3, r1
 80136b8:	d006      	beq.n	80136c8 <__ieee754_sqrt+0x114>
 80136ba:	1c50      	adds	r0, r2, #1
 80136bc:	bf13      	iteet	ne
 80136be:	3201      	addne	r2, #1
 80136c0:	3401      	addeq	r4, #1
 80136c2:	4672      	moveq	r2, lr
 80136c4:	f022 0201 	bicne.w	r2, r2, #1
 80136c8:	1063      	asrs	r3, r4, #1
 80136ca:	0852      	lsrs	r2, r2, #1
 80136cc:	07e1      	lsls	r1, r4, #31
 80136ce:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80136d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80136d6:	bf48      	it	mi
 80136d8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80136dc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80136e0:	4614      	mov	r4, r2
 80136e2:	e781      	b.n	80135e8 <__ieee754_sqrt+0x34>
 80136e4:	0ad9      	lsrs	r1, r3, #11
 80136e6:	3815      	subs	r0, #21
 80136e8:	055b      	lsls	r3, r3, #21
 80136ea:	2900      	cmp	r1, #0
 80136ec:	d0fa      	beq.n	80136e4 <__ieee754_sqrt+0x130>
 80136ee:	02cd      	lsls	r5, r1, #11
 80136f0:	d50a      	bpl.n	8013708 <__ieee754_sqrt+0x154>
 80136f2:	f1c2 0420 	rsb	r4, r2, #32
 80136f6:	fa23 f404 	lsr.w	r4, r3, r4
 80136fa:	1e55      	subs	r5, r2, #1
 80136fc:	4093      	lsls	r3, r2
 80136fe:	4321      	orrs	r1, r4
 8013700:	1b42      	subs	r2, r0, r5
 8013702:	e78a      	b.n	801361a <__ieee754_sqrt+0x66>
 8013704:	4610      	mov	r0, r2
 8013706:	e7f0      	b.n	80136ea <__ieee754_sqrt+0x136>
 8013708:	0049      	lsls	r1, r1, #1
 801370a:	3201      	adds	r2, #1
 801370c:	e7ef      	b.n	80136ee <__ieee754_sqrt+0x13a>
 801370e:	4680      	mov	r8, r0
 8013710:	e7bd      	b.n	801368e <__ieee754_sqrt+0xda>
 8013712:	bf00      	nop
 8013714:	7ff00000 	.word	0x7ff00000

08013718 <__ieee754_asinf>:
 8013718:	b538      	push	{r3, r4, r5, lr}
 801371a:	ee10 5a10 	vmov	r5, s0
 801371e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013722:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8013726:	ed2d 8b04 	vpush	{d8-d9}
 801372a:	d10c      	bne.n	8013746 <__ieee754_asinf+0x2e>
 801372c:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80138a4 <__ieee754_asinf+0x18c>
 8013730:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80138a8 <__ieee754_asinf+0x190>
 8013734:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013738:	eee0 7a07 	vfma.f32	s15, s0, s14
 801373c:	eeb0 0a67 	vmov.f32	s0, s15
 8013740:	ecbd 8b04 	vpop	{d8-d9}
 8013744:	bd38      	pop	{r3, r4, r5, pc}
 8013746:	dd04      	ble.n	8013752 <__ieee754_asinf+0x3a>
 8013748:	ee70 7a40 	vsub.f32	s15, s0, s0
 801374c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013750:	e7f6      	b.n	8013740 <__ieee754_asinf+0x28>
 8013752:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8013756:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 801375a:	da0b      	bge.n	8013774 <__ieee754_asinf+0x5c>
 801375c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8013760:	da52      	bge.n	8013808 <__ieee754_asinf+0xf0>
 8013762:	eddf 7a52 	vldr	s15, [pc, #328]	; 80138ac <__ieee754_asinf+0x194>
 8013766:	ee70 7a27 	vadd.f32	s15, s0, s15
 801376a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801376e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013772:	dce5      	bgt.n	8013740 <__ieee754_asinf+0x28>
 8013774:	f001 fa42 	bl	8014bfc <fabsf>
 8013778:	ee38 0ac0 	vsub.f32	s0, s17, s0
 801377c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8013780:	ee20 8a08 	vmul.f32	s16, s0, s16
 8013784:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80138b0 <__ieee754_asinf+0x198>
 8013788:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80138b4 <__ieee754_asinf+0x19c>
 801378c:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80138b8 <__ieee754_asinf+0x1a0>
 8013790:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013794:	eddf 7a49 	vldr	s15, [pc, #292]	; 80138bc <__ieee754_asinf+0x1a4>
 8013798:	eee7 7a08 	vfma.f32	s15, s14, s16
 801379c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80138c0 <__ieee754_asinf+0x1a8>
 80137a0:	eea7 7a88 	vfma.f32	s14, s15, s16
 80137a4:	eddf 7a47 	vldr	s15, [pc, #284]	; 80138c4 <__ieee754_asinf+0x1ac>
 80137a8:	eee7 7a08 	vfma.f32	s15, s14, s16
 80137ac:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80138c8 <__ieee754_asinf+0x1b0>
 80137b0:	eea7 9a88 	vfma.f32	s18, s15, s16
 80137b4:	eddf 7a45 	vldr	s15, [pc, #276]	; 80138cc <__ieee754_asinf+0x1b4>
 80137b8:	eee8 7a07 	vfma.f32	s15, s16, s14
 80137bc:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80138d0 <__ieee754_asinf+0x1b8>
 80137c0:	eea7 7a88 	vfma.f32	s14, s15, s16
 80137c4:	eddf 7a43 	vldr	s15, [pc, #268]	; 80138d4 <__ieee754_asinf+0x1bc>
 80137c8:	eee7 7a08 	vfma.f32	s15, s14, s16
 80137cc:	eeb0 0a48 	vmov.f32	s0, s16
 80137d0:	eee7 8a88 	vfma.f32	s17, s15, s16
 80137d4:	f000 fd30 	bl	8014238 <__ieee754_sqrtf>
 80137d8:	4b3f      	ldr	r3, [pc, #252]	; (80138d8 <__ieee754_asinf+0x1c0>)
 80137da:	ee29 9a08 	vmul.f32	s18, s18, s16
 80137de:	429c      	cmp	r4, r3
 80137e0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80137e4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80137e8:	dd3d      	ble.n	8013866 <__ieee754_asinf+0x14e>
 80137ea:	eea0 0a06 	vfma.f32	s0, s0, s12
 80137ee:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80138dc <__ieee754_asinf+0x1c4>
 80137f2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80137f6:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80138a8 <__ieee754_asinf+0x190>
 80137fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80137fe:	2d00      	cmp	r5, #0
 8013800:	bfd8      	it	le
 8013802:	eeb1 0a40 	vnegle.f32	s0, s0
 8013806:	e79b      	b.n	8013740 <__ieee754_asinf+0x28>
 8013808:	ee60 7a00 	vmul.f32	s15, s0, s0
 801380c:	eddf 6a28 	vldr	s13, [pc, #160]	; 80138b0 <__ieee754_asinf+0x198>
 8013810:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80138b4 <__ieee754_asinf+0x19c>
 8013814:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80138c8 <__ieee754_asinf+0x1b0>
 8013818:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801381c:	eddf 6a27 	vldr	s13, [pc, #156]	; 80138bc <__ieee754_asinf+0x1a4>
 8013820:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013824:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80138c0 <__ieee754_asinf+0x1a8>
 8013828:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801382c:	eddf 6a25 	vldr	s13, [pc, #148]	; 80138c4 <__ieee754_asinf+0x1ac>
 8013830:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013834:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80138b8 <__ieee754_asinf+0x1a0>
 8013838:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801383c:	eddf 6a23 	vldr	s13, [pc, #140]	; 80138cc <__ieee754_asinf+0x1b4>
 8013840:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013844:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80138d0 <__ieee754_asinf+0x1b8>
 8013848:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801384c:	eddf 6a21 	vldr	s13, [pc, #132]	; 80138d4 <__ieee754_asinf+0x1bc>
 8013850:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013854:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013858:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801385c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013860:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013864:	e76c      	b.n	8013740 <__ieee754_asinf+0x28>
 8013866:	ee10 3a10 	vmov	r3, s0
 801386a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801386e:	f023 030f 	bic.w	r3, r3, #15
 8013872:	ee07 3a10 	vmov	s14, r3
 8013876:	eea7 8a47 	vfms.f32	s16, s14, s14
 801387a:	ee70 7a07 	vadd.f32	s15, s0, s14
 801387e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013882:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8013886:	eddf 7a07 	vldr	s15, [pc, #28]	; 80138a4 <__ieee754_asinf+0x18c>
 801388a:	eee5 7ae6 	vfms.f32	s15, s11, s13
 801388e:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8013892:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80138e0 <__ieee754_asinf+0x1c8>
 8013896:	eeb0 6a40 	vmov.f32	s12, s0
 801389a:	eea7 6a66 	vfms.f32	s12, s14, s13
 801389e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80138a2:	e7aa      	b.n	80137fa <__ieee754_asinf+0xe2>
 80138a4:	b33bbd2e 	.word	0xb33bbd2e
 80138a8:	3fc90fdb 	.word	0x3fc90fdb
 80138ac:	7149f2ca 	.word	0x7149f2ca
 80138b0:	3811ef08 	.word	0x3811ef08
 80138b4:	3a4f7f04 	.word	0x3a4f7f04
 80138b8:	3e2aaaab 	.word	0x3e2aaaab
 80138bc:	bd241146 	.word	0xbd241146
 80138c0:	3e4e0aa8 	.word	0x3e4e0aa8
 80138c4:	bea6b090 	.word	0xbea6b090
 80138c8:	3d9dc62e 	.word	0x3d9dc62e
 80138cc:	bf303361 	.word	0xbf303361
 80138d0:	4001572d 	.word	0x4001572d
 80138d4:	c019d139 	.word	0xc019d139
 80138d8:	3f799999 	.word	0x3f799999
 80138dc:	333bbd2e 	.word	0x333bbd2e
 80138e0:	3f490fdb 	.word	0x3f490fdb

080138e4 <__ieee754_atan2f>:
 80138e4:	ee10 2a90 	vmov	r2, s1
 80138e8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80138ec:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80138f0:	b510      	push	{r4, lr}
 80138f2:	eef0 7a40 	vmov.f32	s15, s0
 80138f6:	dc06      	bgt.n	8013906 <__ieee754_atan2f+0x22>
 80138f8:	ee10 0a10 	vmov	r0, s0
 80138fc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8013900:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013904:	dd04      	ble.n	8013910 <__ieee754_atan2f+0x2c>
 8013906:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801390a:	eeb0 0a67 	vmov.f32	s0, s15
 801390e:	bd10      	pop	{r4, pc}
 8013910:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8013914:	d103      	bne.n	801391e <__ieee754_atan2f+0x3a>
 8013916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801391a:	f001 b89b 	b.w	8014a54 <atanf>
 801391e:	1794      	asrs	r4, r2, #30
 8013920:	f004 0402 	and.w	r4, r4, #2
 8013924:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013928:	b943      	cbnz	r3, 801393c <__ieee754_atan2f+0x58>
 801392a:	2c02      	cmp	r4, #2
 801392c:	d05e      	beq.n	80139ec <__ieee754_atan2f+0x108>
 801392e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8013a00 <__ieee754_atan2f+0x11c>
 8013932:	2c03      	cmp	r4, #3
 8013934:	bf08      	it	eq
 8013936:	eef0 7a47 	vmoveq.f32	s15, s14
 801393a:	e7e6      	b.n	801390a <__ieee754_atan2f+0x26>
 801393c:	b941      	cbnz	r1, 8013950 <__ieee754_atan2f+0x6c>
 801393e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8013a04 <__ieee754_atan2f+0x120>
 8013942:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8013a08 <__ieee754_atan2f+0x124>
 8013946:	2800      	cmp	r0, #0
 8013948:	bfb8      	it	lt
 801394a:	eef0 7a40 	vmovlt.f32	s15, s0
 801394e:	e7dc      	b.n	801390a <__ieee754_atan2f+0x26>
 8013950:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013954:	d110      	bne.n	8013978 <__ieee754_atan2f+0x94>
 8013956:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801395a:	f104 34ff 	add.w	r4, r4, #4294967295
 801395e:	d107      	bne.n	8013970 <__ieee754_atan2f+0x8c>
 8013960:	2c02      	cmp	r4, #2
 8013962:	d846      	bhi.n	80139f2 <__ieee754_atan2f+0x10e>
 8013964:	4b29      	ldr	r3, [pc, #164]	; (8013a0c <__ieee754_atan2f+0x128>)
 8013966:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801396a:	edd4 7a00 	vldr	s15, [r4]
 801396e:	e7cc      	b.n	801390a <__ieee754_atan2f+0x26>
 8013970:	2c02      	cmp	r4, #2
 8013972:	d841      	bhi.n	80139f8 <__ieee754_atan2f+0x114>
 8013974:	4b26      	ldr	r3, [pc, #152]	; (8013a10 <__ieee754_atan2f+0x12c>)
 8013976:	e7f6      	b.n	8013966 <__ieee754_atan2f+0x82>
 8013978:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801397c:	d0df      	beq.n	801393e <__ieee754_atan2f+0x5a>
 801397e:	1a5b      	subs	r3, r3, r1
 8013980:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8013984:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013988:	da1a      	bge.n	80139c0 <__ieee754_atan2f+0xdc>
 801398a:	2a00      	cmp	r2, #0
 801398c:	da01      	bge.n	8013992 <__ieee754_atan2f+0xae>
 801398e:	313c      	adds	r1, #60	; 0x3c
 8013990:	db19      	blt.n	80139c6 <__ieee754_atan2f+0xe2>
 8013992:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013996:	f001 f931 	bl	8014bfc <fabsf>
 801399a:	f001 f85b 	bl	8014a54 <atanf>
 801399e:	eef0 7a40 	vmov.f32	s15, s0
 80139a2:	2c01      	cmp	r4, #1
 80139a4:	d012      	beq.n	80139cc <__ieee754_atan2f+0xe8>
 80139a6:	2c02      	cmp	r4, #2
 80139a8:	d017      	beq.n	80139da <__ieee754_atan2f+0xf6>
 80139aa:	2c00      	cmp	r4, #0
 80139ac:	d0ad      	beq.n	801390a <__ieee754_atan2f+0x26>
 80139ae:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8013a14 <__ieee754_atan2f+0x130>
 80139b2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80139b6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8013a18 <__ieee754_atan2f+0x134>
 80139ba:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80139be:	e7a4      	b.n	801390a <__ieee754_atan2f+0x26>
 80139c0:	eddf 7a10 	vldr	s15, [pc, #64]	; 8013a04 <__ieee754_atan2f+0x120>
 80139c4:	e7ed      	b.n	80139a2 <__ieee754_atan2f+0xbe>
 80139c6:	eddf 7a15 	vldr	s15, [pc, #84]	; 8013a1c <__ieee754_atan2f+0x138>
 80139ca:	e7ea      	b.n	80139a2 <__ieee754_atan2f+0xbe>
 80139cc:	ee17 3a90 	vmov	r3, s15
 80139d0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80139d4:	ee07 3a90 	vmov	s15, r3
 80139d8:	e797      	b.n	801390a <__ieee754_atan2f+0x26>
 80139da:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8013a14 <__ieee754_atan2f+0x130>
 80139de:	ee77 7a80 	vadd.f32	s15, s15, s0
 80139e2:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8013a18 <__ieee754_atan2f+0x134>
 80139e6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80139ea:	e78e      	b.n	801390a <__ieee754_atan2f+0x26>
 80139ec:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8013a18 <__ieee754_atan2f+0x134>
 80139f0:	e78b      	b.n	801390a <__ieee754_atan2f+0x26>
 80139f2:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8013a20 <__ieee754_atan2f+0x13c>
 80139f6:	e788      	b.n	801390a <__ieee754_atan2f+0x26>
 80139f8:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013a1c <__ieee754_atan2f+0x138>
 80139fc:	e785      	b.n	801390a <__ieee754_atan2f+0x26>
 80139fe:	bf00      	nop
 8013a00:	c0490fdb 	.word	0xc0490fdb
 8013a04:	3fc90fdb 	.word	0x3fc90fdb
 8013a08:	bfc90fdb 	.word	0xbfc90fdb
 8013a0c:	08015340 	.word	0x08015340
 8013a10:	0801534c 	.word	0x0801534c
 8013a14:	33bbbd2e 	.word	0x33bbbd2e
 8013a18:	40490fdb 	.word	0x40490fdb
 8013a1c:	00000000 	.word	0x00000000
 8013a20:	3f490fdb 	.word	0x3f490fdb

08013a24 <__ieee754_powf>:
 8013a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a28:	ee10 4a90 	vmov	r4, s1
 8013a2c:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8013a30:	ed2d 8b02 	vpush	{d8}
 8013a34:	ee10 6a10 	vmov	r6, s0
 8013a38:	eeb0 8a40 	vmov.f32	s16, s0
 8013a3c:	eef0 8a60 	vmov.f32	s17, s1
 8013a40:	d10c      	bne.n	8013a5c <__ieee754_powf+0x38>
 8013a42:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8013a46:	0076      	lsls	r6, r6, #1
 8013a48:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8013a4c:	f240 8296 	bls.w	8013f7c <__ieee754_powf+0x558>
 8013a50:	ee38 0a28 	vadd.f32	s0, s16, s17
 8013a54:	ecbd 8b02 	vpop	{d8}
 8013a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a5c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8013a60:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8013a64:	dcf4      	bgt.n	8013a50 <__ieee754_powf+0x2c>
 8013a66:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8013a6a:	dd08      	ble.n	8013a7e <__ieee754_powf+0x5a>
 8013a6c:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8013a70:	d1ee      	bne.n	8013a50 <__ieee754_powf+0x2c>
 8013a72:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8013a76:	0064      	lsls	r4, r4, #1
 8013a78:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8013a7c:	e7e6      	b.n	8013a4c <__ieee754_powf+0x28>
 8013a7e:	2e00      	cmp	r6, #0
 8013a80:	da20      	bge.n	8013ac4 <__ieee754_powf+0xa0>
 8013a82:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8013a86:	da2d      	bge.n	8013ae4 <__ieee754_powf+0xc0>
 8013a88:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8013a8c:	f2c0 827f 	blt.w	8013f8e <__ieee754_powf+0x56a>
 8013a90:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8013a94:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8013a98:	fa48 f703 	asr.w	r7, r8, r3
 8013a9c:	fa07 f303 	lsl.w	r3, r7, r3
 8013aa0:	4543      	cmp	r3, r8
 8013aa2:	f040 8274 	bne.w	8013f8e <__ieee754_powf+0x56a>
 8013aa6:	f007 0701 	and.w	r7, r7, #1
 8013aaa:	f1c7 0702 	rsb	r7, r7, #2
 8013aae:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8013ab2:	d11f      	bne.n	8013af4 <__ieee754_powf+0xd0>
 8013ab4:	2c00      	cmp	r4, #0
 8013ab6:	f280 8267 	bge.w	8013f88 <__ieee754_powf+0x564>
 8013aba:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013abe:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8013ac2:	e7c7      	b.n	8013a54 <__ieee754_powf+0x30>
 8013ac4:	2700      	movs	r7, #0
 8013ac6:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8013aca:	d1f0      	bne.n	8013aae <__ieee754_powf+0x8a>
 8013acc:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8013ad0:	f000 8254 	beq.w	8013f7c <__ieee754_powf+0x558>
 8013ad4:	dd08      	ble.n	8013ae8 <__ieee754_powf+0xc4>
 8013ad6:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8013de0 <__ieee754_powf+0x3bc>
 8013ada:	2c00      	cmp	r4, #0
 8013adc:	bfa8      	it	ge
 8013ade:	eeb0 0a68 	vmovge.f32	s0, s17
 8013ae2:	e7b7      	b.n	8013a54 <__ieee754_powf+0x30>
 8013ae4:	2702      	movs	r7, #2
 8013ae6:	e7ee      	b.n	8013ac6 <__ieee754_powf+0xa2>
 8013ae8:	2c00      	cmp	r4, #0
 8013aea:	f280 824a 	bge.w	8013f82 <__ieee754_powf+0x55e>
 8013aee:	eeb1 0a68 	vneg.f32	s0, s17
 8013af2:	e7af      	b.n	8013a54 <__ieee754_powf+0x30>
 8013af4:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8013af8:	d102      	bne.n	8013b00 <__ieee754_powf+0xdc>
 8013afa:	ee28 0a08 	vmul.f32	s0, s16, s16
 8013afe:	e7a9      	b.n	8013a54 <__ieee754_powf+0x30>
 8013b00:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8013b04:	eeb0 0a48 	vmov.f32	s0, s16
 8013b08:	d107      	bne.n	8013b1a <__ieee754_powf+0xf6>
 8013b0a:	2e00      	cmp	r6, #0
 8013b0c:	db05      	blt.n	8013b1a <__ieee754_powf+0xf6>
 8013b0e:	ecbd 8b02 	vpop	{d8}
 8013b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b16:	f000 bb8f 	b.w	8014238 <__ieee754_sqrtf>
 8013b1a:	f001 f86f 	bl	8014bfc <fabsf>
 8013b1e:	b125      	cbz	r5, 8013b2a <__ieee754_powf+0x106>
 8013b20:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8013b24:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8013b28:	d116      	bne.n	8013b58 <__ieee754_powf+0x134>
 8013b2a:	2c00      	cmp	r4, #0
 8013b2c:	bfbc      	itt	lt
 8013b2e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8013b32:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8013b36:	2e00      	cmp	r6, #0
 8013b38:	da8c      	bge.n	8013a54 <__ieee754_powf+0x30>
 8013b3a:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8013b3e:	ea55 0307 	orrs.w	r3, r5, r7
 8013b42:	d104      	bne.n	8013b4e <__ieee754_powf+0x12a>
 8013b44:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013b48:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013b4c:	e782      	b.n	8013a54 <__ieee754_powf+0x30>
 8013b4e:	2f01      	cmp	r7, #1
 8013b50:	d180      	bne.n	8013a54 <__ieee754_powf+0x30>
 8013b52:	eeb1 0a40 	vneg.f32	s0, s0
 8013b56:	e77d      	b.n	8013a54 <__ieee754_powf+0x30>
 8013b58:	0ff0      	lsrs	r0, r6, #31
 8013b5a:	3801      	subs	r0, #1
 8013b5c:	ea57 0300 	orrs.w	r3, r7, r0
 8013b60:	d104      	bne.n	8013b6c <__ieee754_powf+0x148>
 8013b62:	ee38 8a48 	vsub.f32	s16, s16, s16
 8013b66:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8013b6a:	e773      	b.n	8013a54 <__ieee754_powf+0x30>
 8013b6c:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8013b70:	dd74      	ble.n	8013c5c <__ieee754_powf+0x238>
 8013b72:	4b9c      	ldr	r3, [pc, #624]	; (8013de4 <__ieee754_powf+0x3c0>)
 8013b74:	429d      	cmp	r5, r3
 8013b76:	dc08      	bgt.n	8013b8a <__ieee754_powf+0x166>
 8013b78:	2c00      	cmp	r4, #0
 8013b7a:	da0b      	bge.n	8013b94 <__ieee754_powf+0x170>
 8013b7c:	2000      	movs	r0, #0
 8013b7e:	ecbd 8b02 	vpop	{d8}
 8013b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b86:	f000 bec5 	b.w	8014914 <__math_oflowf>
 8013b8a:	4b97      	ldr	r3, [pc, #604]	; (8013de8 <__ieee754_powf+0x3c4>)
 8013b8c:	429d      	cmp	r5, r3
 8013b8e:	dd08      	ble.n	8013ba2 <__ieee754_powf+0x17e>
 8013b90:	2c00      	cmp	r4, #0
 8013b92:	dcf3      	bgt.n	8013b7c <__ieee754_powf+0x158>
 8013b94:	2000      	movs	r0, #0
 8013b96:	ecbd 8b02 	vpop	{d8}
 8013b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b9e:	f000 beb3 	b.w	8014908 <__math_uflowf>
 8013ba2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013ba6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013baa:	eddf 6a90 	vldr	s13, [pc, #576]	; 8013dec <__ieee754_powf+0x3c8>
 8013bae:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8013bb2:	eee0 6a67 	vfms.f32	s13, s0, s15
 8013bb6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013bba:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8013bbe:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013bc6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8013df0 <__ieee754_powf+0x3cc>
 8013bca:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8013bce:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8013df4 <__ieee754_powf+0x3d0>
 8013bd2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013bd6:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8013df8 <__ieee754_powf+0x3d4>
 8013bda:	eef0 6a67 	vmov.f32	s13, s15
 8013bde:	eee0 6a07 	vfma.f32	s13, s0, s14
 8013be2:	ee16 3a90 	vmov	r3, s13
 8013be6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013bea:	f023 030f 	bic.w	r3, r3, #15
 8013bee:	ee00 3a90 	vmov	s1, r3
 8013bf2:	eee0 0a47 	vfms.f32	s1, s0, s14
 8013bf6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8013bfa:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8013bfe:	f024 040f 	bic.w	r4, r4, #15
 8013c02:	ee07 4a10 	vmov	s14, r4
 8013c06:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8013c0a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8013c0e:	ee07 3a90 	vmov	s15, r3
 8013c12:	eee7 0a27 	vfma.f32	s1, s14, s15
 8013c16:	3f01      	subs	r7, #1
 8013c18:	ea57 0200 	orrs.w	r2, r7, r0
 8013c1c:	ee07 4a10 	vmov	s14, r4
 8013c20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013c24:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8013c28:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8013c2c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8013c30:	ee17 4a10 	vmov	r4, s14
 8013c34:	bf08      	it	eq
 8013c36:	eeb0 8a40 	vmoveq.f32	s16, s0
 8013c3a:	2c00      	cmp	r4, #0
 8013c3c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013c40:	f340 817e 	ble.w	8013f40 <__ieee754_powf+0x51c>
 8013c44:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8013c48:	f340 80f8 	ble.w	8013e3c <__ieee754_powf+0x418>
 8013c4c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8013c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c54:	bf4c      	ite	mi
 8013c56:	2001      	movmi	r0, #1
 8013c58:	2000      	movpl	r0, #0
 8013c5a:	e790      	b.n	8013b7e <__ieee754_powf+0x15a>
 8013c5c:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8013c60:	bf01      	itttt	eq
 8013c62:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8013dfc <__ieee754_powf+0x3d8>
 8013c66:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8013c6a:	f06f 0217 	mvneq.w	r2, #23
 8013c6e:	ee17 5a90 	vmoveq	r5, s15
 8013c72:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8013c76:	bf18      	it	ne
 8013c78:	2200      	movne	r2, #0
 8013c7a:	3b7f      	subs	r3, #127	; 0x7f
 8013c7c:	4413      	add	r3, r2
 8013c7e:	4a60      	ldr	r2, [pc, #384]	; (8013e00 <__ieee754_powf+0x3dc>)
 8013c80:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8013c84:	4295      	cmp	r5, r2
 8013c86:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8013c8a:	dd06      	ble.n	8013c9a <__ieee754_powf+0x276>
 8013c8c:	4a5d      	ldr	r2, [pc, #372]	; (8013e04 <__ieee754_powf+0x3e0>)
 8013c8e:	4295      	cmp	r5, r2
 8013c90:	f340 80a4 	ble.w	8013ddc <__ieee754_powf+0x3b8>
 8013c94:	3301      	adds	r3, #1
 8013c96:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8013c9a:	2500      	movs	r5, #0
 8013c9c:	4a5a      	ldr	r2, [pc, #360]	; (8013e08 <__ieee754_powf+0x3e4>)
 8013c9e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8013ca2:	ee07 1a90 	vmov	s15, r1
 8013ca6:	ed92 7a00 	vldr	s14, [r2]
 8013caa:	4a58      	ldr	r2, [pc, #352]	; (8013e0c <__ieee754_powf+0x3e8>)
 8013cac:	ee37 6a27 	vadd.f32	s12, s14, s15
 8013cb0:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8013cb4:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8013cb8:	1049      	asrs	r1, r1, #1
 8013cba:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8013cbe:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8013cc2:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8013cc6:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8013cca:	ee06 1a10 	vmov	s12, r1
 8013cce:	ee65 4a26 	vmul.f32	s9, s10, s13
 8013cd2:	ee36 7a47 	vsub.f32	s14, s12, s14
 8013cd6:	ee14 6a90 	vmov	r6, s9
 8013cda:	4016      	ands	r6, r2
 8013cdc:	ee05 6a90 	vmov	s11, r6
 8013ce0:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8013ce4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013ce8:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8013e10 <__ieee754_powf+0x3ec>
 8013cec:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8013cf0:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8013cf4:	ee25 6a26 	vmul.f32	s12, s10, s13
 8013cf8:	eddf 6a46 	vldr	s13, [pc, #280]	; 8013e14 <__ieee754_powf+0x3f0>
 8013cfc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013d00:	eddf 6a45 	vldr	s13, [pc, #276]	; 8013e18 <__ieee754_powf+0x3f4>
 8013d04:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013d08:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8013dec <__ieee754_powf+0x3c8>
 8013d0c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d10:	eddf 6a42 	vldr	s13, [pc, #264]	; 8013e1c <__ieee754_powf+0x3f8>
 8013d14:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013d18:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8013e20 <__ieee754_powf+0x3fc>
 8013d1c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d20:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8013d24:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8013d28:	ee66 6a86 	vmul.f32	s13, s13, s12
 8013d2c:	eee5 6a07 	vfma.f32	s13, s10, s14
 8013d30:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8013d34:	eef0 7a45 	vmov.f32	s15, s10
 8013d38:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8013d3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013d40:	ee17 1a90 	vmov	r1, s15
 8013d44:	4011      	ands	r1, r2
 8013d46:	ee07 1a90 	vmov	s15, r1
 8013d4a:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8013d4e:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8013d52:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8013d56:	ee27 7a24 	vmul.f32	s14, s14, s9
 8013d5a:	eea6 7a27 	vfma.f32	s14, s12, s15
 8013d5e:	eeb0 6a47 	vmov.f32	s12, s14
 8013d62:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8013d66:	ee16 1a10 	vmov	r1, s12
 8013d6a:	4011      	ands	r1, r2
 8013d6c:	ee06 1a90 	vmov	s13, r1
 8013d70:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8013d74:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8013e24 <__ieee754_powf+0x400>
 8013d78:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8013e28 <__ieee754_powf+0x404>
 8013d7c:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013d80:	ee06 1a10 	vmov	s12, r1
 8013d84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013d88:	eddf 7a28 	vldr	s15, [pc, #160]	; 8013e2c <__ieee754_powf+0x408>
 8013d8c:	4928      	ldr	r1, [pc, #160]	; (8013e30 <__ieee754_powf+0x40c>)
 8013d8e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8013d92:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8013d96:	edd1 7a00 	vldr	s15, [r1]
 8013d9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013d9e:	ee07 3a90 	vmov	s15, r3
 8013da2:	4b24      	ldr	r3, [pc, #144]	; (8013e34 <__ieee754_powf+0x410>)
 8013da4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013da8:	eef0 7a47 	vmov.f32	s15, s14
 8013dac:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013db0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8013db4:	edd5 0a00 	vldr	s1, [r5]
 8013db8:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013dbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013dc0:	ee17 3a90 	vmov	r3, s15
 8013dc4:	4013      	ands	r3, r2
 8013dc6:	ee07 3a90 	vmov	s15, r3
 8013dca:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8013dce:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8013dd2:	eee6 6a65 	vfms.f32	s13, s12, s11
 8013dd6:	ee77 7a66 	vsub.f32	s15, s14, s13
 8013dda:	e70e      	b.n	8013bfa <__ieee754_powf+0x1d6>
 8013ddc:	2501      	movs	r5, #1
 8013dde:	e75d      	b.n	8013c9c <__ieee754_powf+0x278>
 8013de0:	00000000 	.word	0x00000000
 8013de4:	3f7ffff3 	.word	0x3f7ffff3
 8013de8:	3f800007 	.word	0x3f800007
 8013dec:	3eaaaaab 	.word	0x3eaaaaab
 8013df0:	3fb8aa3b 	.word	0x3fb8aa3b
 8013df4:	36eca570 	.word	0x36eca570
 8013df8:	3fb8aa00 	.word	0x3fb8aa00
 8013dfc:	4b800000 	.word	0x4b800000
 8013e00:	001cc471 	.word	0x001cc471
 8013e04:	005db3d6 	.word	0x005db3d6
 8013e08:	08015358 	.word	0x08015358
 8013e0c:	fffff000 	.word	0xfffff000
 8013e10:	3e6c3255 	.word	0x3e6c3255
 8013e14:	3e53f142 	.word	0x3e53f142
 8013e18:	3e8ba305 	.word	0x3e8ba305
 8013e1c:	3edb6db7 	.word	0x3edb6db7
 8013e20:	3f19999a 	.word	0x3f19999a
 8013e24:	3f76384f 	.word	0x3f76384f
 8013e28:	3f763800 	.word	0x3f763800
 8013e2c:	369dc3a0 	.word	0x369dc3a0
 8013e30:	08015368 	.word	0x08015368
 8013e34:	08015360 	.word	0x08015360
 8013e38:	3338aa3c 	.word	0x3338aa3c
 8013e3c:	f040 8095 	bne.w	8013f6a <__ieee754_powf+0x546>
 8013e40:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8013e38 <__ieee754_powf+0x414>
 8013e44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013e48:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8013e4c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8013e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e54:	f73f aefa 	bgt.w	8013c4c <__ieee754_powf+0x228>
 8013e58:	15db      	asrs	r3, r3, #23
 8013e5a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8013e5e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8013e62:	4103      	asrs	r3, r0
 8013e64:	4423      	add	r3, r4
 8013e66:	494b      	ldr	r1, [pc, #300]	; (8013f94 <__ieee754_powf+0x570>)
 8013e68:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013e6c:	3a7f      	subs	r2, #127	; 0x7f
 8013e6e:	4111      	asrs	r1, r2
 8013e70:	ea23 0101 	bic.w	r1, r3, r1
 8013e74:	ee07 1a10 	vmov	s14, r1
 8013e78:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8013e7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8013e80:	f1c2 0217 	rsb	r2, r2, #23
 8013e84:	4110      	asrs	r0, r2
 8013e86:	2c00      	cmp	r4, #0
 8013e88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013e8c:	bfb8      	it	lt
 8013e8e:	4240      	neglt	r0, r0
 8013e90:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8013e94:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8013f98 <__ieee754_powf+0x574>
 8013e98:	eddf 6a40 	vldr	s13, [pc, #256]	; 8013f9c <__ieee754_powf+0x578>
 8013e9c:	ee17 3a10 	vmov	r3, s14
 8013ea0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013ea4:	f023 030f 	bic.w	r3, r3, #15
 8013ea8:	ee07 3a10 	vmov	s14, r3
 8013eac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013eb0:	ee27 0a00 	vmul.f32	s0, s14, s0
 8013eb4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8013eb8:	eddf 7a39 	vldr	s15, [pc, #228]	; 8013fa0 <__ieee754_powf+0x57c>
 8013ebc:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8013ec0:	eef0 7a40 	vmov.f32	s15, s0
 8013ec4:	eee7 7a26 	vfma.f32	s15, s14, s13
 8013ec8:	eeb0 6a67 	vmov.f32	s12, s15
 8013ecc:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013ed0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8013ed4:	ee30 0a46 	vsub.f32	s0, s0, s12
 8013ed8:	eddf 6a32 	vldr	s13, [pc, #200]	; 8013fa4 <__ieee754_powf+0x580>
 8013edc:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8013fa8 <__ieee754_powf+0x584>
 8013ee0:	eee7 6a06 	vfma.f32	s13, s14, s12
 8013ee4:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8013fac <__ieee754_powf+0x588>
 8013ee8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8013eec:	eddf 6a30 	vldr	s13, [pc, #192]	; 8013fb0 <__ieee754_powf+0x58c>
 8013ef0:	eee6 6a07 	vfma.f32	s13, s12, s14
 8013ef4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8013fb4 <__ieee754_powf+0x590>
 8013ef8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8013efc:	eef0 6a67 	vmov.f32	s13, s15
 8013f00:	eee6 6a47 	vfms.f32	s13, s12, s14
 8013f04:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8013f08:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8013f0c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8013f10:	eea7 0a80 	vfma.f32	s0, s15, s0
 8013f14:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8013f18:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013f1c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013f20:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013f24:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013f28:	ee10 3a10 	vmov	r3, s0
 8013f2c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8013f30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8013f34:	da1f      	bge.n	8013f76 <__ieee754_powf+0x552>
 8013f36:	f000 febd 	bl	8014cb4 <scalbnf>
 8013f3a:	ee20 0a08 	vmul.f32	s0, s0, s16
 8013f3e:	e589      	b.n	8013a54 <__ieee754_powf+0x30>
 8013f40:	4a1d      	ldr	r2, [pc, #116]	; (8013fb8 <__ieee754_powf+0x594>)
 8013f42:	4293      	cmp	r3, r2
 8013f44:	dd07      	ble.n	8013f56 <__ieee754_powf+0x532>
 8013f46:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8013f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f4e:	bf4c      	ite	mi
 8013f50:	2001      	movmi	r0, #1
 8013f52:	2000      	movpl	r0, #0
 8013f54:	e61f      	b.n	8013b96 <__ieee754_powf+0x172>
 8013f56:	d108      	bne.n	8013f6a <__ieee754_powf+0x546>
 8013f58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013f5c:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8013f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f64:	f6ff af78 	blt.w	8013e58 <__ieee754_powf+0x434>
 8013f68:	e7ed      	b.n	8013f46 <__ieee754_powf+0x522>
 8013f6a:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8013f6e:	f73f af73 	bgt.w	8013e58 <__ieee754_powf+0x434>
 8013f72:	2000      	movs	r0, #0
 8013f74:	e78c      	b.n	8013e90 <__ieee754_powf+0x46c>
 8013f76:	ee00 3a10 	vmov	s0, r3
 8013f7a:	e7de      	b.n	8013f3a <__ieee754_powf+0x516>
 8013f7c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013f80:	e568      	b.n	8013a54 <__ieee754_powf+0x30>
 8013f82:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8013fbc <__ieee754_powf+0x598>
 8013f86:	e565      	b.n	8013a54 <__ieee754_powf+0x30>
 8013f88:	eeb0 0a48 	vmov.f32	s0, s16
 8013f8c:	e562      	b.n	8013a54 <__ieee754_powf+0x30>
 8013f8e:	2700      	movs	r7, #0
 8013f90:	e58d      	b.n	8013aae <__ieee754_powf+0x8a>
 8013f92:	bf00      	nop
 8013f94:	007fffff 	.word	0x007fffff
 8013f98:	35bfbe8c 	.word	0x35bfbe8c
 8013f9c:	3f317200 	.word	0x3f317200
 8013fa0:	3f317218 	.word	0x3f317218
 8013fa4:	b5ddea0e 	.word	0xb5ddea0e
 8013fa8:	3331bb4c 	.word	0x3331bb4c
 8013fac:	388ab355 	.word	0x388ab355
 8013fb0:	bb360b61 	.word	0xbb360b61
 8013fb4:	3e2aaaab 	.word	0x3e2aaaab
 8013fb8:	43160000 	.word	0x43160000
 8013fbc:	00000000 	.word	0x00000000

08013fc0 <__ieee754_rem_pio2f>:
 8013fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013fc2:	ee10 6a10 	vmov	r6, s0
 8013fc6:	4b8e      	ldr	r3, [pc, #568]	; (8014200 <__ieee754_rem_pio2f+0x240>)
 8013fc8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8013fcc:	429d      	cmp	r5, r3
 8013fce:	b087      	sub	sp, #28
 8013fd0:	eef0 7a40 	vmov.f32	s15, s0
 8013fd4:	4604      	mov	r4, r0
 8013fd6:	dc05      	bgt.n	8013fe4 <__ieee754_rem_pio2f+0x24>
 8013fd8:	2300      	movs	r3, #0
 8013fda:	ed80 0a00 	vstr	s0, [r0]
 8013fde:	6043      	str	r3, [r0, #4]
 8013fe0:	2000      	movs	r0, #0
 8013fe2:	e01a      	b.n	801401a <__ieee754_rem_pio2f+0x5a>
 8013fe4:	4b87      	ldr	r3, [pc, #540]	; (8014204 <__ieee754_rem_pio2f+0x244>)
 8013fe6:	429d      	cmp	r5, r3
 8013fe8:	dc46      	bgt.n	8014078 <__ieee754_rem_pio2f+0xb8>
 8013fea:	2e00      	cmp	r6, #0
 8013fec:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8014208 <__ieee754_rem_pio2f+0x248>
 8013ff0:	4b86      	ldr	r3, [pc, #536]	; (801420c <__ieee754_rem_pio2f+0x24c>)
 8013ff2:	f025 050f 	bic.w	r5, r5, #15
 8013ff6:	dd1f      	ble.n	8014038 <__ieee754_rem_pio2f+0x78>
 8013ff8:	429d      	cmp	r5, r3
 8013ffa:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013ffe:	d00e      	beq.n	801401e <__ieee754_rem_pio2f+0x5e>
 8014000:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8014210 <__ieee754_rem_pio2f+0x250>
 8014004:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8014008:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801400c:	ed80 0a00 	vstr	s0, [r0]
 8014010:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014014:	2001      	movs	r0, #1
 8014016:	edc4 7a01 	vstr	s15, [r4, #4]
 801401a:	b007      	add	sp, #28
 801401c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801401e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8014214 <__ieee754_rem_pio2f+0x254>
 8014022:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8014218 <__ieee754_rem_pio2f+0x258>
 8014026:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801402a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801402e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014032:	edc0 6a00 	vstr	s13, [r0]
 8014036:	e7eb      	b.n	8014010 <__ieee754_rem_pio2f+0x50>
 8014038:	429d      	cmp	r5, r3
 801403a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801403e:	d00e      	beq.n	801405e <__ieee754_rem_pio2f+0x9e>
 8014040:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8014210 <__ieee754_rem_pio2f+0x250>
 8014044:	ee37 0a87 	vadd.f32	s0, s15, s14
 8014048:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801404c:	ed80 0a00 	vstr	s0, [r0]
 8014050:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014054:	f04f 30ff 	mov.w	r0, #4294967295
 8014058:	edc4 7a01 	vstr	s15, [r4, #4]
 801405c:	e7dd      	b.n	801401a <__ieee754_rem_pio2f+0x5a>
 801405e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8014214 <__ieee754_rem_pio2f+0x254>
 8014062:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8014218 <__ieee754_rem_pio2f+0x258>
 8014066:	ee77 7a80 	vadd.f32	s15, s15, s0
 801406a:	ee77 6a87 	vadd.f32	s13, s15, s14
 801406e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014072:	edc0 6a00 	vstr	s13, [r0]
 8014076:	e7eb      	b.n	8014050 <__ieee754_rem_pio2f+0x90>
 8014078:	4b68      	ldr	r3, [pc, #416]	; (801421c <__ieee754_rem_pio2f+0x25c>)
 801407a:	429d      	cmp	r5, r3
 801407c:	dc72      	bgt.n	8014164 <__ieee754_rem_pio2f+0x1a4>
 801407e:	f000 fdbd 	bl	8014bfc <fabsf>
 8014082:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8014220 <__ieee754_rem_pio2f+0x260>
 8014086:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801408a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801408e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014092:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014096:	ee17 0a90 	vmov	r0, s15
 801409a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8014208 <__ieee754_rem_pio2f+0x248>
 801409e:	eea7 0a67 	vfms.f32	s0, s14, s15
 80140a2:	281f      	cmp	r0, #31
 80140a4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8014210 <__ieee754_rem_pio2f+0x250>
 80140a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80140ac:	eeb1 6a47 	vneg.f32	s12, s14
 80140b0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80140b4:	ee16 2a90 	vmov	r2, s13
 80140b8:	dc1c      	bgt.n	80140f4 <__ieee754_rem_pio2f+0x134>
 80140ba:	495a      	ldr	r1, [pc, #360]	; (8014224 <__ieee754_rem_pio2f+0x264>)
 80140bc:	1e47      	subs	r7, r0, #1
 80140be:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80140c2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80140c6:	428b      	cmp	r3, r1
 80140c8:	d014      	beq.n	80140f4 <__ieee754_rem_pio2f+0x134>
 80140ca:	6022      	str	r2, [r4, #0]
 80140cc:	ed94 7a00 	vldr	s14, [r4]
 80140d0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80140d4:	2e00      	cmp	r6, #0
 80140d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80140da:	ed84 0a01 	vstr	s0, [r4, #4]
 80140de:	da9c      	bge.n	801401a <__ieee754_rem_pio2f+0x5a>
 80140e0:	eeb1 7a47 	vneg.f32	s14, s14
 80140e4:	eeb1 0a40 	vneg.f32	s0, s0
 80140e8:	ed84 7a00 	vstr	s14, [r4]
 80140ec:	ed84 0a01 	vstr	s0, [r4, #4]
 80140f0:	4240      	negs	r0, r0
 80140f2:	e792      	b.n	801401a <__ieee754_rem_pio2f+0x5a>
 80140f4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80140f8:	15eb      	asrs	r3, r5, #23
 80140fa:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80140fe:	2d08      	cmp	r5, #8
 8014100:	dde3      	ble.n	80140ca <__ieee754_rem_pio2f+0x10a>
 8014102:	eddf 7a44 	vldr	s15, [pc, #272]	; 8014214 <__ieee754_rem_pio2f+0x254>
 8014106:	eddf 5a44 	vldr	s11, [pc, #272]	; 8014218 <__ieee754_rem_pio2f+0x258>
 801410a:	eef0 6a40 	vmov.f32	s13, s0
 801410e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014112:	ee30 0a66 	vsub.f32	s0, s0, s13
 8014116:	eea6 0a27 	vfma.f32	s0, s12, s15
 801411a:	eef0 7a40 	vmov.f32	s15, s0
 801411e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8014122:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8014126:	ee15 2a90 	vmov	r2, s11
 801412a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801412e:	1a5b      	subs	r3, r3, r1
 8014130:	2b19      	cmp	r3, #25
 8014132:	dc04      	bgt.n	801413e <__ieee754_rem_pio2f+0x17e>
 8014134:	edc4 5a00 	vstr	s11, [r4]
 8014138:	eeb0 0a66 	vmov.f32	s0, s13
 801413c:	e7c6      	b.n	80140cc <__ieee754_rem_pio2f+0x10c>
 801413e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8014228 <__ieee754_rem_pio2f+0x268>
 8014142:	eeb0 0a66 	vmov.f32	s0, s13
 8014146:	eea6 0a25 	vfma.f32	s0, s12, s11
 801414a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801414e:	eddf 6a37 	vldr	s13, [pc, #220]	; 801422c <__ieee754_rem_pio2f+0x26c>
 8014152:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014156:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801415a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801415e:	ed84 7a00 	vstr	s14, [r4]
 8014162:	e7b3      	b.n	80140cc <__ieee754_rem_pio2f+0x10c>
 8014164:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8014168:	db06      	blt.n	8014178 <__ieee754_rem_pio2f+0x1b8>
 801416a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801416e:	edc0 7a01 	vstr	s15, [r0, #4]
 8014172:	edc0 7a00 	vstr	s15, [r0]
 8014176:	e733      	b.n	8013fe0 <__ieee754_rem_pio2f+0x20>
 8014178:	15ea      	asrs	r2, r5, #23
 801417a:	3a86      	subs	r2, #134	; 0x86
 801417c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8014180:	ee07 3a90 	vmov	s15, r3
 8014184:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014188:	eddf 6a29 	vldr	s13, [pc, #164]	; 8014230 <__ieee754_rem_pio2f+0x270>
 801418c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014190:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014194:	ed8d 7a03 	vstr	s14, [sp, #12]
 8014198:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801419c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80141a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80141a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80141a8:	ed8d 7a04 	vstr	s14, [sp, #16]
 80141ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80141b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80141b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141b8:	edcd 7a05 	vstr	s15, [sp, #20]
 80141bc:	d11e      	bne.n	80141fc <__ieee754_rem_pio2f+0x23c>
 80141be:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80141c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141c6:	bf14      	ite	ne
 80141c8:	2302      	movne	r3, #2
 80141ca:	2301      	moveq	r3, #1
 80141cc:	4919      	ldr	r1, [pc, #100]	; (8014234 <__ieee754_rem_pio2f+0x274>)
 80141ce:	9101      	str	r1, [sp, #4]
 80141d0:	2102      	movs	r1, #2
 80141d2:	9100      	str	r1, [sp, #0]
 80141d4:	a803      	add	r0, sp, #12
 80141d6:	4621      	mov	r1, r4
 80141d8:	f000 f892 	bl	8014300 <__kernel_rem_pio2f>
 80141dc:	2e00      	cmp	r6, #0
 80141de:	f6bf af1c 	bge.w	801401a <__ieee754_rem_pio2f+0x5a>
 80141e2:	edd4 7a00 	vldr	s15, [r4]
 80141e6:	eef1 7a67 	vneg.f32	s15, s15
 80141ea:	edc4 7a00 	vstr	s15, [r4]
 80141ee:	edd4 7a01 	vldr	s15, [r4, #4]
 80141f2:	eef1 7a67 	vneg.f32	s15, s15
 80141f6:	edc4 7a01 	vstr	s15, [r4, #4]
 80141fa:	e779      	b.n	80140f0 <__ieee754_rem_pio2f+0x130>
 80141fc:	2303      	movs	r3, #3
 80141fe:	e7e5      	b.n	80141cc <__ieee754_rem_pio2f+0x20c>
 8014200:	3f490fd8 	.word	0x3f490fd8
 8014204:	4016cbe3 	.word	0x4016cbe3
 8014208:	3fc90f80 	.word	0x3fc90f80
 801420c:	3fc90fd0 	.word	0x3fc90fd0
 8014210:	37354443 	.word	0x37354443
 8014214:	37354400 	.word	0x37354400
 8014218:	2e85a308 	.word	0x2e85a308
 801421c:	43490f80 	.word	0x43490f80
 8014220:	3f22f984 	.word	0x3f22f984
 8014224:	08015370 	.word	0x08015370
 8014228:	2e85a300 	.word	0x2e85a300
 801422c:	248d3132 	.word	0x248d3132
 8014230:	43800000 	.word	0x43800000
 8014234:	080153f0 	.word	0x080153f0

08014238 <__ieee754_sqrtf>:
 8014238:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801423c:	4770      	bx	lr
	...

08014240 <__kernel_cosf>:
 8014240:	ee10 3a10 	vmov	r3, s0
 8014244:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014248:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801424c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8014250:	da05      	bge.n	801425e <__kernel_cosf+0x1e>
 8014252:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014256:	ee17 2a90 	vmov	r2, s15
 801425a:	2a00      	cmp	r2, #0
 801425c:	d03d      	beq.n	80142da <__kernel_cosf+0x9a>
 801425e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8014262:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80142e0 <__kernel_cosf+0xa0>
 8014266:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80142e4 <__kernel_cosf+0xa4>
 801426a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80142e8 <__kernel_cosf+0xa8>
 801426e:	4a1f      	ldr	r2, [pc, #124]	; (80142ec <__kernel_cosf+0xac>)
 8014270:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014274:	4293      	cmp	r3, r2
 8014276:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80142f0 <__kernel_cosf+0xb0>
 801427a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801427e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80142f4 <__kernel_cosf+0xb4>
 8014282:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8014286:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80142f8 <__kernel_cosf+0xb8>
 801428a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801428e:	eeb0 7a66 	vmov.f32	s14, s13
 8014292:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8014296:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801429a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801429e:	ee67 6a25 	vmul.f32	s13, s14, s11
 80142a2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80142a6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80142aa:	dc04      	bgt.n	80142b6 <__kernel_cosf+0x76>
 80142ac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80142b0:	ee36 0a47 	vsub.f32	s0, s12, s14
 80142b4:	4770      	bx	lr
 80142b6:	4a11      	ldr	r2, [pc, #68]	; (80142fc <__kernel_cosf+0xbc>)
 80142b8:	4293      	cmp	r3, r2
 80142ba:	bfda      	itte	le
 80142bc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80142c0:	ee06 3a90 	vmovle	s13, r3
 80142c4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80142c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80142cc:	ee36 0a66 	vsub.f32	s0, s12, s13
 80142d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80142d4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80142d8:	4770      	bx	lr
 80142da:	eeb0 0a46 	vmov.f32	s0, s12
 80142de:	4770      	bx	lr
 80142e0:	ad47d74e 	.word	0xad47d74e
 80142e4:	310f74f6 	.word	0x310f74f6
 80142e8:	3d2aaaab 	.word	0x3d2aaaab
 80142ec:	3e999999 	.word	0x3e999999
 80142f0:	b493f27c 	.word	0xb493f27c
 80142f4:	37d00d01 	.word	0x37d00d01
 80142f8:	bab60b61 	.word	0xbab60b61
 80142fc:	3f480000 	.word	0x3f480000

08014300 <__kernel_rem_pio2f>:
 8014300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014304:	ed2d 8b04 	vpush	{d8-d9}
 8014308:	b0d9      	sub	sp, #356	; 0x164
 801430a:	4688      	mov	r8, r1
 801430c:	9002      	str	r0, [sp, #8]
 801430e:	49bb      	ldr	r1, [pc, #748]	; (80145fc <__kernel_rem_pio2f+0x2fc>)
 8014310:	9866      	ldr	r0, [sp, #408]	; 0x198
 8014312:	9301      	str	r3, [sp, #4]
 8014314:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8014318:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 801431c:	1e59      	subs	r1, r3, #1
 801431e:	1d13      	adds	r3, r2, #4
 8014320:	db27      	blt.n	8014372 <__kernel_rem_pio2f+0x72>
 8014322:	f1b2 0b03 	subs.w	fp, r2, #3
 8014326:	bf48      	it	mi
 8014328:	f102 0b04 	addmi.w	fp, r2, #4
 801432c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8014330:	1c45      	adds	r5, r0, #1
 8014332:	00ec      	lsls	r4, r5, #3
 8014334:	1a47      	subs	r7, r0, r1
 8014336:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 801460c <__kernel_rem_pio2f+0x30c>
 801433a:	9403      	str	r4, [sp, #12]
 801433c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8014340:	eb0a 0c01 	add.w	ip, sl, r1
 8014344:	ae1c      	add	r6, sp, #112	; 0x70
 8014346:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 801434a:	2400      	movs	r4, #0
 801434c:	4564      	cmp	r4, ip
 801434e:	dd12      	ble.n	8014376 <__kernel_rem_pio2f+0x76>
 8014350:	9b01      	ldr	r3, [sp, #4]
 8014352:	ac1c      	add	r4, sp, #112	; 0x70
 8014354:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8014358:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 801435c:	f04f 0c00 	mov.w	ip, #0
 8014360:	45d4      	cmp	ip, sl
 8014362:	dc27      	bgt.n	80143b4 <__kernel_rem_pio2f+0xb4>
 8014364:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8014368:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801460c <__kernel_rem_pio2f+0x30c>
 801436c:	4627      	mov	r7, r4
 801436e:	2600      	movs	r6, #0
 8014370:	e016      	b.n	80143a0 <__kernel_rem_pio2f+0xa0>
 8014372:	2000      	movs	r0, #0
 8014374:	e7dc      	b.n	8014330 <__kernel_rem_pio2f+0x30>
 8014376:	42e7      	cmn	r7, r4
 8014378:	bf5d      	ittte	pl
 801437a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 801437e:	ee07 3a90 	vmovpl	s15, r3
 8014382:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014386:	eef0 7a47 	vmovmi.f32	s15, s14
 801438a:	ece6 7a01 	vstmia	r6!, {s15}
 801438e:	3401      	adds	r4, #1
 8014390:	e7dc      	b.n	801434c <__kernel_rem_pio2f+0x4c>
 8014392:	ecf9 6a01 	vldmia	r9!, {s13}
 8014396:	ed97 7a00 	vldr	s14, [r7]
 801439a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801439e:	3601      	adds	r6, #1
 80143a0:	428e      	cmp	r6, r1
 80143a2:	f1a7 0704 	sub.w	r7, r7, #4
 80143a6:	ddf4      	ble.n	8014392 <__kernel_rem_pio2f+0x92>
 80143a8:	eceb 7a01 	vstmia	fp!, {s15}
 80143ac:	f10c 0c01 	add.w	ip, ip, #1
 80143b0:	3404      	adds	r4, #4
 80143b2:	e7d5      	b.n	8014360 <__kernel_rem_pio2f+0x60>
 80143b4:	ab08      	add	r3, sp, #32
 80143b6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80143ba:	eddf 8a93 	vldr	s17, [pc, #588]	; 8014608 <__kernel_rem_pio2f+0x308>
 80143be:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8014604 <__kernel_rem_pio2f+0x304>
 80143c2:	9304      	str	r3, [sp, #16]
 80143c4:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80143c8:	4656      	mov	r6, sl
 80143ca:	00b3      	lsls	r3, r6, #2
 80143cc:	9305      	str	r3, [sp, #20]
 80143ce:	ab58      	add	r3, sp, #352	; 0x160
 80143d0:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80143d4:	ac08      	add	r4, sp, #32
 80143d6:	ab44      	add	r3, sp, #272	; 0x110
 80143d8:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80143dc:	46a4      	mov	ip, r4
 80143de:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80143e2:	4637      	mov	r7, r6
 80143e4:	2f00      	cmp	r7, #0
 80143e6:	f1a0 0004 	sub.w	r0, r0, #4
 80143ea:	dc4f      	bgt.n	801448c <__kernel_rem_pio2f+0x18c>
 80143ec:	4628      	mov	r0, r5
 80143ee:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80143f2:	f000 fc5f 	bl	8014cb4 <scalbnf>
 80143f6:	eeb0 8a40 	vmov.f32	s16, s0
 80143fa:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80143fe:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014402:	f000 fc0f 	bl	8014c24 <floorf>
 8014406:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801440a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801440e:	2d00      	cmp	r5, #0
 8014410:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8014414:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014418:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 801441c:	ee17 9a90 	vmov	r9, s15
 8014420:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014424:	dd44      	ble.n	80144b0 <__kernel_rem_pio2f+0x1b0>
 8014426:	f106 3cff 	add.w	ip, r6, #4294967295
 801442a:	ab08      	add	r3, sp, #32
 801442c:	f1c5 0e08 	rsb	lr, r5, #8
 8014430:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8014434:	fa47 f00e 	asr.w	r0, r7, lr
 8014438:	4481      	add	r9, r0
 801443a:	fa00 f00e 	lsl.w	r0, r0, lr
 801443e:	1a3f      	subs	r7, r7, r0
 8014440:	f1c5 0007 	rsb	r0, r5, #7
 8014444:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8014448:	4107      	asrs	r7, r0
 801444a:	2f00      	cmp	r7, #0
 801444c:	dd3f      	ble.n	80144ce <__kernel_rem_pio2f+0x1ce>
 801444e:	f04f 0e00 	mov.w	lr, #0
 8014452:	f109 0901 	add.w	r9, r9, #1
 8014456:	4673      	mov	r3, lr
 8014458:	4576      	cmp	r6, lr
 801445a:	dc6b      	bgt.n	8014534 <__kernel_rem_pio2f+0x234>
 801445c:	2d00      	cmp	r5, #0
 801445e:	dd04      	ble.n	801446a <__kernel_rem_pio2f+0x16a>
 8014460:	2d01      	cmp	r5, #1
 8014462:	d078      	beq.n	8014556 <__kernel_rem_pio2f+0x256>
 8014464:	2d02      	cmp	r5, #2
 8014466:	f000 8081 	beq.w	801456c <__kernel_rem_pio2f+0x26c>
 801446a:	2f02      	cmp	r7, #2
 801446c:	d12f      	bne.n	80144ce <__kernel_rem_pio2f+0x1ce>
 801446e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014472:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014476:	b353      	cbz	r3, 80144ce <__kernel_rem_pio2f+0x1ce>
 8014478:	4628      	mov	r0, r5
 801447a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801447e:	f000 fc19 	bl	8014cb4 <scalbnf>
 8014482:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8014486:	ee38 8a40 	vsub.f32	s16, s16, s0
 801448a:	e020      	b.n	80144ce <__kernel_rem_pio2f+0x1ce>
 801448c:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014490:	3f01      	subs	r7, #1
 8014492:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801449a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801449e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80144a2:	ecac 0a01 	vstmia	ip!, {s0}
 80144a6:	ed90 0a00 	vldr	s0, [r0]
 80144aa:	ee37 0a80 	vadd.f32	s0, s15, s0
 80144ae:	e799      	b.n	80143e4 <__kernel_rem_pio2f+0xe4>
 80144b0:	d105      	bne.n	80144be <__kernel_rem_pio2f+0x1be>
 80144b2:	1e70      	subs	r0, r6, #1
 80144b4:	ab08      	add	r3, sp, #32
 80144b6:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80144ba:	11ff      	asrs	r7, r7, #7
 80144bc:	e7c5      	b.n	801444a <__kernel_rem_pio2f+0x14a>
 80144be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80144c2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80144c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144ca:	da31      	bge.n	8014530 <__kernel_rem_pio2f+0x230>
 80144cc:	2700      	movs	r7, #0
 80144ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80144d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144d6:	f040 809b 	bne.w	8014610 <__kernel_rem_pio2f+0x310>
 80144da:	1e74      	subs	r4, r6, #1
 80144dc:	46a4      	mov	ip, r4
 80144de:	2000      	movs	r0, #0
 80144e0:	45d4      	cmp	ip, sl
 80144e2:	da4a      	bge.n	801457a <__kernel_rem_pio2f+0x27a>
 80144e4:	2800      	cmp	r0, #0
 80144e6:	d07a      	beq.n	80145de <__kernel_rem_pio2f+0x2de>
 80144e8:	ab08      	add	r3, sp, #32
 80144ea:	3d08      	subs	r5, #8
 80144ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	f000 8081 	beq.w	80145f8 <__kernel_rem_pio2f+0x2f8>
 80144f6:	4628      	mov	r0, r5
 80144f8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80144fc:	00a5      	lsls	r5, r4, #2
 80144fe:	f000 fbd9 	bl	8014cb4 <scalbnf>
 8014502:	aa44      	add	r2, sp, #272	; 0x110
 8014504:	1d2b      	adds	r3, r5, #4
 8014506:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8014608 <__kernel_rem_pio2f+0x308>
 801450a:	18d1      	adds	r1, r2, r3
 801450c:	4622      	mov	r2, r4
 801450e:	2a00      	cmp	r2, #0
 8014510:	f280 80ae 	bge.w	8014670 <__kernel_rem_pio2f+0x370>
 8014514:	4622      	mov	r2, r4
 8014516:	2a00      	cmp	r2, #0
 8014518:	f2c0 80cc 	blt.w	80146b4 <__kernel_rem_pio2f+0x3b4>
 801451c:	a944      	add	r1, sp, #272	; 0x110
 801451e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8014522:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8014600 <__kernel_rem_pio2f+0x300>
 8014526:	eddf 7a39 	vldr	s15, [pc, #228]	; 801460c <__kernel_rem_pio2f+0x30c>
 801452a:	2000      	movs	r0, #0
 801452c:	1aa1      	subs	r1, r4, r2
 801452e:	e0b6      	b.n	801469e <__kernel_rem_pio2f+0x39e>
 8014530:	2702      	movs	r7, #2
 8014532:	e78c      	b.n	801444e <__kernel_rem_pio2f+0x14e>
 8014534:	6820      	ldr	r0, [r4, #0]
 8014536:	b94b      	cbnz	r3, 801454c <__kernel_rem_pio2f+0x24c>
 8014538:	b118      	cbz	r0, 8014542 <__kernel_rem_pio2f+0x242>
 801453a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 801453e:	6020      	str	r0, [r4, #0]
 8014540:	2001      	movs	r0, #1
 8014542:	f10e 0e01 	add.w	lr, lr, #1
 8014546:	3404      	adds	r4, #4
 8014548:	4603      	mov	r3, r0
 801454a:	e785      	b.n	8014458 <__kernel_rem_pio2f+0x158>
 801454c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8014550:	6020      	str	r0, [r4, #0]
 8014552:	4618      	mov	r0, r3
 8014554:	e7f5      	b.n	8014542 <__kernel_rem_pio2f+0x242>
 8014556:	1e74      	subs	r4, r6, #1
 8014558:	a808      	add	r0, sp, #32
 801455a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801455e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8014562:	f10d 0c20 	add.w	ip, sp, #32
 8014566:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 801456a:	e77e      	b.n	801446a <__kernel_rem_pio2f+0x16a>
 801456c:	1e74      	subs	r4, r6, #1
 801456e:	a808      	add	r0, sp, #32
 8014570:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8014574:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8014578:	e7f3      	b.n	8014562 <__kernel_rem_pio2f+0x262>
 801457a:	ab08      	add	r3, sp, #32
 801457c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014580:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014584:	4318      	orrs	r0, r3
 8014586:	e7ab      	b.n	80144e0 <__kernel_rem_pio2f+0x1e0>
 8014588:	f10c 0c01 	add.w	ip, ip, #1
 801458c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8014590:	2c00      	cmp	r4, #0
 8014592:	d0f9      	beq.n	8014588 <__kernel_rem_pio2f+0x288>
 8014594:	9b05      	ldr	r3, [sp, #20]
 8014596:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 801459a:	eb0d 0003 	add.w	r0, sp, r3
 801459e:	9b01      	ldr	r3, [sp, #4]
 80145a0:	18f4      	adds	r4, r6, r3
 80145a2:	ab1c      	add	r3, sp, #112	; 0x70
 80145a4:	1c77      	adds	r7, r6, #1
 80145a6:	384c      	subs	r0, #76	; 0x4c
 80145a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80145ac:	4466      	add	r6, ip
 80145ae:	42be      	cmp	r6, r7
 80145b0:	f6ff af0b 	blt.w	80143ca <__kernel_rem_pio2f+0xca>
 80145b4:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80145b8:	f8dd e008 	ldr.w	lr, [sp, #8]
 80145bc:	ee07 3a90 	vmov	s15, r3
 80145c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80145c4:	f04f 0c00 	mov.w	ip, #0
 80145c8:	ece4 7a01 	vstmia	r4!, {s15}
 80145cc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801460c <__kernel_rem_pio2f+0x30c>
 80145d0:	46a1      	mov	r9, r4
 80145d2:	458c      	cmp	ip, r1
 80145d4:	dd07      	ble.n	80145e6 <__kernel_rem_pio2f+0x2e6>
 80145d6:	ece0 7a01 	vstmia	r0!, {s15}
 80145da:	3701      	adds	r7, #1
 80145dc:	e7e7      	b.n	80145ae <__kernel_rem_pio2f+0x2ae>
 80145de:	9804      	ldr	r0, [sp, #16]
 80145e0:	f04f 0c01 	mov.w	ip, #1
 80145e4:	e7d2      	b.n	801458c <__kernel_rem_pio2f+0x28c>
 80145e6:	ecfe 6a01 	vldmia	lr!, {s13}
 80145ea:	ed39 7a01 	vldmdb	r9!, {s14}
 80145ee:	f10c 0c01 	add.w	ip, ip, #1
 80145f2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80145f6:	e7ec      	b.n	80145d2 <__kernel_rem_pio2f+0x2d2>
 80145f8:	3c01      	subs	r4, #1
 80145fa:	e775      	b.n	80144e8 <__kernel_rem_pio2f+0x1e8>
 80145fc:	08015734 	.word	0x08015734
 8014600:	08015708 	.word	0x08015708
 8014604:	43800000 	.word	0x43800000
 8014608:	3b800000 	.word	0x3b800000
 801460c:	00000000 	.word	0x00000000
 8014610:	9b03      	ldr	r3, [sp, #12]
 8014612:	eeb0 0a48 	vmov.f32	s0, s16
 8014616:	1a98      	subs	r0, r3, r2
 8014618:	f000 fb4c 	bl	8014cb4 <scalbnf>
 801461c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8014604 <__kernel_rem_pio2f+0x304>
 8014620:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014628:	db19      	blt.n	801465e <__kernel_rem_pio2f+0x35e>
 801462a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8014608 <__kernel_rem_pio2f+0x308>
 801462e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014632:	aa08      	add	r2, sp, #32
 8014634:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014638:	1c74      	adds	r4, r6, #1
 801463a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801463e:	3508      	adds	r5, #8
 8014640:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014644:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014648:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801464c:	ee10 3a10 	vmov	r3, s0
 8014650:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8014654:	ee17 3a90 	vmov	r3, s15
 8014658:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801465c:	e74b      	b.n	80144f6 <__kernel_rem_pio2f+0x1f6>
 801465e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014662:	aa08      	add	r2, sp, #32
 8014664:	ee10 3a10 	vmov	r3, s0
 8014668:	4634      	mov	r4, r6
 801466a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801466e:	e742      	b.n	80144f6 <__kernel_rem_pio2f+0x1f6>
 8014670:	a808      	add	r0, sp, #32
 8014672:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8014676:	9001      	str	r0, [sp, #4]
 8014678:	ee07 0a90 	vmov	s15, r0
 801467c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014680:	3a01      	subs	r2, #1
 8014682:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014686:	ee20 0a07 	vmul.f32	s0, s0, s14
 801468a:	ed61 7a01 	vstmdb	r1!, {s15}
 801468e:	e73e      	b.n	801450e <__kernel_rem_pio2f+0x20e>
 8014690:	ecfc 6a01 	vldmia	ip!, {s13}
 8014694:	ecb6 7a01 	vldmia	r6!, {s14}
 8014698:	eee6 7a87 	vfma.f32	s15, s13, s14
 801469c:	3001      	adds	r0, #1
 801469e:	4550      	cmp	r0, sl
 80146a0:	dc01      	bgt.n	80146a6 <__kernel_rem_pio2f+0x3a6>
 80146a2:	4288      	cmp	r0, r1
 80146a4:	ddf4      	ble.n	8014690 <__kernel_rem_pio2f+0x390>
 80146a6:	a858      	add	r0, sp, #352	; 0x160
 80146a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80146ac:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80146b0:	3a01      	subs	r2, #1
 80146b2:	e730      	b.n	8014516 <__kernel_rem_pio2f+0x216>
 80146b4:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80146b6:	2a02      	cmp	r2, #2
 80146b8:	dc09      	bgt.n	80146ce <__kernel_rem_pio2f+0x3ce>
 80146ba:	2a00      	cmp	r2, #0
 80146bc:	dc2a      	bgt.n	8014714 <__kernel_rem_pio2f+0x414>
 80146be:	d043      	beq.n	8014748 <__kernel_rem_pio2f+0x448>
 80146c0:	f009 0007 	and.w	r0, r9, #7
 80146c4:	b059      	add	sp, #356	; 0x164
 80146c6:	ecbd 8b04 	vpop	{d8-d9}
 80146ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146ce:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80146d0:	2b03      	cmp	r3, #3
 80146d2:	d1f5      	bne.n	80146c0 <__kernel_rem_pio2f+0x3c0>
 80146d4:	ab30      	add	r3, sp, #192	; 0xc0
 80146d6:	442b      	add	r3, r5
 80146d8:	461a      	mov	r2, r3
 80146da:	4619      	mov	r1, r3
 80146dc:	4620      	mov	r0, r4
 80146de:	2800      	cmp	r0, #0
 80146e0:	f1a1 0104 	sub.w	r1, r1, #4
 80146e4:	dc51      	bgt.n	801478a <__kernel_rem_pio2f+0x48a>
 80146e6:	4621      	mov	r1, r4
 80146e8:	2901      	cmp	r1, #1
 80146ea:	f1a2 0204 	sub.w	r2, r2, #4
 80146ee:	dc5c      	bgt.n	80147aa <__kernel_rem_pio2f+0x4aa>
 80146f0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 801460c <__kernel_rem_pio2f+0x30c>
 80146f4:	3304      	adds	r3, #4
 80146f6:	2c01      	cmp	r4, #1
 80146f8:	dc67      	bgt.n	80147ca <__kernel_rem_pio2f+0x4ca>
 80146fa:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80146fe:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8014702:	2f00      	cmp	r7, #0
 8014704:	d167      	bne.n	80147d6 <__kernel_rem_pio2f+0x4d6>
 8014706:	edc8 6a00 	vstr	s13, [r8]
 801470a:	ed88 7a01 	vstr	s14, [r8, #4]
 801470e:	edc8 7a02 	vstr	s15, [r8, #8]
 8014712:	e7d5      	b.n	80146c0 <__kernel_rem_pio2f+0x3c0>
 8014714:	aa30      	add	r2, sp, #192	; 0xc0
 8014716:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 801460c <__kernel_rem_pio2f+0x30c>
 801471a:	4413      	add	r3, r2
 801471c:	4622      	mov	r2, r4
 801471e:	2a00      	cmp	r2, #0
 8014720:	da24      	bge.n	801476c <__kernel_rem_pio2f+0x46c>
 8014722:	b34f      	cbz	r7, 8014778 <__kernel_rem_pio2f+0x478>
 8014724:	eef1 7a47 	vneg.f32	s15, s14
 8014728:	edc8 7a00 	vstr	s15, [r8]
 801472c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8014730:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014734:	aa31      	add	r2, sp, #196	; 0xc4
 8014736:	2301      	movs	r3, #1
 8014738:	429c      	cmp	r4, r3
 801473a:	da20      	bge.n	801477e <__kernel_rem_pio2f+0x47e>
 801473c:	b10f      	cbz	r7, 8014742 <__kernel_rem_pio2f+0x442>
 801473e:	eef1 7a67 	vneg.f32	s15, s15
 8014742:	edc8 7a01 	vstr	s15, [r8, #4]
 8014746:	e7bb      	b.n	80146c0 <__kernel_rem_pio2f+0x3c0>
 8014748:	aa30      	add	r2, sp, #192	; 0xc0
 801474a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 801460c <__kernel_rem_pio2f+0x30c>
 801474e:	4413      	add	r3, r2
 8014750:	2c00      	cmp	r4, #0
 8014752:	da05      	bge.n	8014760 <__kernel_rem_pio2f+0x460>
 8014754:	b10f      	cbz	r7, 801475a <__kernel_rem_pio2f+0x45a>
 8014756:	eef1 7a67 	vneg.f32	s15, s15
 801475a:	edc8 7a00 	vstr	s15, [r8]
 801475e:	e7af      	b.n	80146c0 <__kernel_rem_pio2f+0x3c0>
 8014760:	ed33 7a01 	vldmdb	r3!, {s14}
 8014764:	3c01      	subs	r4, #1
 8014766:	ee77 7a87 	vadd.f32	s15, s15, s14
 801476a:	e7f1      	b.n	8014750 <__kernel_rem_pio2f+0x450>
 801476c:	ed73 7a01 	vldmdb	r3!, {s15}
 8014770:	3a01      	subs	r2, #1
 8014772:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014776:	e7d2      	b.n	801471e <__kernel_rem_pio2f+0x41e>
 8014778:	eef0 7a47 	vmov.f32	s15, s14
 801477c:	e7d4      	b.n	8014728 <__kernel_rem_pio2f+0x428>
 801477e:	ecb2 7a01 	vldmia	r2!, {s14}
 8014782:	3301      	adds	r3, #1
 8014784:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014788:	e7d6      	b.n	8014738 <__kernel_rem_pio2f+0x438>
 801478a:	edd1 7a00 	vldr	s15, [r1]
 801478e:	edd1 6a01 	vldr	s13, [r1, #4]
 8014792:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014796:	3801      	subs	r0, #1
 8014798:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801479c:	ed81 7a00 	vstr	s14, [r1]
 80147a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80147a4:	edc1 7a01 	vstr	s15, [r1, #4]
 80147a8:	e799      	b.n	80146de <__kernel_rem_pio2f+0x3de>
 80147aa:	edd2 7a00 	vldr	s15, [r2]
 80147ae:	edd2 6a01 	vldr	s13, [r2, #4]
 80147b2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80147b6:	3901      	subs	r1, #1
 80147b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147bc:	ed82 7a00 	vstr	s14, [r2]
 80147c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80147c4:	edc2 7a01 	vstr	s15, [r2, #4]
 80147c8:	e78e      	b.n	80146e8 <__kernel_rem_pio2f+0x3e8>
 80147ca:	ed33 7a01 	vldmdb	r3!, {s14}
 80147ce:	3c01      	subs	r4, #1
 80147d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80147d4:	e78f      	b.n	80146f6 <__kernel_rem_pio2f+0x3f6>
 80147d6:	eef1 6a66 	vneg.f32	s13, s13
 80147da:	eeb1 7a47 	vneg.f32	s14, s14
 80147de:	edc8 6a00 	vstr	s13, [r8]
 80147e2:	ed88 7a01 	vstr	s14, [r8, #4]
 80147e6:	eef1 7a67 	vneg.f32	s15, s15
 80147ea:	e790      	b.n	801470e <__kernel_rem_pio2f+0x40e>

080147ec <__kernel_sinf>:
 80147ec:	ee10 3a10 	vmov	r3, s0
 80147f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80147f4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80147f8:	da04      	bge.n	8014804 <__kernel_sinf+0x18>
 80147fa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80147fe:	ee17 3a90 	vmov	r3, s15
 8014802:	b35b      	cbz	r3, 801485c <__kernel_sinf+0x70>
 8014804:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014808:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014860 <__kernel_sinf+0x74>
 801480c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8014864 <__kernel_sinf+0x78>
 8014810:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014814:	eddf 7a14 	vldr	s15, [pc, #80]	; 8014868 <__kernel_sinf+0x7c>
 8014818:	eee6 7a07 	vfma.f32	s15, s12, s14
 801481c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801486c <__kernel_sinf+0x80>
 8014820:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014824:	eddf 7a12 	vldr	s15, [pc, #72]	; 8014870 <__kernel_sinf+0x84>
 8014828:	ee60 6a07 	vmul.f32	s13, s0, s14
 801482c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014830:	b930      	cbnz	r0, 8014840 <__kernel_sinf+0x54>
 8014832:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8014874 <__kernel_sinf+0x88>
 8014836:	eea7 6a27 	vfma.f32	s12, s14, s15
 801483a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801483e:	4770      	bx	lr
 8014840:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014844:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8014848:	eee0 7a86 	vfma.f32	s15, s1, s12
 801484c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8014850:	eddf 7a09 	vldr	s15, [pc, #36]	; 8014878 <__kernel_sinf+0x8c>
 8014854:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8014858:	ee30 0a60 	vsub.f32	s0, s0, s1
 801485c:	4770      	bx	lr
 801485e:	bf00      	nop
 8014860:	2f2ec9d3 	.word	0x2f2ec9d3
 8014864:	b2d72f34 	.word	0xb2d72f34
 8014868:	3638ef1b 	.word	0x3638ef1b
 801486c:	b9500d01 	.word	0xb9500d01
 8014870:	3c088889 	.word	0x3c088889
 8014874:	be2aaaab 	.word	0xbe2aaaab
 8014878:	3e2aaaab 	.word	0x3e2aaaab

0801487c <with_errno>:
 801487c:	b570      	push	{r4, r5, r6, lr}
 801487e:	4604      	mov	r4, r0
 8014880:	460d      	mov	r5, r1
 8014882:	4616      	mov	r6, r2
 8014884:	f7fb fae2 	bl	800fe4c <__errno>
 8014888:	4629      	mov	r1, r5
 801488a:	6006      	str	r6, [r0, #0]
 801488c:	4620      	mov	r0, r4
 801488e:	bd70      	pop	{r4, r5, r6, pc}

08014890 <xflow>:
 8014890:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014892:	4614      	mov	r4, r2
 8014894:	461d      	mov	r5, r3
 8014896:	b108      	cbz	r0, 801489c <xflow+0xc>
 8014898:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801489c:	e9cd 2300 	strd	r2, r3, [sp]
 80148a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80148a4:	4620      	mov	r0, r4
 80148a6:	4629      	mov	r1, r5
 80148a8:	f7eb fea6 	bl	80005f8 <__aeabi_dmul>
 80148ac:	2222      	movs	r2, #34	; 0x22
 80148ae:	b003      	add	sp, #12
 80148b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80148b4:	f7ff bfe2 	b.w	801487c <with_errno>

080148b8 <__math_uflow>:
 80148b8:	b508      	push	{r3, lr}
 80148ba:	2200      	movs	r2, #0
 80148bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80148c0:	f7ff ffe6 	bl	8014890 <xflow>
 80148c4:	ec41 0b10 	vmov	d0, r0, r1
 80148c8:	bd08      	pop	{r3, pc}

080148ca <__math_oflow>:
 80148ca:	b508      	push	{r3, lr}
 80148cc:	2200      	movs	r2, #0
 80148ce:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80148d2:	f7ff ffdd 	bl	8014890 <xflow>
 80148d6:	ec41 0b10 	vmov	d0, r0, r1
 80148da:	bd08      	pop	{r3, pc}

080148dc <with_errnof>:
 80148dc:	b513      	push	{r0, r1, r4, lr}
 80148de:	4604      	mov	r4, r0
 80148e0:	ed8d 0a01 	vstr	s0, [sp, #4]
 80148e4:	f7fb fab2 	bl	800fe4c <__errno>
 80148e8:	ed9d 0a01 	vldr	s0, [sp, #4]
 80148ec:	6004      	str	r4, [r0, #0]
 80148ee:	b002      	add	sp, #8
 80148f0:	bd10      	pop	{r4, pc}

080148f2 <xflowf>:
 80148f2:	b130      	cbz	r0, 8014902 <xflowf+0x10>
 80148f4:	eef1 7a40 	vneg.f32	s15, s0
 80148f8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80148fc:	2022      	movs	r0, #34	; 0x22
 80148fe:	f7ff bfed 	b.w	80148dc <with_errnof>
 8014902:	eef0 7a40 	vmov.f32	s15, s0
 8014906:	e7f7      	b.n	80148f8 <xflowf+0x6>

08014908 <__math_uflowf>:
 8014908:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014910 <__math_uflowf+0x8>
 801490c:	f7ff bff1 	b.w	80148f2 <xflowf>
 8014910:	10000000 	.word	0x10000000

08014914 <__math_oflowf>:
 8014914:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801491c <__math_oflowf+0x8>
 8014918:	f7ff bfeb 	b.w	80148f2 <xflowf>
 801491c:	70000000 	.word	0x70000000

08014920 <fabs>:
 8014920:	ec51 0b10 	vmov	r0, r1, d0
 8014924:	ee10 2a10 	vmov	r2, s0
 8014928:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801492c:	ec43 2b10 	vmov	d0, r2, r3
 8014930:	4770      	bx	lr

08014932 <finite>:
 8014932:	b082      	sub	sp, #8
 8014934:	ed8d 0b00 	vstr	d0, [sp]
 8014938:	9801      	ldr	r0, [sp, #4]
 801493a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801493e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014942:	0fc0      	lsrs	r0, r0, #31
 8014944:	b002      	add	sp, #8
 8014946:	4770      	bx	lr

08014948 <scalbn>:
 8014948:	b570      	push	{r4, r5, r6, lr}
 801494a:	ec55 4b10 	vmov	r4, r5, d0
 801494e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014952:	4606      	mov	r6, r0
 8014954:	462b      	mov	r3, r5
 8014956:	b99a      	cbnz	r2, 8014980 <scalbn+0x38>
 8014958:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801495c:	4323      	orrs	r3, r4
 801495e:	d036      	beq.n	80149ce <scalbn+0x86>
 8014960:	4b39      	ldr	r3, [pc, #228]	; (8014a48 <scalbn+0x100>)
 8014962:	4629      	mov	r1, r5
 8014964:	ee10 0a10 	vmov	r0, s0
 8014968:	2200      	movs	r2, #0
 801496a:	f7eb fe45 	bl	80005f8 <__aeabi_dmul>
 801496e:	4b37      	ldr	r3, [pc, #220]	; (8014a4c <scalbn+0x104>)
 8014970:	429e      	cmp	r6, r3
 8014972:	4604      	mov	r4, r0
 8014974:	460d      	mov	r5, r1
 8014976:	da10      	bge.n	801499a <scalbn+0x52>
 8014978:	a32b      	add	r3, pc, #172	; (adr r3, 8014a28 <scalbn+0xe0>)
 801497a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801497e:	e03a      	b.n	80149f6 <scalbn+0xae>
 8014980:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014984:	428a      	cmp	r2, r1
 8014986:	d10c      	bne.n	80149a2 <scalbn+0x5a>
 8014988:	ee10 2a10 	vmov	r2, s0
 801498c:	4620      	mov	r0, r4
 801498e:	4629      	mov	r1, r5
 8014990:	f7eb fc7c 	bl	800028c <__adddf3>
 8014994:	4604      	mov	r4, r0
 8014996:	460d      	mov	r5, r1
 8014998:	e019      	b.n	80149ce <scalbn+0x86>
 801499a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801499e:	460b      	mov	r3, r1
 80149a0:	3a36      	subs	r2, #54	; 0x36
 80149a2:	4432      	add	r2, r6
 80149a4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80149a8:	428a      	cmp	r2, r1
 80149aa:	dd08      	ble.n	80149be <scalbn+0x76>
 80149ac:	2d00      	cmp	r5, #0
 80149ae:	a120      	add	r1, pc, #128	; (adr r1, 8014a30 <scalbn+0xe8>)
 80149b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149b4:	da1c      	bge.n	80149f0 <scalbn+0xa8>
 80149b6:	a120      	add	r1, pc, #128	; (adr r1, 8014a38 <scalbn+0xf0>)
 80149b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149bc:	e018      	b.n	80149f0 <scalbn+0xa8>
 80149be:	2a00      	cmp	r2, #0
 80149c0:	dd08      	ble.n	80149d4 <scalbn+0x8c>
 80149c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80149c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80149ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80149ce:	ec45 4b10 	vmov	d0, r4, r5
 80149d2:	bd70      	pop	{r4, r5, r6, pc}
 80149d4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80149d8:	da19      	bge.n	8014a0e <scalbn+0xc6>
 80149da:	f24c 3350 	movw	r3, #50000	; 0xc350
 80149de:	429e      	cmp	r6, r3
 80149e0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80149e4:	dd0a      	ble.n	80149fc <scalbn+0xb4>
 80149e6:	a112      	add	r1, pc, #72	; (adr r1, 8014a30 <scalbn+0xe8>)
 80149e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149ec:	2b00      	cmp	r3, #0
 80149ee:	d1e2      	bne.n	80149b6 <scalbn+0x6e>
 80149f0:	a30f      	add	r3, pc, #60	; (adr r3, 8014a30 <scalbn+0xe8>)
 80149f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f6:	f7eb fdff 	bl	80005f8 <__aeabi_dmul>
 80149fa:	e7cb      	b.n	8014994 <scalbn+0x4c>
 80149fc:	a10a      	add	r1, pc, #40	; (adr r1, 8014a28 <scalbn+0xe0>)
 80149fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	d0b8      	beq.n	8014978 <scalbn+0x30>
 8014a06:	a10e      	add	r1, pc, #56	; (adr r1, 8014a40 <scalbn+0xf8>)
 8014a08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a0c:	e7b4      	b.n	8014978 <scalbn+0x30>
 8014a0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014a12:	3236      	adds	r2, #54	; 0x36
 8014a14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014a18:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014a1c:	4620      	mov	r0, r4
 8014a1e:	4b0c      	ldr	r3, [pc, #48]	; (8014a50 <scalbn+0x108>)
 8014a20:	2200      	movs	r2, #0
 8014a22:	e7e8      	b.n	80149f6 <scalbn+0xae>
 8014a24:	f3af 8000 	nop.w
 8014a28:	c2f8f359 	.word	0xc2f8f359
 8014a2c:	01a56e1f 	.word	0x01a56e1f
 8014a30:	8800759c 	.word	0x8800759c
 8014a34:	7e37e43c 	.word	0x7e37e43c
 8014a38:	8800759c 	.word	0x8800759c
 8014a3c:	fe37e43c 	.word	0xfe37e43c
 8014a40:	c2f8f359 	.word	0xc2f8f359
 8014a44:	81a56e1f 	.word	0x81a56e1f
 8014a48:	43500000 	.word	0x43500000
 8014a4c:	ffff3cb0 	.word	0xffff3cb0
 8014a50:	3c900000 	.word	0x3c900000

08014a54 <atanf>:
 8014a54:	b538      	push	{r3, r4, r5, lr}
 8014a56:	ee10 5a10 	vmov	r5, s0
 8014a5a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014a5e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8014a62:	eef0 7a40 	vmov.f32	s15, s0
 8014a66:	db10      	blt.n	8014a8a <atanf+0x36>
 8014a68:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8014a6c:	dd04      	ble.n	8014a78 <atanf+0x24>
 8014a6e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014a72:	eeb0 0a67 	vmov.f32	s0, s15
 8014a76:	bd38      	pop	{r3, r4, r5, pc}
 8014a78:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8014bb0 <atanf+0x15c>
 8014a7c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8014bb4 <atanf+0x160>
 8014a80:	2d00      	cmp	r5, #0
 8014a82:	bfd8      	it	le
 8014a84:	eef0 7a40 	vmovle.f32	s15, s0
 8014a88:	e7f3      	b.n	8014a72 <atanf+0x1e>
 8014a8a:	4b4b      	ldr	r3, [pc, #300]	; (8014bb8 <atanf+0x164>)
 8014a8c:	429c      	cmp	r4, r3
 8014a8e:	dc10      	bgt.n	8014ab2 <atanf+0x5e>
 8014a90:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8014a94:	da0a      	bge.n	8014aac <atanf+0x58>
 8014a96:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8014bbc <atanf+0x168>
 8014a9a:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014a9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8014aa2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014aaa:	dce2      	bgt.n	8014a72 <atanf+0x1e>
 8014aac:	f04f 33ff 	mov.w	r3, #4294967295
 8014ab0:	e013      	b.n	8014ada <atanf+0x86>
 8014ab2:	f000 f8a3 	bl	8014bfc <fabsf>
 8014ab6:	4b42      	ldr	r3, [pc, #264]	; (8014bc0 <atanf+0x16c>)
 8014ab8:	429c      	cmp	r4, r3
 8014aba:	dc4f      	bgt.n	8014b5c <atanf+0x108>
 8014abc:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8014ac0:	429c      	cmp	r4, r3
 8014ac2:	dc41      	bgt.n	8014b48 <atanf+0xf4>
 8014ac4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8014ac8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014acc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014ad0:	2300      	movs	r3, #0
 8014ad2:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014ad6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014ada:	1c5a      	adds	r2, r3, #1
 8014adc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8014ae0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8014bc4 <atanf+0x170>
 8014ae4:	eddf 5a38 	vldr	s11, [pc, #224]	; 8014bc8 <atanf+0x174>
 8014ae8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8014bcc <atanf+0x178>
 8014aec:	ee66 6a06 	vmul.f32	s13, s12, s12
 8014af0:	eee6 5a87 	vfma.f32	s11, s13, s14
 8014af4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8014bd0 <atanf+0x17c>
 8014af8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014afc:	eddf 5a35 	vldr	s11, [pc, #212]	; 8014bd4 <atanf+0x180>
 8014b00:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014b04:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8014bd8 <atanf+0x184>
 8014b08:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014b0c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8014bdc <atanf+0x188>
 8014b10:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014b14:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8014be0 <atanf+0x18c>
 8014b18:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014b1c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8014be4 <atanf+0x190>
 8014b20:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014b24:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8014be8 <atanf+0x194>
 8014b28:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014b2c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8014bec <atanf+0x198>
 8014b30:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014b34:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014b38:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014b3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014b40:	d121      	bne.n	8014b86 <atanf+0x132>
 8014b42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014b46:	e794      	b.n	8014a72 <atanf+0x1e>
 8014b48:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014b4c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014b50:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014b54:	2301      	movs	r3, #1
 8014b56:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014b5a:	e7be      	b.n	8014ada <atanf+0x86>
 8014b5c:	4b24      	ldr	r3, [pc, #144]	; (8014bf0 <atanf+0x19c>)
 8014b5e:	429c      	cmp	r4, r3
 8014b60:	dc0b      	bgt.n	8014b7a <atanf+0x126>
 8014b62:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8014b66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014b6a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014b6e:	2302      	movs	r3, #2
 8014b70:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014b78:	e7af      	b.n	8014ada <atanf+0x86>
 8014b7a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014b7e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014b82:	2303      	movs	r3, #3
 8014b84:	e7a9      	b.n	8014ada <atanf+0x86>
 8014b86:	4a1b      	ldr	r2, [pc, #108]	; (8014bf4 <atanf+0x1a0>)
 8014b88:	491b      	ldr	r1, [pc, #108]	; (8014bf8 <atanf+0x1a4>)
 8014b8a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014b8e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014b92:	ed93 0a00 	vldr	s0, [r3]
 8014b96:	ee37 7a40 	vsub.f32	s14, s14, s0
 8014b9a:	ed92 0a00 	vldr	s0, [r2]
 8014b9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014ba2:	2d00      	cmp	r5, #0
 8014ba4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014ba8:	bfb8      	it	lt
 8014baa:	eef1 7a67 	vneglt.f32	s15, s15
 8014bae:	e760      	b.n	8014a72 <atanf+0x1e>
 8014bb0:	3fc90fdb 	.word	0x3fc90fdb
 8014bb4:	bfc90fdb 	.word	0xbfc90fdb
 8014bb8:	3edfffff 	.word	0x3edfffff
 8014bbc:	7149f2ca 	.word	0x7149f2ca
 8014bc0:	3f97ffff 	.word	0x3f97ffff
 8014bc4:	3c8569d7 	.word	0x3c8569d7
 8014bc8:	3d4bda59 	.word	0x3d4bda59
 8014bcc:	bd6ef16b 	.word	0xbd6ef16b
 8014bd0:	3d886b35 	.word	0x3d886b35
 8014bd4:	3dba2e6e 	.word	0x3dba2e6e
 8014bd8:	3e124925 	.word	0x3e124925
 8014bdc:	3eaaaaab 	.word	0x3eaaaaab
 8014be0:	bd15a221 	.word	0xbd15a221
 8014be4:	bd9d8795 	.word	0xbd9d8795
 8014be8:	bde38e38 	.word	0xbde38e38
 8014bec:	be4ccccd 	.word	0xbe4ccccd
 8014bf0:	401bffff 	.word	0x401bffff
 8014bf4:	08015740 	.word	0x08015740
 8014bf8:	08015750 	.word	0x08015750

08014bfc <fabsf>:
 8014bfc:	ee10 3a10 	vmov	r3, s0
 8014c00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014c04:	ee00 3a10 	vmov	s0, r3
 8014c08:	4770      	bx	lr

08014c0a <finitef>:
 8014c0a:	b082      	sub	sp, #8
 8014c0c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8014c10:	9801      	ldr	r0, [sp, #4]
 8014c12:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8014c16:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8014c1a:	bfac      	ite	ge
 8014c1c:	2000      	movge	r0, #0
 8014c1e:	2001      	movlt	r0, #1
 8014c20:	b002      	add	sp, #8
 8014c22:	4770      	bx	lr

08014c24 <floorf>:
 8014c24:	ee10 3a10 	vmov	r3, s0
 8014c28:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014c2c:	3a7f      	subs	r2, #127	; 0x7f
 8014c2e:	2a16      	cmp	r2, #22
 8014c30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8014c34:	dc2a      	bgt.n	8014c8c <floorf+0x68>
 8014c36:	2a00      	cmp	r2, #0
 8014c38:	da11      	bge.n	8014c5e <floorf+0x3a>
 8014c3a:	eddf 7a18 	vldr	s15, [pc, #96]	; 8014c9c <floorf+0x78>
 8014c3e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014c42:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c4a:	dd05      	ble.n	8014c58 <floorf+0x34>
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	da23      	bge.n	8014c98 <floorf+0x74>
 8014c50:	4a13      	ldr	r2, [pc, #76]	; (8014ca0 <floorf+0x7c>)
 8014c52:	2900      	cmp	r1, #0
 8014c54:	bf18      	it	ne
 8014c56:	4613      	movne	r3, r2
 8014c58:	ee00 3a10 	vmov	s0, r3
 8014c5c:	4770      	bx	lr
 8014c5e:	4911      	ldr	r1, [pc, #68]	; (8014ca4 <floorf+0x80>)
 8014c60:	4111      	asrs	r1, r2
 8014c62:	420b      	tst	r3, r1
 8014c64:	d0fa      	beq.n	8014c5c <floorf+0x38>
 8014c66:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8014c9c <floorf+0x78>
 8014c6a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014c6e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c76:	ddef      	ble.n	8014c58 <floorf+0x34>
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	bfbe      	ittt	lt
 8014c7c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8014c80:	fa40 f202 	asrlt.w	r2, r0, r2
 8014c84:	189b      	addlt	r3, r3, r2
 8014c86:	ea23 0301 	bic.w	r3, r3, r1
 8014c8a:	e7e5      	b.n	8014c58 <floorf+0x34>
 8014c8c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014c90:	d3e4      	bcc.n	8014c5c <floorf+0x38>
 8014c92:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014c96:	4770      	bx	lr
 8014c98:	2300      	movs	r3, #0
 8014c9a:	e7dd      	b.n	8014c58 <floorf+0x34>
 8014c9c:	7149f2ca 	.word	0x7149f2ca
 8014ca0:	bf800000 	.word	0xbf800000
 8014ca4:	007fffff 	.word	0x007fffff

08014ca8 <nanf>:
 8014ca8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014cb0 <nanf+0x8>
 8014cac:	4770      	bx	lr
 8014cae:	bf00      	nop
 8014cb0:	7fc00000 	.word	0x7fc00000

08014cb4 <scalbnf>:
 8014cb4:	ee10 3a10 	vmov	r3, s0
 8014cb8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8014cbc:	d025      	beq.n	8014d0a <scalbnf+0x56>
 8014cbe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014cc2:	d302      	bcc.n	8014cca <scalbnf+0x16>
 8014cc4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014cc8:	4770      	bx	lr
 8014cca:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8014cce:	d122      	bne.n	8014d16 <scalbnf+0x62>
 8014cd0:	4b2a      	ldr	r3, [pc, #168]	; (8014d7c <scalbnf+0xc8>)
 8014cd2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8014d80 <scalbnf+0xcc>
 8014cd6:	4298      	cmp	r0, r3
 8014cd8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014cdc:	db16      	blt.n	8014d0c <scalbnf+0x58>
 8014cde:	ee10 3a10 	vmov	r3, s0
 8014ce2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014ce6:	3a19      	subs	r2, #25
 8014ce8:	4402      	add	r2, r0
 8014cea:	2afe      	cmp	r2, #254	; 0xfe
 8014cec:	dd15      	ble.n	8014d1a <scalbnf+0x66>
 8014cee:	ee10 3a10 	vmov	r3, s0
 8014cf2:	eddf 7a24 	vldr	s15, [pc, #144]	; 8014d84 <scalbnf+0xd0>
 8014cf6:	eddf 6a24 	vldr	s13, [pc, #144]	; 8014d88 <scalbnf+0xd4>
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	eeb0 7a67 	vmov.f32	s14, s15
 8014d00:	bfb8      	it	lt
 8014d02:	eef0 7a66 	vmovlt.f32	s15, s13
 8014d06:	ee27 0a27 	vmul.f32	s0, s14, s15
 8014d0a:	4770      	bx	lr
 8014d0c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8014d8c <scalbnf+0xd8>
 8014d10:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014d14:	4770      	bx	lr
 8014d16:	0dd2      	lsrs	r2, r2, #23
 8014d18:	e7e6      	b.n	8014ce8 <scalbnf+0x34>
 8014d1a:	2a00      	cmp	r2, #0
 8014d1c:	dd06      	ble.n	8014d2c <scalbnf+0x78>
 8014d1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d22:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014d26:	ee00 3a10 	vmov	s0, r3
 8014d2a:	4770      	bx	lr
 8014d2c:	f112 0f16 	cmn.w	r2, #22
 8014d30:	da1a      	bge.n	8014d68 <scalbnf+0xb4>
 8014d32:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014d36:	4298      	cmp	r0, r3
 8014d38:	ee10 3a10 	vmov	r3, s0
 8014d3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014d40:	dd0a      	ble.n	8014d58 <scalbnf+0xa4>
 8014d42:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8014d84 <scalbnf+0xd0>
 8014d46:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8014d88 <scalbnf+0xd4>
 8014d4a:	eef0 7a40 	vmov.f32	s15, s0
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	bf18      	it	ne
 8014d52:	eeb0 0a47 	vmovne.f32	s0, s14
 8014d56:	e7db      	b.n	8014d10 <scalbnf+0x5c>
 8014d58:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8014d8c <scalbnf+0xd8>
 8014d5c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8014d90 <scalbnf+0xdc>
 8014d60:	eef0 7a40 	vmov.f32	s15, s0
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	e7f3      	b.n	8014d50 <scalbnf+0x9c>
 8014d68:	3219      	adds	r2, #25
 8014d6a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d6e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014d72:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014d94 <scalbnf+0xe0>
 8014d76:	ee07 3a10 	vmov	s14, r3
 8014d7a:	e7c4      	b.n	8014d06 <scalbnf+0x52>
 8014d7c:	ffff3cb0 	.word	0xffff3cb0
 8014d80:	4c000000 	.word	0x4c000000
 8014d84:	7149f2ca 	.word	0x7149f2ca
 8014d88:	f149f2ca 	.word	0xf149f2ca
 8014d8c:	0da24260 	.word	0x0da24260
 8014d90:	8da24260 	.word	0x8da24260
 8014d94:	33000000 	.word	0x33000000

08014d98 <_init>:
 8014d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d9a:	bf00      	nop
 8014d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d9e:	bc08      	pop	{r3}
 8014da0:	469e      	mov	lr, r3
 8014da2:	4770      	bx	lr

08014da4 <_fini>:
 8014da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014da6:	bf00      	nop
 8014da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014daa:	bc08      	pop	{r3}
 8014dac:	469e      	mov	lr, r3
 8014dae:	4770      	bx	lr
