       /****************************************************************/
       /*                                                              */
       /*            Platform: ic_shell (Cygwin 32bit)                 */
       /*            Compilation Time: 5:58 PM, 4-Sep-14               */
       /*            Version: 2014.0903.eng                            */
       /*                                                              */
       /*                        CME, Inc.                             */
       /*          Copyright (c), 2014. All Rights Reserved.           */
       /*                                                              */
       /* This program  contains  the  proprietary  and   confidential */
       /* information of CME, Inc.  Any disclosure                     */
       /* or reproduction of this program, without the  prior  consent */
       /* of CME, Inc. is  strictly  prohibited.                       */
       /*                                                              */
       /*             Invocation Time: 12:07 PM, 19-Apr-15             */
       /*                                                              */
       /****************************************************************/
WARNING: The license key for ic_shell will expire after 11 days.
INFO:    The "INCENTIA" environment variable rather than "DESIGNCRAFT" is
         set. Using INCENTIA instead ...
INFO:    Processing command script file '../scripts/syn.tcl'...
INFO:    Create a new user variable 'is_gui_platform' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'reportprogress' = reportProgress.exe.
         (CMD_INFO_005)
INFO:    Create a new user variable 'win_platform' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'syn_dir' =
         /cygdrive/f/capital_micro/primace7.3/ast_frontend/. (CMD_INFO_005)
INFO:    Create a new user variable 'output_dir' = .. (CMD_INFO_005)
INFO:    Create a new user variable 'design_name' = scaler. (CMD_INFO_005)
INFO:    Create a new user variable 'outfile' = ./scaler.asv. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_lib' = syn_black_box_m7s.v.
         (CMD_INFO_005)
INFO:    Create a new user variable 'syn_vlog_src_in' = ../src/coefcal_v3.v
         ../src/scaler1.0.v ../src/inputCtrl.v ../src/ramFifo.v
         ../src/emb_12_2k.v ../src/divider_v2.v ../src/Cal_v1.v.
         (CMD_INFO_005)
CMD:     set search_path { . ../src }
0
INFO:    Create a new user variable 'extract_latch' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'fca_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'resource_expand_bits' = 6. (CMD_INFO_005)
INFO:    Create a new user variable 'fcc_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'extract_ram' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'extract_mem_size' = 4. (CMD_INFO_005)
INFO:    Create a new user variable 'keep_hierarchy_en' = 0. (CMD_INFO_005)
CMD:     source "$env(AST_FRONTEND)/agate/syn_base.tcl"
INFO:    Sourcing file
         /cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl.
         (CMD_INFO_004)

CMD:     set_env _older_extract_ram_behavior
0
CMD:     set exit_on_error false
0
CMD:     set report_message_summary true
0
CMD:     set_message_level -level error RTLW_MDM_001 
0
INFO:    Create a new user variable 'enable_low' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'syn_db' =
         cswitch_ast_frontend_griffin_2.0_cygwin.db. (CMD_INFO_005)
INFO:    Create a new user variable 'dontuseprims' =
         /cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl.
         (CMD_INFO_005)
CMD:     set report_message_summary true
0
CMD:     set optimize_for_agate mapped
CMD:     set hdl_resource_sharing        area
0
CMD:     set hdl_resource_sharing_effort high
0
0
CMD:     set_env _skip_copy_design
0
INFO:    Create a new user variable 'fcm_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'push_register_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'expand_en' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_en' = 1. (CMD_INFO_005)
INFO:    Create a new user variable 'gate_netlist_en' = 1. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_param' = bbox. (CMD_INFO_005)
INFO:    Create a new user variable 'gate_netlist_param' = gate_netlist.
         (CMD_INFO_005)
INFO:    Create a new user variable 'mux_opt_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'ipc_set_en' = true. (CMD_INFO_005)
CMD:     set_agate_option -keep_mux "$mux_opt_en $bbox_param
         $gate_netlist_param"
0
CMD:     set_agate_option -flatten_const_adder $fca_en
0
CMD:     set_agate_option -flatten_const_cmp $fcc_en
0
CMD:     set_agate_option -flatten_const_mult $fcm_en
0
CMD:     set_agate_option -carry_chain true
0
CMD:     set_agate_option -sweep_boundary true
0
CMD:     set_agate_option -push_register $push_register_en
0
CMD:     set_agate_option -keep_ipc_set "$ipc_set_en $bbox_param
         $gate_netlist_param"
0
CMD:     set link_design_black_box_as_error true
0
CMD:     set_delete_floating_output -remove_floating_design 
0
CMD:     set_agate_option -extract_ram "$extract_mem_size $bbox_param
         $gate_netlist_param"
0
CMD:     set resource_expand_bit_width $resource_expand_bits
0
CMD:     set hdl_register_naming_format "%s__reg"
0
CMD:     read_lib $syn_dir/agate/$syn_db 
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
0
INFO:    Create a new user variable 'failed' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'optmode' = 0. (CMD_INFO_005)
CMD:     read_design -package_first -format v2001 $syn_vlog_src_in 
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v'.
INFO:    Depositing template 'coefCal'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/scaler1.0.v'.
INFO:    Depositing template 'scaler'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/inputCtrl.v'.
INFO:    Depositing template 'inputCtrl'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v'.
INFO:    Depositing template 'ramFifo'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/emb_12_2k.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v'.
INFO:    Depositing template 'Cal'.
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 59... (=) mixing blocking assignment with non-blocking
         assignment to a signal (work) could induce incorrect logic.  It is
         not recommended.. (RTLW_MXASGN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 61... (=) mixing blocking assignment with non-blocking
         assignment to a signal (work) could induce incorrect logic.  It is
         not recommended.. (RTLW_MXASGN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 62... bad code style for circuit synthesis:  . (RTLW_XSYN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'work' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'work' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'inEn' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-1) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-2) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-3) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-4) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-5) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-6) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-7) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-8) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-9) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-10) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-11) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-12) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-13) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-14) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-15) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-16) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-17) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-18) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-19) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-20) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-21) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-22) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-23) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-24) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-25) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-26) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-27) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-28) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-29) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-30) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-31) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-32) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 64... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 47... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 65... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 303... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 303... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 303... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 305... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 305... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 305... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 307... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 307... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 307... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 312... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 312... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 312... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 314... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 314... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 314... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 292... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
INFO:    Done design import.
Roots (top modules): mdivider coefCal inputCtrl emb_12_2k ramFifo Cal scaler
Sequential/Tristate device inference:
module/UDP/ent: mdivider
Line(s):3-55 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/divider_v2.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
divisor_a         divisor_a__reg    Latch     [16:0]     Y   Y  -  N  N  -  - 
ratio             I1                 Wire     [16:0]     Y   N  -  -  -  -  - 
remainder         I18                Wire     [16:0]     Y   N  -  -  -  -  - 
shift_dividend    shift_dividend__  Latch     [33:0]     Y   Y  -  N  N  -  - 
                  reg                                                         
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: coefCal
Line(s):10-112 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
frameRate         frameRate__reg      FF       [8:0]     Y   Y  -  N  N  N  N 
inEn              inEn__reg           FF        [-]      N   Y  -  N  N  N  N 
test              test__reg           FF      [32:0]     Y   Y  -  N  N  N  N 
work              work__reg           FF        [-]      N   Y  -  N  N  N  N 
working           working__reg        FF      [32:0]     Y   Y  -  N  N  N  N 
xDividend         xDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
xDivisor          xDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
yDividend         yDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
yDivisor          yDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: inputCtrl
Line(s):9-147 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/inputCtrl.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
dataOut           dataOut__reg        FF      [23:0]     Y   Y  -  N  Y  N  N 
jmp               jmp__reg            FF        [-]      N   Y  -  N  Y  N  N 
ramWrtAddr        ramWrtAddr__reg     FF      [10:0]     Y   Y  -  Y  N  N  N 
ramWrtEn          ramWrtEn__reg       FF        [-]      N   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF       [9:0]     Y   Y  -  N  Y  N  N 
xCal              xCal__reg           FF      [15:0]     Y   Y  -  N  Y  N  N 
xPreEn            xPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
yAddress          yAddress__reg       FF       [9:0]     Y   Y  -  N  Y  N  N 
yCal              yCal__reg           FF      [15:0]     Y   Y  -  N  Y  N  N 
yPreEn            yPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: emb_12_2k
Line(s):14-348 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/emb_12_2k.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
aa_reg            aa_reg__reg         FF       [0:0]     Y   Y  -  N  N  N  N 
ab_reg            ab_reg__reg         FF       [0:0]     Y   Y  -  N  N  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: ramFifo
Line(s):8-321 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
fillCount         I2923              Wire      [2:0]     Y   N  -  -  -  -  - 
ramDataOutA1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutA2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutB1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutB2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
readSelect        I2926              Wire      [3:0]     Y   N  -  -  -  -  - 
writeSelect       I2930              Wire      [3:0]     Y   N  -  -  -  -  - 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: Cal
Line(s):11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
HS                HS__reg             FF        [-]      N   Y  -  N  Y  N  N 
VSNormal          VSNormal__reg       FF        [-]      N   Y  -  N  Y  N  N 
enforceJmp        enforceJmp__reg     FF        [-]      N   Y  -  N  Y  Y  Y 
jmp1Normal        jmp1Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
jmp2Normal        jmp2Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
ramRdAddr         ramRdAddr__reg      FF      [10:0]     Y   Y  -  N  Y  N  Y 
u                 u__reg              FF      [16:0]     Y   Y  -  N  Y  N  Y 
uPreF             uPreF__reg          FF       [5:0]     Y   Y  -  N  Y  N  N 
v                 v__reg              FF      [16:0]     Y   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  Y  N  N  N 
==============================================================================

Conditional statements statistics:
module/arch: Cal
Line:11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            177 casez         Y            auto     /    auto     -   :
========================================================================

INFO:    Creating DB... (CMD_INFO_002)
INFO:    Done DB conversion. (CMD_INFO_003)
INFO:    Current design is 'coefCal'!
0
CMD:     read_design -format v2001 $syn_dir/../data/lib/$bbox_lib 
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
INFO:    Done design import.
Roots (top modules): DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL
M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM
M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS
M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO
IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
INFO:    Creating DB... (CMD_INFO_002)
INFO:    Done DB conversion. (CMD_INFO_003)
INFO:    Current design is 'DELAY_BUF'!
0
INFO:    Create a new user variable 'opt_cmd' = optimize. (CMD_INFO_005)
CMD:     set current_design $design_name
INFO:    Current design is 'scaler'!
0

CMD:     source $dontuseprims
INFO:    Sourcing file
         /cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl.
         (CMD_INFO_004)
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_FIFO_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DPRAM_FIFO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DPRAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MUXL5_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MUXL5_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MUXCO_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MUXCO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_XORCI_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_XORCI_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LAT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LAT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_IBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_IBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/IBUF
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/IBUF]
0
CMD:     get_lib_cells cswitch_typical/TBUF
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/TBUF]
0
CMD:     get_lib_cells cswitch_typical/DCC_BEG
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_BEG]
0
CMD:     get_lib_cells cswitch_typical/DCC_END
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_END]
0
CMD:     get_lib_cells cswitch_typical/DCC_POSTSHUFFLE
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_POSTSHUFFLE]
0
CMD:     get_lib_cells cswitch_typical/DCC_PRESHUFFLE
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_PRESHUFFLE]
0
CMD:     get_lib_cells cswitch_typical/CS_OBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_OBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_IOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_IOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFIBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFIBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFIOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFIOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFOBUFT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFOBUFT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_OBUFT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_OBUFT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LRAM64_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LRAM64_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PG_LOGIC_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_PG_LOGIC_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PG_LOGIC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_FC_LOGIC_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_FC_LOGIC_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_FC_LOGIC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_REG_CLK_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_REG_CLK_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_CLK_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_CLK_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_E_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_E_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_S_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_S_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_R_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_R_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_SE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_SE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_RE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_RE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_RS_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_RS_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM_CFA0
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_LUT4_PRIM_CFA0" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM_CFA0]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM_F0CA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_LUT4_PRIM_F0CA" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM_F0CA]
0
CMD:     get_lib_cells cswitch_typical/LUT_XOR
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_XOR]
0
CMD:     get_lib_cells cswitch_typical/LUT_XNOR
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_XNOR]
0
CMD:     get_lib_cells cswitch_typical/LUT_MUX
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_MUX]
0
CMD:     get_lib_cells cswitch_typical/CS_ADDSUB2
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ADDSUB2]
0
CMD:     get_lib_cells cswitch_typical/CS_ADDSUB4
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ADDSUB4]
0
CMD:     get_lib_cells cswitch_typical/CS_MAC
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MAC]
0
CMD:     get_lib_cells cswitch_typical/CS_MULTIPLIER
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MULTIPLIER]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_BEG_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_BEG_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_END_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_END_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_LATENCY_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_LATENCY_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_ECC_DECODE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ECC_DECODE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_ECC_ENCODE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ECC_ENCODE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_RXD_DLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RXD_DLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_TXC_DLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_TXC_DLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_10GE
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_10GE]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_FC
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_FC]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_TE
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_TE]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_BP
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_BP]
0
CMD:     get_lib_cells cswitch_typical/mpq2ser
WARNING: No library_cell matches search pattern "cswitch_typical/mpq2ser"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/mpq2ser]
0
CMD:     get_lib_cells cswitch_typical/CS_RAU_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RAU_PRIM]
0
CMD:     get_lib_cells cswitch_typical/mem_ctl
WARNING: No library_cell matches search pattern "cswitch_typical/mem_ctl"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/mem_ctl]
0
CMD:     get_lib_cells cswitch_typical/CS_CLKTREE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CLKTREE_PRIM]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_DIV_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_DIV_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_LOCAL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_LOCAL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_RST_SYNC_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_RST_SYNC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_PRESHUFFLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_PRESHUFFLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_GLOBAL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_GLOBAL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_SIMPLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_SIMPLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PP_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PP_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_RCAM_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RCAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_4X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_4X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_SPRAM_FIFO_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_SPRAM_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM]
0
0

CMD:     list_design
      Design Name
-------------------------
    mdivider
    coefCal
    inputCtrl
    emb_12_2k
    ramFifo
    Cal
--->scaler
    DELAY_BUF
    CALIO
    CFG_DYN_SWITCH
    CFG_DYN_SWITCH_S3
    M7S_DLL
    M7S_PLL
    CRYSTAL
    M7S_DGPIO
    DGPIO
    M7A_DM
    M7S_EMB5K
    M7A_JTAG
    M7A_MAC
    M7A_SPRAM
    M7A_UART
    OSC
    M7S_EMB18K
    M7S_IO_CAL
    M7S_IO_DDR
    M7S_IO_DQS
    M7S_IO_LVDS
    M7S_IO_PCISG
    M7S_IO_VREF
    GBUF
    RBUF
    GBUF_GATE
    RBUF_GATE
    M7S_SOC
    M7S_POR
    DDR_IO
    IBUF
    OBUF
    TBUF
    BIBUF
    CLKBUF
    IBUFDS
    OBUFDS
    TBUFDS
    BIBUFDS
    CLKBUFDS
0
CMD:     link_design
INFO:    Personalizing coefCal. (NTL_INFO_008)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 59... (=) mixing blocking assignment with non-blocking
         assignment to a signal (work) could induce incorrect logic.  It is
         not recommended.. (RTLW_MXASGN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 61... (=) mixing blocking assignment with non-blocking
         assignment to a signal (work) could induce incorrect logic.  It is
         not recommended.. (RTLW_MXASGN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 62... bad code style for circuit synthesis:  . (RTLW_XSYN_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'work' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'work' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'inEn' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-1) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-2) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-3) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-4) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-5) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-6) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-7) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-8) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-9) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-10) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-11) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-12) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-13) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-14) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-15) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-16) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-17) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-18) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-19) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-20) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-21) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-22) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-23) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-24) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-25) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-26) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-27) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-28) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-29) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-30) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-31) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 50... In this procedure block, variable 'test' (bit-32) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v',
         line 64... cannot find clock signal of the process. (RTLW_IPCK_001)
INFO:    Done design import.
Sequential/Tristate device inference:
module/UDP/ent: coefCal
Line(s):10-112 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/coefcal_v3.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
frameRate         frameRate__reg      FF       [8:0]     Y   Y  -  N  N  N  N 
inEn              inEn__reg           FF        [-]      N   Y  -  N  N  N  N 
test              test__reg           FF      [32:0]     Y   Y  -  N  N  N  N 
work              work__reg           FF        [-]      N   Y  -  N  N  N  N 
working           working__reg        FF      [32:0]     Y   Y  -  N  N  N  N 
xDividend         xDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
xDivisor          xDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
yDividend         yDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
yDivisor          yDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
==============================================================================

WARNING: coefcal1 port 'outXRes' width in design 'scaler' is unmatched with
         the cell 'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8'
         port width. (NTL_WARN_037)
WARNING: coefcal1 port 'outYRes' width in design 'scaler' is unmatched with
         the cell 'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8'
         port width. (NTL_WARN_037)
INFO:    Personalizing inputCtrl. (NTL_INFO_008)
INFO:    Done design import.
Sequential/Tristate device inference:
module/UDP/ent: inputCtrl
Line(s):9-147 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/inputCtrl.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
dataOut           dataOut__reg        FF      [23:0]     Y   Y  -  N  Y  N  N 
jmp               jmp__reg            FF        [-]      N   Y  -  N  Y  N  N 
ramWrtAddr        ramWrtAddr__reg     FF      [10:0]     Y   Y  -  Y  N  N  N 
ramWrtEn          ramWrtEn__reg       FF        [-]      N   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  N 
xCal              xCal__reg           FF      [16:0]     Y   Y  -  N  Y  N  N 
xPreEn            xPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  N 
yCal              yCal__reg           FF      [16:0]     Y   Y  -  N  Y  N  N 
yPreEn            yPreEn__reg         FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================

INFO:    Personalizing ramFifo. (NTL_INFO_008)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 59... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 47... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 73... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 65... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 303... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 303... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 303... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 305... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 305... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 305... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 307... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 307... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 307... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 312... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 312... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 312... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 314... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 314... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 314... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v',
         line 292... cannot find clock signal of the process. (RTLW_IPCK_001)
INFO:    Done design import.
Sequential/Tristate device inference:
module/UDP/ent: ramFifo
Line(s):8-321 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/ramFifo.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
fillCount         I1                 Wire      [2:0]     Y   N  -  -  -  -  - 
ramDataOutA1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutA2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutB1                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutB2                        Memory [15:0x11:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
readSelect        I4                 Wire      [3:0]     Y   N  -  -  -  -  - 
writeSelect       I8                 Wire      [3:0]     Y   N  -  -  -  -  - 
==============================================================================

INFO:    Personalizing Cal. (NTL_INFO_008)
INFO:    Done design import.
Sequential/Tristate device inference:
module/UDP/ent: Cal
Line(s):11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
HS                HS__reg             FF        [-]      N   Y  -  N  Y  N  N 
VSNormal          VSNormal__reg       FF        [-]      N   Y  -  N  Y  N  N 
enforceJmp        enforceJmp__reg     FF        [-]      N   Y  -  N  Y  Y  Y 
jmp1Normal        jmp1Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
jmp2Normal        jmp2Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
ramRdAddr         ramRdAddr__reg      FF      [10:0]     Y   Y  -  N  Y  N  Y 
u                 u__reg              FF      [16:0]     Y   Y  -  N  Y  N  Y 
uPreF             uPreF__reg          FF       [5:0]     Y   Y  -  N  Y  N  N 
v                 v__reg              FF      [16:0]     Y   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  Y  N  N  N 
==============================================================================

Conditional statements statistics:
module/arch: Cal
Line:11-247 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/final_scaler_v3_test/outputs/../src/Cal_v1.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            177 casez         Y            auto     /    auto     -   :
========================================================================

WARNING: cal1 port 'ramAddrIn' width in design 'scaler' is unmatched with the
         cell
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11'
         port width. (NTL_WARN_037)
WARNING: cal1 port 'fifoNum' width in design 'scaler' is unmatched with the
         cell
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11'
         port width. (NTL_WARN_037)
WARNING: cal1 port 'inXNum' width in design 'scaler' is unmatched with the
         cell
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11'
         port width. (NTL_WARN_037)
WARNING: cal1 port 'inYNum' width in design 'scaler' is unmatched with the
         cell
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11'
         port width. (NTL_WARN_037)
WARNING: cal1 port 'outXRes' width in design 'scaler' is unmatched with the
         cell
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11'
         port width. (NTL_WARN_037)
WARNING: cal1 port 'outYRes' width in design 'scaler' is unmatched with the
         cell
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11'
         port width. (NTL_WARN_037)
WARNING: ram_inst_0A port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_0B port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_1A port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_1B port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_2A port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_2B port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_3A port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: ram_inst_3B port 'db' width in design 'scaler' is unmatched with the
         cell 'emb_12_2k' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_0 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_0 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_0 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 210 : Instantiating black box module 'M7S_EMB18K'.
         (NTL_WARN_043)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: u_emb18k_1 port 'rd_ha' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'rd_la' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r2_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r3_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_aa' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: u_emb18k_1 port 'c1r4_ab' width in design 'scaler' is unmatched with
         the cell 'M7S_EMB18K' port width. (NTL_WARN_037)
WARNING: Open output port 'rd_ha [1]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [5]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [4]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [3]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [2]'. (NTL_WARN_039)
WARNING: Open output port 'rd_la [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r4_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r3_ab [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_aa [1]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [11]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [10]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [9]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [8]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [7]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [6]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [5]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [4]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [3]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [2]'. (NTL_WARN_039)
WARNING: Open input port 'c1r2_ab [1]'. (NTL_WARN_039)
WARNING: u_emb18k_1 (cell: M7S_EMB18K) in design 'emb_12_2k' has 72 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 346 : Instantiating black box module 'M7S_EMB18K'.
         (NTL_WARN_043)
WARNING: Open output port 'remainder [16]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [15]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [14]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [13]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [12]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [11]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [10]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [9]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [8]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [7]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [6]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [5]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [4]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [3]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [2]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [1]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [0]'. (NTL_WARN_039)
WARNING: Open output port 'error'. (NTL_WARN_039)
WARNING: divide_inst1 (cell: mdivider) in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8' has 18
         open port(s). (NTL_WARN_038)
WARNING: Open output port 'remainder [16]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [15]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [14]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [13]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [12]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [11]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [10]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [9]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [8]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [7]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [6]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [5]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [4]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [3]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [2]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [1]'. (NTL_WARN_039)
WARNING: Open output port 'remainder [0]'. (NTL_WARN_039)
WARNING: Open output port 'error'. (NTL_WARN_039)
WARNING: divide_inst2 (cell: mdivider) in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8' has 18
         open port(s). (NTL_WARN_038)
0
CMD:     make_unique
         Instance 'divide_inst1' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8' is made
         unique. The newly created design is 'mdivider_1'.
         Instance 'divide_inst2' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8' is made
         unique. The newly created design is 'mdivider_2'.
         Instance 'ram_inst_0A' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_1'.
         Instance 'ram_inst_0B' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_2'.
         Instance 'ram_inst_1A' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_3'.
         Instance 'ram_inst_1B' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_4'.
         Instance 'ram_inst_2A' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_5'.
         Instance 'ram_inst_2B' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_6'.
         Instance 'ram_inst_3A' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_7'.
         Instance 'ram_inst_3B' in design
         'ramFifo_DATA_WIDTH24_ADDRESS_WIDTH11' is made unique. The newly
         created design is 'emb_12_2k_8'.
0

CMD:     write_design -no_leaf -decrypt -hierarchy -format verilog -output
         ${design_name}_simp_hier.v
0

CMD:     expand -hierarchy
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_0' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb18k_1' of empty design 'M7S_EMB18K' cannot be
         expanded! (NTL_INFO_014)
0
CMD:     $opt_cmd -mode timing
INFO:    Linking priority: *designs* cswitch_typical
         (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)
WARNING: Net 'n0' in design 'scaler' is connected to more than one pin,
         u0/B[11] and u0/A[11], of cell 'u0'. (CHKDSG_002)
WARNING: Net 'n0' in design 'scaler' is connected to more than one pin,
         u1/B[10] and u1/B[11], of cell 'u1'. (CHKDSG_002)
WARNING: Net 'n0' in design 'scaler' is connected to more than one pin,
         u2/B[11] and u2/A[11], of cell 'u2'. (CHKDSG_002)
WARNING: Net 'n0' in design 'scaler' is connected to more than one pin,
         u3/B[10] and u3/B[11], of cell 'u3'. (CHKDSG_002)
WARNING: Net 'cal1/n1125' in design 'scaler' is connected to more than one
         pin, cal1/u54/A[4] and cal1/u54/A[5], of cell 'cal1/u54'.
         (CHKDSG_002)
WARNING: Net 'cal1/n1125' in design 'scaler' is connected to more than one
         pin, cal1/u55/CI and cal1/u55/B[6], of cell 'cal1/u55'. (CHKDSG_002)
WARNING: Net 'cal1/n1125' in design 'scaler' is connected to more than one
         pin, cal1/u60/CI and cal1/u60/B[10], of cell 'cal1/u60'. (CHKDSG_002)
WARNING: Net 'cal1/n1125' in design 'scaler' is connected to more than one
         pin, cal1/u61/CI and cal1/u61/A[10], of cell 'cal1/u61'. (CHKDSG_002)
WARNING: Net 'cal1/n1125' in design 'scaler' is connected to more than one
         pin, cal1/u127/B[15] and cal1/u127/B[16], of cell 'cal1/u127'.
         (CHKDSG_002)
WARNING: Net 'cal1/n1125' in design 'scaler' is connected to more than one
         pin, cal1/u128/B[15] and cal1/u128/B[16], of cell 'cal1/u128'.
         (CHKDSG_002)
WARNING: 24 more net(s) in design 'scaler' are connected to more than one pin
         of cells (CHKDSG_004)

Beginning Hierarchical Optimization
===================================

WARNING: Instance 'cal1/u56' of design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_106'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'cal1/u58' of design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_108'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'cal1/u60' of design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_110'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'cal1/u62' of design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_112'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'inputctrl1/u36' of design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_118'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'inputctrl1/u38' of design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_120'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'inputctrl1/u40' of design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_122'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'inputctrl1/u42' of design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_124'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/u9' of design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_53'
         in 'scaler' is removed due to non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u117' of design
         'mdivider_2_ipc_sub_block_17_15' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u119' of design
         'mdivider_2_ipc_sub_block_17_17' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u121' of design
         'mdivider_2_ipc_sub_block_17_19' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u123' of design
         'mdivider_2_ipc_sub_block_17_21' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u125' of design
         'mdivider_2_ipc_sub_block_17_23' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u127' of design
         'mdivider_2_ipc_sub_block_17_25' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u129' of design
         'mdivider_2_ipc_sub_block_17_27' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u131' of design
         'mdivider_2_ipc_sub_block_17_29' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u133' of design
         'mdivider_2_ipc_sub_block_17_31' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u135' of design
         'mdivider_2_ipc_sub_block_17_33' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u137' of design
         'mdivider_2_ipc_sub_block_17_35' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u139' of design
         'mdivider_2_ipc_sub_block_17_37' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u141' of design
         'mdivider_2_ipc_sub_block_17_39' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u143' of design
         'mdivider_2_ipc_sub_block_17_41' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u145' of design
         'mdivider_2_ipc_sub_block_17_43' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u147' of design
         'mdivider_2_ipc_sub_block_17_45' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u149' of design
         'mdivider_2_ipc_sub_block_17_47' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst2/u151' of design
         'mdivider_2_ipc_sub_block_17_49' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u117' of design
         'mdivider_1_ipc_sub_block_17_69' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u119' of design
         'mdivider_1_ipc_sub_block_17_71' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u121' of design
         'mdivider_1_ipc_sub_block_17_73' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u123' of design
         'mdivider_1_ipc_sub_block_17_75' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u125' of design
         'mdivider_1_ipc_sub_block_17_77' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u127' of design
         'mdivider_1_ipc_sub_block_17_79' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u129' of design
         'mdivider_1_ipc_sub_block_17_81' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u131' of design
         'mdivider_1_ipc_sub_block_17_83' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u133' of design
         'mdivider_1_ipc_sub_block_17_85' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u135' of design
         'mdivider_1_ipc_sub_block_17_87' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u137' of design
         'mdivider_1_ipc_sub_block_17_89' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u139' of design
         'mdivider_1_ipc_sub_block_17_91' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u141' of design
         'mdivider_1_ipc_sub_block_17_93' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u143' of design
         'mdivider_1_ipc_sub_block_17_95' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u145' of design
         'mdivider_1_ipc_sub_block_17_97' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u147' of design
         'mdivider_1_ipc_sub_block_17_99' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u149' of design
         'mdivider_1_ipc_sub_block_17_101' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Instance 'coefcal1/divide_inst1/u151' of design
         'mdivider_1_ipc_sub_block_17_103' in 'scaler' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Register 'coefcal1/test__reg[0]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[1]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[2]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[3]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[4]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[5]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[6]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[7]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[8]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[9]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[10]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[11]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[12]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[13]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[14]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[15]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[16]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[17]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[18]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[19]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[20]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[21]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[22]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[23]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[24]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[25]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[26]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[27]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[28]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[29]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[30]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[31]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/test__reg[32]' in 'scaler' is removed due to
         non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[0]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[1]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[2]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[3]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[4]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[5]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[6]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[7]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[8]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[9]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[10]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[11]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[12]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[13]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[14]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[15]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/divisor_a__reg[16]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[0]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[1]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[2]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[3]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[4]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[5]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[6]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[7]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[8]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[9]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[10]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[11]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[12]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[13]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[14]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[15]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[16]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[17]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[18]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[19]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[20]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[21]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[22]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[23]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[24]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[25]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[26]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[27]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[28]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[29]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[30]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[31]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[32]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst2/shift_dividend__reg[33]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[0]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[1]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[2]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[3]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[4]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[5]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[6]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[7]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[8]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[9]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[10]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[11]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[12]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[13]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[14]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[15]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/divisor_a__reg[16]' in 'scaler' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[0]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[1]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[2]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[3]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[4]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[5]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[6]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[7]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[8]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[9]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[10]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[11]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[12]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[13]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[14]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[15]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[16]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[17]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[18]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[19]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[20]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[21]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[22]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[23]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[24]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[25]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[26]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[27]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[28]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[29]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[30]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[31]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[32]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'coefcal1/divide_inst1/shift_dividend__reg[33]' in 'scaler'
         is removed due to non-observable output. (OPT_W_005)

  Optimizing Design scaler (1 162)

WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'n344'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'n343'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'fifo1/n2725'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'n345'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'fifo1/n2755'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'fifo1/n2723'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'fifo1/n4039'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'fifo1/n4036'. (OPT_W_008)
WARNING: Combinational loop is detected in design 'scaler' and is cut at net
         'fifo1/n4051'. (OPT_W_008)
      Performing Arithmetic Reduction and Transformation
      Performing Logic Optimization
WARNING: Register 'fifo1/ram_inst_2B/aa_reg__reg[0]' in 'scaler' is removed
         due to non-observable output. (OPT_W_005)
WARNING: Register 'fifo1/ram_inst_2B/ab_reg__reg[0]' in 'scaler' is removed
         due to non-observable output. (OPT_W_005)
WARNING: Register 'fifo1/ram_inst_2A/aa_reg__reg[0]' in 'scaler' is removed
         due to non-observable output. (OPT_W_005)
WARNING: Register 'fifo1/ram_inst_2A/ab_reg__reg[0]' in 'scaler' is removed
         due to non-observable output. (OPT_W_005)

  Optimizing Design scaler_ipc_sub_block_12_114 (2 162)


  Optimizing Design scaler_ipc_sub_block_12_115 (3 162)


  Optimizing Design scaler_ipc_sub_block_12_116 (4 162)

      Performing Logic Optimization

  Optimizing Design scaler_ipc_sub_block_12_117 (5 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_7_104
(6 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_7_105
(7 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107
(8 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109
(9 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111
(10 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113
(11 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_17_4
(12 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_17_5
(13 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_6
(14 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_7
(15 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_8
(16 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_9
(17 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_7_10
(18 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sum_block_8_0
(19 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sum_block_8_1
(20 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sum_block_8_2
(21 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2
(22 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3
(23 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4
(24 162)


  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5
(25 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6
(26 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7
(27 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8
(28 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9
(29 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10
(30 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11
(31 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12
(32 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13
(33 162)

      Performing Logic Optimization

  Optimizing Design
Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14
(34 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119
(35 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121
(36 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123
(37 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125
(38 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_17_11
(39 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_17_12
(40 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_13
(41 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_14
(42 162)

      Performing Logic Optimization

  Optimizing Design
inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_15
(43 162)

      Performing Logic Optimization

  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_50
(44 162)

      Performing Logic Optimization

  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_51
(45 162)

      Performing Logic Optimization

  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52
(46 162)


  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_11_0
(47 162)

      Performing Logic Optimization

  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_11_1
(48 162)

      Performing Logic Optimization

  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_8_2
(49 162)


  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_8_3
(50 162)

      Performing Logic Optimization

  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_mult_block_11_9_0
(51 162)


  Optimizing Design
coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_mult_block_11_20_1
(52 162)


  Optimizing Design mdivider_2_ipc_sub_block_17_0 (53 162)


  Optimizing Design mdivider_2_ipc_sub_block_17_1 (54 162)


  Optimizing Design mdivider_2_ipc_sub_block_17_2 (55 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_3 (56 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_4 (57 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_5 (58 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_6 (59 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_7 (60 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_8 (61 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_9 (62 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_10 (63 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_11 (64 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_12 (65 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_13 (66 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_14 (67 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_16 (68 162)


  Optimizing Design mdivider_2_ipc_sub_block_17_18 (69 162)


  Optimizing Design mdivider_2_ipc_sub_block_17_20 (70 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_22 (71 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_24 (72 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_26 (73 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_28 (74 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_30 (75 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_32 (76 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_34 (77 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_36 (78 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_38 (79 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_40 (80 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_42 (81 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_44 (82 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_46 (83 162)

      Performing Logic Optimization

  Optimizing Design mdivider_2_ipc_sub_block_17_48 (84 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_54 (85 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_55 (86 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_56 (87 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_57 (88 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_58 (89 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_59 (90 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_60 (91 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_61 (92 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_62 (93 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_63 (94 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_64 (95 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_65 (96 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_66 (97 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_67 (98 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_68 (99 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_70 (100 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_72 (101 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_74 (102 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_76 (103 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_78 (104 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_80 (105 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_82 (106 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_84 (107 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_86 (108 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_88 (109 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_90 (110 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_92 (111 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_94 (112 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_96 (113 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_98 (114 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_100 (115 162)

      Performing Logic Optimization

  Optimizing Design mdivider_1_ipc_sub_block_17_102 (116 162)

      Performing Logic Optimization
INFO:    Port 'CO' in design 'scaler_ipc_sub_block_12_114' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'scaler_ipc_sub_block_12_114' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'scaler_ipc_sub_block_12_115' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'scaler_ipc_sub_block_12_115' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'scaler_ipc_sub_block_12_116' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'scaler_ipc_sub_block_12_116' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'scaler_ipc_sub_block_12_117' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'scaler_ipc_sub_block_12_117' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_7_105'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_107'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_109'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_111'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_sub_block_11_113'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_17_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_17_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_11_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_add_block_7_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_6_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[14]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_4'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_5'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_6'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[14]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_7'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_8'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_9'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_10'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[14]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_7_8_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[0]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[1]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[2]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[3]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[4]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'PRODUCT[5]' in design
         'Cal_DATA_WIDTH24_ADDRESS_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_ipc_mult_block_6_8_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_119'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_121'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_123'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_sub_block_11_125'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_17_11'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_17_12'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_13'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_14'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'inputCtrl_DATA_WIDTH24_INPUT_RES_WIDTH11_SCALE_FRAC_WIDTH6_SCALE_INT_WIDTH2_ADDRESS_WIDTH11_ipc_add_block_11_15'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_50'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_50'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_51'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_12_51'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[32]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[31]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[30]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[29]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[28]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[27]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[26]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[25]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[24]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[23]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[22]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[21]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[20]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[19]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[18]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[17]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_sub_block_33_52'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_11_0'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_11_1'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_8_2'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design
         'coefCal_INPUT_RES_WIDTH11_OUTPUT_RES_WIDTH11_SCALE_BITS8_ipc_add_block_8_3'
         is detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_0' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_0' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_1' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_2' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_2' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_3' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_4' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_4' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_5' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_6' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_6' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_7' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_8' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_8' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_9' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_9' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_10' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_10' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_11' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_11' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_12' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_12' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_13' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_13' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_14' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_2_ipc_sub_block_17_14' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_16' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_18' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_20' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_22' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_24' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_26' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_28' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_30' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_32' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_34' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_36' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_38' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_40' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_42' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_44' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_46' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_2_ipc_sub_block_17_48' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_54' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_54' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_55' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_55' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_56' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_56' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_57' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_57' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_58' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_58' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_59' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_59' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_60' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_60' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_61' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_61' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_62' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_62' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_63' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_63' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_64' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_64' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_65' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_65' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_66' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_66' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_67' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_67' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_68' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'mdivider_1_ipc_sub_block_17_68' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_70' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_72' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_74' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_76' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_78' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_80' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_82' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_84' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_86' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_88' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_90' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_92' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_94' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_96' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_98' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_100' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[10]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[11]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[12]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[13]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[14]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[15]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[16]' in design 'mdivider_1_ipc_sub_block_17_102' is
         detected floating without fanouts. (OPT_I_007)
0

CMD:     set_name_rule rule1  -restricted "/" -replacement_char "."
0
CMD:     apply_name_rule -rule rule1 -hierarchy
0
CMD:     write_design -decrypt -hierarchy -format verilog -output $outfile
0
CMD:     report_for_agate -all


*******************************************************************************
* Report  : Report for agate                                                  *
* Command : report_for_agate -all                                             *
* Design  : scaler                                                            *
* Version : 2014.0903.eng                                                     *
* Date    : 12:07 PM, 19-Apr-15                                               *
*******************************************************************************
0

CMD:     mem_usage
Memory Usage: peak is 86.216M, current is 96.825M   
0

Warning/Error message (message ID)                                     Number
-----------------------------------------------------------------------------
WARNING:                                              (GET_WARN_3)         24
No  matches search pattern ""

WARNING:                                              (CHKDSG_002)         10
Net '' in design '' is connected to more than one pin,  and , of cell ''.

WARNING:                                              (CHKDSG_004)          1
 more net(s) in design '' are connected to more than one pin of cells

WARNING:                                            (NTL_WARN_043)          2
Instantiating black box module ''.

WARNING:                                            (NTL_WARN_037)        144
 port '' width in design '' is unmatched with the cell '' port width.

WARNING:                                            (NTL_WARN_038)         18
 (cell: ) in design '' has  open port(s).

WARNING:                                            (NTL_WARN_039)       1188
Open  port ''.

WARNING:                                               (OPT_W_005)        139
Register '' in '' is removed due to non-observable output.

WARNING:                                               (OPT_W_008)          9
Combinational loop is detected in design '' and is cut at net ''.

WARNING:                                               (OPT_W_018)         45
Instance '' of design '' in '' is removed due to non-observable output.

WARNING:                                           (RTLW_XSYN_001)          2


WARNING:                                         (RTLW_MISSEN_001)         15


WARNING:                                           (RTLW_IPCK_001)          8


WARNING:                                          (RTLW_ASYNL_001)         58


WARNING:                                         (RTLW_MXASGN_001)          4


WARNING:                                     (RTLW_XASYNCINIT_001)         72

-----------------------------------------------------------------------------
Errors: 0, Warnings: 1739

CPU time: 22.33 sec
Quit ic_shell.  Thank you!
