VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 16, 2020}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.714}
    {-} {Setup} {1.236}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.428}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.323}
    {=} {Slack Time} {-0.896}
  END_SLK_CLC
  SLK -0.896
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.896} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.896} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.729} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.432} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.365} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.375} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.526} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.114} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.121} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.865} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {2.903} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.099} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.250} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {3.580} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {3.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.180} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.022} {0.000} {0.830} {0.343} {5.098} {4.202} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.316} {} {5.322} {4.427} {} {1} {(519.60, 610.50) (512.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.316} {0.025} {5.323} {4.428} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.896} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.896} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {1.062} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.547} {0.000} {1.827} {5.603} {0.714} {1.609} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.712}
    {-} {Setup} {1.236}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.426}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.320}
    {=} {Slack Time} {-0.894}
  END_SLK_CLC
  SLK -0.894
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.894} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.894} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.727} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.434} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.367} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.527} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.115} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.123} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.866} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {2.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.101} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.102} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.252} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {3.581} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {3.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.182} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.020} {0.000} {0.830} {0.343} {5.095} {4.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.315} {} {5.319} {4.425} {} {1} {(392.40, 610.50) (385.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.315} {0.024} {5.320} {4.426} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.894} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.894} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {1.061} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.545} {0.000} {1.827} {5.603} {0.712} {1.606} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.713}
    {-} {Setup} {1.237}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.426}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.316}
    {=} {Slack Time} {-0.890}
  END_SLK_CLC
  SLK -0.890
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.890} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.890} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.723} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.438} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.371} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.531} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.120} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.127} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.871} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {2.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.105} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.256} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {3.585} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {3.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.186} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.021} {0.000} {0.830} {0.343} {5.097} {4.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.311} {} {5.315} {4.426} {} {1} {(442.80, 631.50) (435.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.311} {0.022} {5.316} {4.426} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.890} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.890} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {1.056} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.546} {0.000} {1.827} {5.603} {0.713} {1.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.828}
    {-} {Setup} {1.280}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.498}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.382}
    {=} {Slack Time} {-0.883}
  END_SLK_CLC
  SLK -0.883
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.883} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.883} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.717} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.445} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.377} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.538} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.126} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.877} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {2.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.110} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.341} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.343} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.605} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.249} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.022} {0.000} {0.885} {0.372} {5.154} {4.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.381} {4.498} {} {1} {(442.80, 670.50) (435.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.327} {0.023} {5.382} {4.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.883} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.883} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {1.050} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.662} {0.000} {1.911} {5.603} {0.828} {1.712} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.886}
    {-} {Setup} {1.296}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.539}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.384}
    {=} {Slack Time} {-0.845}
  END_SLK_CLC
  SLK -0.845
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.845} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.845} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.678} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.483} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.416} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.577} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.165} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.916} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {2.952} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.149} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.380} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.644} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.288} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.023} {0.000} {0.885} {0.372} {5.155} {4.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.328} {} {5.383} {4.539} {} {1} {(447.60, 730.50) (454.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.328} {0.024} {5.384} {4.539} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.845} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.845} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {1.011} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.719} {0.000} {1.939} {5.603} {0.885} {1.730} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.277}
    {-} {Setup} {1.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.693}
    {=} {Slack Time} {-0.809}
  END_SLK_CLC
  SLK -0.809
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.809} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.809} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.643} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.519} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.451} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.612} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.200} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.951} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {2.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.266} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.267} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.505} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.787} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.300} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.712} {0.282} {5.114} {4.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC47_n4} {A} {v} {Y} {v} {} {BUFX2} {0.426} {0.000} {0.230} {} {5.540} {4.731} {} {4} {(404.40, 454.50) (399.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN47_n4} {} {0.004} {0.000} {0.230} {0.154} {5.544} {4.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.148} {0.000} {0.299} {} {5.692} {4.883} {} {1} {(418.80, 451.50) (426.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.299} {0.028} {5.693} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.809} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.809} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.976} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.110} {0.000} {2.013} {5.603} {1.277} {2.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.269}
    {-} {Setup} {1.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.876}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.685}
    {=} {Slack Time} {-0.809}
  END_SLK_CLC
  SLK -0.809
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.809} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.809} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.642} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.519} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.452} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.612} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.201} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.952} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {2.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.267} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.505} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.788} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.301} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.712} {0.282} {5.114} {4.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC47_n4} {A} {v} {Y} {v} {} {BUFX2} {0.426} {0.000} {0.230} {} {5.540} {4.731} {} {4} {(404.40, 454.50) (399.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN47_n4} {} {0.005} {0.000} {0.230} {0.154} {5.545} {4.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.139} {0.000} {0.283} {} {5.684} {4.875} {} {1} {(414.00, 391.50) (406.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.283} {0.023} {5.685} {4.876} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.809} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.809} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.975} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.102} {0.000} {2.013} {5.603} {1.269} {2.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.273}
    {-} {Setup} {1.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.880}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.685}
    {=} {Slack Time} {-0.805}
  END_SLK_CLC
  SLK -0.805
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.805} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.805} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.639} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.523} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.455} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.616} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.204} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.955} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {2.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.270} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.509} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.791} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.304} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.712} {0.282} {5.114} {4.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC47_n4} {A} {v} {Y} {v} {} {BUFX2} {0.426} {0.000} {0.230} {} {5.540} {4.735} {} {4} {(404.40, 454.50) (399.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN47_n4} {} {0.004} {0.000} {0.230} {0.154} {5.544} {4.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.140} {0.000} {0.297} {} {5.685} {4.879} {} {1} {(404.40, 430.50) (397.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.297} {0.023} {5.685} {4.880} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.805} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.805} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.972} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.107} {0.000} {2.013} {5.603} {1.273} {2.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.275}
    {-} {Setup} {1.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.882}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.684}
    {=} {Slack Time} {-0.802}
  END_SLK_CLC
  SLK -0.802
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.802} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.802} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.635} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.526} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.459} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.619} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.207} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.958} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {2.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.273} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.512} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.795} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.308} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.712} {0.282} {5.114} {4.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC47_n4} {A} {v} {Y} {v} {} {BUFX2} {0.426} {0.000} {0.230} {} {5.540} {4.738} {} {4} {(404.40, 454.50) (399.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN47_n4} {} {0.003} {0.000} {0.230} {0.154} {5.543} {4.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.140} {0.000} {0.290} {} {5.684} {4.882} {} {1} {(378.00, 451.50) (370.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.290} {0.023} {5.684} {4.882} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.802} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.802} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.969} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.109} {0.000} {2.013} {5.603} {1.275} {2.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.928}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.576}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.378}
    {=} {Slack Time} {-0.801}
  END_SLK_CLC
  SLK -0.801
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.801} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.801} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.635} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.527} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.459} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.620} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.208} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.959} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {2.995} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.192} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.423} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.687} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.331} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.024} {0.000} {0.885} {0.372} {5.156} {4.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.322} {} {5.377} {4.576} {} {1} {(531.60, 730.50) (538.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.000} {0.000} {0.322} {0.020} {5.378} {4.576} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.801} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.801} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.968} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.761} {0.000} {1.946} {5.603} {0.928} {1.729} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.941}
    {-} {Setup} {1.301}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.589}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.378}
    {=} {Slack Time} {-0.788}
  END_SLK_CLC
  SLK -0.788
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.788} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.788} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.622} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.540} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.472} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.633} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.221} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.972} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {3.008} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.205} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.436} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.700} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.344} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.024} {0.000} {0.885} {0.372} {5.156} {4.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.323} {} {5.377} {4.589} {} {1} {(500.40, 730.50) (507.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.000} {0.000} {0.323} {0.020} {5.378} {4.589} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.788} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.788} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.955} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.774} {0.000} {1.946} {5.603} {0.941} {1.729} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.003}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.630}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.415}
    {=} {Slack Time} {-0.784}
  END_SLK_CLC
  SLK -0.784
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.784} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.784} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.618} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.544} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.476} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.637} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.225} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.976} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.290} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.292} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.470} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.744} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.375} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.028} {0.000} {0.876} {0.366} {5.188} {4.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.325} {} {5.414} {4.629} {} {1} {(589.20, 631.50) (596.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.325} {0.023} {5.415} {4.630} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.784} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.784} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.951} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.837} {0.000} {1.985} {5.603} {1.003} {1.788} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.057}
    {-} {Setup} {1.330}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.677}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.450}
    {=} {Slack Time} {-0.774}
  END_SLK_CLC
  SLK -0.774
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.774} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.774} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.607} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.554} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.487} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.647} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.236} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {2.987} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.012} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.287} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.516} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.786} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.426} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.027} {0.000} {0.884} {0.371} {5.226} {4.452} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.325} {} {5.450} {4.676} {} {1} {(745.20, 670.50) (752.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.000} {0.000} {0.325} {0.022} {5.450} {4.677} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.774} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.774} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.940} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.890} {0.000} {1.997} {5.603} {1.057} {1.830} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.297}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.703}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.459}
    {=} {Slack Time} {-0.755}
  END_SLK_CLC
  SLK -0.755
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.755} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.755} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.589} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.573} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.505} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.666} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.254} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.005} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.031} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.305} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.534} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.536} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.804} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.444} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.029} {0.000} {0.884} {0.371} {5.229} {4.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.329} {} {5.458} {4.703} {} {1} {(812.40, 751.50) (819.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.329} {0.024} {5.459} {4.703} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.755} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.755} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.922} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.884} {0.000} {1.942} {5.603} {1.051} {1.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.298}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.702}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.456}
    {=} {Slack Time} {-0.753}
  END_SLK_CLC
  SLK -0.753
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.753} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.753} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.587} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.575} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.507} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.517} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.668} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.256} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.007} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.307} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.537} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.807} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.446} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.029} {0.000} {0.884} {0.371} {5.228} {4.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.455} {4.702} {} {1} {(747.60, 790.50) (754.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.327} {0.023} {5.456} {4.702} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.753} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.753} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.920} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.884} {0.000} {1.942} {5.603} {1.051} {1.804} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.313}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.583}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.326}
    {=} {Slack Time} {-0.742}
  END_SLK_CLC
  SLK -0.742
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.742} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.742} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.576} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.586} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.518} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.679} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.267} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.018} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {3.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.253} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.403} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {3.733} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {3.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.333} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.021} {0.000} {0.830} {0.343} {5.097} {4.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.319} {} {5.325} {4.583} {} {1} {(510.00, 631.50) (517.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.319} {0.026} {5.326} {4.583} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.742} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.742} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.909} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.780} {0.000} {1.965} {5.603} {0.947} {1.689} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.975}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.620}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.344}
    {=} {Slack Time} {-0.724}
  END_SLK_CLC
  SLK -0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.724} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.724} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.557} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.604} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.537} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.697} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.697} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.285} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.293} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.036} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {3.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.351} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.590} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.873} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.386} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.016} {0.000} {0.712} {0.282} {5.126} {4.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.296} {} {5.343} {4.619} {} {1} {(594.00, 751.50) (601.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.296} {0.028} {5.344} {4.620} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.724} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.724} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.891} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.808} {0.000} {1.945} {5.603} {0.974} {1.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.702}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.420}
    {=} {Slack Time} {-0.718}
  END_SLK_CLC
  SLK -0.718
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.718} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.718} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.552} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.610} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.542} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.703} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.291} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.042} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.339} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.566} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.830} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.456} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.863} {0.361} {5.196} {4.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.321} {} {5.420} {4.701} {} {1} {(867.60, 751.50) (860.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.000} {0.000} {0.321} {0.023} {5.420} {4.702} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.718} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.718} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.885} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.885} {0.000} {1.942} {5.603} {1.051} {1.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.975}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.622}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.330}
    {=} {Slack Time} {-0.708}
  END_SLK_CLC
  SLK -0.708
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.708} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.708} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.541} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.620} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.553} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.713} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.301} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.052} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {3.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.367} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.606} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.889} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.402} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.712} {0.282} {5.130} {4.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.200} {0.000} {0.276} {} {5.330} {4.622} {} {1} {(709.20, 730.50) (716.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.000} {0.000} {0.276} {0.020} {5.330} {4.622} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.708} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.708} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.875} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.809} {0.000} {1.945} {5.603} {0.975} {1.684} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.144}
    {-} {Setup} {1.333}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.465}
    {=} {Slack Time} {-0.704}
  END_SLK_CLC
  SLK -0.704
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.704} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.704} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.537} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.557} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.717} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.305} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.056} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.356} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.357} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.586} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.856} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.495} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.024} {0.000} {0.884} {0.371} {5.223} {4.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.241} {0.000} {0.338} {} {5.464} {4.760} {} {1} {(750.00, 610.50) (757.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.338} {0.029} {5.465} {4.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.704} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.704} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.871} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.977} {0.000} {2.011} {5.603} {1.144} {1.848} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.984}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.629}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.333}
    {=} {Slack Time} {-0.703}
  END_SLK_CLC
  SLK -0.703
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.703} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.703} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.536} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.558} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.718} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.306} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.057} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {3.087} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.372} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.611} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.894} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.407} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.019} {0.000} {0.712} {0.282} {5.129} {4.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.203} {0.000} {0.290} {} {5.332} {4.629} {} {1} {(620.40, 751.50) (627.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.000} {0.000} {0.290} {0.022} {5.333} {4.629} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.703} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.703} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.870} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.817} {0.000} {1.944} {5.603} {0.984} {1.687} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.221}
    {-} {Setup} {1.325}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.846}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.533}
    {=} {Slack Time} {-0.688}
  END_SLK_CLC
  SLK -0.688
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.688} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.688} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.521} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.640} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.573} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.733} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.322} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.073} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.390} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.622} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {3.908} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {3.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.581} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.013} {0.000} {0.925} {0.392} {5.282} {4.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.250} {0.000} {0.353} {} {5.532} {4.844} {} {1} {(1004.40, 430.50) (997.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.353} {0.031} {5.533} {4.846} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.688} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.688} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.854} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.054} {0.000} {2.012} {5.603} {1.221} {1.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.224}
    {-} {Setup} {1.340}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.834}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.521}
    {=} {Slack Time} {-0.687}
  END_SLK_CLC
  SLK -0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.687} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.687} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.520} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.641} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.574} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.734} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.323} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.073} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.390} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.623} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {3.909} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {3.911} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.582} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.025} {0.000} {0.925} {0.392} {5.294} {4.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.334} {} {5.521} {4.834} {} {1} {(918.00, 670.50) (910.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.000} {0.000} {0.334} {0.021} {5.521} {4.834} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.687} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.687} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.854} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.058} {0.000} {2.022} {5.603} {1.224} {1.911} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.187}
    {-} {Setup} {1.335}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.801}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.487}
    {=} {Slack Time} {-0.685}
  END_SLK_CLC
  SLK -0.685
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.685} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.685} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.519} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.643} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.575} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.736} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.324} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.331} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.075} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.396} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.617} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {3.873} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {3.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.552} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.017} {0.000} {0.931} {0.396} {5.255} {4.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.339} {} {5.486} {4.801} {} {1} {(891.60, 610.50) (884.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.000} {0.000} {0.339} {0.023} {5.487} {4.801} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.685} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.685} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.852} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.020} {0.000} {2.017} {5.603} {1.187} {1.872} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.222}
    {-} {Setup} {1.334}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.838}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.510}
    {=} {Slack Time} {-0.672}
  END_SLK_CLC
  SLK -0.672
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.505} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.656} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.589} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.749} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.337} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.345} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.088} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.405} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.638} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {3.924} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {3.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.597} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.013} {0.000} {0.925} {0.392} {5.281} {4.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.335} {} {5.510} {4.838} {} {1} {(1021.20, 430.50) (1028.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.000} {0.000} {0.335} {0.021} {5.510} {4.838} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.839} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.056} {0.000} {2.012} {5.603} {1.222} {1.894} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.247}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.857}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.521}
    {=} {Slack Time} {-0.665}
  END_SLK_CLC
  SLK -0.665
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.663} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.596} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.756} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.345} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.096} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.413} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.645} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {3.932} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {3.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.604} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.024} {0.000} {0.925} {0.392} {5.293} {4.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.335} {} {5.521} {4.856} {} {1} {(985.20, 670.50) (992.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.000} {0.000} {0.335} {0.021} {5.521} {4.857} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.831} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.081} {0.000} {2.023} {5.603} {1.247} {1.912} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.054}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.671}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.333}
    {=} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.662} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.662} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.496} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.666} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.598} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.759} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.347} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.098} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.030} {0.000} {0.759} {0.559} {3.790} {3.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.347} {} {4.075} {3.413} {} {1} {(680.40, 691.50) (682.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.347} {0.045} {4.076} {3.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.238} {0.000} {0.339} {} {4.314} {3.652} {} {1} {(639.60, 667.50) (632.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.339} {0.071} {4.317} {3.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.163} {} {4.597} {3.934} {} {1} {(548.40, 493.50) (541.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.163} {0.053} {4.598} {3.936} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.512} {0.000} {0.711} {} {5.110} {4.447} {} {5} {(524.40, 394.50) (519.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.021} {0.000} {0.712} {0.282} {5.131} {4.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.202} {0.000} {0.278} {} {5.333} {4.671} {} {1} {(714.00, 670.50) (721.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.000} {0.000} {0.278} {0.021} {5.333} {4.671} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.662} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.662} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.829} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.887} {0.000} {1.996} {5.603} {1.054} {1.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.175}
    {-} {Setup} {1.335}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.790}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.448}
    {=} {Slack Time} {-0.657}
  END_SLK_CLC
  SLK -0.657
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.657} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.657} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.491} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.671} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.603} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.764} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.352} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.103} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.403} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.632} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.902} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.542} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.017} {0.000} {0.884} {0.371} {5.217} {4.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.329} {} {5.447} {4.789} {} {1} {(745.20, 511.50) (738.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.329} {0.024} {5.448} {4.790} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.657} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.657} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.824} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.009} {0.000} {2.010} {5.603} {1.175} {1.833} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.160}
    {-} {Setup} {1.339}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.771}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.422}
    {=} {Slack Time} {-0.651}
  END_SLK_CLC
  SLK -0.651
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.651} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.651} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.484} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.677} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.610} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.770} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.359} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.366} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.110} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.407} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.633} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.897} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.899} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.524} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.863} {0.361} {5.196} {4.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.322} {} {5.421} {4.770} {} {1} {(836.40, 610.50) (843.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.322} {0.023} {5.422} {4.771} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.651} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.651} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.817} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.994} {0.000} {2.013} {5.603} {1.160} {1.811} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.158}
    {-} {Setup} {1.335}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.420}
    {=} {Slack Time} {-0.647}
  END_SLK_CLC
  SLK -0.647
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.647} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.647} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.481} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.613} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.774} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.362} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.113} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.427} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.607} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.881} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.882} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.512} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.028} {0.000} {0.876} {0.366} {5.188} {4.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.329} {} {5.420} {4.772} {} {1} {(666.00, 610.50) (673.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.329} {0.025} {5.420} {4.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.647} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.647} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.814} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.991} {0.000} {2.009} {5.603} {1.158} {1.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.266}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.875}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.522}
    {=} {Slack Time} {-0.647}
  END_SLK_CLC
  SLK -0.647
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.647} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.647} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.481} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.613} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.774} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.362} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.113} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.430} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.663} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {3.949} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {3.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.621} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.024} {0.000} {0.925} {0.392} {5.292} {4.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.336} {} {5.522} {4.875} {} {1} {(994.80, 751.50) (1002.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.336} {0.022} {5.522} {4.875} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.647} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.647} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.814} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.099} {0.000} {2.024} {5.603} {1.266} {1.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.159}
    {-} {Setup} {1.336}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.416}
    {=} {Slack Time} {-0.644}
  END_SLK_CLC
  SLK -0.644
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.644} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.644} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.477} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.684} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.617} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.778} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.366} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.117} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.431} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.611} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.885} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.516} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.027} {0.000} {0.876} {0.366} {5.187} {4.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.327} {} {5.416} {4.772} {} {1} {(632.40, 571.50) (639.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.327} {0.024} {5.416} {4.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.644} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.644} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.810} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.992} {0.000} {2.009} {5.603} {1.159} {1.802} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.221}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.839}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.482}
    {=} {Slack Time} {-0.643}
  END_SLK_CLC
  SLK -0.643
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.643} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.643} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.476} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.685} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.618} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.778} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.367} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.117} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.438} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.659} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {3.916} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {3.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.594} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.010} {0.000} {0.931} {0.396} {5.248} {4.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.340} {} {5.482} {4.839} {} {1} {(975.60, 370.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.340} {0.024} {5.482} {4.839} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.643} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.643} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.810} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.055} {0.000} {2.012} {5.603} {1.221} {1.864} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.154}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.408}
    {=} {Slack Time} {-0.641}
  END_SLK_CLC
  SLK -0.641
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.641} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.641} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.474} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.687} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.620} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.780} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.369} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.119} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.434} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.614} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.887} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.889} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.519} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.026} {0.000} {0.876} {0.366} {5.186} {4.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.321} {} {5.407} {4.766} {} {1} {(723.60, 571.50) (730.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.000} {0.000} {0.321} {0.021} {5.408} {4.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.641} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.641} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.808} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.988} {0.000} {2.009} {5.603} {1.154} {1.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.221}
    {-} {Setup} {1.335}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.836}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.476}
    {=} {Slack Time} {-0.639}
  END_SLK_CLC
  SLK -0.639
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.639} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.639} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.473} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.689} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.621} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.782} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.370} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.121} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.442} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.663} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {3.919} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {3.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.598} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.012} {0.000} {0.931} {0.396} {5.250} {4.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.334} {} {5.475} {4.836} {} {1} {(963.60, 451.50) (956.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.000} {0.000} {0.334} {0.020} {5.476} {4.836} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.639} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.639} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.806} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.054} {0.000} {2.012} {5.603} {1.221} {1.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.248}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.857}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.483}
    {=} {Slack Time} {-0.626}
  END_SLK_CLC
  SLK -0.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.626} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.626} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.460} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.702} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.634} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.795} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.795} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.383} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.134} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.455} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.676} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {3.932} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {3.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.611} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.019} {0.000} {0.931} {0.396} {5.256} {4.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.335} {} {5.483} {4.856} {} {1} {(982.80, 610.50) (990.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.000} {0.000} {0.335} {0.020} {5.483} {4.857} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.626} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.626} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.793} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.081} {0.000} {2.023} {5.603} {1.248} {1.874} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.188}
    {-} {Setup} {1.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.795}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.417}
    {=} {Slack Time} {-0.622}
  END_SLK_CLC
  SLK -0.622
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.455} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.706} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.639} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.800} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.800} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.388} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.395} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.139} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.436} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.662} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.926} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.553} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.019} {0.000} {0.863} {0.361} {5.193} {4.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.320} {} {5.416} {4.795} {} {1} {(867.60, 550.50) (874.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.320} {0.022} {5.417} {4.795} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.788} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.021} {0.000} {2.017} {5.603} {1.188} {1.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.204}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.817}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.438}
    {=} {Slack Time} {-0.620}
  END_SLK_CLC
  SLK -0.620
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.454} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.708} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.640} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.801} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.389} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.140} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.165} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.440} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.669} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.939} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.579} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.011} {0.000} {0.884} {0.371} {5.211} {4.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.326} {} {5.437} {4.816} {} {1} {(769.20, 430.50) (762.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.326} {0.023} {5.438} {4.817} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.787} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.038} {0.000} {2.011} {5.603} {1.204} {1.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.205}
    {-} {Setup} {1.335}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.820}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.440}
    {=} {Slack Time} {-0.620}
  END_SLK_CLC
  SLK -0.620
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.453} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.708} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.641} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.801} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.390} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.141} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.441} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.670} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.940} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.580} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.004} {0.000} {0.883} {0.371} {5.203} {4.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.334} {} {5.439} {4.819} {} {1} {(829.20, 391.50) (822.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.334} {0.027} {5.440} {4.820} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.786} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.038} {0.000} {2.011} {5.603} {1.205} {1.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.210}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.437}
    {=} {Slack Time} {-0.614}
  END_SLK_CLC
  SLK -0.614
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.614} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.614} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.448} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.646} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.807} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.395} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.146} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.026} {0.000} {0.758} {0.559} {3.786} {3.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {4.061} {3.446} {} {1} {(793.20, 631.50) (790.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.340} {0.040} {4.061} {3.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.228} {0.000} {0.329} {} {4.290} {3.675} {} {1} {(802.80, 667.50) (810.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.329} {0.066} {4.292} {3.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.150} {} {4.560} {3.945} {} {1} {(817.20, 448.50) (824.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.150} {0.048} {4.561} {3.947} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.638} {0.000} {0.883} {} {5.199} {4.585} {} {8} {(826.80, 367.50) (831.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.010} {0.000} {0.884} {0.371} {5.210} {4.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.437} {4.822} {} {1} {(771.60, 370.50) (778.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.327} {0.023} {5.437} {4.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.614} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.614} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.781} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.044} {0.000} {2.012} {5.603} {1.210} {1.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.221}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.830}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.434}
    {=} {Slack Time} {-0.604}
  END_SLK_CLC
  SLK -0.604
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.604} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.604} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.437} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.657} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.817} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.817} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.406} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.156} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.453} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.680} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.944} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.945} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.571} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.863} {0.361} {5.196} {4.592} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.331} {} {5.433} {4.829} {} {1} {(846.00, 631.50) (853.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.331} {0.029} {5.434} {4.830} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.604} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.604} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.771} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.054} {0.000} {2.021} {5.603} {1.221} {1.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.215}
    {-} {Setup} {1.339}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.826}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.414}
    {=} {Slack Time} {-0.588}
  END_SLK_CLC
  SLK -0.588
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.588} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.588} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.421} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.673} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.833} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.422} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.173} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.197} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.470} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.696} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.960} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.587} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.014} {0.000} {0.863} {0.361} {5.189} {4.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.322} {} {5.413} {4.826} {} {1} {(838.80, 430.50) (846.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.322} {0.023} {5.414} {4.826} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.588} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.588} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.754} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.049} {0.000} {2.012} {5.603} {1.215} {1.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.215}
    {-} {Setup} {1.339}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.826}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.409}
    {=} {Slack Time} {-0.583}
  END_SLK_CLC
  SLK -0.583
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.583} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.583} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.417} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.745} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.677} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.838} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.426} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.177} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.202} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.474} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.701} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.965} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.591} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.863} {0.361} {5.185} {4.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.321} {} {5.408} {4.825} {} {1} {(877.20, 370.50) (870.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.000} {0.000} {0.321} {0.023} {5.409} {4.826} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.583} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.583} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.750} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.048} {0.000} {2.012} {5.603} {1.215} {1.798} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.218}
    {-} {Setup} {1.339}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.829}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.412}
    {=} {Slack Time} {-0.583}
  END_SLK_CLC
  SLK -0.583
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.583} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.583} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.416} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.745} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.678} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.838} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.426} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.177} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.202} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.474} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.701} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.965} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.591} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.863} {0.361} {5.185} {4.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.411} {4.828} {} {1} {(884.40, 391.50) (891.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.323} {0.024} {5.412} {4.829} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.583} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.583} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.750} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.051} {0.000} {2.012} {5.603} {1.218} {1.801} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.211}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.406}
    {=} {Slack Time} {-0.582}
  END_SLK_CLC
  SLK -0.582
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.582} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.582} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.416} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.746} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.678} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.839} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.427} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.178} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.492} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.672} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.946} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.947} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.577} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.019} {0.000} {0.876} {0.366} {5.179} {4.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.325} {} {5.405} {4.822} {} {1} {(666.00, 430.50) (673.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.325} {0.023} {5.406} {4.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.582} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.582} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.749} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.045} {0.000} {2.012} {5.603} {1.211} {1.794} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.236}
    {-} {Setup} {1.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.841}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.420}
    {=} {Slack Time} {-0.580}
  END_SLK_CLC
  SLK -0.580
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.580} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.580} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.413} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.748} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.681} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.842} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.430} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.181} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.024} {0.000} {0.758} {0.559} {3.785} {3.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.338} {} {4.057} {3.478} {} {1} {(870.00, 631.50) (872.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.338} {0.039} {4.059} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.326} {} {4.284} {3.704} {} {1} {(896.40, 634.50) (903.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.326} {0.064} {4.286} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.143} {} {4.548} {3.968} {} {1} {(927.60, 433.50) (934.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.143} {0.045} {4.549} {3.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.863} {} {5.175} {4.595} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.863} {0.361} {5.196} {4.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.321} {} {5.420} {4.840} {} {1} {(886.80, 751.50) (894.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.321} {0.023} {5.420} {4.841} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.580} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.580} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.070} {0.000} {2.023} {5.603} {1.236} {1.816} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.224}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.837}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.404}
    {=} {Slack Time} {-0.567}
  END_SLK_CLC
  SLK -0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.567} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.567} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.401} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.761} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.693} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.854} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.854} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.442} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.193} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.507} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.687} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.961} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.592} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.013} {0.000} {0.876} {0.366} {5.173} {4.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.329} {} {5.404} {4.836} {} {1} {(658.80, 370.50) (651.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.329} {0.025} {5.404} {4.837} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.567} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.567} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.734} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.012} {5.603} {1.224} {1.791} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.348}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.958}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.524}
    {=} {Slack Time} {-0.566}
  END_SLK_CLC
  SLK -0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.566} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.566} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.400} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.762} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.694} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.855} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.443} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.194} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.511} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.744} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {4.030} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {4.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.702} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.023} {0.000} {0.925} {0.392} {5.291} {4.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.338} {} {5.523} {4.957} {} {1} {(1064.40, 691.50) (1057.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.338} {0.023} {5.524} {4.958} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.566} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.566} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.733} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.182} {0.000} {2.025} {5.603} {1.348} {1.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.233}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.845}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.411}
    {=} {Slack Time} {-0.565}
  END_SLK_CLC
  SLK -0.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.565} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.565} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.399} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.695} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.856} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.444} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.452} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.195} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.509} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.690} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.963} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.595} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.020} {0.000} {0.876} {0.366} {5.179} {4.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.329} {} {5.410} {4.845} {} {1} {(632.40, 430.50) (625.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.329} {0.025} {5.411} {4.845} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.565} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.565} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.732} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.066} {0.000} {2.012} {5.603} {1.233} {1.798} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.224}
    {-} {Setup} {1.339}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.834}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.395}
    {=} {Slack Time} {-0.561}
  END_SLK_CLC
  SLK -0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.561} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.561} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.394} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.767} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.700} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.860} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.449} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.199} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.759} {0.559} {3.788} {3.227} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {4.075} {3.514} {} {1} {(692.40, 550.50) (694.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.349} {0.046} {4.076} {3.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.265} {} {4.255} {3.694} {} {1} {(632.40, 547.50) (625.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.265} {0.036} {4.256} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.173} {} {4.528} {3.967} {} {1} {(630.00, 508.50) (622.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.173} {0.057} {4.530} {3.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.630} {0.000} {0.875} {} {5.160} {4.599} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.013} {0.000} {0.876} {0.366} {5.173} {4.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.322} {} {5.395} {4.834} {} {1} {(706.80, 370.50) (714.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.000} {0.000} {0.322} {0.021} {5.395} {4.834} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.561} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.561} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.728} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.012} {5.603} {1.224} {1.785} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.380}
    {-} {Setup} {1.336}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.525}
    {=} {Slack Time} {-0.531}
  END_SLK_CLC
  SLK -0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.364} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.797} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.730} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.890} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.479} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.230} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.248} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.547} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.779} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {4.065} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {4.067} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.738} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.011} {0.000} {0.925} {0.392} {5.279} {4.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.244} {0.000} {0.348} {} {5.524} {4.993} {} {1} {(1090.80, 490.50) (1083.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.348} {0.029} {5.525} {4.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.697} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.027} {5.603} {1.380} {1.911} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.377}
    {-} {Setup} {1.340}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.988}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.517}
    {=} {Slack Time} {-0.530}
  END_SLK_CLC
  SLK -0.530
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.530} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.530} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.363} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.798} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.731} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.891} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.891} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.480} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.231} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.019} {0.000} {0.758} {0.559} {3.779} {3.249} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.298} {0.000} {0.358} {} {4.077} {3.548} {} {1} {(968.40, 670.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.358} {0.052} {4.079} {3.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.231} {0.000} {0.331} {} {4.310} {3.780} {} {1} {(1035.60, 694.50) (1042.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.331} {0.066} {4.313} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.169} {} {4.596} {4.066} {} {1} {(1078.80, 508.50) (1086.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.169} {0.056} {4.598} {4.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.670} {0.000} {0.924} {} {5.269} {4.739} {} {8} {(1064.40, 394.50) (1069.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.011} {0.000} {0.925} {0.392} {5.280} {4.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.342} {} {5.516} {4.987} {} {1} {(1102.80, 511.50) (1110.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.342} {0.025} {5.517} {4.988} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.530} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.530} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.211} {0.000} {2.027} {5.603} {1.377} {1.907} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.359}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.967}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.490}
    {=} {Slack Time} {-0.522}
  END_SLK_CLC
  SLK -0.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.522} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.356} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.806} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.738} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.899} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.899} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.487} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.238} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.249} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.559} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.780} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {4.036} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {4.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.715} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.931} {0.396} {5.259} {4.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.337} {} {5.489} {4.967} {} {1} {(1076.40, 670.50) (1083.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.337} {0.022} {5.490} {4.967} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.522} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.689} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.192} {0.000} {2.026} {5.603} {1.359} {1.881} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.372}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.981}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.491}
    {=} {Slack Time} {-0.510}
  END_SLK_CLC
  SLK -0.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.510} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.510} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.343} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.818} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.751} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.912} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.500} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.251} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.572} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.793} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {4.049} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {4.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.728} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.931} {0.396} {5.259} {4.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.338} {} {5.490} {4.981} {} {1} {(1071.60, 610.50) (1078.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.338} {0.022} {5.491} {4.981} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.510} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.510} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.676} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.206} {0.000} {2.026} {5.603} {1.372} {1.882} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.249}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.861}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.368}
    {=} {Slack Time} {-0.507}
  END_SLK_CLC
  SLK -0.507
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.507} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.507} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.341} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.821} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.753} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.914} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.502} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.253} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {3.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.486} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.718} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.982} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.625} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.008} {0.000} {0.884} {0.372} {5.140} {4.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.367} {4.860} {} {1} {(531.60, 430.50) (538.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.327} {0.023} {5.368} {4.861} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.507} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.507} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.674} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.082} {0.000} {2.013} {5.603} {1.249} {1.756} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.248}
    {-} {Setup} {1.339}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.859}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.364}
    {=} {Slack Time} {-0.505}
  END_SLK_CLC
  SLK -0.505
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.505} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.505} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.338} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.823} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.756} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.916} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.505} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.256} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {3.292} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.489} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.720} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.984} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.628} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.008} {0.000} {0.884} {0.372} {5.140} {4.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.324} {} {5.364} {4.859} {} {1} {(546.00, 370.50) (553.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.000} {0.000} {0.324} {0.021} {5.364} {4.859} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.505} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.505} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.671} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.082} {0.000} {2.013} {5.603} {1.248} {1.753} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.261}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.873}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.373}
    {=} {Slack Time} {-0.499}
  END_SLK_CLC
  SLK -0.499
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.499} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.499} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.333} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.829} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.761} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.922} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.510} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.261} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {3.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.494} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.726} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.990} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.633} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.012} {0.000} {0.885} {0.372} {5.145} {4.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.372} {4.873} {} {1} {(459.60, 430.50) (452.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.327} {0.023} {5.373} {4.873} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.499} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.499} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.666} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.095} {0.000} {2.013} {5.603} {1.261} {1.760} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.268}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.881}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.374}
    {=} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.493} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.493} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.326} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.835} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.768} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.928} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.517} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.268} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.036} {0.000} {0.759} {0.559} {3.797} {3.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.197} {0.000} {0.341} {} {3.994} {3.501} {} {1} {(481.20, 667.50) (486.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.341} {0.041} {3.995} {3.502} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.331} {} {4.225} {3.732} {} {1} {(519.60, 667.50) (512.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.331} {0.067} {4.227} {3.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.142} {} {4.489} {3.996} {} {1} {(512.40, 433.50) (505.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.142} {0.044} {4.490} {3.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.642} {0.000} {0.884} {} {5.133} {4.640} {} {8} {(512.40, 367.50) (507.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.884} {0.372} {5.142} {4.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.330} {} {5.373} {4.880} {} {1} {(471.60, 391.50) (478.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.330} {0.025} {5.374} {4.881} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.493} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.493} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.659} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.101} {0.000} {2.013} {5.603} {1.268} {1.760} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.378}
    {-} {Setup} {1.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.478}
    {=} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.492} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.492} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.325} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.836} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.769} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.929} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.929} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.518} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.525} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.269} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.279} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.589} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.591} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.811} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {4.067} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {4.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.746} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.011} {0.000} {0.930} {0.396} {5.248} {4.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.337} {} {5.477} {4.986} {} {1} {(1107.60, 490.50) (1114.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.337} {0.022} {5.478} {4.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.492} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.492} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.658} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.212} {0.000} {2.027} {5.603} {1.378} {1.870} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.381}
    {-} {Setup} {1.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.989}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.477}
    {=} {Slack Time} {-0.488}
  END_SLK_CLC
  SLK -0.488
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.488} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.488} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.322} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.840} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.772} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.933} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.521} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.272} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.011} {0.000} {0.758} {0.559} {3.771} {3.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.367} {} {4.081} {3.593} {} {1} {(954.00, 571.50) (951.60, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.367} {0.058} {4.083} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.312} {} {4.302} {3.814} {} {1} {(1045.20, 607.50) (1052.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.312} {0.057} {4.304} {3.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.255} {0.000} {0.137} {} {4.559} {4.070} {} {1} {(1054.80, 433.50) (1062.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.137} {0.042} {4.560} {4.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.678} {0.000} {0.930} {} {5.237} {4.749} {} {8} {(1059.60, 367.50) (1054.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.009} {0.000} {0.930} {0.396} {5.246} {4.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.338} {} {5.476} {4.988} {} {1} {(1083.60, 430.50) (1090.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.338} {0.022} {5.477} {4.989} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.488} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.488} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.655} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.027} {5.603} {1.381} {1.869} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.278}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.887}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.324}
    {=} {Slack Time} {-0.437}
  END_SLK_CLC
  SLK -0.437
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.437} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.437} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.270} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.891} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.824} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.984} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.984} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.572} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.323} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {3.362} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.558} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.709} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {4.038} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {4.040} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.639} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.021} {0.000} {0.830} {0.343} {5.097} {4.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.318} {} {5.323} {4.886} {} {1} {(378.00, 610.50) (370.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.318} {0.026} {5.324} {4.887} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.437} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.437} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.604} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.111} {0.000} {2.013} {5.603} {1.278} {1.715} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.276}
    {-} {Setup} {1.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.314}
    {=} {Slack Time} {-0.430}
  END_SLK_CLC
  SLK -0.430
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.430} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.430} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.263} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.831} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.841} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.991} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.992} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.580} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.331} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {3.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.565} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.716} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {4.046} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {4.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.646} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.018} {0.000} {0.830} {0.343} {5.094} {4.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.312} {} {5.313} {4.884} {} {1} {(392.40, 550.50) (385.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.312} {0.022} {5.314} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.430} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.430} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.596} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.110} {0.000} {2.013} {5.603} {1.276} {1.706} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.277}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.886}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.314}
    {=} {Slack Time} {-0.428}
  END_SLK_CLC
  SLK -0.428
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.428} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.428} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.261} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.900} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.833} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.994} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.994} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.582} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.333} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {3.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.567} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.718} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {4.048} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {4.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.648} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.830} {0.343} {5.087} {4.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.317} {} {5.313} {4.886} {} {1} {(428.40, 490.50) (421.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.317} {0.026} {5.314} {4.886} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.428} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.428} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.594} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.111} {0.000} {2.013} {5.603} {1.277} {1.705} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.278}
    {-} {Setup} {1.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.886}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.310}
    {=} {Slack Time} {-0.424}
  END_SLK_CLC
  SLK -0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.424} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.424} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.257} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.904} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.933} {0.000} {0.475} {} {2.261} {1.837} {} {4} {(1050.00, 793.50) (1026.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.475} {0.167} {2.271} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.190} {} {2.421} {1.997} {} {2} {(1011.60, 550.50) (1009.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.000} {0.000} {0.190} {0.064} {2.421} {1.997} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.588} {0.000} {0.831} {} {3.010} {2.585} {} {8} {(990.00, 547.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.831} {0.321} {3.017} {2.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.744} {0.000} {0.757} {} {3.760} {3.336} {} {11} {(939.60, 547.50) (944.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.038} {0.000} {0.759} {0.559} {3.799} {3.375} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.196} {0.000} {0.341} {} {3.995} {3.571} {} {1} {(442.80, 547.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.341} {0.041} {3.996} {3.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.149} {0.000} {0.252} {} {4.146} {3.722} {} {1} {(478.80, 550.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.252} {0.032} {4.146} {3.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.329} {0.000} {0.175} {} {4.475} {4.051} {} {1} {(481.20, 571.50) (476.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.175} {0.058} {4.477} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.599} {0.000} {0.830} {} {5.076} {4.652} {} {8} {(476.40, 427.50) (481.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.018} {0.000} {0.830} {0.343} {5.094} {4.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.308} {} {5.309} {4.885} {} {1} {(421.20, 550.50) (428.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.000} {0.000} {0.308} {0.021} {5.310} {4.886} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.424} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.424} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.591} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.111} {0.000} {2.013} {5.603} {1.278} {1.702} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.047}
    {-} {Setup} {0.488}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.509}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.715}
    {=} {Slack Time} {-0.206}
  END_SLK_CLC
  SLK -0.206
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.206} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.206} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.040} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {0.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.805} {0.000} {0.288} {} {1.762} {1.556} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.288} {0.099} {1.764} {1.557} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.231} {0.000} {0.239} {} {1.994} {1.788} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.239} {0.155} {1.998} {1.791} {} {} {} 
    INST {I0/LD/CTRL/U92} {B} {v} {Y} {^} {} {NAND3X1} {0.268} {0.000} {0.292} {} {2.266} {2.060} {} {2} {(476.40, 814.50) (481.20, 817.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.292} {0.070} {2.267} {2.061} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.224} {0.000} {0.237} {} {2.492} {2.285} {} {1} {(502.80, 874.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.002} {0.000} {0.237} {0.050} {2.493} {2.287} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC45_n31} {A} {v} {Y} {^} {} {INVX2} {0.181} {0.000} {0.175} {} {2.674} {2.468} {} {4} {(586.80, 871.50) (589.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.003} {0.000} {0.175} {0.108} {2.677} {2.470} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.220} {0.000} {0.287} {} {2.896} {2.690} {} {2} {(610.80, 931.50) (613.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.287} {0.123} {2.899} {2.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.113} {0.000} {0.114} {} {3.012} {2.806} {} {1} {(896.40, 931.50) (898.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.000} {0.000} {0.114} {0.030} {3.012} {2.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.292} {0.000} {0.388} {} {3.304} {3.098} {} {2} {(910.80, 934.50) (913.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.388} {0.097} {3.306} {3.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.335} {0.000} {0.311} {} {3.642} {3.435} {} {2} {(918.00, 991.50) (920.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.311} {0.091} {3.643} {3.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.324} {0.000} {0.333} {} {3.967} {3.761} {} {2} {(918.00, 1054.50) (920.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.333} {0.092} {3.968} {3.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.271} {0.000} {0.255} {} {4.238} {4.032} {} {2} {(915.60, 1084.50) (913.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.255} {0.075} {4.240} {4.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.096} {0.000} {0.109} {} {4.335} {4.129} {} {1} {(920.40, 1111.50) (922.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.109} {0.037} {4.336} {4.129} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.178} {0.000} {0.251} {} {4.514} {4.308} {} {1} {(937.20, 1111.50) (939.60, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.251} {0.072} {4.515} {4.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.181} {0.000} {0.188} {} {4.697} {4.490} {} {5} {(946.80, 1090.50) (949.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.188} {0.226} {4.700} {4.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.277} {0.000} {0.297} {} {4.977} {4.771} {} {2} {(956.40, 1051.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.297} {0.094} {4.978} {4.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {^} {Y} {v} {} {XOR2X1} {0.340} {0.000} {0.284} {} {5.318} {5.112} {} {2} {(942.00, 1030.50) (949.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.284} {0.103} {5.321} {5.115} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.207} {0.000} {0.142} {} {5.528} {5.322} {} {1} {(968.40, 1030.50) (975.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.142} {0.029} {5.529} {5.323} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.089} {0.000} {0.109} {} {5.618} {5.411} {} {1} {(963.60, 997.50) (961.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.000} {0.000} {0.109} {0.030} {5.618} {5.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.096} {0.000} {0.107} {} {5.714} {5.508} {} {1} {(973.20, 994.50) (975.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.107} {0.026} {5.715} {5.509} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.206} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.206} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.373} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.880} {0.000} {1.942} {5.603} {1.047} {1.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.372}
    {-} {Setup} {0.528}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.795}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.815}
    {=} {Slack Time} {-0.020}
  END_SLK_CLC
  SLK -0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.146} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.206} {0.000} {2.026} {5.603} {1.372} {1.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.139} {0.000} {0.780} {} {2.511} {2.491} {} {2} {(1117.20, 568.50) (1141.20, 580.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.780} {0.282} {2.514} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.579} {0.000} {0.526} {} {3.093} {3.073} {} {3} {(1136.40, 508.50) (1138.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.003} {0.000} {0.526} {0.133} {3.096} {3.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.397} {0.000} {0.351} {} {3.493} {3.473} {} {2} {(1138.80, 670.50) (1141.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.351} {0.097} {3.495} {3.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.336} {0.000} {0.334} {} {3.831} {3.810} {} {2} {(1141.20, 754.50) (1138.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.334} {0.092} {3.832} {3.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.233} {} {4.084} {4.064} {} {1} {(1136.40, 784.50) (1138.80, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.233} {0.065} {4.086} {4.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.537} {0.000} {0.701} {} {4.623} {4.603} {} {5} {(1129.20, 850.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.701} {0.257} {4.629} {4.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.388} {0.000} {0.275} {} {5.017} {4.997} {} {2} {(1093.20, 850.50) (1100.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.275} {0.098} {5.020} {5.000} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.336} {0.000} {0.286} {} {5.356} {5.335} {} {2} {(1093.20, 871.50) (1086.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.286} {0.103} {5.359} {5.339} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.205} {0.000} {0.139} {} {5.564} {5.544} {} {1} {(1081.20, 850.50) (1074.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.139} {0.027} {5.565} {5.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.099} {0.000} {0.112} {} {5.664} {5.643} {} {1} {(1076.40, 817.50) (1074.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.112} {0.036} {5.664} {5.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.148} {0.000} {0.173} {} {5.813} {5.792} {} {1} {(1090.80, 787.50) (1088.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.002} {0.000} {0.173} {0.056} {5.815} {5.795} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.187} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.206} {0.000} {2.026} {5.603} {1.372} {1.393} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.045}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.513}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.051}
    {=} {Slack Time} {0.463}
  END_SLK_CLC
  SLK 0.463
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.463} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.629} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.420} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.278} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.279} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.519} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.524} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.844} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.848} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.077} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.080} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.250} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.252} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.399} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.399} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.876} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.886} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.999} {4.461} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.471} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.086} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.004} {0.000} {0.820} {0.316} {4.628} {5.090} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.269} {0.000} {0.253} {} {4.896} {5.359} {} {1} {(738.00, 913.50) (738.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.253} {0.028} {4.897} {5.360} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.154} {0.000} {0.243} {} {5.050} {5.513} {} {1} {(764.40, 904.50) (764.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.000} {0.000} {0.243} {0.022} {5.051} {5.513} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.463} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.296} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.878} {0.000} {1.942} {5.603} {1.045} {0.582} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.184}
    {-} {Setup} {0.283}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.851}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.346}
    {=} {Slack Time} {0.505}
  END_SLK_CLC
  SLK 0.505
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.505} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.505} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.671} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.462} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.320} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.321} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.562} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.061} {2.566} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC34_curr_state_3} {A} {^} {Y} {v} {} {INVX1} {0.318} {0.000} {0.332} {} {2.380} {2.884} {} {3} {(450.00, 868.50) (447.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN31_curr_state_3} {} {0.001} {0.000} {0.332} {0.110} {2.380} {2.885} {} {} {} 
    INST {I0/LD/CTRL/U62} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.204} {} {2.591} {3.096} {} {1} {(454.80, 901.50) (457.20, 904.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n74} {} {0.001} {0.000} {0.204} {0.035} {2.593} {3.097} {} {} {} 
    INST {I0/LD/CTRL/U61} {C} {^} {Y} {v} {} {OAI21X1} {0.236} {0.000} {0.351} {} {2.829} {3.334} {} {3} {(517.20, 904.50) (517.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.351} {0.120} {2.833} {3.337} {} {} {} 
    INST {I0/LD/CTRL/U60} {C} {v} {Y} {^} {} {AOI21X1} {0.128} {0.000} {0.161} {} {2.961} {3.465} {} {1} {(541.20, 973.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n73} {} {0.000} {0.000} {0.161} {0.025} {2.961} {3.465} {} {} {} 
    INST {I0/LD/CTRL/U59} {C} {^} {Y} {v} {} {OAI21X1} {0.255} {0.000} {0.362} {} {3.216} {3.720} {} {3} {(526.80, 964.50) (526.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.004} {0.000} {0.361} {0.140} {3.219} {3.724} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.161} {0.000} {0.188} {} {3.380} {3.885} {} {1} {(418.80, 931.50) (426.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.000} {0.000} {0.188} {0.024} {3.380} {3.885} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.300} {0.000} {0.458} {} {3.680} {4.185} {} {4} {(433.20, 937.50) (433.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.002} {0.000} {0.459} {0.171} {3.682} {4.187} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.258} {0.000} {0.247} {} {3.940} {4.445} {} {4} {(428.40, 991.50) (426.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.000} {0.000} {0.247} {0.126} {3.940} {4.445} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.113} {0.000} {0.151} {} {4.053} {4.558} {} {1} {(414.00, 997.50) (414.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.001} {0.000} {0.151} {0.032} {4.054} {4.559} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {v} {Y} {v} {} {AND2X2} {0.198} {0.000} {0.072} {} {4.252} {4.757} {} {1} {(471.60, 991.50) (478.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.001} {0.000} {0.072} {0.027} {4.253} {4.757} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.093} {0.000} {0.154} {} {4.346} {4.850} {} {1} {(476.40, 1024.50) (476.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.000} {0.000} {0.154} {0.020} {4.346} {4.851} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.505} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.505} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.338} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.017} {0.000} {0.984} {5.603} {0.184} {-0.321} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.043}
    {-} {Setup} {0.501}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.492}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.977}
    {=} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.682} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.473} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.331} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.332} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.572} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.576} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.897} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.901} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.130} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.133} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.303} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.305} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.451} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.451} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.929} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.939} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.999} {4.514} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.524} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.139} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.008} {0.000} {0.820} {0.316} {4.631} {5.147} {} {} {} 
    INST {I0/LD/T_SR_0/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.174} {0.000} {0.275} {} {4.806} {5.321} {} {1} {(822.00, 910.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.275} {0.034} {4.807} {5.323} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.169} {0.000} {0.210} {} {4.976} {5.492} {} {1} {(853.20, 937.50) (853.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.210} {0.026} {4.977} {5.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.349} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.877} {0.000} {1.943} {5.603} {1.043} {0.528} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.018}
    {-} {Setup} {0.501}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.466}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.950}
    {=} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.683} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.474} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.331} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.333} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.573} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.577} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.897} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.902} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.131} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.134} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.304} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.306} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.452} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.452} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.929} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.940} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.999} {4.515} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.524} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.140} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.004} {0.000} {0.820} {0.316} {4.628} {5.144} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.156} {0.000} {0.262} {} {4.784} {5.300} {} {1} {(699.60, 931.50) (697.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.262} {0.027} {4.784} {5.300} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.165} {0.000} {0.210} {} {4.949} {5.466} {} {1} {(699.60, 904.50) (699.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.210} {0.027} {4.950} {5.466} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.516} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.516} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.350} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.851} {0.000} {1.943} {5.603} {1.018} {0.501} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.025}
    {-} {Setup} {0.503}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.952}
    {=} {Slack Time} {0.519}
  END_SLK_CLC
  SLK 0.519
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.519} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.519} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.686} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.477} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.334} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.336} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.576} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.580} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.900} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.905} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.134} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.137} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.307} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.309} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.455} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.455} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.932} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.943} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.998} {4.518} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.527} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.143} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.004} {0.000} {0.820} {0.316} {4.628} {5.147} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.156} {0.000} {0.262} {} {4.784} {5.304} {} {1} {(721.20, 970.50) (718.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.262} {0.027} {4.785} {5.304} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.205} {} {4.951} {5.471} {} {1} {(694.80, 964.50) (694.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.205} {0.027} {4.952} {5.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.519} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.519} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.353} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.858} {0.000} {1.943} {5.603} {1.025} {0.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.044}
    {-} {Setup} {0.503}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.491}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.960}
    {=} {Slack Time} {0.531}
  END_SLK_CLC
  SLK 0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.698} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.488} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.346} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.347} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.588} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.592} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.912} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.916} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.146} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.149} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.319} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.321} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.467} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.467} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.944} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.954} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.998} {4.529} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.539} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.155} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.008} {0.000} {0.820} {0.316} {4.632} {5.162} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.270} {} {4.798} {5.329} {} {1} {(822.00, 871.50) (824.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n22} {} {0.001} {0.000} {0.270} {0.031} {4.800} {5.330} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.160} {0.000} {0.205} {} {4.960} {5.491} {} {1} {(865.20, 877.50) (865.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.205} {0.023} {4.960} {5.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.531} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.531} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.364} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.878} {0.000} {1.943} {5.603} {1.044} {0.513} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {0.499}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.486}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.951}
    {=} {Slack Time} {0.536}
  END_SLK_CLC
  SLK 0.536
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.536} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.536} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.702} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.493} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.351} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.352} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.593} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.597} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.917} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.921} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.151} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.153} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.323} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.326} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.472} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.472} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.949} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.959} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.998} {4.534} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.544} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.160} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.006} {0.000} {0.820} {0.316} {4.630} {5.166} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.148} {0.000} {0.257} {} {4.778} {5.314} {} {1} {(764.40, 970.50) (762.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.000} {0.000} {0.257} {0.025} {4.779} {5.314} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.171} {0.000} {0.216} {} {4.950} {5.485} {} {1} {(752.40, 964.50) (752.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.216} {0.030} {4.951} {5.486} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.536} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.536} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.369} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.869} {0.000} {1.943} {5.603} {1.035} {0.499} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.038}
    {-} {Setup} {0.504}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.484}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.945}
    {=} {Slack Time} {0.539}
  END_SLK_CLC
  SLK 0.539
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.539} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.539} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.706} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.497} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.354} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.356} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.596} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.600} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.920} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.925} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.154} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.157} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.327} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.329} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.475} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.475} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.952} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.963} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.998} {4.538} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.547} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.163} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.008} {0.000} {0.820} {0.316} {4.631} {5.171} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.158} {0.000} {0.264} {} {4.789} {5.328} {} {1} {(822.00, 931.50) (819.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.001} {0.000} {0.264} {0.028} {4.790} {5.329} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.155} {0.000} {0.202} {} {4.945} {5.484} {} {1} {(819.60, 964.50) (819.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.000} {0.000} {0.202} {0.021} {4.945} {5.484} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.539} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.539} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.373} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.872} {0.000} {1.943} {5.603} {1.038} {0.499} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.037}
    {-} {Setup} {0.501}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.485}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.944}
    {=} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.542} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.542} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.708} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.499} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.357} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.358} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.599} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.240} {0.155} {2.061} {2.603} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.320} {0.000} {0.394} {} {2.381} {2.923} {} {4} {(452.40, 784.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.394} {0.174} {2.385} {2.927} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.229} {0.000} {0.219} {} {2.615} {3.157} {} {3} {(471.60, 910.50) (474.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.219} {0.114} {2.618} {3.159} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.170} {0.000} {0.222} {} {2.788} {3.329} {} {2} {(548.40, 880.50) (550.80, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.222} {0.087} {2.790} {3.332} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.146} {0.000} {0.116} {} {2.936} {3.478} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.116} {0.017} {2.936} {3.478} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC48_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.506} {} {3.413} {3.955} {} {9} {(594.00, 907.50) (598.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN41_load_data_0_int} {} {0.010} {0.000} {0.507} {0.374} {3.423} {3.965} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.575} {0.000} {0.577} {} {3.998} {4.540} {} {4} {(615.60, 973.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.009} {0.000} {0.577} {0.169} {4.008} {4.550} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.616} {0.000} {0.820} {} {4.624} {5.166} {} {8} {(735.60, 928.50) (738.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.006} {0.000} {0.820} {0.316} {4.630} {5.172} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.149} {0.000} {0.257} {} {4.780} {5.321} {} {1} {(778.80, 970.50) (776.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.000} {0.000} {0.257} {0.025} {4.780} {5.322} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.163} {0.000} {0.210} {} {4.943} {5.485} {} {1} {(788.40, 964.50) (788.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.210} {0.026} {4.944} {5.485} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.542} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.542} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.375} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.870} {0.000} {1.943} {5.603} {1.037} {0.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.328}
    {-} {Setup} {0.366}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.912}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.351}
    {=} {Slack Time} {0.562}
  END_SLK_CLC
  SLK 0.562
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.728} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.206} {0.000} {2.026} {5.603} {1.373} {1.934} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.139} {0.000} {0.780} {} {2.511} {3.073} {} {2} {(1117.20, 568.50) (1141.20, 580.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.780} {0.282} {2.514} {3.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.579} {0.000} {0.526} {} {3.093} {3.655} {} {3} {(1136.40, 508.50) (1138.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.003} {0.000} {0.526} {0.133} {3.096} {3.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.397} {0.000} {0.351} {} {3.493} {4.055} {} {2} {(1138.80, 670.50) (1141.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.351} {0.097} {3.495} {4.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.336} {0.000} {0.334} {} {3.831} {4.392} {} {2} {(1141.20, 754.50) (1138.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.334} {0.092} {3.832} {4.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.233} {} {4.084} {4.646} {} {1} {(1136.40, 784.50) (1138.80, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.233} {0.065} {4.086} {4.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.537} {0.000} {0.701} {} {4.623} {5.185} {} {5} {(1129.20, 850.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.701} {0.257} {4.629} {5.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.388} {0.000} {0.275} {} {5.017} {5.578} {} {2} {(1093.20, 850.50) (1100.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.275} {0.098} {5.020} {5.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.327} {0.000} {0.320} {} {5.347} {5.909} {} {2} {(1093.20, 871.50) (1086.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.320} {0.103} {5.351} {5.912} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.395} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.161} {0.000} {2.025} {5.603} {1.328} {0.766} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.295}
    {-} {Setup} {0.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.875}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.311}
    {=} {Slack Time} {0.564}
  END_SLK_CLC
  SLK 0.564
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.564} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.564} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.731} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.522} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.805} {0.000} {0.288} {} {1.762} {2.327} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.288} {0.099} {1.764} {2.328} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.231} {0.000} {0.239} {} {1.994} {2.559} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.239} {0.155} {1.998} {2.562} {} {} {} 
    INST {I0/LD/CTRL/U92} {B} {v} {Y} {^} {} {NAND3X1} {0.268} {0.000} {0.292} {} {2.266} {2.830} {} {2} {(476.40, 814.50) (481.20, 817.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.292} {0.070} {2.267} {2.832} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.224} {0.000} {0.237} {} {2.492} {3.056} {} {1} {(502.80, 874.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.002} {0.000} {0.237} {0.050} {2.493} {3.058} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC45_n31} {A} {v} {Y} {^} {} {INVX2} {0.181} {0.000} {0.175} {} {2.674} {3.238} {} {4} {(586.80, 871.50) (589.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.003} {0.000} {0.175} {0.108} {2.677} {3.241} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.220} {0.000} {0.287} {} {2.897} {3.461} {} {2} {(610.80, 931.50) (613.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.287} {0.123} {2.899} {3.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.113} {0.000} {0.114} {} {3.012} {3.577} {} {1} {(896.40, 931.50) (898.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.000} {0.000} {0.114} {0.030} {3.012} {3.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.292} {0.000} {0.388} {} {3.304} {3.869} {} {2} {(910.80, 934.50) (913.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.388} {0.097} {3.306} {3.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.335} {0.000} {0.311} {} {3.642} {4.206} {} {2} {(918.00, 991.50) (920.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.311} {0.091} {3.643} {4.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.324} {0.000} {0.333} {} {3.967} {4.531} {} {2} {(918.00, 1054.50) (920.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.333} {0.092} {3.968} {4.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.271} {0.000} {0.255} {} {4.238} {4.803} {} {2} {(915.60, 1084.50) (913.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.255} {0.075} {4.240} {4.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.096} {0.000} {0.109} {} {4.335} {4.900} {} {1} {(920.40, 1111.50) (922.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.109} {0.037} {4.336} {4.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.178} {0.000} {0.251} {} {4.514} {5.078} {} {1} {(937.20, 1111.50) (939.60, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.251} {0.072} {4.515} {5.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.181} {0.000} {0.188} {} {4.697} {5.261} {} {5} {(946.80, 1090.50) (949.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.188} {0.226} {4.700} {5.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {v} {} {XOR2X1} {0.281} {0.000} {0.267} {} {4.980} {5.545} {} {2} {(956.40, 1051.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.267} {0.094} {4.982} {5.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.326} {0.000} {0.318} {} {5.308} {5.873} {} {2} {(942.00, 1030.50) (949.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.002} {0.000} {0.318} {0.103} {5.311} {5.875} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.564} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.564} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.398} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.129} {0.000} {2.025} {5.603} {1.295} {0.731} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.040}
    {-} {Setup} {0.495}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.495}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.902}
    {=} {Slack Time} {0.592}
  END_SLK_CLC
  SLK 0.592
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.592} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.592} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.759} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.549} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.407} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.409} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.649} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.654} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.810} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.812} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.001} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.002} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.200} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.202} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.863} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.871} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.517} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.518} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.611} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.611} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.088} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.009} {0.000} {0.457} {0.339} {4.504} {5.097} {} {} {} 
    INST {I0/LD/T_SR_1/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.393} {} {4.698} {5.290} {} {1} {(788.40, 871.50) (790.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n54} {} {0.002} {0.000} {0.393} {0.051} {4.699} {5.292} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.202} {0.000} {0.223} {} {4.902} {5.494} {} {1} {(829.20, 1024.50) (829.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.223} {0.026} {4.902} {5.495} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.592} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.592} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.426} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.873} {0.000} {1.943} {5.603} {1.040} {0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.028}
    {-} {Setup} {0.499}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.479}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.857}
    {=} {Slack Time} {0.622}
  END_SLK_CLC
  SLK 0.622
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.788} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.579} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.437} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.438} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.678} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.683} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.839} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.841} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.031} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.032} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.229} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.232} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.892} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.900} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.546} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.548} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.640} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.640} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.117} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.016} {0.000} {0.458} {0.339} {4.511} {5.133} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.149} {0.000} {0.361} {} {4.660} {5.282} {} {1} {(714.00, 1030.50) (711.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.361} {0.031} {4.661} {5.283} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.195} {0.000} {0.215} {} {4.856} {5.478} {} {1} {(682.80, 997.50) (682.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.215} {0.027} {4.857} {5.479} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.455} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {1.943} {5.603} {1.028} {0.407} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {0.396}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.605}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.978}
    {=} {Slack Time} {0.627}
  END_SLK_CLC
  SLK 0.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.627} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.627} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.793} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.805} {0.000} {0.288} {} {1.762} {2.389} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.288} {0.099} {1.764} {2.391} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.231} {0.000} {0.239} {} {1.994} {2.621} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.239} {0.155} {1.998} {2.625} {} {} {} 
    INST {I0/LD/CTRL/U92} {B} {v} {Y} {^} {} {NAND3X1} {0.268} {0.000} {0.292} {} {2.266} {2.893} {} {2} {(476.40, 814.50) (481.20, 817.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.292} {0.070} {2.267} {2.894} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.224} {0.000} {0.237} {} {2.492} {3.118} {} {1} {(502.80, 874.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.002} {0.000} {0.237} {0.050} {2.493} {3.120} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC45_n31} {A} {v} {Y} {^} {} {INVX2} {0.181} {0.000} {0.175} {} {2.674} {3.301} {} {4} {(586.80, 871.50) (589.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.003} {0.000} {0.175} {0.108} {2.677} {3.303} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.220} {0.000} {0.287} {} {2.897} {3.523} {} {2} {(610.80, 931.50) (613.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.287} {0.123} {2.899} {3.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.113} {0.000} {0.114} {} {3.012} {3.639} {} {1} {(896.40, 931.50) (898.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.000} {0.000} {0.114} {0.030} {3.012} {3.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.292} {0.000} {0.388} {} {3.304} {3.931} {} {2} {(910.80, 934.50) (913.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.388} {0.097} {3.306} {3.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.335} {0.000} {0.311} {} {3.642} {4.268} {} {2} {(918.00, 991.50) (920.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.311} {0.091} {3.643} {4.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.324} {0.000} {0.333} {} {3.967} {4.594} {} {2} {(918.00, 1054.50) (920.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.333} {0.092} {3.968} {4.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.271} {0.000} {0.255} {} {4.238} {4.865} {} {2} {(915.60, 1084.50) (913.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.255} {0.075} {4.240} {4.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.096} {0.000} {0.109} {} {4.335} {4.962} {} {1} {(920.40, 1111.50) (922.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.109} {0.037} {4.336} {4.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.178} {0.000} {0.251} {} {4.514} {5.141} {} {1} {(937.20, 1111.50) (939.60, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.251} {0.072} {4.515} {5.142} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.181} {0.000} {0.188} {} {4.697} {5.324} {} {5} {(946.80, 1090.50) (949.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.188} {0.226} {4.700} {5.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.277} {0.000} {0.297} {} {4.977} {5.604} {} {2} {(956.40, 1051.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.001} {0.000} {0.297} {0.094} {4.978} {5.605} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.627} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.627} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.460} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.884} {0.000} {1.942} {5.603} {1.051} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.031}
    {-} {Setup} {0.498}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.846}
    {=} {Slack Time} {0.636}
  END_SLK_CLC
  SLK 0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.636} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.636} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.803} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.594} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.451} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.453} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.693} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.698} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.854} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.856} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.045} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.047} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.244} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.246} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.907} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.915} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.561} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.562} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.655} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.655} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.132} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.016} {0.000} {0.458} {0.339} {4.511} {5.148} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.148} {0.000} {0.361} {} {4.660} {5.296} {} {1} {(771.60, 1030.50) (769.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n52} {} {0.001} {0.000} {0.361} {0.030} {4.661} {5.297} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.185} {0.000} {0.217} {} {4.845} {5.482} {} {1} {(750.00, 1057.50) (750.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.000} {0.000} {0.217} {0.022} {4.846} {5.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.636} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.636} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.470} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.943} {5.603} {1.031} {0.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.031}
    {-} {Setup} {0.497}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.484}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.847}
    {=} {Slack Time} {0.637}
  END_SLK_CLC
  SLK 0.637
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.637} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.637} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.804} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.594} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.452} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.453} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.694} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.699} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.855} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.857} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.046} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.047} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.245} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.247} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.907} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.916} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.561} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.563} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.655} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.655} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.133} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.014} {0.000} {0.458} {0.339} {4.510} {5.147} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.147} {0.000} {0.360} {} {4.657} {5.294} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.360} {0.030} {4.657} {5.294} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.188} {0.000} {0.220} {} {4.846} {5.483} {} {1} {(814.80, 1057.50) (814.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.220} {0.024} {4.847} {5.484} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.637} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.637} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.470} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.943} {5.603} {1.031} {0.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.029}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.484}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.845}
    {=} {Slack Time} {0.639}
  END_SLK_CLC
  SLK 0.639
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.639} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.639} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.806} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.596} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.454} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.455} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.696} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.701} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.857} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.859} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.048} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.049} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.247} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.249} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.909} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.918} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.563} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.565} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.657} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.657} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.135} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.016} {0.000} {0.458} {0.339} {4.511} {5.150} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.141} {0.000} {0.355} {} {4.652} {5.291} {} {1} {(742.80, 1030.50) (740.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.355} {0.027} {4.652} {5.291} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.191} {0.000} {0.223} {} {4.844} {5.483} {} {1} {(738.00, 1057.50) (738.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.223} {0.026} {4.845} {5.484} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.639} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.639} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.472} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.863} {0.000} {1.943} {5.603} {1.029} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.986}
    {-} {Setup} {0.491}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.445}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.799}
    {=} {Slack Time} {0.646}
  END_SLK_CLC
  SLK 0.646
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.646} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.646} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.813} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.603} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.461} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.462} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.703} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.708} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.864} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.866} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.055} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.056} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.254} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.256} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.916} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.925} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.571} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.572} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.664} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.664} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.142} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.001} {0.000} {0.457} {0.339} {4.497} {5.143} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.146} {0.000} {0.189} {} {4.643} {5.289} {} {1} {(682.80, 871.50) (680.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.189} {0.029} {4.644} {5.290} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.154} {0.000} {0.233} {} {4.798} {5.444} {} {1} {(670.80, 844.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.233} {0.032} {4.799} {5.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.646} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.646} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.479} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.820} {0.000} {1.944} {5.603} {0.986} {0.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.047}
    {-} {Setup} {0.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.526}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.875}
    {=} {Slack Time} {0.650}
  END_SLK_CLC
  SLK 0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.650} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.650} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.817} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.608} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.465} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.467} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.707} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.712} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.868} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.870} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.059} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.061} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.258} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.261} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.921} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.929} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.575} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.576} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.669} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.669} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.146} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.009} {0.000} {0.457} {0.339} {4.504} {5.155} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.216} {0.000} {0.238} {} {4.721} {5.371} {} {1} {(771.60, 868.50) (771.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n56} {} {0.001} {0.000} {0.238} {0.030} {4.721} {5.372} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.153} {0.000} {0.250} {} {4.875} {5.525} {} {1} {(776.40, 844.50) (776.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n47} {} {0.001} {0.000} {0.250} {0.024} {4.875} {5.526} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.650} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.650} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.484} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.942} {5.603} {1.047} {0.397} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.045}
    {-} {Setup} {0.493}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.502}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.835}
    {=} {Slack Time} {0.667}
  END_SLK_CLC
  SLK 0.667
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.667} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.667} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.834} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.482} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.483} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.724} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.062} {2.729} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.156} {0.000} {0.234} {} {2.218} {2.885} {} {2} {(462.00, 847.50) (466.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.002} {0.000} {0.234} {0.084} {2.220} {2.887} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.189} {0.000} {0.185} {} {2.409} {3.076} {} {1} {(589.20, 844.50) (586.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.185} {0.048} {2.410} {3.077} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.201} {} {2.608} {3.275} {} {4} {(613.20, 910.50) (615.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN22_FE_OFN2_load_data_1_int} {} {0.002} {0.000} {0.201} {0.140} {2.610} {3.277} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC28_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.660} {0.000} {0.902} {} {3.270} {3.937} {} {8} {(699.60, 868.50) (702.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN27_FE_OFN2_load_data_1_int} {} {0.008} {0.000} {0.902} {0.329} {3.279} {3.946} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.646} {0.000} {0.587} {} {3.924} {4.591} {} {4} {(726.00, 868.50) (723.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.587} {0.149} {3.926} {4.593} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.255} {} {4.018} {4.685} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.255} {0.019} {4.018} {4.685} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC10_n58} {A} {^} {Y} {^} {} {BUFX2} {0.477} {0.000} {0.457} {} {4.496} {5.163} {} {8} {(714.00, 847.50) (709.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN10_n58} {} {0.006} {0.000} {0.457} {0.339} {4.502} {5.169} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.351} {} {4.636} {5.303} {} {1} {(790.80, 850.50) (793.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n55} {} {0.000} {0.000} {0.351} {0.024} {4.637} {5.304} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.197} {0.000} {0.228} {} {4.834} {5.501} {} {1} {(800.40, 844.50) (800.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.228} {0.029} {4.835} {5.502} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.667} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.667} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.500} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.878} {0.000} {1.942} {5.603} {1.045} {0.378} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {-} {Setup} {0.287}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.847}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.176}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.837} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.627} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.485} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.487} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.727} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.061} {2.732} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC34_curr_state_3} {A} {^} {Y} {v} {} {INVX1} {0.318} {0.000} {0.332} {} {2.380} {3.050} {} {3} {(450.00, 868.50) (447.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN31_curr_state_3} {} {0.001} {0.000} {0.332} {0.110} {2.380} {3.050} {} {} {} 
    INST {I0/LD/CTRL/U62} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.204} {} {2.591} {3.261} {} {1} {(454.80, 901.50) (457.20, 904.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n74} {} {0.001} {0.000} {0.204} {0.035} {2.593} {3.263} {} {} {} 
    INST {I0/LD/CTRL/U61} {C} {^} {Y} {v} {} {OAI21X1} {0.236} {0.000} {0.351} {} {2.829} {3.499} {} {3} {(517.20, 904.50) (517.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.351} {0.120} {2.833} {3.503} {} {} {} 
    INST {I0/LD/CTRL/U60} {C} {v} {Y} {^} {} {AOI21X1} {0.128} {0.000} {0.161} {} {2.961} {3.631} {} {1} {(541.20, 973.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n73} {} {0.000} {0.000} {0.161} {0.025} {2.961} {3.631} {} {} {} 
    INST {I0/LD/CTRL/U59} {C} {^} {Y} {v} {} {OAI21X1} {0.255} {0.000} {0.362} {} {3.216} {3.886} {} {3} {(526.80, 964.50) (526.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.004} {0.000} {0.361} {0.140} {3.219} {3.889} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.161} {0.000} {0.188} {} {3.380} {4.050} {} {1} {(418.80, 931.50) (426.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.000} {0.000} {0.188} {0.024} {3.380} {4.050} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.300} {0.000} {0.458} {} {3.680} {4.350} {} {4} {(433.20, 937.50) (433.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.002} {0.000} {0.459} {0.171} {3.682} {4.352} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.258} {0.000} {0.247} {} {3.940} {4.610} {} {4} {(428.40, 991.50) (426.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.000} {0.000} {0.247} {0.126} {3.940} {4.611} {} {} {} 
    INST {I0/LD/CTRL/U42} {C} {^} {Y} {v} {} {OAI21X1} {0.107} {0.000} {0.148} {} {4.047} {4.717} {} {1} {(447.60, 997.50) (447.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.148} {0.028} {4.048} {4.718} {} {} {} 
    INST {I0/LD/CTRL/U41} {C} {v} {Y} {^} {} {OAI21X1} {0.128} {0.000} {0.179} {} {4.176} {4.846} {} {1} {(450.00, 1024.50) (450.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n97} {} {0.001} {0.000} {0.179} {0.025} {4.176} {4.847} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.504} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.017} {0.000} {0.984} {5.603} {0.183} {-0.487} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.658}
    {-} {Setup} {0.465}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.143}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.441}
    {=} {Slack Time} {0.701}
  END_SLK_CLC
  SLK 0.701
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.701} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.701} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.868} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.791} {0.000} {1.945} {5.603} {0.957} {1.658} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.858} {0.000} {0.302} {} {1.815} {2.516} {} {3} {(541.20, 793.50) (517.20, 781.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.302} {0.099} {1.816} {2.517} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.240} {0.000} {0.240} {} {2.057} {2.758} {} {5} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.005} {0.000} {0.240} {0.155} {2.061} {2.762} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC34_curr_state_3} {A} {^} {Y} {v} {} {INVX1} {0.318} {0.000} {0.332} {} {2.380} {3.081} {} {3} {(450.00, 868.50) (447.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN31_curr_state_3} {} {0.001} {0.000} {0.332} {0.110} {2.381} {3.082} {} {} {} 
    INST {I0/LD/CTRL/U73} {C} {v} {Y} {^} {} {NAND3X1} {0.442} {0.000} {0.543} {} {2.823} {3.524} {} {4} {(433.20, 841.50) (430.80, 844.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.005} {0.000} {0.543} {0.165} {2.828} {3.529} {} {} {} 
    INST {I0/LD/CTRL/U40} {A} {^} {Y} {v} {} {INVX2} {0.165} {0.000} {0.212} {} {2.993} {3.694} {} {2} {(490.80, 811.50) (493.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.001} {0.000} {0.212} {0.070} {2.994} {3.695} {} {} {} 
    INST {I0/LD/CTRL/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.114} {0.000} {0.201} {} {3.107} {3.809} {} {1} {(498.00, 787.50) (495.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n78} {} {0.000} {0.000} {0.201} {0.026} {3.108} {3.809} {} {} {} 
    INST {I0/LD/CTRL/U70} {C} {^} {Y} {v} {} {OAI21X1} {0.112} {0.000} {0.188} {} {3.220} {3.921} {} {1} {(476.40, 784.50) (476.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n77} {} {0.001} {0.000} {0.188} {0.033} {3.220} {3.921} {} {} {} 
    INST {I0/LD/CTRL/U69} {B} {v} {Y} {v} {} {OR2X1} {0.309} {0.000} {0.238} {} {3.530} {4.231} {} {2} {(476.40, 751.50) (471.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.000} {0.000} {0.238} {0.077} {3.530} {4.231} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {v} {Y} {^} {} {INVX2} {0.181} {0.000} {0.175} {} {3.711} {4.412} {} {3} {(440.40, 751.50) (438.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.002} {0.000} {0.175} {0.107} {3.713} {4.414} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {^} {Y} {v} {} {NOR2X1} {0.365} {0.000} {0.444} {} {4.078} {4.779} {} {4} {(423.60, 727.50) (426.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.000} {0.000} {0.444} {0.125} {4.078} {4.779} {} {} {} 
    INST {I0/LD/OCTRL/U12} {A} {v} {Y} {v} {} {OR2X1} {0.238} {0.000} {0.137} {} {4.316} {5.017} {} {1} {(416.40, 733.50) (409.20, 727.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n8} {} {0.000} {0.000} {0.137} {0.037} {4.316} {5.017} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {v} {Y} {^} {} {OAI21X1} {0.125} {0.000} {0.135} {} {4.441} {5.142} {} {1} {(387.60, 727.50) (382.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.000} {0.000} {0.135} {0.021} {4.441} {5.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.701} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.701} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {-0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.491} {0.000} {1.786} {5.603} {0.658} {-0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.242}
    {=} {Slack Time} {0.708}
  END_SLK_CLC
  SLK 0.708
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.708} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.708} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.167} {0.000} {0.859} {} {0.167} {0.875} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.206} {0.000} {2.026} {5.603} {1.372} {2.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.259} {0.000} {0.835} {} {2.632} {3.340} {} {2} {(1117.20, 568.50) (1141.20, 580.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.011} {0.000} {0.835} {0.281} {2.643} {3.351} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.599} {0.000} {0.122} {} {3.242} {3.950} {} {1} {(1200.30, 555.45) (1460.40, 527.40)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.122} {0.000} {3.242} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 89

