diff --speed-large-files --no-dereference --minimal -Naur u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3.dtsi u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3.dtsi
--- u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3.dtsi	2025-07-08 02:42:45.000000000 +0200
+++ u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3.dtsi	2025-07-12 13:00:42.471536371 +0200
@@ -4,6 +4,7 @@
 #include <dt-bindings/leds/common.h>
 #include <dt-bindings/soc/rockchip,vop2.h>
 #include "rk3566t.dtsi"
+#include <dt-bindings/leds/common.h>
 
 / {
 	chosen {
@@ -29,9 +30,9 @@
 		led-green {
 			color = <LED_COLOR_ID_GREEN>;
 			default-state = "on";
-			function = LED_FUNCTION_HEARTBEAT;
+			function = LED_FUNCTION_DISK_ACTIVITY;
 			gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;
-			linux,default-trigger = "heartbeat";
+			linux,default-trigger = "disk-activity";
 		};
 	};
 
@@ -461,7 +462,14 @@
 	vccio3-supply = <&vccio_sd>;
 	vccio4-supply = <&vcc_1v8>;
 	vccio5-supply = <&vcc_3v3>;
-	vccio6-supply = <&vcc_3v3>;
+
+	/* by v1.11 schematic, vccio6-supply should be vcc_3v3, but
+	   3v3 results with v.low speeds on aic8800 wlan. With vcc1v8_dvp
+	   however aic8800 seems work as expected (in my case: 2.4G gives
+	   40-45Mb/s while 5G gives 170-240Mb/s.
+	*/
+	vccio6-supply = <&vcc1v8_dvp>;
+	
 	vccio7-supply = <&vcc_3v3>;
 	status = "okay";
 };
diff --speed-large-files --no-dereference --minimal -Naur u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3e.dts u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3e.dts
--- u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3e.dts	2025-07-08 02:42:45.000000000 +0200
+++ u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3e.dts	2025-07-12 14:09:03.818114773 +0200
@@ -15,31 +15,36 @@
 };
 
 &gmac1 {
+	phy-mode = "rgmii";
+	clock_in_out = "output";
+
+	snps,reset-gpio = <&gpio3 RK_PC0 GPIO_ACTIVE_LOW>;
+	snps,reset-active-low;
+	snps,reset-delays-us = <0 20000 100000>;
+
 	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
-	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
-	clock_in_out = "input";
-	phy-handle = <&rgmii_phy1>;
-	phy-mode = "rgmii-id";
-	phy-supply = <&vcc_3v3>;
+	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
+	assigned-clock-rates = <0>, <125000000>;
+
 	pinctrl-names = "default";
 	pinctrl-0 = <&gmac1m1_miim
-		     &gmac1m1_tx_bus2
-		     &gmac1m1_rx_bus2
-		     &gmac1m1_rgmii_clk
-		     &gmac1m1_rgmii_bus
-		     &gmac1m1_clkinout>;
+		    	 &gmac1m1_tx_bus2
+		     	 &gmac1m1_rx_bus2
+		     	 &gmac1m1_rgmii_clk
+		     	 &gmac1m1_rgmii_bus>;
+
+	tx_delay = <0x47>;
+	rx_delay = <0x27>;
+
+	phy-handle = <&rgmii_phy1>;
 	status = "okay";
 };
 
 &mdio1 {
-	rgmii_phy1: ethernet-phy@1 {
+	rgmii_phy1: phy@0 {
 		compatible = "ethernet-phy-ieee802.3-c22";
-		reg = <1>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&gmac1_rstn>;
-		reset-assert-us = <20000>;
-		reset-deassert-us = <50000>;
-		reset-gpios = <&gpio3 RK_PC0 GPIO_ACTIVE_LOW>;
+		reg = <0x0>;
+		status = "okay";
 	};
 };
 
diff --speed-large-files --no-dereference --minimal -Naur u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3w.dts u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3w.dts
--- u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3w.dts	2025-07-08 02:42:45.000000000 +0200
+++ u-boot-eaadfde0c6a8975c85d9da9e19a5af70795cd1c6/dts/upstream/src/arm64/rockchip/rk3566-radxa-zero-3w.dts	2025-07-12 13:00:42.471536371 +0200
@@ -5,13 +5,13 @@
 #include "rk3566-radxa-zero-3.dtsi"
 
 / {
-	model = "Radxa ZERO 3W";
+	model = "Radxa ZERO 3W (AIC8800)";
 	compatible = "radxa,zero-3w", "rockchip,rk3566";
 
 	aliases {
-		mmc0 = &sdhci;
-		mmc1 = &sdmmc0;
-		mmc2 = &sdmmc1;
+		mmc0 = &sdmmc0;
+		mmc1 = &sdhci;
+		ethernet0 = &sdmmc1;
 	};
 
 	sdio_pwrseq: sdio-pwrseq {
@@ -24,22 +24,21 @@
 		power-off-delay-us = <5000000>;
 		reset-gpios = <&gpio0 RK_PC0 GPIO_ACTIVE_LOW>;
 	};
+
+	board_antenna: board-antenna {
+		status = "okay";
+		compatible = "regulator-fixed";
+		enable-active-low;
+		gpio = <&gpio3 RK_PD3 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		regulator-boot-on;
+		pinctrl-0 = <&ant_1>;
+		pinctrl-names = "default";
+		regulator-name = "board_antenna";
+	};
 };
 
 &pinctrl {
-	bluetooth {
-		bt_reg_on_h: bt-reg-on-h {
-			rockchip,pins = <0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
-		};
-
-		bt_wake_host_h: bt-wake-host-h {
-			rockchip,pins = <0 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>;
-		};
-
-		host_wake_bt_h: host-wake-bt-h {
-			rockchip,pins = <0 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
-		};
-	};
 
 	wifi {
 		wifi_reg_on_h: wifi-reg-on-h {
@@ -50,6 +49,55 @@
 			rockchip,pins = <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
 		};
 	};
+
+	sdmmc1 {
+		/omit-if-no-ref/
+		sdmmc1_bus4: sdmmc1-bus4 {
+			rockchip,pins =
+				/* sdmmc1_d0 */
+				<2 RK_PA3 1 &pcfg_pull_up_drv_level_12>,
+				/* sdmmc1_d1 */
+				<2 RK_PA4 1 &pcfg_pull_up_drv_level_12>,
+				/* sdmmc1_d2 */
+				<2 RK_PA5 1 &pcfg_pull_up_drv_level_12>,
+				/* sdmmc1_d3 */
+				<2 RK_PA6 1 &pcfg_pull_up_drv_level_12>;
+		};
+
+		/omit-if-no-ref/
+		sdmmc1_clk: sdmmc1-clk {
+			rockchip,pins =
+				/* sdmmc1_clk */
+				<2 RK_PB0 1 &pcfg_pull_up_drv_level_12>;
+		};
+
+		/omit-if-no-ref/
+		sdmmc1_cmd: sdmmc1-cmd {
+			rockchip,pins =
+				/* sdmmc1_cmd */
+				<2 RK_PA7 1 &pcfg_pull_up_drv_level_12>;
+		};
+
+		/omit-if-no-ref/
+		sdmmc1_det: sdmmc1-det {
+			rockchip,pins =
+				/* sdmmc1_det */
+				<2 RK_PB2 1 &pcfg_pull_up>;
+		};
+
+		/omit-if-no-ref/
+		sdmmc1_pwren: sdmmc1-pwren {
+			rockchip,pins =
+				/* sdmmc1_pwren */
+				<2 RK_PB1 1 &pcfg_pull_none>;
+		};
+	};
+
+	antenna {
+		ant_1: ant-1 {
+			rockchip,pins = <3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
 };
 
 &sdhci {
@@ -68,6 +116,7 @@
 };
 
 &sdmmc1 {
+	max-frequency = <150000000>;
 	bus-width = <4>;
 	cap-sd-highspeed;
 	cap-sdio-irq;
