 
****************************************
Report : qor
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 20:02:08 2025
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          1.74
  Critical Path Slack:           0.21
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:      11572
  Leaf Cell Count:              34907
  Buf/Inv Cell Count:           14878
  Buf Cell Count:                5280
  Inv Cell Count:                9994
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     32649
  Sequential Cell Count:         2258
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11183.782702
  Noncombinational Area:  2407.989685
  Buf/Inv Area:           3462.889207
  Total Buffer Area:          1758.24
  Total Inverter Area:        2161.79
  Macro/Black Box Area:      0.000000
  Net Area:              20316.845665
  -----------------------------------
  Cell Area:             13591.772387
  Design Area:           33908.618052


  Design Rules
  -----------------------------------
  Total Number of Nets:         37394
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   68.92
  Logic Optimization:                109.53
  Mapping Optimization:              243.67
  -----------------------------------------
  Overall Compile Time:              448.14
  Overall Compile Wall Clock Time:   449.91

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
