// Seed: 4044830005
module module_0;
  wire id_1 = id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  if (id_8) wire id_12;
  else wire id_13 = $display;
  reg id_14;
  id_15 :
  assert property (@(negedge id_8 or 1 or posedge 1'd0 or 1'b0) id_15) id_15 <= id_14;
  module_0 modCall_1 ();
endmodule
