TimeQuest Timing Analyzer report for BUS2130
Mon Nov 21 13:52:48 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk4'
 13. Slow 1200mV 85C Model Setup: 'clk2'
 14. Slow 1200mV 85C Model Setup: 'clk1'
 15. Slow 1200mV 85C Model Setup: 'clk3'
 16. Slow 1200mV 85C Model Hold: 'clk3'
 17. Slow 1200mV 85C Model Hold: 'clk1'
 18. Slow 1200mV 85C Model Hold: 'clk2'
 19. Slow 1200mV 85C Model Hold: 'clk4'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk4'
 28. Slow 1200mV 0C Model Setup: 'clk2'
 29. Slow 1200mV 0C Model Setup: 'clk1'
 30. Slow 1200mV 0C Model Setup: 'clk3'
 31. Slow 1200mV 0C Model Hold: 'clk3'
 32. Slow 1200mV 0C Model Hold: 'clk1'
 33. Slow 1200mV 0C Model Hold: 'clk2'
 34. Slow 1200mV 0C Model Hold: 'clk4'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk4'
 42. Fast 1200mV 0C Model Setup: 'clk1'
 43. Fast 1200mV 0C Model Setup: 'clk2'
 44. Fast 1200mV 0C Model Setup: 'clk3'
 45. Fast 1200mV 0C Model Hold: 'clk3'
 46. Fast 1200mV 0C Model Hold: 'clk1'
 47. Fast 1200mV 0C Model Hold: 'clk2'
 48. Fast 1200mV 0C Model Hold: 'clk4'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; BUS2130                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-16        ;   0.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; clk1       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk1 } ;
; clk2       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk2 } ;
; clk3       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk3 } ;
; clk4       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk4 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 161.94 MHz ; 161.94 MHz      ; clk3       ;                                                               ;
; 458.72 MHz ; 250.0 MHz       ; clk1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 506.33 MHz ; 250.0 MHz       ; clk2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk4  ; -5.444 ; -40.642            ;
; clk2  ; -5.255 ; -39.120            ;
; clk1  ; -5.253 ; -39.101            ;
; clk3  ; -5.175 ; -5.922             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk3  ; 0.847 ; 0.000              ;
; clk1  ; 0.888 ; 0.000              ;
; clk2  ; 0.954 ; 0.000              ;
; clk4  ; 1.111 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk3  ; -3.201 ; -12.603                          ;
; clk1  ; -3.000 ; -14.896                          ;
; clk2  ; -3.000 ; -14.896                          ;
; clk4  ; -3.000 ; -14.896                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk4'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -5.444 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|14 ; clk3         ; clk4        ; 1.000        ; -0.504     ; 5.921      ;
; -5.333 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|12 ; clk3         ; clk4        ; 1.000        ; -0.504     ; 5.810      ;
; -5.252 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|15 ; clk3         ; clk4        ; 1.000        ; -0.504     ; 5.729      ;
; -5.231 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|13 ; clk3         ; clk4        ; 1.000        ; -0.504     ; 5.708      ;
; -5.094 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|18 ; clk3         ; clk4        ; 1.000        ; -0.499     ; 5.576      ;
; -5.094 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|16 ; clk3         ; clk4        ; 1.000        ; -0.499     ; 5.576      ;
; -4.671 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|17 ; clk3         ; clk4        ; 1.000        ; -0.499     ; 5.153      ;
; -4.523 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|19 ; clk3         ; clk4        ; 1.000        ; -0.499     ; 5.005      ;
; -1.285 ; register2130:inst1|19                                                                                     ; register2130:inst3|19 ; clk1         ; clk4        ; 1.000        ; -0.135     ; 2.131      ;
; -1.267 ; register2130:inst1|15                                                                                     ; register2130:inst3|15 ; clk1         ; clk4        ; 1.000        ; -0.138     ; 2.110      ;
; -1.159 ; register2130:inst1|17                                                                                     ; register2130:inst3|17 ; clk1         ; clk4        ; 1.000        ; -0.135     ; 2.005      ;
; -1.122 ; register2130:inst1|13                                                                                     ; register2130:inst3|13 ; clk1         ; clk4        ; 1.000        ; -0.138     ; 1.965      ;
; -1.046 ; register2130:inst1|18                                                                                     ; register2130:inst3|18 ; clk1         ; clk4        ; 1.000        ; -0.135     ; 1.892      ;
; -1.041 ; register2130:inst2|19                                                                                     ; register2130:inst3|19 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.888      ;
; -1.040 ; register2130:inst1|16                                                                                     ; register2130:inst3|16 ; clk1         ; clk4        ; 1.000        ; -0.135     ; 1.886      ;
; -1.027 ; register2130:inst1|14                                                                                     ; register2130:inst3|14 ; clk1         ; clk4        ; 1.000        ; -0.138     ; 1.870      ;
; -1.027 ; register2130:inst1|12                                                                                     ; register2130:inst3|12 ; clk1         ; clk4        ; 1.000        ; -0.138     ; 1.870      ;
; -1.020 ; register2130:inst2|17                                                                                     ; register2130:inst3|17 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.867      ;
; -0.858 ; register2130:inst2|13                                                                                     ; register2130:inst3|13 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.705      ;
; -0.853 ; register2130:inst2|12                                                                                     ; register2130:inst3|12 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.700      ;
; -0.701 ; register2130:inst2|18                                                                                     ; register2130:inst3|18 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.548      ;
; -0.698 ; register2130:inst2|16                                                                                     ; register2130:inst3|16 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.545      ;
; -0.695 ; register2130:inst2|15                                                                                     ; register2130:inst3|15 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.542      ;
; -0.685 ; register2130:inst2|14                                                                                     ; register2130:inst3|14 ; clk2         ; clk4        ; 1.000        ; -0.134     ; 1.532      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -5.255 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|12 ; clk3         ; clk2        ; 1.000        ; -0.475     ; 5.761      ;
; -5.216 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|14 ; clk3         ; clk2        ; 1.000        ; -0.475     ; 5.722      ;
; -5.150 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|13 ; clk3         ; clk2        ; 1.000        ; -0.475     ; 5.656      ;
; -4.984 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|15 ; clk3         ; clk2        ; 1.000        ; -0.475     ; 5.490      ;
; -4.855 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|16 ; clk3         ; clk2        ; 1.000        ; -0.470     ; 5.366      ;
; -4.853 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|18 ; clk3         ; clk2        ; 1.000        ; -0.470     ; 5.364      ;
; -4.408 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|19 ; clk3         ; clk2        ; 1.000        ; -0.470     ; 4.919      ;
; -4.399 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|17 ; clk3         ; clk2        ; 1.000        ; -0.470     ; 4.910      ;
; -1.229 ; register2130:inst1|19                                                                                     ; register2130:inst2|19 ; clk1         ; clk2        ; 1.000        ; -0.106     ; 2.104      ;
; -1.049 ; register2130:inst1|13                                                                                     ; register2130:inst2|13 ; clk1         ; clk2        ; 1.000        ; -0.109     ; 1.921      ;
; -1.030 ; register2130:inst1|12                                                                                     ; register2130:inst2|12 ; clk1         ; clk2        ; 1.000        ; -0.109     ; 1.902      ;
; -1.019 ; register2130:inst1|15                                                                                     ; register2130:inst2|15 ; clk1         ; clk2        ; 1.000        ; -0.109     ; 1.891      ;
; -0.975 ; register2130:inst2|19                                                                                     ; register2130:inst2|19 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.896      ;
; -0.887 ; register2130:inst1|17                                                                                     ; register2130:inst2|17 ; clk1         ; clk2        ; 1.000        ; -0.106     ; 1.762      ;
; -0.848 ; register2130:inst1|18                                                                                     ; register2130:inst2|18 ; clk1         ; clk2        ; 1.000        ; -0.106     ; 1.723      ;
; -0.846 ; register2130:inst1|14                                                                                     ; register2130:inst2|14 ; clk1         ; clk2        ; 1.000        ; -0.109     ; 1.718      ;
; -0.842 ; register2130:inst1|16                                                                                     ; register2130:inst2|16 ; clk1         ; clk2        ; 1.000        ; -0.106     ; 1.717      ;
; -0.814 ; register2130:inst2|13                                                                                     ; register2130:inst2|13 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.735      ;
; -0.811 ; register2130:inst2|12                                                                                     ; register2130:inst2|12 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.732      ;
; -0.756 ; register2130:inst2|17                                                                                     ; register2130:inst2|17 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.677      ;
; -0.448 ; register2130:inst2|18                                                                                     ; register2130:inst2|18 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.369      ;
; -0.446 ; register2130:inst2|16                                                                                     ; register2130:inst2|16 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.367      ;
; -0.445 ; register2130:inst2|14                                                                                     ; register2130:inst2|14 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.366      ;
; -0.413 ; register2130:inst2|15                                                                                     ; register2130:inst2|15 ; clk2         ; clk2        ; 1.000        ; -0.080     ; 1.334      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -5.253 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|12 ; clk3         ; clk1        ; 1.000        ; -0.471     ; 5.763      ;
; -5.212 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|14 ; clk3         ; clk1        ; 1.000        ; -0.471     ; 5.722      ;
; -5.144 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|13 ; clk3         ; clk1        ; 1.000        ; -0.471     ; 5.654      ;
; -4.984 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|15 ; clk3         ; clk1        ; 1.000        ; -0.471     ; 5.494      ;
; -4.853 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|18 ; clk3         ; clk1        ; 1.000        ; -0.469     ; 5.365      ;
; -4.851 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|16 ; clk3         ; clk1        ; 1.000        ; -0.469     ; 5.363      ;
; -4.405 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|19 ; clk3         ; clk1        ; 1.000        ; -0.469     ; 4.917      ;
; -4.399 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|17 ; clk3         ; clk1        ; 1.000        ; -0.469     ; 4.911      ;
; -1.180 ; register2130:inst1|19                                                                                     ; register2130:inst1|19 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 2.102      ;
; -1.017 ; register2130:inst2|19                                                                                     ; register2130:inst1|19 ; clk2         ; clk1        ; 1.000        ; -0.104     ; 1.894      ;
; -0.997 ; register2130:inst1|13                                                                                     ; register2130:inst1|13 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.919      ;
; -0.982 ; register2130:inst1|12                                                                                     ; register2130:inst1|12 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.904      ;
; -0.973 ; register2130:inst1|15                                                                                     ; register2130:inst1|15 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.895      ;
; -0.854 ; register2130:inst2|12                                                                                     ; register2130:inst1|12 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.734      ;
; -0.853 ; register2130:inst2|13                                                                                     ; register2130:inst1|13 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.733      ;
; -0.841 ; register2130:inst1|17                                                                                     ; register2130:inst1|17 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.763      ;
; -0.802 ; register2130:inst2|17                                                                                     ; register2130:inst1|17 ; clk2         ; clk1        ; 1.000        ; -0.104     ; 1.679      ;
; -0.802 ; register2130:inst1|18                                                                                     ; register2130:inst1|18 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.724      ;
; -0.795 ; register2130:inst1|14                                                                                     ; register2130:inst1|14 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.717      ;
; -0.792 ; register2130:inst1|16                                                                                     ; register2130:inst1|16 ; clk1         ; clk1        ; 1.000        ; -0.079     ; 1.714      ;
; -0.493 ; register2130:inst2|18                                                                                     ; register2130:inst1|18 ; clk2         ; clk1        ; 1.000        ; -0.104     ; 1.370      ;
; -0.487 ; register2130:inst2|16                                                                                     ; register2130:inst1|16 ; clk2         ; clk1        ; 1.000        ; -0.104     ; 1.364      ;
; -0.485 ; register2130:inst2|14                                                                                     ; register2130:inst1|14 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.365      ;
; -0.458 ; register2130:inst2|15                                                                                     ; register2130:inst1|15 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.338      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk3'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.175 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.040     ; 6.183      ;
; -1.060 ; register2130:inst1|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.269      ; 2.357      ;
; -0.982 ; register2130:inst1|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.271      ; 2.281      ;
; -0.892 ; register2130:inst1|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.269      ; 2.189      ;
; -0.862 ; register2130:inst1|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.271      ; 2.161      ;
; -0.830 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.270      ; 2.128      ;
; -0.822 ; register2130:inst1|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.271      ; 2.121      ;
; -0.799 ; register2130:inst1|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.269      ; 2.096      ;
; -0.767 ; register2130:inst1|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.269      ; 2.064      ;
; -0.750 ; register2130:inst1|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.271      ; 2.049      ;
; -0.747 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.263      ; 2.038      ;
; -0.739 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.263      ; 2.030      ;
; -0.726 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.270      ; 2.024      ;
; -0.725 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.263      ; 2.016      ;
; -0.709 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.263      ; 2.000      ;
; -0.692 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.268      ; 1.988      ;
; -0.656 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.268      ; 1.952      ;
; -0.641 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.268      ; 1.937      ;
; -0.577 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.275      ; 1.880      ;
; -0.576 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.275      ; 1.879      ;
; -0.527 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.268      ; 1.823      ;
; -0.491 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.275      ; 1.794      ;
; -0.466 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.270      ; 1.764      ;
; -0.453 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.270      ; 1.751      ;
; -0.410 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.275      ; 1.713      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk3'                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.847 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.482      ; 1.623      ;
; 0.880 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.477      ; 1.651      ;
; 0.886 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.475      ; 1.655      ;
; 0.914 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.477      ; 1.685      ;
; 0.932 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.482      ; 1.708      ;
; 1.006 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.475      ; 1.775      ;
; 1.018 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.475      ; 1.787      ;
; 1.035 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.482      ; 1.811      ;
; 1.037 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.482      ; 1.813      ;
; 1.054 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.475      ; 1.823      ;
; 1.091 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.470      ; 1.855      ;
; 1.097 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.470      ; 1.861      ;
; 1.100 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.470      ; 1.864      ;
; 1.115 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.470      ; 1.879      ;
; 1.135 ; register2130:inst1|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.476      ; 1.905      ;
; 1.146 ; register2130:inst1|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.476      ; 1.916      ;
; 1.164 ; register2130:inst1|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.478      ; 1.936      ;
; 1.168 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.477      ; 1.939      ;
; 1.173 ; register2130:inst1|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.478      ; 1.945      ;
; 1.189 ; register2130:inst1|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.478      ; 1.961      ;
; 1.204 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.477      ; 1.975      ;
; 1.205 ; register2130:inst1|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.476      ; 1.975      ;
; 1.316 ; register2130:inst1|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.478      ; 2.088      ;
; 1.417 ; register2130:inst1|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.476      ; 2.187      ;
; 4.616 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.054      ; 4.924      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.888 ; register2130:inst2|15                                                                                     ; register2130:inst1|15 ; clk2         ; clk1        ; 0.000        ; 0.109      ; 1.249      ;
; 0.913 ; register2130:inst2|14                                                                                     ; register2130:inst1|14 ; clk2         ; clk1        ; 0.000        ; 0.109      ; 1.274      ;
; 0.915 ; register2130:inst2|16                                                                                     ; register2130:inst1|16 ; clk2         ; clk1        ; 0.000        ; 0.106      ; 1.273      ;
; 0.920 ; register2130:inst2|18                                                                                     ; register2130:inst1|18 ; clk2         ; clk1        ; 0.000        ; 0.106      ; 1.278      ;
; 1.156 ; register2130:inst2|17                                                                                     ; register2130:inst1|17 ; clk2         ; clk1        ; 0.000        ; 0.106      ; 1.514      ;
; 1.192 ; register2130:inst2|13                                                                                     ; register2130:inst1|13 ; clk2         ; clk1        ; 0.000        ; 0.109      ; 1.553      ;
; 1.193 ; register2130:inst2|12                                                                                     ; register2130:inst1|12 ; clk2         ; clk1        ; 0.000        ; 0.109      ; 1.554      ;
; 1.194 ; register2130:inst1|16                                                                                     ; register2130:inst1|16 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.485      ;
; 1.196 ; register2130:inst1|14                                                                                     ; register2130:inst1|14 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.487      ;
; 1.201 ; register2130:inst1|18                                                                                     ; register2130:inst1|18 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.492      ;
; 1.297 ; register2130:inst2|19                                                                                     ; register2130:inst1|19 ; clk2         ; clk1        ; 0.000        ; 0.106      ; 1.655      ;
; 1.325 ; register2130:inst1|17                                                                                     ; register2130:inst1|17 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.616      ;
; 1.386 ; register2130:inst1|12                                                                                     ; register2130:inst1|12 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.677      ;
; 1.440 ; register2130:inst1|15                                                                                     ; register2130:inst1|15 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.731      ;
; 1.496 ; register2130:inst1|13                                                                                     ; register2130:inst1|13 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.787      ;
; 1.636 ; register2130:inst1|19                                                                                     ; register2130:inst1|19 ; clk1         ; clk1        ; 0.000        ; 0.079      ; 1.927      ;
; 4.674 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|17 ; clk3         ; clk1        ; 0.000        ; -0.262     ; 4.664      ;
; 4.682 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|19 ; clk3         ; clk1        ; 0.000        ; -0.262     ; 4.672      ;
; 5.076 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|16 ; clk3         ; clk1        ; 0.000        ; -0.262     ; 5.066      ;
; 5.078 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|18 ; clk3         ; clk1        ; 0.000        ; -0.262     ; 5.068      ;
; 5.143 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|15 ; clk3         ; clk1        ; 0.000        ; -0.264     ; 5.131      ;
; 5.367 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|13 ; clk3         ; clk1        ; 0.000        ; -0.264     ; 5.355      ;
; 5.385 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|14 ; clk3         ; clk1        ; 0.000        ; -0.264     ; 5.373      ;
; 5.426 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|12 ; clk3         ; clk1        ; 0.000        ; -0.264     ; 5.414      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.954 ; register2130:inst2|15                                                                                     ; register2130:inst2|15 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.246      ;
; 0.982 ; register2130:inst2|14                                                                                     ; register2130:inst2|14 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.274      ;
; 0.984 ; register2130:inst2|16                                                                                     ; register2130:inst2|16 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.276      ;
; 0.985 ; register2130:inst2|18                                                                                     ; register2130:inst2|18 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.277      ;
; 1.132 ; register2130:inst1|16                                                                                     ; register2130:inst2|16 ; clk1         ; clk2        ; 0.000        ; 0.104      ; 1.488      ;
; 1.134 ; register2130:inst1|14                                                                                     ; register2130:inst2|14 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.487      ;
; 1.135 ; register2130:inst1|18                                                                                     ; register2130:inst2|18 ; clk1         ; clk2        ; 0.000        ; 0.104      ; 1.491      ;
; 1.221 ; register2130:inst2|17                                                                                     ; register2130:inst2|17 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.513      ;
; 1.259 ; register2130:inst1|17                                                                                     ; register2130:inst2|17 ; clk1         ; clk2        ; 0.000        ; 0.104      ; 1.615      ;
; 1.261 ; register2130:inst2|12                                                                                     ; register2130:inst2|12 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.553      ;
; 1.263 ; register2130:inst2|13                                                                                     ; register2130:inst2|13 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.555      ;
; 1.323 ; register2130:inst1|12                                                                                     ; register2130:inst2|12 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.676      ;
; 1.365 ; register2130:inst2|19                                                                                     ; register2130:inst2|19 ; clk2         ; clk2        ; 0.000        ; 0.080      ; 1.657      ;
; 1.375 ; register2130:inst1|15                                                                                     ; register2130:inst2|15 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.728      ;
; 1.436 ; register2130:inst1|13                                                                                     ; register2130:inst2|13 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.789      ;
; 1.573 ; register2130:inst1|19                                                                                     ; register2130:inst2|19 ; clk1         ; clk2        ; 0.000        ; 0.104      ; 1.929      ;
; 4.674 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|17 ; clk3         ; clk2        ; 0.000        ; -0.263     ; 4.663      ;
; 4.685 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|19 ; clk3         ; clk2        ; 0.000        ; -0.263     ; 4.674      ;
; 5.078 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|18 ; clk3         ; clk2        ; 0.000        ; -0.263     ; 5.067      ;
; 5.080 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|16 ; clk3         ; clk2        ; 0.000        ; -0.263     ; 5.069      ;
; 5.144 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|15 ; clk3         ; clk2        ; 0.000        ; -0.268     ; 5.128      ;
; 5.373 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|13 ; clk3         ; clk2        ; 0.000        ; -0.268     ; 5.357      ;
; 5.389 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|14 ; clk3         ; clk2        ; 0.000        ; -0.268     ; 5.373      ;
; 5.429 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|12 ; clk3         ; clk2        ; 0.000        ; -0.268     ; 5.413      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk4'                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 1.111 ; register2130:inst2|14                                                                                     ; register2130:inst3|14 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.439      ;
; 1.116 ; register2130:inst2|15                                                                                     ; register2130:inst3|15 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.444      ;
; 1.129 ; register2130:inst2|16                                                                                     ; register2130:inst3|16 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.457      ;
; 1.132 ; register2130:inst2|18                                                                                     ; register2130:inst3|18 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.460      ;
; 1.280 ; register2130:inst2|13                                                                                     ; register2130:inst3|13 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.608      ;
; 1.287 ; register2130:inst2|12                                                                                     ; register2130:inst3|12 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.615      ;
; 1.354 ; register2130:inst1|14                                                                                     ; register2130:inst3|14 ; clk1         ; clk4        ; 0.000        ; 0.072      ; 1.678      ;
; 1.362 ; register2130:inst1|16                                                                                     ; register2130:inst3|16 ; clk1         ; clk4        ; 0.000        ; 0.075      ; 1.689      ;
; 1.368 ; register2130:inst1|18                                                                                     ; register2130:inst3|18 ; clk1         ; clk4        ; 0.000        ; 0.075      ; 1.695      ;
; 1.415 ; register2130:inst2|19                                                                                     ; register2130:inst3|19 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.743      ;
; 1.416 ; register2130:inst1|12                                                                                     ; register2130:inst3|12 ; clk1         ; clk4        ; 0.000        ; 0.072      ; 1.740      ;
; 1.418 ; register2130:inst2|17                                                                                     ; register2130:inst3|17 ; clk2         ; clk4        ; 0.000        ; 0.076      ; 1.746      ;
; 1.442 ; register2130:inst1|13                                                                                     ; register2130:inst3|13 ; clk1         ; clk4        ; 0.000        ; 0.072      ; 1.766      ;
; 1.470 ; register2130:inst1|17                                                                                     ; register2130:inst3|17 ; clk1         ; clk4        ; 0.000        ; 0.075      ; 1.797      ;
; 1.585 ; register2130:inst1|15                                                                                     ; register2130:inst3|15 ; clk1         ; clk4        ; 0.000        ; 0.072      ; 1.909      ;
; 1.603 ; register2130:inst1|19                                                                                     ; register2130:inst3|19 ; clk1         ; clk4        ; 0.000        ; 0.075      ; 1.930      ;
; 4.707 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|19 ; clk3         ; clk4        ; 0.000        ; -0.292     ; 4.667      ;
; 4.885 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|17 ; clk3         ; clk4        ; 0.000        ; -0.292     ; 4.845      ;
; 5.278 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|18 ; clk3         ; clk4        ; 0.000        ; -0.292     ; 5.238      ;
; 5.279 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|16 ; clk3         ; clk4        ; 0.000        ; -0.292     ; 5.239      ;
; 5.354 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|15 ; clk3         ; clk4        ; 0.000        ; -0.297     ; 5.309      ;
; 5.375 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|13 ; clk3         ; clk4        ; 0.000        ; -0.297     ; 5.330      ;
; 5.429 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|12 ; clk3         ; clk4        ; 0.000        ; -0.297     ; 5.384      ;
; 5.572 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|14 ; clk3         ; clk4        ; 0.000        ; -0.297     ; 5.527      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 173.94 MHz ; 173.94 MHz      ; clk3       ;                                                               ;
; 507.36 MHz ; 250.0 MHz       ; clk1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 560.85 MHz ; 250.0 MHz       ; clk2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk4  ; -4.955 ; -36.896           ;
; clk2  ; -4.753 ; -35.302           ;
; clk1  ; -4.751 ; -35.294           ;
; clk3  ; -4.749 ; -5.439            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk3  ; 0.779 ; 0.000             ;
; clk1  ; 0.810 ; 0.000             ;
; clk2  ; 0.870 ; 0.000             ;
; clk4  ; 0.989 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk3  ; -3.201 ; -12.603                         ;
; clk1  ; -3.000 ; -14.896                         ;
; clk2  ; -3.000 ; -14.896                         ;
; clk4  ; -3.000 ; -14.896                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk4'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -4.955 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|14 ; clk3         ; clk4        ; 1.000        ; -0.448     ; 5.489      ;
; -4.856 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|12 ; clk3         ; clk4        ; 1.000        ; -0.448     ; 5.390      ;
; -4.775 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|15 ; clk3         ; clk4        ; 1.000        ; -0.448     ; 5.309      ;
; -4.751 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|13 ; clk3         ; clk4        ; 1.000        ; -0.448     ; 5.285      ;
; -4.624 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|18 ; clk3         ; clk4        ; 1.000        ; -0.443     ; 5.163      ;
; -4.623 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|16 ; clk3         ; clk4        ; 1.000        ; -0.443     ; 5.162      ;
; -4.225 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|17 ; clk3         ; clk4        ; 1.000        ; -0.443     ; 4.764      ;
; -4.087 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|19 ; clk3         ; clk4        ; 1.000        ; -0.443     ; 4.626      ;
; -1.133 ; register2130:inst1|19                                                                                     ; register2130:inst3|19 ; clk1         ; clk4        ; 1.000        ; -0.121     ; 1.994      ;
; -1.111 ; register2130:inst1|15                                                                                     ; register2130:inst3|15 ; clk1         ; clk4        ; 1.000        ; -0.123     ; 1.970      ;
; -1.002 ; register2130:inst1|17                                                                                     ; register2130:inst3|17 ; clk1         ; clk4        ; 1.000        ; -0.121     ; 1.863      ;
; -0.963 ; register2130:inst1|13                                                                                     ; register2130:inst3|13 ; clk1         ; clk4        ; 1.000        ; -0.123     ; 1.822      ;
; -0.899 ; register2130:inst2|19                                                                                     ; register2130:inst3|19 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.760      ;
; -0.869 ; register2130:inst1|18                                                                                     ; register2130:inst3|18 ; clk1         ; clk4        ; 1.000        ; -0.121     ; 1.730      ;
; -0.863 ; register2130:inst1|12                                                                                     ; register2130:inst3|12 ; clk1         ; clk4        ; 1.000        ; -0.123     ; 1.722      ;
; -0.862 ; register2130:inst1|16                                                                                     ; register2130:inst3|16 ; clk1         ; clk4        ; 1.000        ; -0.121     ; 1.723      ;
; -0.858 ; register2130:inst2|17                                                                                     ; register2130:inst3|17 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.719      ;
; -0.853 ; register2130:inst1|14                                                                                     ; register2130:inst3|14 ; clk1         ; clk4        ; 1.000        ; -0.123     ; 1.712      ;
; -0.726 ; register2130:inst2|12                                                                                     ; register2130:inst3|12 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.587      ;
; -0.720 ; register2130:inst2|13                                                                                     ; register2130:inst3|13 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.581      ;
; -0.601 ; register2130:inst2|18                                                                                     ; register2130:inst3|18 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.462      ;
; -0.597 ; register2130:inst2|16                                                                                     ; register2130:inst3|16 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.458      ;
; -0.597 ; register2130:inst2|15                                                                                     ; register2130:inst3|15 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.458      ;
; -0.585 ; register2130:inst2|14                                                                                     ; register2130:inst3|14 ; clk2         ; clk4        ; 1.000        ; -0.121     ; 1.446      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -4.753 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|12 ; clk3         ; clk2        ; 1.000        ; -0.420     ; 5.315      ;
; -4.724 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|14 ; clk3         ; clk2        ; 1.000        ; -0.420     ; 5.286      ;
; -4.655 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|13 ; clk3         ; clk2        ; 1.000        ; -0.420     ; 5.217      ;
; -4.504 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|15 ; clk3         ; clk2        ; 1.000        ; -0.420     ; 5.066      ;
; -4.382 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|16 ; clk3         ; clk2        ; 1.000        ; -0.415     ; 4.949      ;
; -4.379 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|18 ; clk3         ; clk2        ; 1.000        ; -0.415     ; 4.946      ;
; -3.956 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|19 ; clk3         ; clk2        ; 1.000        ; -0.415     ; 4.523      ;
; -3.949 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|17 ; clk3         ; clk2        ; 1.000        ; -0.415     ; 4.516      ;
; -1.015 ; register2130:inst1|19                                                                                     ; register2130:inst2|19 ; clk1         ; clk2        ; 1.000        ; -0.093     ; 1.904      ;
; -0.867 ; register2130:inst1|13                                                                                     ; register2130:inst2|13 ; clk1         ; clk2        ; 1.000        ; -0.095     ; 1.754      ;
; -0.840 ; register2130:inst1|15                                                                                     ; register2130:inst2|15 ; clk1         ; clk2        ; 1.000        ; -0.095     ; 1.727      ;
; -0.834 ; register2130:inst1|12                                                                                     ; register2130:inst2|12 ; clk1         ; clk2        ; 1.000        ; -0.095     ; 1.721      ;
; -0.783 ; register2130:inst2|19                                                                                     ; register2130:inst2|19 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.714      ;
; -0.726 ; register2130:inst1|17                                                                                     ; register2130:inst2|17 ; clk1         ; clk2        ; 1.000        ; -0.093     ; 1.615      ;
; -0.666 ; register2130:inst1|18                                                                                     ; register2130:inst2|18 ; clk1         ; clk2        ; 1.000        ; -0.093     ; 1.555      ;
; -0.664 ; register2130:inst1|14                                                                                     ; register2130:inst2|14 ; clk1         ; clk2        ; 1.000        ; -0.095     ; 1.551      ;
; -0.661 ; register2130:inst1|16                                                                                     ; register2130:inst2|16 ; clk1         ; clk2        ; 1.000        ; -0.093     ; 1.550      ;
; -0.641 ; register2130:inst2|13                                                                                     ; register2130:inst2|13 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.572      ;
; -0.639 ; register2130:inst2|12                                                                                     ; register2130:inst2|12 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.570      ;
; -0.576 ; register2130:inst2|17                                                                                     ; register2130:inst2|17 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.507      ;
; -0.314 ; register2130:inst2|18                                                                                     ; register2130:inst2|18 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.245      ;
; -0.314 ; register2130:inst2|16                                                                                     ; register2130:inst2|16 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.245      ;
; -0.312 ; register2130:inst2|14                                                                                     ; register2130:inst2|14 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.243      ;
; -0.284 ; register2130:inst2|15                                                                                     ; register2130:inst2|15 ; clk2         ; clk2        ; 1.000        ; -0.071     ; 1.215      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -4.751 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|12 ; clk3         ; clk1        ; 1.000        ; -0.418     ; 5.315      ;
; -4.722 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|14 ; clk3         ; clk1        ; 1.000        ; -0.418     ; 5.286      ;
; -4.652 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|13 ; clk3         ; clk1        ; 1.000        ; -0.418     ; 5.216      ;
; -4.505 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|15 ; clk3         ; clk1        ; 1.000        ; -0.418     ; 5.069      ;
; -4.381 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|18 ; clk3         ; clk1        ; 1.000        ; -0.415     ; 4.948      ;
; -4.379 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|16 ; clk3         ; clk1        ; 1.000        ; -0.415     ; 4.946      ;
; -3.954 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|19 ; clk3         ; clk1        ; 1.000        ; -0.415     ; 4.521      ;
; -3.950 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|17 ; clk3         ; clk1        ; 1.000        ; -0.415     ; 4.517      ;
; -0.971 ; register2130:inst1|19                                                                                     ; register2130:inst1|19 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.902      ;
; -0.823 ; register2130:inst2|19                                                                                     ; register2130:inst1|19 ; clk2         ; clk1        ; 1.000        ; -0.093     ; 1.712      ;
; -0.822 ; register2130:inst1|13                                                                                     ; register2130:inst1|13 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.753      ;
; -0.799 ; register2130:inst1|15                                                                                     ; register2130:inst1|15 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.730      ;
; -0.791 ; register2130:inst1|12                                                                                     ; register2130:inst1|12 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.722      ;
; -0.685 ; register2130:inst1|17                                                                                     ; register2130:inst1|17 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.616      ;
; -0.680 ; register2130:inst2|12                                                                                     ; register2130:inst1|12 ; clk2         ; clk1        ; 1.000        ; -0.091     ; 1.571      ;
; -0.679 ; register2130:inst2|13                                                                                     ; register2130:inst1|13 ; clk2         ; clk1        ; 1.000        ; -0.091     ; 1.570      ;
; -0.625 ; register2130:inst1|18                                                                                     ; register2130:inst1|18 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.556      ;
; -0.620 ; register2130:inst2|17                                                                                     ; register2130:inst1|17 ; clk2         ; clk1        ; 1.000        ; -0.093     ; 1.509      ;
; -0.619 ; register2130:inst1|14                                                                                     ; register2130:inst1|14 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.550      ;
; -0.616 ; register2130:inst1|16                                                                                     ; register2130:inst1|16 ; clk1         ; clk1        ; 1.000        ; -0.071     ; 1.547      ;
; -0.358 ; register2130:inst2|18                                                                                     ; register2130:inst1|18 ; clk2         ; clk1        ; 1.000        ; -0.093     ; 1.247      ;
; -0.353 ; register2130:inst2|16                                                                                     ; register2130:inst1|16 ; clk2         ; clk1        ; 1.000        ; -0.093     ; 1.242      ;
; -0.352 ; register2130:inst2|14                                                                                     ; register2130:inst1|14 ; clk2         ; clk1        ; 1.000        ; -0.091     ; 1.243      ;
; -0.327 ; register2130:inst2|15                                                                                     ; register2130:inst1|15 ; clk2         ; clk1        ; 1.000        ; -0.091     ; 1.218      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk3'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.749 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.035     ; 5.753      ;
; -0.953 ; register2130:inst1|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.239      ; 2.211      ;
; -0.885 ; register2130:inst1|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.242      ; 2.146      ;
; -0.786 ; register2130:inst1|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.239      ; 2.044      ;
; -0.763 ; register2130:inst1|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.242      ; 2.024      ;
; -0.719 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.977      ;
; -0.715 ; register2130:inst1|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.242      ; 1.976      ;
; -0.690 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.234      ; 1.943      ;
; -0.680 ; register2130:inst1|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.239      ; 1.938      ;
; -0.677 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.234      ; 1.930      ;
; -0.674 ; register2130:inst1|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.239      ; 1.932      ;
; -0.672 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.234      ; 1.925      ;
; -0.656 ; register2130:inst1|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.242      ; 1.917      ;
; -0.654 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.234      ; 1.907      ;
; -0.648 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.906      ;
; -0.642 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.900      ;
; -0.612 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.870      ;
; -0.600 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.858      ;
; -0.520 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.244      ; 1.783      ;
; -0.519 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.244      ; 1.782      ;
; -0.496 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.754      ;
; -0.447 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.244      ; 1.710      ;
; -0.415 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.673      ;
; -0.406 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.239      ; 1.664      ;
; -0.371 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.244      ; 1.634      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.779 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.426      ; 1.475      ;
; 0.805 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.420      ; 1.495      ;
; 0.813 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.421      ; 1.504      ;
; 0.846 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.421      ; 1.537      ;
; 0.853 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.426      ; 1.549      ;
; 0.918 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.420      ; 1.608      ;
; 0.929 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.420      ; 1.619      ;
; 0.957 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.426      ; 1.653      ;
; 0.959 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.426      ; 1.655      ;
; 0.964 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.420      ; 1.654      ;
; 0.996 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.415      ; 1.681      ;
; 0.997 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.415      ; 1.682      ;
; 0.998 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.415      ; 1.683      ;
; 1.018 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.415      ; 1.703      ;
; 1.053 ; register2130:inst1|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.421      ; 1.744      ;
; 1.072 ; register2130:inst1|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.424      ; 1.766      ;
; 1.082 ; register2130:inst1|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.421      ; 1.773      ;
; 1.083 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.421      ; 1.774      ;
; 1.093 ; register2130:inst1|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.424      ; 1.787      ;
; 1.116 ; register2130:inst1|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.424      ; 1.810      ;
; 1.130 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.421      ; 1.821      ;
; 1.135 ; register2130:inst1|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.421      ; 1.826      ;
; 1.240 ; register2130:inst1|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.424      ; 1.934      ;
; 1.333 ; register2130:inst1|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.421      ; 2.024      ;
; 4.189 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.046      ; 4.465      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.810 ; register2130:inst2|15                                                                                     ; register2130:inst1|15 ; clk2         ; clk1        ; 0.000        ; 0.095      ; 1.140      ;
; 0.834 ; register2130:inst2|14                                                                                     ; register2130:inst1|14 ; clk2         ; clk1        ; 0.000        ; 0.095      ; 1.164      ;
; 0.835 ; register2130:inst2|16                                                                                     ; register2130:inst1|16 ; clk2         ; clk1        ; 0.000        ; 0.093      ; 1.163      ;
; 0.841 ; register2130:inst2|18                                                                                     ; register2130:inst1|18 ; clk2         ; clk1        ; 0.000        ; 0.093      ; 1.169      ;
; 1.077 ; register2130:inst2|17                                                                                     ; register2130:inst1|17 ; clk2         ; clk1        ; 0.000        ; 0.093      ; 1.405      ;
; 1.112 ; register2130:inst2|13                                                                                     ; register2130:inst1|13 ; clk2         ; clk1        ; 0.000        ; 0.095      ; 1.442      ;
; 1.113 ; register2130:inst2|12                                                                                     ; register2130:inst1|12 ; clk2         ; clk1        ; 0.000        ; 0.095      ; 1.443      ;
; 1.116 ; register2130:inst1|16                                                                                     ; register2130:inst1|16 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.382      ;
; 1.118 ; register2130:inst1|14                                                                                     ; register2130:inst1|14 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.384      ;
; 1.124 ; register2130:inst1|18                                                                                     ; register2130:inst1|18 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.390      ;
; 1.211 ; register2130:inst2|19                                                                                     ; register2130:inst1|19 ; clk2         ; clk1        ; 0.000        ; 0.093      ; 1.539      ;
; 1.218 ; register2130:inst1|17                                                                                     ; register2130:inst1|17 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.484      ;
; 1.292 ; register2130:inst1|12                                                                                     ; register2130:inst1|12 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.558      ;
; 1.333 ; register2130:inst1|15                                                                                     ; register2130:inst1|15 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.599      ;
; 1.380 ; register2130:inst1|13                                                                                     ; register2130:inst1|13 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.646      ;
; 1.519 ; register2130:inst1|19                                                                                     ; register2130:inst1|19 ; clk1         ; clk1        ; 0.000        ; 0.071      ; 1.785      ;
; 4.219 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|17 ; clk3         ; clk1        ; 0.000        ; -0.234     ; 4.220      ;
; 4.225 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|19 ; clk3         ; clk1        ; 0.000        ; -0.234     ; 4.226      ;
; 4.585 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|16 ; clk3         ; clk1        ; 0.000        ; -0.234     ; 4.586      ;
; 4.587 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|18 ; clk3         ; clk1        ; 0.000        ; -0.234     ; 4.588      ;
; 4.639 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|15 ; clk3         ; clk1        ; 0.000        ; -0.237     ; 4.637      ;
; 4.842 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|13 ; clk3         ; clk1        ; 0.000        ; -0.237     ; 4.840      ;
; 4.864 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|14 ; clk3         ; clk1        ; 0.000        ; -0.237     ; 4.862      ;
; 4.896 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|12 ; clk3         ; clk1        ; 0.000        ; -0.237     ; 4.894      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.870 ; register2130:inst2|15                                                                                     ; register2130:inst2|15 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.136      ;
; 0.898 ; register2130:inst2|14                                                                                     ; register2130:inst2|14 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.164      ;
; 0.899 ; register2130:inst2|16                                                                                     ; register2130:inst2|16 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.165      ;
; 0.901 ; register2130:inst2|18                                                                                     ; register2130:inst2|18 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.167      ;
; 1.056 ; register2130:inst1|16                                                                                     ; register2130:inst2|16 ; clk1         ; clk2        ; 0.000        ; 0.093      ; 1.384      ;
; 1.059 ; register2130:inst1|14                                                                                     ; register2130:inst2|14 ; clk1         ; clk2        ; 0.000        ; 0.091      ; 1.385      ;
; 1.060 ; register2130:inst1|18                                                                                     ; register2130:inst2|18 ; clk1         ; clk2        ; 0.000        ; 0.093      ; 1.388      ;
; 1.138 ; register2130:inst2|17                                                                                     ; register2130:inst2|17 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.404      ;
; 1.155 ; register2130:inst1|17                                                                                     ; register2130:inst2|17 ; clk1         ; clk2        ; 0.000        ; 0.093      ; 1.483      ;
; 1.176 ; register2130:inst2|12                                                                                     ; register2130:inst2|12 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.442      ;
; 1.178 ; register2130:inst2|13                                                                                     ; register2130:inst2|13 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.444      ;
; 1.231 ; register2130:inst1|12                                                                                     ; register2130:inst2|12 ; clk1         ; clk2        ; 0.000        ; 0.091      ; 1.557      ;
; 1.269 ; register2130:inst1|15                                                                                     ; register2130:inst2|15 ; clk1         ; clk2        ; 0.000        ; 0.091      ; 1.595      ;
; 1.274 ; register2130:inst2|19                                                                                     ; register2130:inst2|19 ; clk2         ; clk2        ; 0.000        ; 0.071      ; 1.540      ;
; 1.322 ; register2130:inst1|13                                                                                     ; register2130:inst2|13 ; clk1         ; clk2        ; 0.000        ; 0.091      ; 1.648      ;
; 1.459 ; register2130:inst1|19                                                                                     ; register2130:inst2|19 ; clk1         ; clk2        ; 0.000        ; 0.093      ; 1.787      ;
; 4.218 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|17 ; clk3         ; clk2        ; 0.000        ; -0.234     ; 4.219      ;
; 4.227 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|19 ; clk3         ; clk2        ; 0.000        ; -0.234     ; 4.228      ;
; 4.585 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|18 ; clk3         ; clk2        ; 0.000        ; -0.234     ; 4.586      ;
; 4.587 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|16 ; clk3         ; clk2        ; 0.000        ; -0.234     ; 4.588      ;
; 4.637 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|15 ; clk3         ; clk2        ; 0.000        ; -0.239     ; 4.633      ;
; 4.846 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|13 ; clk3         ; clk2        ; 0.000        ; -0.239     ; 4.842      ;
; 4.866 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|14 ; clk3         ; clk2        ; 0.000        ; -0.239     ; 4.862      ;
; 4.897 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|12 ; clk3         ; clk2        ; 0.000        ; -0.239     ; 4.893      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk4'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.989 ; register2130:inst2|15                                                                                     ; register2130:inst3|15 ; clk2         ; clk4        ; 0.000        ; 0.065      ; 1.289      ;
; 0.989 ; register2130:inst2|14                                                                                     ; register2130:inst3|14 ; clk2         ; clk4        ; 0.000        ; 0.065      ; 1.289      ;
; 1.008 ; register2130:inst2|16                                                                                     ; register2130:inst3|16 ; clk2         ; clk4        ; 0.000        ; 0.066      ; 1.309      ;
; 1.009 ; register2130:inst2|18                                                                                     ; register2130:inst3|18 ; clk2         ; clk4        ; 0.000        ; 0.066      ; 1.310      ;
; 1.153 ; register2130:inst2|12                                                                                     ; register2130:inst3|12 ; clk2         ; clk4        ; 0.000        ; 0.065      ; 1.453      ;
; 1.157 ; register2130:inst2|13                                                                                     ; register2130:inst3|13 ; clk2         ; clk4        ; 0.000        ; 0.065      ; 1.457      ;
; 1.229 ; register2130:inst1|14                                                                                     ; register2130:inst3|14 ; clk1         ; clk4        ; 0.000        ; 0.063      ; 1.527      ;
; 1.244 ; register2130:inst1|16                                                                                     ; register2130:inst3|16 ; clk1         ; clk4        ; 0.000        ; 0.066      ; 1.545      ;
; 1.249 ; register2130:inst1|18                                                                                     ; register2130:inst3|18 ; clk1         ; clk4        ; 0.000        ; 0.066      ; 1.550      ;
; 1.268 ; register2130:inst1|12                                                                                     ; register2130:inst3|12 ; clk1         ; clk4        ; 0.000        ; 0.063      ; 1.566      ;
; 1.271 ; register2130:inst2|19                                                                                     ; register2130:inst3|19 ; clk2         ; clk4        ; 0.000        ; 0.066      ; 1.572      ;
; 1.289 ; register2130:inst2|17                                                                                     ; register2130:inst3|17 ; clk2         ; clk4        ; 0.000        ; 0.066      ; 1.590      ;
; 1.314 ; register2130:inst1|13                                                                                     ; register2130:inst3|13 ; clk1         ; clk4        ; 0.000        ; 0.063      ; 1.612      ;
; 1.341 ; register2130:inst1|17                                                                                     ; register2130:inst3|17 ; clk1         ; clk4        ; 0.000        ; 0.066      ; 1.642      ;
; 1.450 ; register2130:inst1|15                                                                                     ; register2130:inst3|15 ; clk1         ; clk4        ; 0.000        ; 0.063      ; 1.748      ;
; 1.474 ; register2130:inst1|19                                                                                     ; register2130:inst3|19 ; clk1         ; clk4        ; 0.000        ; 0.066      ; 1.775      ;
; 4.242 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|19 ; clk3         ; clk4        ; 0.000        ; -0.261     ; 4.216      ;
; 4.404 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|17 ; clk3         ; clk4        ; 0.000        ; -0.261     ; 4.378      ;
; 4.755 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|18 ; clk3         ; clk4        ; 0.000        ; -0.261     ; 4.729      ;
; 4.758 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|16 ; clk3         ; clk4        ; 0.000        ; -0.261     ; 4.732      ;
; 4.818 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|15 ; clk3         ; clk4        ; 0.000        ; -0.267     ; 4.786      ;
; 4.838 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|13 ; clk3         ; clk4        ; 0.000        ; -0.267     ; 4.806      ;
; 4.888 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|12 ; clk3         ; clk4        ; 0.000        ; -0.267     ; 4.856      ;
; 5.019 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|14 ; clk3         ; clk4        ; 0.000        ; -0.267     ; 4.987      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk4  ; -1.612 ; -11.620           ;
; clk1  ; -1.521 ; -10.927           ;
; clk2  ; -1.520 ; -10.932           ;
; clk3  ; -1.502 ; -1.502            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk3  ; 0.306 ; 0.000             ;
; clk1  ; 0.318 ; 0.000             ;
; clk2  ; 0.370 ; 0.000             ;
; clk4  ; 0.427 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk1  ; -3.000 ; -11.456                         ;
; clk2  ; -3.000 ; -11.452                         ;
; clk4  ; -3.000 ; -11.444                         ;
; clk3  ; -3.000 ; -6.355                          ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk4'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.612 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|14 ; clk3         ; clk4        ; 1.000        ; -0.247     ; 2.332      ;
; -1.559 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|15 ; clk3         ; clk4        ; 1.000        ; -0.247     ; 2.279      ;
; -1.553 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|12 ; clk3         ; clk4        ; 1.000        ; -0.247     ; 2.273      ;
; -1.546 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|13 ; clk3         ; clk4        ; 1.000        ; -0.247     ; 2.266      ;
; -1.445 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|18 ; clk3         ; clk4        ; 1.000        ; -0.246     ; 2.166      ;
; -1.445 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|16 ; clk3         ; clk4        ; 1.000        ; -0.246     ; 2.166      ;
; -1.268 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|17 ; clk3         ; clk4        ; 1.000        ; -0.246     ; 1.989      ;
; -1.192 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|19 ; clk3         ; clk4        ; 1.000        ; -0.246     ; 1.913      ;
; -0.018 ; register2130:inst1|19                                                                                     ; register2130:inst3|19 ; clk1         ; clk4        ; 1.000        ; -0.082     ; 0.903      ;
; -0.017 ; register2130:inst1|15                                                                                     ; register2130:inst3|15 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.901      ;
; 0.046  ; register2130:inst1|17                                                                                     ; register2130:inst3|17 ; clk1         ; clk4        ; 1.000        ; -0.082     ; 0.839      ;
; 0.055  ; register2130:inst1|18                                                                                     ; register2130:inst3|18 ; clk1         ; clk4        ; 1.000        ; -0.082     ; 0.830      ;
; 0.058  ; register2130:inst2|19                                                                                     ; register2130:inst3|19 ; clk2         ; clk4        ; 1.000        ; -0.082     ; 0.827      ;
; 0.059  ; register2130:inst1|13                                                                                     ; register2130:inst3|13 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.825      ;
; 0.062  ; register2130:inst1|16                                                                                     ; register2130:inst3|16 ; clk1         ; clk4        ; 1.000        ; -0.082     ; 0.823      ;
; 0.067  ; register2130:inst1|12                                                                                     ; register2130:inst3|12 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.817      ;
; 0.068  ; register2130:inst2|17                                                                                     ; register2130:inst3|17 ; clk2         ; clk4        ; 1.000        ; -0.082     ; 0.817      ;
; 0.069  ; register2130:inst1|14                                                                                     ; register2130:inst3|14 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.815      ;
; 0.150  ; register2130:inst2|13                                                                                     ; register2130:inst3|13 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.736      ;
; 0.153  ; register2130:inst2|12                                                                                     ; register2130:inst3|12 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.733      ;
; 0.212  ; register2130:inst2|18                                                                                     ; register2130:inst3|18 ; clk2         ; clk4        ; 1.000        ; -0.082     ; 0.673      ;
; 0.215  ; register2130:inst2|16                                                                                     ; register2130:inst3|16 ; clk2         ; clk4        ; 1.000        ; -0.082     ; 0.670      ;
; 0.223  ; register2130:inst2|15                                                                                     ; register2130:inst3|15 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.663      ;
; 0.226  ; register2130:inst2|14                                                                                     ; register2130:inst3|14 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.660      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.521 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|12 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 2.274      ;
; -1.509 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|13 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 2.262      ;
; -1.505 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|14 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 2.258      ;
; -1.436 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|15 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 2.189      ;
; -1.332 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|18 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 2.085      ;
; -1.330 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|16 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 2.083      ;
; -1.150 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|19 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 1.903      ;
; -1.144 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|17 ; clk3         ; clk1        ; 1.000        ; -0.214     ; 1.897      ;
; 0.058  ; register2130:inst1|19                                                                                     ; register2130:inst1|19 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.893      ;
; 0.100  ; register2130:inst2|19                                                                                     ; register2130:inst1|19 ; clk2         ; clk1        ; 1.000        ; -0.050     ; 0.817      ;
; 0.130  ; register2130:inst1|13                                                                                     ; register2130:inst1|13 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.821      ;
; 0.133  ; register2130:inst1|12                                                                                     ; register2130:inst1|12 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.818      ;
; 0.140  ; register2130:inst1|15                                                                                     ; register2130:inst1|15 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.811      ;
; 0.185  ; register2130:inst2|12                                                                                     ; register2130:inst1|12 ; clk2         ; clk1        ; 1.000        ; -0.048     ; 0.734      ;
; 0.187  ; register2130:inst2|13                                                                                     ; register2130:inst1|13 ; clk2         ; clk1        ; 1.000        ; -0.048     ; 0.732      ;
; 0.192  ; register2130:inst2|17                                                                                     ; register2130:inst1|17 ; clk2         ; clk1        ; 1.000        ; -0.050     ; 0.725      ;
; 0.202  ; register2130:inst1|18                                                                                     ; register2130:inst1|18 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.749      ;
; 0.204  ; register2130:inst1|17                                                                                     ; register2130:inst1|17 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.747      ;
; 0.210  ; register2130:inst1|14                                                                                     ; register2130:inst1|14 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.741      ;
; 0.211  ; register2130:inst1|16                                                                                     ; register2130:inst1|16 ; clk1         ; clk1        ; 1.000        ; -0.036     ; 0.740      ;
; 0.325  ; register2130:inst2|18                                                                                     ; register2130:inst1|18 ; clk2         ; clk1        ; 1.000        ; -0.050     ; 0.592      ;
; 0.330  ; register2130:inst2|16                                                                                     ; register2130:inst1|16 ; clk2         ; clk1        ; 1.000        ; -0.050     ; 0.587      ;
; 0.333  ; register2130:inst2|14                                                                                     ; register2130:inst1|14 ; clk2         ; clk1        ; 1.000        ; -0.048     ; 0.586      ;
; 0.346  ; register2130:inst2|15                                                                                     ; register2130:inst1|15 ; clk2         ; clk1        ; 1.000        ; -0.048     ; 0.573      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.520 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|12 ; clk3         ; clk2        ; 1.000        ; -0.215     ; 2.272      ;
; -1.514 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|13 ; clk3         ; clk2        ; 1.000        ; -0.215     ; 2.266      ;
; -1.506 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|14 ; clk3         ; clk2        ; 1.000        ; -0.215     ; 2.258      ;
; -1.433 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|15 ; clk3         ; clk2        ; 1.000        ; -0.215     ; 2.185      ;
; -1.333 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|16 ; clk3         ; clk2        ; 1.000        ; -0.214     ; 2.086      ;
; -1.331 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|18 ; clk3         ; clk2        ; 1.000        ; -0.214     ; 2.084      ;
; -1.152 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|19 ; clk3         ; clk2        ; 1.000        ; -0.214     ; 1.905      ;
; -1.143 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|17 ; clk3         ; clk2        ; 1.000        ; -0.214     ; 1.896      ;
; 0.022  ; register2130:inst1|19                                                                                     ; register2130:inst2|19 ; clk1         ; clk2        ; 1.000        ; -0.050     ; 0.895      ;
; 0.091  ; register2130:inst1|13                                                                                     ; register2130:inst2|13 ; clk1         ; clk2        ; 1.000        ; -0.051     ; 0.825      ;
; 0.100  ; register2130:inst1|12                                                                                     ; register2130:inst2|12 ; clk1         ; clk2        ; 1.000        ; -0.051     ; 0.816      ;
; 0.109  ; register2130:inst1|15                                                                                     ; register2130:inst2|15 ; clk1         ; clk2        ; 1.000        ; -0.051     ; 0.807      ;
; 0.132  ; register2130:inst2|19                                                                                     ; register2130:inst2|19 ; clk2         ; clk2        ; 1.000        ; -0.036     ; 0.819      ;
; 0.169  ; register2130:inst1|18                                                                                     ; register2130:inst2|18 ; clk1         ; clk2        ; 1.000        ; -0.050     ; 0.748      ;
; 0.171  ; register2130:inst1|17                                                                                     ; register2130:inst2|17 ; clk1         ; clk2        ; 1.000        ; -0.050     ; 0.746      ;
; 0.174  ; register2130:inst1|16                                                                                     ; register2130:inst2|16 ; clk1         ; clk2        ; 1.000        ; -0.050     ; 0.743      ;
; 0.175  ; register2130:inst1|14                                                                                     ; register2130:inst2|14 ; clk1         ; clk2        ; 1.000        ; -0.051     ; 0.741      ;
; 0.216  ; register2130:inst2|13                                                                                     ; register2130:inst2|13 ; clk2         ; clk2        ; 1.000        ; -0.035     ; 0.736      ;
; 0.220  ; register2130:inst2|12                                                                                     ; register2130:inst2|12 ; clk2         ; clk2        ; 1.000        ; -0.035     ; 0.732      ;
; 0.227  ; register2130:inst2|17                                                                                     ; register2130:inst2|17 ; clk2         ; clk2        ; 1.000        ; -0.036     ; 0.724      ;
; 0.360  ; register2130:inst2|18                                                                                     ; register2130:inst2|18 ; clk2         ; clk2        ; 1.000        ; -0.036     ; 0.591      ;
; 0.361  ; register2130:inst2|16                                                                                     ; register2130:inst2|16 ; clk2         ; clk2        ; 1.000        ; -0.036     ; 0.590      ;
; 0.366  ; register2130:inst2|14                                                                                     ; register2130:inst2|14 ; clk2         ; clk2        ; 1.000        ; -0.035     ; 0.586      ;
; 0.383  ; register2130:inst2|15                                                                                     ; register2130:inst2|15 ; clk2         ; clk2        ; 1.000        ; -0.035     ; 0.569      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk3'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.502 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.027     ; 2.484      ;
; 0.043  ; register2130:inst1|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 1.056      ;
; 0.089  ; register2130:inst1|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 1.010      ;
; 0.119  ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.110      ; 0.980      ;
; 0.132  ; register2130:inst1|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 0.967      ;
; 0.136  ; register2130:inst1|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 0.963      ;
; 0.143  ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.107      ; 0.953      ;
; 0.147  ; register2130:inst1|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 0.952      ;
; 0.153  ; register2130:inst1|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 0.946      ;
; 0.155  ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.107      ; 0.941      ;
; 0.161  ; register2130:inst1|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 0.938      ;
; 0.165  ; register2130:inst1|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.110      ; 0.934      ;
; 0.169  ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.110      ; 0.930      ;
; 0.175  ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.107      ; 0.921      ;
; 0.180  ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.107      ; 0.916      ;
; 0.183  ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.109      ; 0.915      ;
; 0.209  ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.109      ; 0.889      ;
; 0.214  ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.109      ; 0.884      ;
; 0.251  ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.112      ; 0.850      ;
; 0.252  ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.112      ; 0.849      ;
; 0.289  ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.110      ; 0.810      ;
; 0.289  ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.112      ; 0.812      ;
; 0.297  ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.109      ; 0.801      ;
; 0.310  ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.110      ; 0.789      ;
; 0.329  ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.112      ; 0.772      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.217      ; 0.667      ;
; 0.327 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.216      ; 0.687      ;
; 0.331 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.215      ; 0.690      ;
; 0.333 ; register2130:inst2|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.217      ; 0.694      ;
; 0.339 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.216      ; 0.699      ;
; 0.372 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.217      ; 0.733      ;
; 0.374 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.217      ; 0.735      ;
; 0.390 ; register2130:inst2|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.215      ; 0.749      ;
; 0.397 ; register2130:inst2|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.215      ; 0.756      ;
; 0.416 ; register2130:inst2|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.215      ; 0.775      ;
; 0.418 ; register2130:inst1|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.778      ;
; 0.420 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.214      ; 0.778      ;
; 0.423 ; register2130:inst1|14                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.783      ;
; 0.425 ; register2130:inst2|18                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.214      ; 0.783      ;
; 0.427 ; register2130:inst1|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.787      ;
; 0.428 ; register2130:inst1|12                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.788      ;
; 0.431 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.216      ; 0.791      ;
; 0.441 ; register2130:inst2|16                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.214      ; 0.799      ;
; 0.448 ; register2130:inst2|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.214      ; 0.806      ;
; 0.452 ; register2130:inst2|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.216      ; 0.812      ;
; 0.456 ; register2130:inst1|13                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.816      ;
; 0.472 ; register2130:inst1|17                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.832      ;
; 0.511 ; register2130:inst1|15                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.871      ;
; 0.549 ; register2130:inst1|19                                                                                     ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.216      ; 0.909      ;
; 1.724 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.032      ; 1.860      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; register2130:inst2|15                                                                                     ; register2130:inst1|15 ; clk2         ; clk1        ; 0.000        ; 0.051      ; 0.493      ;
; 0.330 ; register2130:inst2|14                                                                                     ; register2130:inst1|14 ; clk2         ; clk1        ; 0.000        ; 0.051      ; 0.505      ;
; 0.331 ; register2130:inst2|16                                                                                     ; register2130:inst1|16 ; clk2         ; clk1        ; 0.000        ; 0.050      ; 0.505      ;
; 0.336 ; register2130:inst2|18                                                                                     ; register2130:inst1|18 ; clk2         ; clk1        ; 0.000        ; 0.050      ; 0.510      ;
; 0.432 ; register2130:inst2|17                                                                                     ; register2130:inst1|17 ; clk2         ; clk1        ; 0.000        ; 0.050      ; 0.606      ;
; 0.450 ; register2130:inst2|13                                                                                     ; register2130:inst1|13 ; clk2         ; clk1        ; 0.000        ; 0.051      ; 0.625      ;
; 0.450 ; register2130:inst2|12                                                                                     ; register2130:inst1|12 ; clk2         ; clk1        ; 0.000        ; 0.051      ; 0.625      ;
; 0.473 ; register2130:inst1|16                                                                                     ; register2130:inst1|16 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; register2130:inst1|14                                                                                     ; register2130:inst1|14 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.594      ;
; 0.481 ; register2130:inst1|18                                                                                     ; register2130:inst1|18 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.601      ;
; 0.495 ; register2130:inst2|19                                                                                     ; register2130:inst1|19 ; clk2         ; clk1        ; 0.000        ; 0.050      ; 0.669      ;
; 0.527 ; register2130:inst1|17                                                                                     ; register2130:inst1|17 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.647      ;
; 0.558 ; register2130:inst1|12                                                                                     ; register2130:inst1|12 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.678      ;
; 0.577 ; register2130:inst1|15                                                                                     ; register2130:inst1|15 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.697      ;
; 0.588 ; register2130:inst1|13                                                                                     ; register2130:inst1|13 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.708      ;
; 0.646 ; register2130:inst1|19                                                                                     ; register2130:inst1|19 ; clk1         ; clk1        ; 0.000        ; 0.036      ; 0.766      ;
; 1.695 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|17 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 1.712      ;
; 1.700 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|19 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 1.717      ;
; 1.857 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|16 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 1.874      ;
; 1.861 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|18 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 1.878      ;
; 1.910 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|15 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 1.927      ;
; 1.991 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|13 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 2.008      ;
; 2.014 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|14 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 2.031      ;
; 2.026 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst1|12 ; clk3         ; clk1        ; 0.000        ; -0.107     ; 2.043      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.370 ; register2130:inst2|15                                                                                     ; register2130:inst2|15 ; clk2         ; clk2        ; 0.000        ; 0.035      ; 0.489      ;
; 0.387 ; register2130:inst2|14                                                                                     ; register2130:inst2|14 ; clk2         ; clk2        ; 0.000        ; 0.035      ; 0.506      ;
; 0.388 ; register2130:inst2|16                                                                                     ; register2130:inst2|16 ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.508      ;
; 0.389 ; register2130:inst2|18                                                                                     ; register2130:inst2|18 ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.509      ;
; 0.422 ; register2130:inst1|16                                                                                     ; register2130:inst2|16 ; clk1         ; clk2        ; 0.000        ; 0.050      ; 0.596      ;
; 0.423 ; register2130:inst1|14                                                                                     ; register2130:inst2|14 ; clk1         ; clk2        ; 0.000        ; 0.048      ; 0.595      ;
; 0.426 ; register2130:inst1|18                                                                                     ; register2130:inst2|18 ; clk1         ; clk2        ; 0.000        ; 0.050      ; 0.600      ;
; 0.472 ; register2130:inst1|17                                                                                     ; register2130:inst2|17 ; clk1         ; clk2        ; 0.000        ; 0.050      ; 0.646      ;
; 0.485 ; register2130:inst2|17                                                                                     ; register2130:inst2|17 ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.605      ;
; 0.505 ; register2130:inst2|12                                                                                     ; register2130:inst2|12 ; clk2         ; clk2        ; 0.000        ; 0.035      ; 0.624      ;
; 0.505 ; register2130:inst1|12                                                                                     ; register2130:inst2|12 ; clk1         ; clk2        ; 0.000        ; 0.048      ; 0.677      ;
; 0.507 ; register2130:inst2|13                                                                                     ; register2130:inst2|13 ; clk2         ; clk2        ; 0.000        ; 0.035      ; 0.626      ;
; 0.521 ; register2130:inst1|15                                                                                     ; register2130:inst2|15 ; clk1         ; clk2        ; 0.000        ; 0.048      ; 0.693      ;
; 0.537 ; register2130:inst1|13                                                                                     ; register2130:inst2|13 ; clk1         ; clk2        ; 0.000        ; 0.048      ; 0.709      ;
; 0.550 ; register2130:inst2|19                                                                                     ; register2130:inst2|19 ; clk2         ; clk2        ; 0.000        ; 0.036      ; 0.670      ;
; 0.593 ; register2130:inst1|19                                                                                     ; register2130:inst2|19 ; clk1         ; clk2        ; 0.000        ; 0.050      ; 0.767      ;
; 1.694 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|17 ; clk3         ; clk2        ; 0.000        ; -0.107     ; 1.711      ;
; 1.701 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|19 ; clk3         ; clk2        ; 0.000        ; -0.107     ; 1.718      ;
; 1.860 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|18 ; clk3         ; clk2        ; 0.000        ; -0.107     ; 1.877      ;
; 1.860 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|16 ; clk3         ; clk2        ; 0.000        ; -0.107     ; 1.877      ;
; 1.908 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|15 ; clk3         ; clk2        ; 0.000        ; -0.109     ; 1.923      ;
; 1.994 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|13 ; clk3         ; clk2        ; 0.000        ; -0.109     ; 2.009      ;
; 2.017 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|14 ; clk3         ; clk2        ; 0.000        ; -0.109     ; 2.032      ;
; 2.027 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst2|12 ; clk3         ; clk2        ; 0.000        ; -0.109     ; 2.042      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk4'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.427 ; register2130:inst2|15                                                                                     ; register2130:inst3|15 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.569      ;
; 0.428 ; register2130:inst2|14                                                                                     ; register2130:inst3|14 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.570      ;
; 0.433 ; register2130:inst2|16                                                                                     ; register2130:inst3|16 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.575      ;
; 0.436 ; register2130:inst2|18                                                                                     ; register2130:inst3|18 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.578      ;
; 0.489 ; register2130:inst2|13                                                                                     ; register2130:inst3|13 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.631      ;
; 0.490 ; register2130:inst2|12                                                                                     ; register2130:inst3|12 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.632      ;
; 0.518 ; register2130:inst1|14                                                                                     ; register2130:inst3|14 ; clk1         ; clk4        ; 0.000        ; 0.017      ; 0.659      ;
; 0.521 ; register2130:inst1|16                                                                                     ; register2130:inst3|16 ; clk1         ; clk4        ; 0.000        ; 0.018      ; 0.663      ;
; 0.527 ; register2130:inst1|18                                                                                     ; register2130:inst3|18 ; clk1         ; clk4        ; 0.000        ; 0.018      ; 0.669      ;
; 0.539 ; register2130:inst2|19                                                                                     ; register2130:inst3|19 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.681      ;
; 0.541 ; register2130:inst2|17                                                                                     ; register2130:inst3|17 ; clk2         ; clk4        ; 0.000        ; 0.018      ; 0.683      ;
; 0.544 ; register2130:inst1|12                                                                                     ; register2130:inst3|12 ; clk1         ; clk4        ; 0.000        ; 0.017      ; 0.685      ;
; 0.573 ; register2130:inst1|13                                                                                     ; register2130:inst3|13 ; clk1         ; clk4        ; 0.000        ; 0.017      ; 0.714      ;
; 0.582 ; register2130:inst1|17                                                                                     ; register2130:inst3|17 ; clk1         ; clk4        ; 0.000        ; 0.018      ; 0.724      ;
; 0.632 ; register2130:inst1|15                                                                                     ; register2130:inst3|15 ; clk1         ; clk4        ; 0.000        ; 0.017      ; 0.773      ;
; 0.636 ; register2130:inst1|19                                                                                     ; register2130:inst3|19 ; clk1         ; clk4        ; 0.000        ; 0.018      ; 0.778      ;
; 1.744 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|19 ; clk3         ; clk4        ; 0.000        ; -0.139     ; 1.729      ;
; 1.804 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|17 ; clk3         ; clk4        ; 0.000        ; -0.139     ; 1.789      ;
; 1.959 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|16 ; clk3         ; clk4        ; 0.000        ; -0.139     ; 1.944      ;
; 1.961 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|18 ; clk3         ; clk4        ; 0.000        ; -0.139     ; 1.946      ;
; 2.019 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|15 ; clk3         ; clk4        ; 0.000        ; -0.140     ; 2.003      ;
; 2.030 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|13 ; clk3         ; clk4        ; 0.000        ; -0.140     ; 2.014      ;
; 2.066 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|12 ; clk3         ; clk4        ; 0.000        ; -0.140     ; 2.050      ;
; 2.112 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; register2130:inst3|14 ; clk3         ; clk4        ; 0.000        ; -0.140     ; 2.096      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.444   ; 0.306 ; N/A      ; N/A     ; -3.201              ;
;  clk1            ; -5.253   ; 0.318 ; N/A      ; N/A     ; -3.000              ;
;  clk2            ; -5.255   ; 0.370 ; N/A      ; N/A     ; -3.000              ;
;  clk3            ; -5.175   ; 0.306 ; N/A      ; N/A     ; -3.201              ;
;  clk4            ; -5.444   ; 0.427 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -124.785 ; 0.0   ; 0.0      ; 0.0     ; -57.291             ;
;  clk1            ; -39.101  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  clk2            ; -39.120  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  clk3            ; -5.922   ; 0.000 ; N/A      ; N/A     ; -12.603             ;
;  clk4            ; -40.642  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; bus[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; we                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk1       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk3     ; 16       ; 0        ; 0        ; 0        ;
; clk3       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk1       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk3     ; 16       ; 0        ; 0        ; 0        ;
; clk3       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk1   ; clk1  ; Base ; Constrained ;
; clk2   ; clk2  ; Base ; Constrained ;
; clk3   ; clk3  ; Base ; Constrained ;
; clk4   ; clk4  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 21 13:52:47 2022
Info: Command: quartus_sta BUS2130 -c BUS2130
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BUS2130.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk3 clk3
    Info (332105): create_clock -period 1.000 -name clk2 clk2
    Info (332105): create_clock -period 1.000 -name clk1 clk1
    Info (332105): create_clock -period 1.000 -name clk4 clk4
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.444             -40.642 clk4 
    Info (332119):    -5.255             -39.120 clk2 
    Info (332119):    -5.253             -39.101 clk1 
    Info (332119):    -5.175              -5.922 clk3 
Info (332146): Worst-case hold slack is 0.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.847               0.000 clk3 
    Info (332119):     0.888               0.000 clk1 
    Info (332119):     0.954               0.000 clk2 
    Info (332119):     1.111               0.000 clk4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 clk3 
    Info (332119):    -3.000             -14.896 clk1 
    Info (332119):    -3.000             -14.896 clk2 
    Info (332119):    -3.000             -14.896 clk4 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.955
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.955             -36.896 clk4 
    Info (332119):    -4.753             -35.302 clk2 
    Info (332119):    -4.751             -35.294 clk1 
    Info (332119):    -4.749              -5.439 clk3 
Info (332146): Worst-case hold slack is 0.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.779               0.000 clk3 
    Info (332119):     0.810               0.000 clk1 
    Info (332119):     0.870               0.000 clk2 
    Info (332119):     0.989               0.000 clk4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 clk3 
    Info (332119):    -3.000             -14.896 clk1 
    Info (332119):    -3.000             -14.896 clk2 
    Info (332119):    -3.000             -14.896 clk4 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.612             -11.620 clk4 
    Info (332119):    -1.521             -10.927 clk1 
    Info (332119):    -1.520             -10.932 clk2 
    Info (332119):    -1.502              -1.502 clk3 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 clk3 
    Info (332119):     0.318               0.000 clk1 
    Info (332119):     0.370               0.000 clk2 
    Info (332119):     0.427               0.000 clk4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.456 clk1 
    Info (332119):    -3.000             -11.452 clk2 
    Info (332119):    -3.000             -11.444 clk4 
    Info (332119):    -3.000              -6.355 clk3 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Mon Nov 21 13:52:48 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


