Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Nov 14 15:06:29 2017
| Host         : yanxiang-W520 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.386        0.000                      0                36945        0.024        0.000                      0                36889        2.633        0.000                       0                 14592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
  clkfbout  {0.000 25.000}     50.000          20.000          
  clkout0   {0.000 40.686}     81.373          12.289          
clk_fpga_1  {0.000 33.000}     66.000          15.152          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.386        0.000                      0                13263        0.025        0.000                      0                13263        3.000        0.000                       0                  5420  
  clkfbout                                                                                                                                                      2.633        0.000                       0                     2  
  clkout0          71.160        0.000                      0                  690        0.119        0.000                      0                  690       39.706        0.000                       0                   365  
clk_fpga_1         35.850        0.000                      0                19139        0.024        0.000                      0                19139       32.020        0.000                       0                  8805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clk_fpga_0         79.789        0.000                      0                   28                                                                        
clk_fpga_0    clkout0             8.524        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.909        0.000                      0                  340        0.333        0.000                      0                  340  
**async_default**  clk_fpga_1         clk_fpga_1              42.465        0.000                      0                 3256        3.235        0.000                      0                 3256  
**async_default**  clkout0            clkout0                 77.929        0.000                      0                  201        0.396        0.000                      0                  201  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.642ns (21.010%)  route 2.414ns (78.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          1.407     4.943    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X19Y22         LUT5 (Prop_lut5_I0_O)        0.124     5.067 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1/O
                         net (fo=24, routed)          1.006     6.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.493     7.686    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.130     7.815    
                         clock uncertainty           -0.154     7.661    
    SLICE_X26Y15         FDRE (Setup_fdre_C_CE)      -0.202     7.459    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[1]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.642ns (21.010%)  route 2.414ns (78.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          1.407     4.943    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X19Y22         LUT5 (Prop_lut5_I0_O)        0.124     5.067 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1/O
                         net (fo=24, routed)          1.006     6.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.493     7.686    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.130     7.815    
                         clock uncertainty           -0.154     7.661    
    SLICE_X26Y15         FDRE (Setup_fdre_C_CE)      -0.202     7.459    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[2]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.642ns (21.010%)  route 2.414ns (78.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          1.407     4.943    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X19Y22         LUT5 (Prop_lut5_I0_O)        0.124     5.067 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1/O
                         net (fo=24, routed)          1.006     6.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.493     7.686    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.130     7.815    
                         clock uncertainty           -0.154     7.661    
    SLICE_X26Y15         FDRE (Setup_fdre_C_CE)      -0.202     7.459    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[4]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.642ns (21.010%)  route 2.414ns (78.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          1.407     4.943    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X19Y22         LUT5 (Prop_lut5_I0_O)        0.124     5.067 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1/O
                         net (fo=24, routed)          1.006     6.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.493     7.686    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X26Y15         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.130     7.815    
                         clock uncertainty           -0.154     7.661    
    SLICE_X26Y15         FDRE (Setup_fdre_C_CE)      -0.202     7.459    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[6]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.552ns  (logic 0.779ns (30.530%)  route 1.773ns (69.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 7.977 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     6.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.669     7.977    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X12Y19         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.484     8.461 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]/Q
                         net (fo=1, routed)           0.689     9.150    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[8]
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.295     9.445 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/Inst_I2sTxFifo_i_16/O
                         net (fo=1, routed)           1.084    10.529    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.527    12.719    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    12.849    
                         clock uncertainty           -0.154    12.695    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    11.958    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.642ns (19.569%)  route 2.639ns (80.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          2.639     6.175    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X21Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.299 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[16]_i_1/O
                         net (fo=1, routed)           0.000     6.299    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[16]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.484     7.676    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X21Y23         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.907    
                         clock uncertainty           -0.154     7.753    
    SLICE_X21Y23         FDRE (Setup_fdre_C_D)        0.032     7.785    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[16]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.648ns (25.983%)  route 1.846ns (74.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 7.977 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     6.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.669     7.977    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X12Y19         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.524     8.501 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[22]/Q
                         net (fo=1, routed)           0.679     9.180    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[22]
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.304 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/Inst_I2sTxFifo_i_2/O
                         net (fo=1, routed)           1.167    10.471    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.530    12.722    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    12.852    
                         clock uncertainty           -0.154    12.698    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    11.961    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.642ns (19.581%)  route 2.637ns (80.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          2.637     6.173    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X21Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.297 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[3]_i_1/O
                         net (fo=1, routed)           0.000     6.297    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[3]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.484     7.676    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X21Y23         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.907    
                         clock uncertainty           -0.154     7.753    
    SLICE_X21Y23         FDRE (Setup_fdre_C_D)        0.034     7.787    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.642ns (19.788%)  route 2.602ns (80.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          2.602     6.138    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[5]_i_1/O
                         net (fo=1, routed)           0.000     6.262    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[5]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.488     7.681    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X18Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.154     7.757    
    SLICE_X18Y21         FDRE (Setup_fdre_C_D)        0.035     7.792    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.642ns (19.788%)  route 2.602ns (80.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.710     3.018    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          2.602     6.138    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[9]_i_1/O
                         net (fo=1, routed)           0.000     6.262    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[9]_i_1_n_0
    SLICE_X19Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.488     7.681    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X19Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.154     7.757    
    SLICE_X19Y21         FDRE (Setup_fdre_C_D)        0.035     7.792    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd_reg[9]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.219     1.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.327 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.854     1.224    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.562     0.903    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y8          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.107     1.150    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_reg_out_reg[31][22]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.873     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.962    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.117    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.352%)  route 0.227ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.558     0.899    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X19Y16         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/Q
                         net (fo=2, routed)           0.227     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[2]
    SLICE_X23Y16         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.821     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y16         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.075     1.232    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.562     0.903    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y8          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/Q
                         net (fo=1, routed)           0.108     1.151    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_reg_out_reg[31][13]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.873     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.962    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     1.117    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.147     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.147     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.147     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.147     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.147     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.147     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X24Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y10    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       71.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.160ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.704ns (27.872%)  route 6.997ns (72.128%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 87.330 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          1.394    16.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.487    87.330    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[13]/C
                         clock pessimism              0.598    87.928    
                         clock uncertainty           -0.236    87.691    
    SLICE_X25Y17         FDRE (Setup_fdre_C_CE)      -0.205    87.486    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[13]
  -------------------------------------------------------------------
                         required time                         87.486    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                 71.160    

Slack (MET) :             71.160ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.704ns (27.872%)  route 6.997ns (72.128%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 87.330 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          1.394    16.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.487    87.330    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[22]/C
                         clock pessimism              0.598    87.928    
                         clock uncertainty           -0.236    87.691    
    SLICE_X25Y17         FDRE (Setup_fdre_C_CE)      -0.205    87.486    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[22]
  -------------------------------------------------------------------
                         required time                         87.486    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                 71.160    

Slack (MET) :             71.160ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.704ns (27.872%)  route 6.997ns (72.128%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 87.330 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          1.394    16.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.487    87.330    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[23]/C
                         clock pessimism              0.598    87.928    
                         clock uncertainty           -0.236    87.691    
    SLICE_X25Y17         FDRE (Setup_fdre_C_CE)      -0.205    87.486    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[23]
  -------------------------------------------------------------------
                         required time                         87.486    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                 71.160    

Slack (MET) :             71.160ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.704ns (27.872%)  route 6.997ns (72.128%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 87.330 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          1.394    16.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.487    87.330    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X25Y17         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[24]/C
                         clock pessimism              0.598    87.928    
                         clock uncertainty           -0.236    87.691    
    SLICE_X25Y17         FDRE (Setup_fdre_C_CE)      -0.205    87.486    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[24]
  -------------------------------------------------------------------
                         required time                         87.486    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                 71.160    

Slack (MET) :             71.562ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CE
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 2.580ns (28.448%)  route 6.489ns (71.552%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.039ns = ( 87.412 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          2.753    15.694    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X42Y16         SRL16E                                       r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.569    87.412    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X42Y16         SRL16E                                       r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
                         clock pessimism              0.598    88.010    
                         clock uncertainty           -0.236    87.773    
    SLICE_X42Y16         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    87.256    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5
  -------------------------------------------------------------------
                         required time                         87.256    
                         arrival time                         -15.694    
  -------------------------------------------------------------------
                         slack                                 71.562    

Slack (MET) :             71.613ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.704ns (29.252%)  route 6.540ns (70.748%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 87.326 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          0.937    15.869    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.483    87.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[25]/C
                         clock pessimism              0.598    87.924    
                         clock uncertainty           -0.236    87.687    
    SLICE_X22Y21         FDRE (Setup_fdre_C_CE)      -0.205    87.482    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[25]
  -------------------------------------------------------------------
                         required time                         87.482    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 71.613    

Slack (MET) :             71.613ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.704ns (29.252%)  route 6.540ns (70.748%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 87.326 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          0.937    15.869    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.483    87.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[26]/C
                         clock pessimism              0.598    87.924    
                         clock uncertainty           -0.236    87.687    
    SLICE_X22Y21         FDRE (Setup_fdre_C_CE)      -0.205    87.482    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[26]
  -------------------------------------------------------------------
                         required time                         87.482    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 71.613    

Slack (MET) :             71.613ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.704ns (29.252%)  route 6.540ns (70.748%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 87.326 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          0.937    15.869    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.483    87.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[27]/C
                         clock pessimism              0.598    87.924    
                         clock uncertainty           -0.236    87.687    
    SLICE_X22Y21         FDRE (Setup_fdre_C_CE)      -0.205    87.482    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[27]
  -------------------------------------------------------------------
                         required time                         87.482    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 71.613    

Slack (MET) :             71.613ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.704ns (29.252%)  route 6.540ns (70.748%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 87.326 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.263    12.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.313    12.941 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2/O
                         net (fo=62, routed)          1.867    14.808    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.932 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1/O
                         net (fo=25, routed)          0.937    15.869    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.483    87.326    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X22Y21         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[28]/C
                         clock pessimism              0.598    87.924    
                         clock uncertainty           -0.236    87.687    
    SLICE_X22Y21         FDRE (Setup_fdre_C_CE)      -0.205    87.482    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int_reg[28]
  -------------------------------------------------------------------
                         required time                         87.482    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 71.613    

Slack (MET) :             71.762ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 2.704ns (30.161%)  route 6.261ns (69.839%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 87.420 - 81.373 ) 
    Source Clock Delay      (SCD):    6.625ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.672     6.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X33Y9          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.419     7.044 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.974     8.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.299     8.317 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.850 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          1.499    10.348    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.472 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.472    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.022 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.022    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.136    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.364 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.006    12.371    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X31Y14         LUT5 (Prop_lut5_I2_O)        0.313    12.684 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.100    13.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.908 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          1.682    15.590    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.577    87.420    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X40Y1          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg_r_5/C
                         clock pessimism              0.598    88.018    
                         clock uncertainty           -0.236    87.781    
    SLICE_X40Y1          FDRE (Setup_fdre_C_R)       -0.429    87.352    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg_r_5
  -------------------------------------------------------------------
                         required time                         87.352    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                 71.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.591     2.055    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDCE (Prop_fdce_C_Q)         0.141     2.196 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.252    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.618     2.055    
    SLICE_X37Y0          FDCE (Hold_fdce_C_D)         0.078     2.133    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.591     2.055    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDCE (Prop_fdce_C_Q)         0.141     2.196 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/Q
                         net (fo=2, routed)           0.056     2.252    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X39Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.618     2.055    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.078     2.133    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.556     2.020    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.217    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.823     2.636    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.616     2.020    
    SLICE_X23Y13         FDCE (Hold_fdce_C_D)         0.078     2.098    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.559     2.023    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.141     2.164 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.220    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.825     2.638    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.615     2.023    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.078     2.101    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.554     2.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/CLK_12_288
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.215    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg[0]
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.820     2.633    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/CLK_12_288
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[1]/C
                         clock pessimism             -0.615     2.018    
    SLICE_X27Y20         FDRE (Hold_fdre_C_D)         0.078     2.096    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_TX_RS/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.591     2.055    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDCE (Prop_fdce_C_Q)         0.141     2.196 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.252    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.618     2.055    
    SLICE_X37Y0          FDCE (Hold_fdce_C_D)         0.076     2.131    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.556     2.020    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     2.217    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[11]
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.823     2.636    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.616     2.020    
    SLICE_X23Y13         FDCE (Hold_fdce_C_D)         0.076     2.096    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.559     2.023    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.141     2.164 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.220    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.825     2.638    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.615     2.023    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.076     2.099    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.559     2.023    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X29Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.141     2.164 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.220    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X29Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.826     2.639    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X29Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.616     2.023    
    SLICE_X29Y13         FDCE (Hold_fdce_C_D)         0.076     2.099    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.554     2.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/CLK_12_288
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.215    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg[0]
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.820     2.633    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/CLK_12_288
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[1]/C
                         clock pessimism             -0.615     2.018    
    SLICE_X27Y20         FDRE (Hold_fdre_C_D)         0.076     2.094    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_SyncBit_RX_RS/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 40.686 }
Period(ns):         81.373
Sources:            { design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB36_X2Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB36_X2Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y4     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y3     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y5     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB18_X2Y4     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.373      79.217     BUFGCTRL_X0Y2   design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         81.373      79.899     OLOGIC_X0Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         81.373      80.124     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       81.373      78.627     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y13    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X42Y16    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X42Y16    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y13    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.686      40.186     SLICE_X33Y10    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.686      40.186     SLICE_X29Y10    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.686      40.186     SLICE_X29Y10    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.686      40.186     SLICE_X29Y10    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.686      40.186     SLICE_X29Y10    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.686      40.186     SLICE_X29Y10    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X42Y16    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y13    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X42Y16    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y13    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X36Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X26Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X26Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X37Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X36Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X36Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       35.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.850ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 6.553ns (22.923%)  route 22.035ns (77.077%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 68.674 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.129    31.635    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X25Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.481    68.674    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[15]/C
                         clock pessimism              0.230    68.904    
                         clock uncertainty           -0.991    67.913    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.429    67.484    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[15]
  -------------------------------------------------------------------
                         required time                         67.484    
                         arrival time                         -31.635    
  -------------------------------------------------------------------
                         slack                                 35.850    

Slack (MET) :             35.850ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 6.553ns (22.923%)  route 22.035ns (77.077%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 68.674 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.129    31.635    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X25Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.481    68.674    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[7]/C
                         clock pessimism              0.230    68.904    
                         clock uncertainty           -0.991    67.913    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.429    67.484    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[7]
  -------------------------------------------------------------------
                         required time                         67.484    
                         arrival time                         -31.635    
  -------------------------------------------------------------------
                         slack                                 35.850    

Slack (MET) :             35.850ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.588ns  (logic 6.553ns (22.923%)  route 22.035ns (77.077%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 68.674 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.129    31.635    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X25Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.481    68.674    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[8]/C
                         clock pessimism              0.230    68.904    
                         clock uncertainty           -0.991    67.913    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.429    67.484    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[8]
  -------------------------------------------------------------------
                         required time                         67.484    
                         arrival time                         -31.635    
  -------------------------------------------------------------------
                         slack                                 35.850    

Slack (MET) :             35.852ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.582ns  (logic 6.553ns (22.927%)  route 22.029ns (77.073%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 68.671 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.124    31.629    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.478    68.671    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[1]/C
                         clock pessimism              0.230    68.901    
                         clock uncertainty           -0.991    67.910    
    SLICE_X23Y25         FDRE (Setup_fdre_C_R)       -0.429    67.481    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[1]
  -------------------------------------------------------------------
                         required time                         67.481    
                         arrival time                         -31.629    
  -------------------------------------------------------------------
                         slack                                 35.852    

Slack (MET) :             35.852ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.582ns  (logic 6.553ns (22.927%)  route 22.029ns (77.073%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 68.671 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.124    31.629    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.478    68.671    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[3]/C
                         clock pessimism              0.230    68.901    
                         clock uncertainty           -0.991    67.910    
    SLICE_X23Y25         FDRE (Setup_fdre_C_R)       -0.429    67.481    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[3]
  -------------------------------------------------------------------
                         required time                         67.481    
                         arrival time                         -31.629    
  -------------------------------------------------------------------
                         slack                                 35.852    

Slack (MET) :             35.852ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.582ns  (logic 6.553ns (22.927%)  route 22.029ns (77.073%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 68.671 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.124    31.629    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.478    68.671    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[4]/C
                         clock pessimism              0.230    68.901    
                         clock uncertainty           -0.991    67.910    
    SLICE_X23Y25         FDRE (Setup_fdre_C_R)       -0.429    67.481    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[4]
  -------------------------------------------------------------------
                         required time                         67.481    
                         arrival time                         -31.629    
  -------------------------------------------------------------------
                         slack                                 35.852    

Slack (MET) :             35.852ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.582ns  (logic 6.553ns (22.927%)  route 22.029ns (77.073%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 68.671 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          2.124    31.629    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.478    68.671    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X23Y25         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[6]/C
                         clock pessimism              0.230    68.901    
                         clock uncertainty           -0.991    67.910    
    SLICE_X23Y25         FDRE (Setup_fdre_C_R)       -0.429    67.481    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[6]
  -------------------------------------------------------------------
                         required time                         67.481    
                         arrival time                         -31.629    
  -------------------------------------------------------------------
                         slack                                 35.852    

Slack (MET) :             35.995ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.441ns  (logic 6.553ns (23.040%)  route 21.888ns (76.960%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 68.673 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          1.983    31.488    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X23Y26         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.480    68.673    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X23Y26         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[11]/C
                         clock pessimism              0.230    68.903    
                         clock uncertainty           -0.991    67.912    
    SLICE_X23Y26         FDRE (Setup_fdre_C_R)       -0.429    67.483    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[11]
  -------------------------------------------------------------------
                         required time                         67.483    
                         arrival time                         -31.488    
  -------------------------------------------------------------------
                         slack                                 35.995    

Slack (MET) :             35.995ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.441ns  (logic 6.553ns (23.040%)  route 21.888ns (76.960%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 68.673 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          1.983    31.488    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X23Y26         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.480    68.673    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X23Y26         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[5]/C
                         clock pessimism              0.230    68.903    
                         clock uncertainty           -0.991    67.912    
    SLICE_X23Y26         FDRE (Setup_fdre_C_R)       -0.429    67.483    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[5]
  -------------------------------------------------------------------
                         required time                         67.483    
                         arrival time                         -31.488    
  -------------------------------------------------------------------
                         slack                                 35.995    

Slack (MET) :             36.132ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.305ns  (logic 6.553ns (23.151%)  route 21.752ns (76.849%))
  Logic Levels:           28  (CARRY4=8 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 68.674 - 66.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.739     3.047    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X36Y29         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/A_int_reg[26]/Q
                         net (fo=13, routed)          1.719     5.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/FP_ADDER/L_40[3]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.346 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___473/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/S[3]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.722 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.722    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.839 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.839    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.093 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__404/CO[0]
                         net (fo=163, routed)         1.381     7.475    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.393     7.868 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__290/O
                         net (fo=24, routed)          1.875     9.743    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[31]_4
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278/O
                         net (fo=2, routed)           1.320    11.389    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_3__278_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.513 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347/O
                         net (fo=2, routed)           0.412    11.925    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__347_n_0
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__383/O
                         net (fo=2, routed)           1.347    13.396    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_164
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.520 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___238/O
                         net (fo=2, routed)           0.649    14.169    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_6[2]
    SLICE_X26Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.293 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6/O
                         net (fo=1, routed)           0.000    14.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_i_2__6_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.691 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.691    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.118 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3/O[3]
                         net (fo=1, routed)           0.641    15.759    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_4
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.306    16.065 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79/O
                         net (fo=10, routed)          1.383    17.448    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_8__79_n_0
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.152    17.600 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__336/O
                         net (fo=8, routed)           1.655    19.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[20]_2
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.356    19.611 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6/O
                         net (fo=3, routed)           0.449    20.060    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_28__6_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I1_O)        0.327    20.387 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6/O
                         net (fo=1, routed)           1.116    21.503    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_48__6_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.627 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6/O
                         net (fo=1, routed)           0.404    22.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_36__6_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.155 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6/O
                         net (fo=1, routed)           0.759    22.914    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_22__6_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/gtOp_carry_i_12__6/O
                         net (fo=28, routed)          1.349    24.387    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[23]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.511 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_7__6/O
                         net (fo=1, routed)           0.000    24.511    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/subtraction_norm_n_2
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.043 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405/CO[3]
                         net (fo=1, routed)           0.000    25.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_1__405_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.265 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/i__i_2__367/O[0]
                         net (fo=2, routed)           1.244    26.509    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4_n_116
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.299    26.808 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___254/O
                         net (fo=1, routed)           0.670    27.478    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/B_int_reg[31]_1
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.602 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2/O
                         net (fo=1, routed)           0.645    28.247    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_9__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124    28.371 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2/O
                         net (fo=1, routed)           0.159    28.530    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_6__2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    28.654 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2/O
                         net (fo=2, routed)           0.728    29.382    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_2__2_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124    29.506 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2/O
                         net (fo=30, routed)          1.847    31.352    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0
    SLICE_X22Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.481    68.674    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X22Y27         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[10]/C
                         clock pessimism              0.230    68.904    
                         clock uncertainty           -0.991    67.913    
    SLICE_X22Y27         FDRE (Setup_fdre_C_R)       -0.429    67.484    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result_reg[10]
  -------------------------------------------------------------------
                         required time                         67.484    
                         arrival time                         -31.352    
  -------------------------------------------------------------------
                         slack                                 36.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/result_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.643%)  route 0.195ns (54.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.559     0.900    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/s00_axi_aclk
    SLICE_X24Y41         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[23]/Q
                         net (fo=1, routed)           0.195     1.259    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg_n_0_[23]
    SLICE_X21Y40         FDSE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/result_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y40         FDSE (Hold_fdse_C_D)         0.070     1.235    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/sample_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/x0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.745%)  route 0.223ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.556     0.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/s00_axi_aclk
    SLICE_X22Y88         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/sample_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/sample_out_reg[24]/Q
                         net (fo=1, routed)           0.223     1.261    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/D[24]
    SLICE_X17Y90         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/x0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/s00_axi_aclk
    SLICE_X17Y90         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/x0_reg[24]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y90         FDCE (Hold_fdce_C_D)         0.070     1.235    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/x0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y0_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.222%)  route 0.183ns (52.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.591     0.932    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/s00_axi_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.096 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y0_reg[13]/Q
                         net (fo=2, routed)           0.183     1.279    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y0_reg_n_0_[13]
    SLICE_X38Y50         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.859     1.229    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/s00_axi_aclk
    SLICE_X38Y50         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y1_reg[13]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.052     1.252    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/y1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.978%)  route 0.202ns (52.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.557     0.898    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X25Y57         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[8]/Q
                         net (fo=2, routed)           0.202     1.240    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg_n_0_[8]
    SLICE_X21Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.285 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA[8]_i_1__8/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA[8]
    SLICE_X21Y58         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.828     1.198    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y58         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[8]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.092     1.256    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/result_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.740%)  route 0.230ns (55.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.557     0.898    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/s00_axi_aclk
    SLICE_X21Y59         FDSE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/result_reg[25]/Q
                         net (fo=2, routed)           0.230     1.268    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/mul_result[25]
    SLICE_X24Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.313 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/y0[25]_i_1__8/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0[25]
    SLICE_X24Y55         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.827     1.197    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X24Y55         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[25]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y55         FDCE (Hold_fdce_C_D)         0.121     1.284    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/numA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.174%)  route 0.208ns (49.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.558     0.899    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X20Y94         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y94         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[2]/Q
                         net (fo=2, routed)           0.208     1.270    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1[2]
    SLICE_X24Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.315 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/numA[2]_i_1__12/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/numA[2]
    SLICE_X24Y93         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/numA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.827     1.197    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X24Y93         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/numA_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y93         FDRE (Hold_fdre_C_D)         0.121     1.284    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/numA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.564     0.905    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y56          FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.113     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y55          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y55          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.263     0.940    
    SLICE_X8Y55          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/numA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/Aop_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.742%)  route 0.233ns (62.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.564     0.905    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/numA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/numA_reg[16]/Q
                         net (fo=3, routed)           0.233     1.278    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/Q[16]
    SLICE_X17Y50         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/Aop_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.831     1.201    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/Aop_reg[16]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/Aop_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.410%)  route 0.226ns (61.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.555     0.896    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X17Y67         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[31]/Q
                         net (fo=2, routed)           0.226     1.263    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg_n_0_[31]
    SLICE_X23Y67         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.819     1.189    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X23Y67         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[31]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X23Y67         FDCE (Hold_fdce_C_D)         0.070     1.225    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.956%)  route 0.210ns (53.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.549     0.890    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/s00_axi_aclk
    SLICE_X23Y79         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/result_reg[14]/Q
                         net (fo=2, routed)           0.210     1.241    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/sample_out_reg[30][14]
    SLICE_X19Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.286 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/y0[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0[14]
    SLICE_X19Y79         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.819     1.189    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/s00_axi_aclk
    SLICE_X19Y79         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[14]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y79         FDCE (Hold_fdce_C_D)         0.091     1.246    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 33.000 }
Period(ns):         66.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         66.000      63.845     BUFGCTRL_X0Y0  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X32Y76   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X32Y76   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X34Y73   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X34Y73   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X28Y73   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X28Y73   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X29Y80   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X32Y74   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X32Y77   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[18]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y58    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y59    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y59    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X12Y51   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X12Y51   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       79.789ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.789ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.318ns  (logic 0.419ns (31.799%)  route 0.899ns (68.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X23Y15         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.899     1.318    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X25Y18         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y18         FDCE (Setup_fdce_C_D)       -0.266    81.107    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.107    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                 79.789    

Slack (MET) :             79.881ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.225ns  (logic 0.478ns (39.028%)  route 0.747ns (60.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.747     1.225    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X43Y1          FDCE (Setup_fdce_C_D)       -0.267    81.106    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.106    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                 79.881    

Slack (MET) :             80.010ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.270ns  (logic 0.518ns (40.783%)  route 0.752ns (59.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.752     1.270    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X43Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X43Y2          FDCE (Setup_fdce_C_D)       -0.093    81.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.280    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 80.010    

Slack (MET) :             80.024ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.720%)  route 0.663ns (61.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X26Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.663     1.082    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X25Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y0          FDCE (Setup_fdce_C_D)       -0.267    81.106    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.106    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 80.024    

Slack (MET) :             80.047ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.028%)  route 0.775ns (62.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X27Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.775     1.231    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X27Y17         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X27Y17         FDCE (Setup_fdce_C_D)       -0.095    81.278    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.278    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 80.047    

Slack (MET) :             80.054ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.054ns  (logic 0.478ns (45.366%)  route 0.576ns (54.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y2          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.576     1.054    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X43Y2          FDCE (Setup_fdce_C_D)       -0.265    81.108    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 80.054    

Slack (MET) :             80.092ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.245%)  route 0.597ns (58.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X23Y15         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X23Y14         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X23Y14         FDCE (Setup_fdce_C_D)       -0.265    81.108    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 80.092    

Slack (MET) :             80.093ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.462%)  route 0.643ns (60.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.643     1.062    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X28Y0          FDCE (Setup_fdce_C_D)       -0.218    81.155    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.155    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 80.093    

Slack (MET) :             80.095ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.551%)  route 0.727ns (61.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.727     1.183    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X25Y18         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y18         FDCE (Setup_fdce_C_D)       -0.095    81.278    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.278    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 80.095    

Slack (MET) :             80.097ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.561%)  route 0.727ns (61.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X23Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.727     1.183    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X23Y14         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X23Y14         FDCE (Setup_fdce_C_D)       -0.093    81.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.280    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 80.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.230ns  (logic 0.419ns (34.067%)  route 0.811ns (65.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X33Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.811     1.230    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X41Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y0          FDCE (Setup_fdce_C_D)       -0.246     9.754    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.919%)  route 0.781ns (65.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.781     1.200    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y13         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.832%)  route 0.750ns (64.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.750     1.169    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X29Y15         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y15         FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  8.566    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.619%)  route 0.824ns (64.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.824     1.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X23Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y13         FDCE (Setup_fdce_C_D)       -0.093     9.907    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.206%)  route 0.678ns (61.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.678     1.097    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y0          FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.078ns  (logic 0.419ns (38.875%)  route 0.659ns (61.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.659     1.078    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X37Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y0          FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.285%)  route 0.767ns (62.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X26Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.767     1.223    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X27Y19         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y19         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.470%)  route 0.761ns (62.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X29Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.761     1.217    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X29Y13         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y13         FDCE (Setup_fdce_C_D)       -0.093     9.907    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.546%)  route 0.614ns (59.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X27Y0          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.614     1.033    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X26Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y0          FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.597%)  route 0.725ns (61.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
    SLICE_X27Y0          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.725     1.181    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X26Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y0          FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  8.724    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.303    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.303    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.303    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.303    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.345    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.345    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.345    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.642ns (14.647%)  route 3.741ns (85.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.703     3.011    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.518     3.529 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.748     5.277    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.401 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.993     7.394    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X24Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.496    12.688    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.345    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.718ns (18.155%)  route 3.237ns (81.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X14Y3          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           1.244     4.647    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.299     4.946 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=4, routed)           1.993     6.939    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X4Y5           FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.551    12.743    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X4Y5           FDPE (Recov_fdpe_C_PRE)     -0.361    12.459    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.718ns (18.155%)  route 3.237ns (81.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X14Y3          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           1.244     4.647    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.299     4.946 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=4, routed)           1.993     6.939    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X4Y5           FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.551    12.743    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X4Y5           FDPE (Recov_fdpe_C_PRE)     -0.361    12.459    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  5.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.010%)  route 0.141ns (49.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.592     0.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.214    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.861     1.231    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.010%)  route 0.141ns (49.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.592     0.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.214    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.861     1.231    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.010%)  route 0.141ns (49.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.592     0.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.214    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.861     1.231    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.010%)  route 0.141ns (49.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.592     0.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.214    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y3          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.861     1.231    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y3          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.010%)  route 0.141ns (49.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.592     0.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.214    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y3          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.861     1.231    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y3          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.878    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.198%)  route 0.193ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.592     0.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y3          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=26, routed)          0.193     1.267    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X38Y2          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.860     1.230    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     0.968    
    SLICE_X38Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     0.897    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.617%)  route 0.234ns (62.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.234     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X31Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.832     1.202    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X31Y2          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.617%)  route 0.234ns (62.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.234     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X31Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.832     1.202    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X31Y2          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.211%)  route 0.225ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.563     0.904    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y4          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.067 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.225     1.292    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X29Y6          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y6          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.211%)  route 0.225ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.563     0.904    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y4          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.067 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.225     1.292    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X29Y6          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y6          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       42.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.753ns  (logic 0.668ns (3.071%)  route 21.085ns (96.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 68.667 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.670    24.777    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X28Y72         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.475    68.667    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[0]/C
                         clock pessimism              0.116    68.783    
                         clock uncertainty           -0.991    67.792    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.550    67.242    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[0]
  -------------------------------------------------------------------
                         required time                         67.242    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                 42.465    

Slack (MET) :             42.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.753ns  (logic 0.668ns (3.071%)  route 21.085ns (96.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 68.667 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.670    24.777    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X28Y72         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.475    68.667    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[11]/C
                         clock pessimism              0.116    68.783    
                         clock uncertainty           -0.991    67.792    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.550    67.242    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[11]
  -------------------------------------------------------------------
                         required time                         67.242    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                 42.465    

Slack (MET) :             42.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.753ns  (logic 0.668ns (3.071%)  route 21.085ns (96.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 68.667 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.670    24.777    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X28Y72         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.475    68.667    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]/C
                         clock pessimism              0.116    68.783    
                         clock uncertainty           -0.991    67.792    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.550    67.242    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]
  -------------------------------------------------------------------
                         required time                         67.242    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                 42.465    

Slack (MET) :             42.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.753ns  (logic 0.668ns (3.071%)  route 21.085ns (96.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 68.667 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.670    24.777    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X28Y72         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.475    68.667    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[7]/C
                         clock pessimism              0.116    68.783    
                         clock uncertainty           -0.991    67.792    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.550    67.242    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[7]
  -------------------------------------------------------------------
                         required time                         67.242    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                 42.465    

Slack (MET) :             42.496ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.635ns  (logic 0.668ns (3.088%)  route 20.967ns (96.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 68.666 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.551    24.659    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X26Y73         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.474    68.666    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X26Y73         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[10]/C
                         clock pessimism              0.116    68.782    
                         clock uncertainty           -0.991    67.791    
    SLICE_X26Y73         FDCE (Recov_fdce_C_CLR)     -0.636    67.155    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[10]
  -------------------------------------------------------------------
                         required time                         67.155    
                         arrival time                         -24.659    
  -------------------------------------------------------------------
                         slack                                 42.496    

Slack (MET) :             42.496ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.635ns  (logic 0.668ns (3.088%)  route 20.967ns (96.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 68.666 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.551    24.659    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X26Y73         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.474    68.666    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X26Y73         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[9]/C
                         clock pessimism              0.116    68.782    
                         clock uncertainty           -0.991    67.791    
    SLICE_X26Y73         FDCE (Recov_fdce_C_CLR)     -0.636    67.155    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[9]
  -------------------------------------------------------------------
                         required time                         67.155    
                         arrival time                         -24.659    
  -------------------------------------------------------------------
                         slack                                 42.496    

Slack (MET) :             42.500ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.631ns  (logic 0.668ns (3.088%)  route 20.963ns (96.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 68.666 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.547    24.655    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/SR[0]
    SLICE_X27Y73         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.474    68.666    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X27Y73         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.116    68.782    
                         clock uncertainty           -0.991    67.791    
    SLICE_X27Y73         FDCE (Recov_fdce_C_CLR)     -0.636    67.155    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         67.155    
                         arrival time                         -24.655    
  -------------------------------------------------------------------
                         slack                                 42.500    

Slack (MET) :             42.518ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 0.668ns (3.091%)  route 20.944ns (96.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 68.664 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.528    24.636    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/SR[0]
    SLICE_X31Y74         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.472    68.664    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[28]/C
                         clock pessimism              0.116    68.780    
                         clock uncertainty           -0.991    67.789    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.636    67.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[28]
  -------------------------------------------------------------------
                         required time                         67.153    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                 42.518    

Slack (MET) :             42.518ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 0.668ns (3.091%)  route 20.944ns (96.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 68.664 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.528    24.636    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/SR[0]
    SLICE_X31Y74         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.472    68.664    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[29]/C
                         clock pessimism              0.116    68.780    
                         clock uncertainty           -0.991    67.789    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.636    67.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[29]
  -------------------------------------------------------------------
                         required time                         67.153    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                 42.518    

Slack (MET) :             42.518ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 0.668ns (3.091%)  route 20.944ns (96.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 68.664 - 66.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.716     3.024    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         6.416     9.958    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.150    10.108 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       14.528    24.636    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/SR[0]
    SLICE_X31Y74         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.472    68.664    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[30]/C
                         clock pessimism              0.116    68.780    
                         clock uncertainty           -0.991    67.789    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.636    67.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_mantissa_reg[30]
  -------------------------------------------------------------------
                         required time                         67.153    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                 42.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x0_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.208ns (6.266%)  route 3.111ns (93.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.163     4.239    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/AR[0]
    SLICE_X19Y59         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/s00_axi_aclk
    SLICE_X19Y59         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x0_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X19Y59         FDCE (Remov_fdce_C_CLR)     -0.166     1.004    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.208ns (6.266%)  route 3.111ns (93.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.163     4.239    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/AR[0]
    SLICE_X19Y59         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/s00_axi_aclk
    SLICE_X19Y59         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x1_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X19Y59         FDCE (Remov_fdce_C_CLR)     -0.166     1.004    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.208ns (6.266%)  route 3.111ns (93.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.163     4.239    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/AR[0]
    SLICE_X19Y59         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/s00_axi_aclk
    SLICE_X19Y59         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X19Y59         FDCE (Remov_fdce_C_CLR)     -0.166     1.004    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.208ns (6.266%)  route 3.111ns (93.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.163     4.239    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/AR[0]
    SLICE_X19Y59         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/s00_axi_aclk
    SLICE_X19Y59         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y2_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X19Y59         FDCE (Remov_fdce_C_CLR)     -0.166     1.004    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.275ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.208ns (6.150%)  route 3.174ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.226     4.302    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/AR[0]
    SLICE_X20Y60         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.827     1.197    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X20Y60         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[18]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X20Y60         FDCE (Remov_fdce_C_CLR)     -0.141     1.027    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.289ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.208ns (6.165%)  route 3.166ns (93.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.218     4.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/AR[0]
    SLICE_X19Y58         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X19Y58         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X19Y58         FDCE (Remov_fdce_C_CLR)     -0.166     1.004    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.208ns (6.150%)  route 3.174ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.226     4.302    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/AR[0]
    SLICE_X21Y60         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.827     1.197    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y60         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[11]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X21Y60         FDCE (Remov_fdce_C_CLR)     -0.166     1.002    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.208ns (6.150%)  route 3.174ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.226     4.302    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/AR[0]
    SLICE_X21Y60         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.827     1.197    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y60         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[8]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X21Y60         FDCE (Remov_fdce_C_CLR)     -0.166     1.002    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y2_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.208ns (6.150%)  route 3.174ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.226     4.302    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/AR[0]
    SLICE_X21Y60         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.827     1.197    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y60         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y2_reg[11]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X21Y60         FDCE (Remov_fdce_C_CLR)     -0.166     1.002    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.352ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.208ns (6.010%)  route 3.253ns (93.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.579     0.920    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X0Y15          FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.948     4.031    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X20Y59         LUT1 (Prop_lut1_I0_O)        0.044     4.075 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.305     4.381    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/AR[0]
    SLICE_X16Y59         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X16Y59         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[19]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X16Y59         FDCE (Remov_fdce_C_CLR)     -0.141     1.029    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  3.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       77.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.929ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.744ns (28.064%)  route 1.907ns (71.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 87.401 - 81.373 ) 
    Source Clock Delay      (SCD):    6.613ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.660     6.613    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.419     7.032 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.803     7.835    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y21         LUT2 (Prop_lut2_I1_O)        0.325     8.160 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.104     9.264    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X38Y24         FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.558    87.401    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y24         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.598    87.999    
                         clock uncertainty           -0.236    87.762    
    SLICE_X38Y24         FDPE (Recov_fdpe_C_PRE)     -0.569    87.193    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         87.193    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 77.929    

Slack (MET) :             77.929ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.744ns (28.064%)  route 1.907ns (71.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 87.401 - 81.373 ) 
    Source Clock Delay      (SCD):    6.613ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.660     6.613    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.419     7.032 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.803     7.835    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y21         LUT2 (Prop_lut2_I1_O)        0.325     8.160 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.104     9.264    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X38Y24         FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.558    87.401    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y24         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.598    87.999    
                         clock uncertainty           -0.236    87.762    
    SLICE_X38Y24         FDPE (Recov_fdpe_C_PRE)     -0.569    87.193    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         87.193    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 77.929    

Slack (MET) :             77.929ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.744ns (28.064%)  route 1.907ns (71.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 87.401 - 81.373 ) 
    Source Clock Delay      (SCD):    6.613ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.660     6.613    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X27Y20         FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.419     7.032 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.803     7.835    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y21         LUT2 (Prop_lut2_I1_O)        0.325     8.160 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.104     9.264    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X38Y24         FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.558    87.401    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y24         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.598    87.999    
                         clock uncertainty           -0.236    87.762    
    SLICE_X38Y24         FDPE (Recov_fdpe_C_PRE)     -0.569    87.193    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.193    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 77.929    

Slack (MET) :             77.948ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.580ns (20.340%)  route 2.272ns (79.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 87.419 - 81.373 ) 
    Source Clock Delay      (SCD):    6.621ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.668     6.621    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y7          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDPE (Prop_fdpe_C_Q)         0.456     7.077 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.213     8.290    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.414 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.059     9.473    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X40Y5          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.576    87.419    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y5          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.598    88.017    
                         clock uncertainty           -0.236    87.780    
    SLICE_X40Y5          FDPE (Recov_fdpe_C_PRE)     -0.359    87.421    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         87.421    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 77.948    

Slack (MET) :             77.953ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 87.419 - 81.373 ) 
    Source Clock Delay      (SCD):    6.621ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.668     6.621    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y7          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDPE (Prop_fdpe_C_Q)         0.456     7.077 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.213     8.290    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.414 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.055     9.468    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X41Y5          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.576    87.419    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y5          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.598    88.017    
                         clock uncertainty           -0.236    87.780    
    SLICE_X41Y5          FDPE (Recov_fdpe_C_PRE)     -0.359    87.421    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         87.421    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 77.953    

Slack (MET) :             77.953ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 87.419 - 81.373 ) 
    Source Clock Delay      (SCD):    6.621ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.668     6.621    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y7          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDPE (Prop_fdpe_C_Q)         0.456     7.077 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.213     8.290    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.414 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.055     9.468    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X41Y5          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.576    87.419    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y5          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.598    88.017    
                         clock uncertainty           -0.236    87.780    
    SLICE_X41Y5          FDPE (Recov_fdpe_C_PRE)     -0.359    87.421    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.421    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 77.953    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.456ns (18.073%)  route 2.067ns (81.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 87.343 - 81.373 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.754     6.707    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     7.163 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          2.067     9.230    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.500    87.343    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.598    87.941    
                         clock uncertainty           -0.236    87.704    
    SLICE_X26Y0          FDCE (Recov_fdce_C_CLR)     -0.405    87.299    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.299    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.456ns (18.073%)  route 2.067ns (81.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 87.343 - 81.373 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.754     6.707    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     7.163 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          2.067     9.230    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.500    87.343    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.598    87.941    
                         clock uncertainty           -0.236    87.704    
    SLICE_X26Y0          FDCE (Recov_fdce_C_CLR)     -0.405    87.299    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.299    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.456ns (18.073%)  route 2.067ns (81.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 87.343 - 81.373 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.754     6.707    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     7.163 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          2.067     9.230    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.500    87.343    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.598    87.941    
                         clock uncertainty           -0.236    87.704    
    SLICE_X26Y0          FDCE (Recov_fdce_C_CLR)     -0.405    87.299    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         87.299    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 78.069    

Slack (MET) :             78.069ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.456ns (18.073%)  route 2.067ns (81.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 87.343 - 81.373 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.754     6.707    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     7.163 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          2.067     9.230    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.500    87.343    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.598    87.941    
                         clock uncertainty           -0.236    87.704    
    SLICE_X26Y0          FDCE (Recov_fdce_C_CLR)     -0.405    87.299    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         87.299    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 78.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     2.395    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y2          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.996    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.306%)  route 0.237ns (62.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.237     2.434    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X39Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.306%)  route 0.237ns (62.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.592     2.056    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     2.197 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.237     2.434    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X39Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.435    





