
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009564  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409564  00409564  00019564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  0040956c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000230  204009c0  00409f2c  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400bf0  0040a15c  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402bf0  0040c15c  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00019f4e  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003134  00000000  00000000  0003a995  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ea0  00000000  00000000  0003dac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00021067  00000000  00000000  0003e969  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f00a  00000000  00000000  0005f9d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008cf41  00000000  00000000  0006e9da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00008760  00000000  00000000  000fb91b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd0  00000000  00000000  0010407b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005138  00000000  00000000  00104e4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2b 40 20 15 1f 40 00 c5 1f 40 00 c5 1f 40 00     .+@ ..@...@...@.
  400010:	c5 1f 40 00 c5 1f 40 00 c5 1f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	c5 1f 40 00 c5 1f 40 00 00 00 00 00 c5 1f 40 00     ..@...@.......@.
  40003c:	89 29 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     .)@...@...@...@.
  40004c:	c5 1f 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     ..@...@...@...@.
  40005c:	c5 1f 40 00 c5 1f 40 00 00 00 00 00 cd 1a 40 00     ..@...@.......@.
  40006c:	e5 1a 40 00 fd 1a 40 00 c5 1f 40 00 c5 1f 40 00     ..@...@...@...@.
  40007c:	c5 1f 40 00 15 1b 40 00 2d 1b 40 00 c5 1f 40 00     ..@...@.-.@...@.
  40008c:	c5 1f 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     ..@...@...@...@.
  40009c:	21 27 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     !'@...@...@...@.
  4000ac:	c5 1f 40 00 c5 1f 40 00 19 0a 40 00 c5 1f 40 00     ..@...@...@...@.
  4000bc:	c5 1f 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     ..@...@...@...@.
  4000cc:	c5 1f 40 00 00 00 00 00 c5 1f 40 00 00 00 00 00     ..@.......@.....
  4000dc:	c5 1f 40 00 31 0a 40 00 c5 1f 40 00 c5 1f 40 00     ..@.1.@...@...@.
  4000ec:	c5 1f 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     ..@...@...@...@.
  4000fc:	c5 1f 40 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     ..@...@...@...@.
  40010c:	c5 1f 40 00 c5 1f 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 c5 1f 40 00 c5 1f 40 00 c5 1f 40 00     ......@...@...@.
  40012c:	c5 1f 40 00 c5 1f 40 00 00 00 00 00 c5 1f 40 00     ..@...@.......@.
  40013c:	c5 1f 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040956c 	.word	0x0040956c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040956c 	.word	0x0040956c
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	0040956c 	.word	0x0040956c
  4001a8:	00000000 	.word	0x00000000

004001ac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b086      	sub	sp, #24
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	60f8      	str	r0, [r7, #12]
  4001b4:	60b9      	str	r1, [r7, #8]
  4001b6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4001b8:	2300      	movs	r3, #0
  4001ba:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4001bc:	68fb      	ldr	r3, [r7, #12]
  4001be:	2b00      	cmp	r3, #0
  4001c0:	d012      	beq.n	4001e8 <_read+0x3c>
		return -1;
  4001c2:	f04f 33ff 	mov.w	r3, #4294967295
  4001c6:	e013      	b.n	4001f0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4001c8:	4b0b      	ldr	r3, [pc, #44]	; (4001f8 <_read+0x4c>)
  4001ca:	681b      	ldr	r3, [r3, #0]
  4001cc:	4a0b      	ldr	r2, [pc, #44]	; (4001fc <_read+0x50>)
  4001ce:	6812      	ldr	r2, [r2, #0]
  4001d0:	68b9      	ldr	r1, [r7, #8]
  4001d2:	4610      	mov	r0, r2
  4001d4:	4798      	blx	r3
		ptr++;
  4001d6:	68bb      	ldr	r3, [r7, #8]
  4001d8:	3301      	adds	r3, #1
  4001da:	60bb      	str	r3, [r7, #8]
		nChars++;
  4001dc:	697b      	ldr	r3, [r7, #20]
  4001de:	3301      	adds	r3, #1
  4001e0:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  4001e2:	687b      	ldr	r3, [r7, #4]
  4001e4:	3b01      	subs	r3, #1
  4001e6:	607b      	str	r3, [r7, #4]
  4001e8:	687b      	ldr	r3, [r7, #4]
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	dcec      	bgt.n	4001c8 <_read+0x1c>
	}
	return nChars;
  4001ee:	697b      	ldr	r3, [r7, #20]
}
  4001f0:	4618      	mov	r0, r3
  4001f2:	3718      	adds	r7, #24
  4001f4:	46bd      	mov	sp, r7
  4001f6:	bd80      	pop	{r7, pc}
  4001f8:	20400ab8 	.word	0x20400ab8
  4001fc:	20400ac0 	.word	0x20400ac0

00400200 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400200:	b580      	push	{r7, lr}
  400202:	b086      	sub	sp, #24
  400204:	af00      	add	r7, sp, #0
  400206:	60f8      	str	r0, [r7, #12]
  400208:	60b9      	str	r1, [r7, #8]
  40020a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40020c:	2300      	movs	r3, #0
  40020e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400210:	68fb      	ldr	r3, [r7, #12]
  400212:	2b01      	cmp	r3, #1
  400214:	d01e      	beq.n	400254 <_write+0x54>
  400216:	68fb      	ldr	r3, [r7, #12]
  400218:	2b02      	cmp	r3, #2
  40021a:	d01b      	beq.n	400254 <_write+0x54>
  40021c:	68fb      	ldr	r3, [r7, #12]
  40021e:	2b03      	cmp	r3, #3
  400220:	d018      	beq.n	400254 <_write+0x54>
		return -1;
  400222:	f04f 33ff 	mov.w	r3, #4294967295
  400226:	e019      	b.n	40025c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400228:	4b0e      	ldr	r3, [pc, #56]	; (400264 <_write+0x64>)
  40022a:	681a      	ldr	r2, [r3, #0]
  40022c:	4b0e      	ldr	r3, [pc, #56]	; (400268 <_write+0x68>)
  40022e:	6818      	ldr	r0, [r3, #0]
  400230:	68bb      	ldr	r3, [r7, #8]
  400232:	1c59      	adds	r1, r3, #1
  400234:	60b9      	str	r1, [r7, #8]
  400236:	781b      	ldrb	r3, [r3, #0]
  400238:	4619      	mov	r1, r3
  40023a:	4790      	blx	r2
  40023c:	4603      	mov	r3, r0
  40023e:	2b00      	cmp	r3, #0
  400240:	da02      	bge.n	400248 <_write+0x48>
			return -1;
  400242:	f04f 33ff 	mov.w	r3, #4294967295
  400246:	e009      	b.n	40025c <_write+0x5c>
		}
		++nChars;
  400248:	697b      	ldr	r3, [r7, #20]
  40024a:	3301      	adds	r3, #1
  40024c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  40024e:	687b      	ldr	r3, [r7, #4]
  400250:	3b01      	subs	r3, #1
  400252:	607b      	str	r3, [r7, #4]
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	2b00      	cmp	r3, #0
  400258:	d1e6      	bne.n	400228 <_write+0x28>
	}
	return nChars;
  40025a:	697b      	ldr	r3, [r7, #20]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3718      	adds	r7, #24
  400260:	46bd      	mov	sp, r7
  400262:	bd80      	pop	{r7, pc}
  400264:	20400abc 	.word	0x20400abc
  400268:	20400ac0 	.word	0x20400ac0

0040026c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40026c:	b480      	push	{r7}
  40026e:	b083      	sub	sp, #12
  400270:	af00      	add	r7, sp, #0
  400272:	4603      	mov	r3, r0
  400274:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400276:	4909      	ldr	r1, [pc, #36]	; (40029c <NVIC_EnableIRQ+0x30>)
  400278:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40027c:	095b      	lsrs	r3, r3, #5
  40027e:	79fa      	ldrb	r2, [r7, #7]
  400280:	f002 021f 	and.w	r2, r2, #31
  400284:	2001      	movs	r0, #1
  400286:	fa00 f202 	lsl.w	r2, r0, r2
  40028a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40028e:	bf00      	nop
  400290:	370c      	adds	r7, #12
  400292:	46bd      	mov	sp, r7
  400294:	f85d 7b04 	ldr.w	r7, [sp], #4
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	e000e100 	.word	0xe000e100

004002a0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b083      	sub	sp, #12
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	4603      	mov	r3, r0
  4002a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4002aa:	4909      	ldr	r1, [pc, #36]	; (4002d0 <NVIC_ClearPendingIRQ+0x30>)
  4002ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4002b0:	095b      	lsrs	r3, r3, #5
  4002b2:	79fa      	ldrb	r2, [r7, #7]
  4002b4:	f002 021f 	and.w	r2, r2, #31
  4002b8:	2001      	movs	r0, #1
  4002ba:	fa00 f202 	lsl.w	r2, r0, r2
  4002be:	3360      	adds	r3, #96	; 0x60
  4002c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4002c4:	bf00      	nop
  4002c6:	370c      	adds	r7, #12
  4002c8:	46bd      	mov	sp, r7
  4002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002ce:	4770      	bx	lr
  4002d0:	e000e100 	.word	0xe000e100

004002d4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4002d4:	b480      	push	{r7}
  4002d6:	b083      	sub	sp, #12
  4002d8:	af00      	add	r7, sp, #0
  4002da:	4603      	mov	r3, r0
  4002dc:	6039      	str	r1, [r7, #0]
  4002de:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4002e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4002e4:	2b00      	cmp	r3, #0
  4002e6:	da0b      	bge.n	400300 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4002e8:	490d      	ldr	r1, [pc, #52]	; (400320 <NVIC_SetPriority+0x4c>)
  4002ea:	79fb      	ldrb	r3, [r7, #7]
  4002ec:	f003 030f 	and.w	r3, r3, #15
  4002f0:	3b04      	subs	r3, #4
  4002f2:	683a      	ldr	r2, [r7, #0]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	0152      	lsls	r2, r2, #5
  4002f8:	b2d2      	uxtb	r2, r2
  4002fa:	440b      	add	r3, r1
  4002fc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4002fe:	e009      	b.n	400314 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400300:	4908      	ldr	r1, [pc, #32]	; (400324 <NVIC_SetPriority+0x50>)
  400302:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400306:	683a      	ldr	r2, [r7, #0]
  400308:	b2d2      	uxtb	r2, r2
  40030a:	0152      	lsls	r2, r2, #5
  40030c:	b2d2      	uxtb	r2, r2
  40030e:	440b      	add	r3, r1
  400310:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400314:	bf00      	nop
  400316:	370c      	adds	r7, #12
  400318:	46bd      	mov	sp, r7
  40031a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40031e:	4770      	bx	lr
  400320:	e000ed00 	.word	0xe000ed00
  400324:	e000e100 	.word	0xe000e100

00400328 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400328:	b480      	push	{r7}
  40032a:	b083      	sub	sp, #12
  40032c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40032e:	f3ef 8310 	mrs	r3, PRIMASK
  400332:	607b      	str	r3, [r7, #4]
  return(result);
  400334:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400336:	2b00      	cmp	r3, #0
  400338:	bf0c      	ite	eq
  40033a:	2301      	moveq	r3, #1
  40033c:	2300      	movne	r3, #0
  40033e:	b2db      	uxtb	r3, r3
  400340:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400342:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400344:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400348:	4b04      	ldr	r3, [pc, #16]	; (40035c <cpu_irq_save+0x34>)
  40034a:	2200      	movs	r2, #0
  40034c:	701a      	strb	r2, [r3, #0]
	return flags;
  40034e:	683b      	ldr	r3, [r7, #0]
}
  400350:	4618      	mov	r0, r3
  400352:	370c      	adds	r7, #12
  400354:	46bd      	mov	sp, r7
  400356:	f85d 7b04 	ldr.w	r7, [sp], #4
  40035a:	4770      	bx	lr
  40035c:	2040000a 	.word	0x2040000a

00400360 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400360:	b480      	push	{r7}
  400362:	b083      	sub	sp, #12
  400364:	af00      	add	r7, sp, #0
  400366:	6078      	str	r0, [r7, #4]
	return (flags);
  400368:	687b      	ldr	r3, [r7, #4]
  40036a:	2b00      	cmp	r3, #0
  40036c:	bf14      	ite	ne
  40036e:	2301      	movne	r3, #1
  400370:	2300      	moveq	r3, #0
  400372:	b2db      	uxtb	r3, r3
}
  400374:	4618      	mov	r0, r3
  400376:	370c      	adds	r7, #12
  400378:	46bd      	mov	sp, r7
  40037a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037e:	4770      	bx	lr

00400380 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400380:	b580      	push	{r7, lr}
  400382:	b082      	sub	sp, #8
  400384:	af00      	add	r7, sp, #0
  400386:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400388:	6878      	ldr	r0, [r7, #4]
  40038a:	4b07      	ldr	r3, [pc, #28]	; (4003a8 <cpu_irq_restore+0x28>)
  40038c:	4798      	blx	r3
  40038e:	4603      	mov	r3, r0
  400390:	2b00      	cmp	r3, #0
  400392:	d005      	beq.n	4003a0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400394:	4b05      	ldr	r3, [pc, #20]	; (4003ac <cpu_irq_restore+0x2c>)
  400396:	2201      	movs	r2, #1
  400398:	701a      	strb	r2, [r3, #0]
  40039a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40039e:	b662      	cpsie	i
}
  4003a0:	bf00      	nop
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400361 	.word	0x00400361
  4003ac:	2040000a 	.word	0x2040000a

004003b0 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4003b0:	b480      	push	{r7}
  4003b2:	b083      	sub	sp, #12
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	460b      	mov	r3, r1
  4003ba:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4003bc:	bf00      	nop
  4003be:	370c      	adds	r7, #12
  4003c0:	46bd      	mov	sp, r7
  4003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003c6:	4770      	bx	lr

004003c8 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  4003c8:	b480      	push	{r7}
  4003ca:	b083      	sub	sp, #12
  4003cc:	af00      	add	r7, sp, #0
  4003ce:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4003d4:	4618      	mov	r0, r3
  4003d6:	370c      	adds	r7, #12
  4003d8:	46bd      	mov	sp, r7
  4003da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003de:	4770      	bx	lr

004003e0 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4003e0:	b480      	push	{r7}
  4003e2:	b083      	sub	sp, #12
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4003ec:	4618      	mov	r0, r3
  4003ee:	370c      	adds	r7, #12
  4003f0:	46bd      	mov	sp, r7
  4003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003f6:	4770      	bx	lr

004003f8 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4003f8:	b580      	push	{r7, lr}
  4003fa:	b084      	sub	sp, #16
  4003fc:	af00      	add	r7, sp, #0
  4003fe:	4603      	mov	r3, r0
  400400:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400402:	79fb      	ldrb	r3, [r7, #7]
  400404:	4a0a      	ldr	r2, [pc, #40]	; (400430 <sleepmgr_lock_mode+0x38>)
  400406:	5cd3      	ldrb	r3, [r2, r3]
  400408:	2bff      	cmp	r3, #255	; 0xff
  40040a:	d100      	bne.n	40040e <sleepmgr_lock_mode+0x16>
		while (true) {
  40040c:	e7fe      	b.n	40040c <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40040e:	4b09      	ldr	r3, [pc, #36]	; (400434 <sleepmgr_lock_mode+0x3c>)
  400410:	4798      	blx	r3
  400412:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  400414:	79fb      	ldrb	r3, [r7, #7]
  400416:	4a06      	ldr	r2, [pc, #24]	; (400430 <sleepmgr_lock_mode+0x38>)
  400418:	5cd2      	ldrb	r2, [r2, r3]
  40041a:	3201      	adds	r2, #1
  40041c:	b2d1      	uxtb	r1, r2
  40041e:	4a04      	ldr	r2, [pc, #16]	; (400430 <sleepmgr_lock_mode+0x38>)
  400420:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  400422:	68f8      	ldr	r0, [r7, #12]
  400424:	4b04      	ldr	r3, [pc, #16]	; (400438 <sleepmgr_lock_mode+0x40>)
  400426:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  400428:	bf00      	nop
  40042a:	3710      	adds	r7, #16
  40042c:	46bd      	mov	sp, r7
  40042e:	bd80      	pop	{r7, pc}
  400430:	20400ab0 	.word	0x20400ab0
  400434:	00400329 	.word	0x00400329
  400438:	00400381 	.word	0x00400381

0040043c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40043c:	b480      	push	{r7}
  40043e:	b083      	sub	sp, #12
  400440:	af00      	add	r7, sp, #0
  400442:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400444:	687b      	ldr	r3, [r7, #4]
  400446:	2b07      	cmp	r3, #7
  400448:	d825      	bhi.n	400496 <osc_get_rate+0x5a>
  40044a:	a201      	add	r2, pc, #4	; (adr r2, 400450 <osc_get_rate+0x14>)
  40044c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400450:	00400471 	.word	0x00400471
  400454:	00400477 	.word	0x00400477
  400458:	0040047d 	.word	0x0040047d
  40045c:	00400483 	.word	0x00400483
  400460:	00400487 	.word	0x00400487
  400464:	0040048b 	.word	0x0040048b
  400468:	0040048f 	.word	0x0040048f
  40046c:	00400493 	.word	0x00400493
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400470:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400474:	e010      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400476:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40047a:	e00d      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40047c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400480:	e00a      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400482:	4b08      	ldr	r3, [pc, #32]	; (4004a4 <osc_get_rate+0x68>)
  400484:	e008      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400486:	4b08      	ldr	r3, [pc, #32]	; (4004a8 <osc_get_rate+0x6c>)
  400488:	e006      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40048a:	4b08      	ldr	r3, [pc, #32]	; (4004ac <osc_get_rate+0x70>)
  40048c:	e004      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40048e:	4b07      	ldr	r3, [pc, #28]	; (4004ac <osc_get_rate+0x70>)
  400490:	e002      	b.n	400498 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400492:	4b06      	ldr	r3, [pc, #24]	; (4004ac <osc_get_rate+0x70>)
  400494:	e000      	b.n	400498 <osc_get_rate+0x5c>
	}

	return 0;
  400496:	2300      	movs	r3, #0
}
  400498:	4618      	mov	r0, r3
  40049a:	370c      	adds	r7, #12
  40049c:	46bd      	mov	sp, r7
  40049e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004a2:	4770      	bx	lr
  4004a4:	003d0900 	.word	0x003d0900
  4004a8:	007a1200 	.word	0x007a1200
  4004ac:	00b71b00 	.word	0x00b71b00

004004b0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4004b0:	b580      	push	{r7, lr}
  4004b2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004b4:	2006      	movs	r0, #6
  4004b6:	4b05      	ldr	r3, [pc, #20]	; (4004cc <sysclk_get_main_hz+0x1c>)
  4004b8:	4798      	blx	r3
  4004ba:	4602      	mov	r2, r0
  4004bc:	4613      	mov	r3, r2
  4004be:	009b      	lsls	r3, r3, #2
  4004c0:	4413      	add	r3, r2
  4004c2:	009a      	lsls	r2, r3, #2
  4004c4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004c6:	4618      	mov	r0, r3
  4004c8:	bd80      	pop	{r7, pc}
  4004ca:	bf00      	nop
  4004cc:	0040043d 	.word	0x0040043d

004004d0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004d0:	b580      	push	{r7, lr}
  4004d2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004d4:	4b02      	ldr	r3, [pc, #8]	; (4004e0 <sysclk_get_cpu_hz+0x10>)
  4004d6:	4798      	blx	r3
  4004d8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004da:	4618      	mov	r0, r3
  4004dc:	bd80      	pop	{r7, pc}
  4004de:	bf00      	nop
  4004e0:	004004b1 	.word	0x004004b1

004004e4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4004ec:	687b      	ldr	r3, [r7, #4]
  4004ee:	4a09      	ldr	r2, [pc, #36]	; (400514 <afec_find_inst_num+0x30>)
  4004f0:	4293      	cmp	r3, r2
  4004f2:	d101      	bne.n	4004f8 <afec_find_inst_num+0x14>
		return 1;
  4004f4:	2301      	movs	r3, #1
  4004f6:	e006      	b.n	400506 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4004f8:	687b      	ldr	r3, [r7, #4]
  4004fa:	4a07      	ldr	r2, [pc, #28]	; (400518 <afec_find_inst_num+0x34>)
  4004fc:	4293      	cmp	r3, r2
  4004fe:	d101      	bne.n	400504 <afec_find_inst_num+0x20>
		return 0;
  400500:	2300      	movs	r3, #0
  400502:	e000      	b.n	400506 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  400504:	2300      	movs	r3, #0
}
  400506:	4618      	mov	r0, r3
  400508:	370c      	adds	r7, #12
  40050a:	46bd      	mov	sp, r7
  40050c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	40064000 	.word	0x40064000
  400518:	4003c000 	.word	0x4003c000

0040051c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  40051c:	b480      	push	{r7}
  40051e:	b083      	sub	sp, #12
  400520:	af00      	add	r7, sp, #0
  400522:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	4a09      	ldr	r2, [pc, #36]	; (40054c <afec_find_pid+0x30>)
  400528:	4293      	cmp	r3, r2
  40052a:	d101      	bne.n	400530 <afec_find_pid+0x14>
		return ID_AFEC1;
  40052c:	2328      	movs	r3, #40	; 0x28
  40052e:	e006      	b.n	40053e <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	4a07      	ldr	r2, [pc, #28]	; (400550 <afec_find_pid+0x34>)
  400534:	4293      	cmp	r3, r2
  400536:	d101      	bne.n	40053c <afec_find_pid+0x20>
		return ID_AFEC0;
  400538:	231d      	movs	r3, #29
  40053a:	e000      	b.n	40053e <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  40053c:	231d      	movs	r3, #29
}
  40053e:	4618      	mov	r0, r3
  400540:	370c      	adds	r7, #12
  400542:	46bd      	mov	sp, r7
  400544:	f85d 7b04 	ldr.w	r7, [sp], #4
  400548:	4770      	bx	lr
  40054a:	bf00      	nop
  40054c:	40064000 	.word	0x40064000
  400550:	4003c000 	.word	0x4003c000

00400554 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  400554:	b480      	push	{r7}
  400556:	b085      	sub	sp, #20
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  40055e:	2300      	movs	r3, #0
  400560:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400562:	683b      	ldr	r3, [r7, #0]
  400564:	7cdb      	ldrb	r3, [r3, #19]
  400566:	2b00      	cmp	r3, #0
  400568:	d002      	beq.n	400570 <afec_set_config+0x1c>
  40056a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40056e:	e000      	b.n	400572 <afec_set_config+0x1e>
  400570:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400572:	683b      	ldr	r3, [r7, #0]
  400574:	6859      	ldr	r1, [r3, #4]
  400576:	683b      	ldr	r3, [r7, #0]
  400578:	689b      	ldr	r3, [r3, #8]
  40057a:	fbb1 f3f3 	udiv	r3, r1, r3
  40057e:	3b01      	subs	r3, #1
  400580:	021b      	lsls	r3, r3, #8
  400582:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400584:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400586:	683b      	ldr	r3, [r7, #0]
  400588:	7c1b      	ldrb	r3, [r3, #16]
  40058a:	061b      	lsls	r3, r3, #24
  40058c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  400590:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  400592:	683b      	ldr	r3, [r7, #0]
  400594:	7c5b      	ldrb	r3, [r3, #17]
  400596:	071b      	lsls	r3, r3, #28
  400598:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  40059c:	431a      	orrs	r2, r3
			(config->startup_time);
  40059e:	683b      	ldr	r3, [r7, #0]
  4005a0:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  4005a2:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4005a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4005a8:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  4005aa:	687b      	ldr	r3, [r7, #4]
  4005ac:	68fa      	ldr	r2, [r7, #12]
  4005ae:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005b0:	683b      	ldr	r3, [r7, #0]
  4005b2:	7d1b      	ldrb	r3, [r3, #20]
  4005b4:	2b00      	cmp	r3, #0
  4005b6:	d002      	beq.n	4005be <afec_set_config+0x6a>
  4005b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4005bc:	e000      	b.n	4005c0 <afec_set_config+0x6c>
  4005be:	2200      	movs	r2, #0
			(config->resolution) |
  4005c0:	683b      	ldr	r3, [r7, #0]
  4005c2:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005c4:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  4005c6:	683b      	ldr	r3, [r7, #0]
  4005c8:	7d5b      	ldrb	r3, [r3, #21]
  4005ca:	2b00      	cmp	r3, #0
  4005cc:	d002      	beq.n	4005d4 <afec_set_config+0x80>
  4005ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  4005d2:	e000      	b.n	4005d6 <afec_set_config+0x82>
  4005d4:	2300      	movs	r3, #0
			(config->resolution) |
  4005d6:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005d8:	687b      	ldr	r3, [r7, #4]
  4005da:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4005dc:	683b      	ldr	r3, [r7, #0]
  4005de:	7d9b      	ldrb	r3, [r3, #22]
  4005e0:	021b      	lsls	r3, r3, #8
  4005e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4005e6:	f043 020c 	orr.w	r2, r3, #12
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  4005f0:	bf00      	nop
  4005f2:	3714      	adds	r7, #20
  4005f4:	46bd      	mov	sp, r7
  4005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fa:	4770      	bx	lr

004005fc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  4005fc:	b580      	push	{r7, lr}
  4005fe:	b086      	sub	sp, #24
  400600:	af00      	add	r7, sp, #0
  400602:	60f8      	str	r0, [r7, #12]
  400604:	460b      	mov	r3, r1
  400606:	607a      	str	r2, [r7, #4]
  400608:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  40060a:	897b      	ldrh	r3, [r7, #10]
  40060c:	4619      	mov	r1, r3
  40060e:	68f8      	ldr	r0, [r7, #12]
  400610:	4b1e      	ldr	r3, [pc, #120]	; (40068c <afec_ch_set_config+0x90>)
  400612:	4798      	blx	r3
	uint32_t reg = 0;
  400614:	2300      	movs	r3, #0
  400616:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40061c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  40061e:	897b      	ldrh	r3, [r7, #10]
  400620:	2201      	movs	r2, #1
  400622:	fa02 f303 	lsl.w	r3, r2, r3
  400626:	43db      	mvns	r3, r3
  400628:	697a      	ldr	r2, [r7, #20]
  40062a:	4013      	ands	r3, r2
  40062c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  40062e:	687b      	ldr	r3, [r7, #4]
  400630:	781b      	ldrb	r3, [r3, #0]
  400632:	2b00      	cmp	r3, #0
  400634:	d004      	beq.n	400640 <afec_ch_set_config+0x44>
  400636:	897b      	ldrh	r3, [r7, #10]
  400638:	2201      	movs	r2, #1
  40063a:	fa02 f303 	lsl.w	r3, r2, r3
  40063e:	e000      	b.n	400642 <afec_ch_set_config+0x46>
  400640:	2300      	movs	r3, #0
  400642:	697a      	ldr	r2, [r7, #20]
  400644:	4313      	orrs	r3, r2
  400646:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	697a      	ldr	r2, [r7, #20]
  40064c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  40064e:	68fb      	ldr	r3, [r7, #12]
  400650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  400652:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  400654:	897b      	ldrh	r3, [r7, #10]
  400656:	005b      	lsls	r3, r3, #1
  400658:	2203      	movs	r2, #3
  40065a:	fa02 f303 	lsl.w	r3, r2, r3
  40065e:	43db      	mvns	r3, r3
  400660:	697a      	ldr	r2, [r7, #20]
  400662:	4013      	ands	r3, r2
  400664:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	785b      	ldrb	r3, [r3, #1]
  40066a:	461a      	mov	r2, r3
  40066c:	897b      	ldrh	r3, [r7, #10]
  40066e:	005b      	lsls	r3, r3, #1
  400670:	fa02 f303 	lsl.w	r3, r2, r3
  400674:	461a      	mov	r2, r3
  400676:	697b      	ldr	r3, [r7, #20]
  400678:	4313      	orrs	r3, r2
  40067a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  40067c:	68fb      	ldr	r3, [r7, #12]
  40067e:	697a      	ldr	r2, [r7, #20]
  400680:	655a      	str	r2, [r3, #84]	; 0x54
}
  400682:	bf00      	nop
  400684:	3718      	adds	r7, #24
  400686:	46bd      	mov	sp, r7
  400688:	bd80      	pop	{r7, pc}
  40068a:	bf00      	nop
  40068c:	004003b1 	.word	0x004003b1

00400690 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  400690:	b480      	push	{r7}
  400692:	b085      	sub	sp, #20
  400694:	af00      	add	r7, sp, #0
  400696:	6078      	str	r0, [r7, #4]
  400698:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  40069a:	2300      	movs	r3, #0
  40069c:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  40069e:	683b      	ldr	r3, [r7, #0]
  4006a0:	781b      	ldrb	r3, [r3, #0]
  4006a2:	2b00      	cmp	r3, #0
  4006a4:	d001      	beq.n	4006aa <afec_temp_sensor_set_config+0x1a>
  4006a6:	2301      	movs	r3, #1
  4006a8:	e000      	b.n	4006ac <afec_temp_sensor_set_config+0x1c>
  4006aa:	2300      	movs	r3, #0
  4006ac:	683a      	ldr	r2, [r7, #0]
  4006ae:	7852      	ldrb	r2, [r2, #1]
  4006b0:	4313      	orrs	r3, r2
  4006b2:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  4006b4:	687b      	ldr	r3, [r7, #4]
  4006b6:	68fa      	ldr	r2, [r7, #12]
  4006b8:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4006ba:	683b      	ldr	r3, [r7, #0]
  4006bc:	885b      	ldrh	r3, [r3, #2]
  4006be:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4006c0:	683b      	ldr	r3, [r7, #0]
  4006c2:	889b      	ldrh	r3, [r3, #4]
  4006c4:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4006c6:	431a      	orrs	r2, r3
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  4006cc:	bf00      	nop
  4006ce:	3714      	adds	r7, #20
  4006d0:	46bd      	mov	sp, r7
  4006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006d6:	4770      	bx	lr

004006d8 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  4006d8:	b580      	push	{r7, lr}
  4006da:	b082      	sub	sp, #8
  4006dc:	af00      	add	r7, sp, #0
  4006de:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	2200      	movs	r2, #0
  4006e4:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4006e6:	4b12      	ldr	r3, [pc, #72]	; (400730 <afec_get_config_defaults+0x58>)
  4006e8:	4798      	blx	r3
  4006ea:	4602      	mov	r2, r0
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	4a10      	ldr	r2, [pc, #64]	; (400734 <afec_get_config_defaults+0x5c>)
  4006f4:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4006fc:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  4006fe:	687b      	ldr	r3, [r7, #4]
  400700:	2202      	movs	r2, #2
  400702:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  400704:	687b      	ldr	r3, [r7, #4]
  400706:	2201      	movs	r2, #1
  400708:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  40070a:	687b      	ldr	r3, [r7, #4]
  40070c:	2201      	movs	r2, #1
  40070e:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  400710:	687b      	ldr	r3, [r7, #4]
  400712:	2200      	movs	r2, #0
  400714:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  400716:	687b      	ldr	r3, [r7, #4]
  400718:	2201      	movs	r2, #1
  40071a:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	2201      	movs	r2, #1
  400720:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  400722:	687b      	ldr	r3, [r7, #4]
  400724:	2201      	movs	r2, #1
  400726:	759a      	strb	r2, [r3, #22]
}
  400728:	bf00      	nop
  40072a:	3708      	adds	r7, #8
  40072c:	46bd      	mov	sp, r7
  40072e:	bd80      	pop	{r7, pc}
  400730:	004004d1 	.word	0x004004d1
  400734:	005b8d80 	.word	0x005b8d80

00400738 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  400738:	b480      	push	{r7}
  40073a:	b083      	sub	sp, #12
  40073c:	af00      	add	r7, sp, #0
  40073e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	2200      	movs	r2, #0
  400744:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400746:	687b      	ldr	r3, [r7, #4]
  400748:	2201      	movs	r2, #1
  40074a:	705a      	strb	r2, [r3, #1]

}
  40074c:	bf00      	nop
  40074e:	370c      	adds	r7, #12
  400750:	46bd      	mov	sp, r7
  400752:	f85d 7b04 	ldr.w	r7, [sp], #4
  400756:	4770      	bx	lr

00400758 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  400758:	b480      	push	{r7}
  40075a:	b083      	sub	sp, #12
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	2200      	movs	r2, #0
  400764:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400766:	687b      	ldr	r3, [r7, #4]
  400768:	2220      	movs	r2, #32
  40076a:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  40076c:	687b      	ldr	r3, [r7, #4]
  40076e:	22ff      	movs	r2, #255	; 0xff
  400770:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  400772:	687b      	ldr	r3, [r7, #4]
  400774:	f640 72ff 	movw	r2, #4095	; 0xfff
  400778:	809a      	strh	r2, [r3, #4]
}
  40077a:	bf00      	nop
  40077c:	370c      	adds	r7, #12
  40077e:	46bd      	mov	sp, r7
  400780:	f85d 7b04 	ldr.w	r7, [sp], #4
  400784:	4770      	bx	lr
	...

00400788 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400788:	b580      	push	{r7, lr}
  40078a:	b084      	sub	sp, #16
  40078c:	af00      	add	r7, sp, #0
  40078e:	6078      	str	r0, [r7, #4]
  400790:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400792:	6878      	ldr	r0, [r7, #4]
  400794:	4b1d      	ldr	r3, [pc, #116]	; (40080c <afec_init+0x84>)
  400796:	4798      	blx	r3
  400798:	4603      	mov	r3, r0
  40079a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40079e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4007a2:	d101      	bne.n	4007a8 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  4007a4:	2319      	movs	r3, #25
  4007a6:	e02c      	b.n	400802 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  4007a8:	687b      	ldr	r3, [r7, #4]
  4007aa:	2201      	movs	r2, #1
  4007ac:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  4007ae:	6839      	ldr	r1, [r7, #0]
  4007b0:	6878      	ldr	r0, [r7, #4]
  4007b2:	4b17      	ldr	r3, [pc, #92]	; (400810 <afec_init+0x88>)
  4007b4:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  4007b6:	687b      	ldr	r3, [r7, #4]
  4007b8:	4a16      	ldr	r2, [pc, #88]	; (400814 <afec_init+0x8c>)
  4007ba:	4293      	cmp	r3, r2
  4007bc:	d10d      	bne.n	4007da <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007be:	2300      	movs	r3, #0
  4007c0:	60fb      	str	r3, [r7, #12]
  4007c2:	e007      	b.n	4007d4 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  4007c4:	4a14      	ldr	r2, [pc, #80]	; (400818 <afec_init+0x90>)
  4007c6:	68fb      	ldr	r3, [r7, #12]
  4007c8:	2100      	movs	r1, #0
  4007ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007ce:	68fb      	ldr	r3, [r7, #12]
  4007d0:	3301      	adds	r3, #1
  4007d2:	60fb      	str	r3, [r7, #12]
  4007d4:	68fb      	ldr	r3, [r7, #12]
  4007d6:	2b0f      	cmp	r3, #15
  4007d8:	d9f4      	bls.n	4007c4 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  4007da:	687b      	ldr	r3, [r7, #4]
  4007dc:	4a0f      	ldr	r2, [pc, #60]	; (40081c <afec_init+0x94>)
  4007de:	4293      	cmp	r3, r2
  4007e0:	d10e      	bne.n	400800 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007e2:	2300      	movs	r3, #0
  4007e4:	60fb      	str	r3, [r7, #12]
  4007e6:	e008      	b.n	4007fa <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  4007e8:	4a0b      	ldr	r2, [pc, #44]	; (400818 <afec_init+0x90>)
  4007ea:	68fb      	ldr	r3, [r7, #12]
  4007ec:	3310      	adds	r3, #16
  4007ee:	2100      	movs	r1, #0
  4007f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4007f4:	68fb      	ldr	r3, [r7, #12]
  4007f6:	3301      	adds	r3, #1
  4007f8:	60fb      	str	r3, [r7, #12]
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	2b0f      	cmp	r3, #15
  4007fe:	d9f3      	bls.n	4007e8 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  400800:	2300      	movs	r3, #0
}
  400802:	4618      	mov	r0, r3
  400804:	3710      	adds	r7, #16
  400806:	46bd      	mov	sp, r7
  400808:	bd80      	pop	{r7, pc}
  40080a:	bf00      	nop
  40080c:	004003c9 	.word	0x004003c9
  400810:	00400555 	.word	0x00400555
  400814:	4003c000 	.word	0x4003c000
  400818:	20400ac4 	.word	0x20400ac4
  40081c:	40064000 	.word	0x40064000

00400820 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400820:	b580      	push	{r7, lr}
  400822:	b086      	sub	sp, #24
  400824:	af00      	add	r7, sp, #0
  400826:	60f8      	str	r0, [r7, #12]
  400828:	60b9      	str	r1, [r7, #8]
  40082a:	607a      	str	r2, [r7, #4]
  40082c:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  40082e:	68f8      	ldr	r0, [r7, #12]
  400830:	4b17      	ldr	r3, [pc, #92]	; (400890 <afec_set_callback+0x70>)
  400832:	4798      	blx	r3
  400834:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  400836:	4917      	ldr	r1, [pc, #92]	; (400894 <afec_set_callback+0x74>)
  400838:	697b      	ldr	r3, [r7, #20]
  40083a:	011a      	lsls	r2, r3, #4
  40083c:	68bb      	ldr	r3, [r7, #8]
  40083e:	4413      	add	r3, r2
  400840:	687a      	ldr	r2, [r7, #4]
  400842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  400846:	697b      	ldr	r3, [r7, #20]
  400848:	2b00      	cmp	r3, #0
  40084a:	d10b      	bne.n	400864 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  40084c:	201d      	movs	r0, #29
  40084e:	4b12      	ldr	r3, [pc, #72]	; (400898 <afec_set_callback+0x78>)
  400850:	4798      	blx	r3
  400852:	78fb      	ldrb	r3, [r7, #3]
  400854:	4619      	mov	r1, r3
  400856:	201d      	movs	r0, #29
  400858:	4b10      	ldr	r3, [pc, #64]	; (40089c <afec_set_callback+0x7c>)
  40085a:	4798      	blx	r3
  40085c:	201d      	movs	r0, #29
  40085e:	4b10      	ldr	r3, [pc, #64]	; (4008a0 <afec_set_callback+0x80>)
  400860:	4798      	blx	r3
  400862:	e00d      	b.n	400880 <afec_set_callback+0x60>
	} else if (i == 1) {
  400864:	697b      	ldr	r3, [r7, #20]
  400866:	2b01      	cmp	r3, #1
  400868:	d10a      	bne.n	400880 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  40086a:	2028      	movs	r0, #40	; 0x28
  40086c:	4b0a      	ldr	r3, [pc, #40]	; (400898 <afec_set_callback+0x78>)
  40086e:	4798      	blx	r3
  400870:	78fb      	ldrb	r3, [r7, #3]
  400872:	4619      	mov	r1, r3
  400874:	2028      	movs	r0, #40	; 0x28
  400876:	4b09      	ldr	r3, [pc, #36]	; (40089c <afec_set_callback+0x7c>)
  400878:	4798      	blx	r3
  40087a:	2028      	movs	r0, #40	; 0x28
  40087c:	4b08      	ldr	r3, [pc, #32]	; (4008a0 <afec_set_callback+0x80>)
  40087e:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400880:	68b9      	ldr	r1, [r7, #8]
  400882:	68f8      	ldr	r0, [r7, #12]
  400884:	4b07      	ldr	r3, [pc, #28]	; (4008a4 <afec_set_callback+0x84>)
  400886:	4798      	blx	r3
}
  400888:	bf00      	nop
  40088a:	3718      	adds	r7, #24
  40088c:	46bd      	mov	sp, r7
  40088e:	bd80      	pop	{r7, pc}
  400890:	004004e5 	.word	0x004004e5
  400894:	20400ac4 	.word	0x20400ac4
  400898:	004002a1 	.word	0x004002a1
  40089c:	004002d5 	.word	0x004002d5
  4008a0:	0040026d 	.word	0x0040026d
  4008a4:	004008a9 	.word	0x004008a9

004008a8 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  4008a8:	b480      	push	{r7}
  4008aa:	b083      	sub	sp, #12
  4008ac:	af00      	add	r7, sp, #0
  4008ae:	6078      	str	r0, [r7, #4]
  4008b0:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	4a19      	ldr	r2, [pc, #100]	; (40091c <afec_enable_interrupt+0x74>)
  4008b6:	4293      	cmp	r3, r2
  4008b8:	d103      	bne.n	4008c2 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4008ba:	687b      	ldr	r3, [r7, #4]
  4008bc:	4a17      	ldr	r2, [pc, #92]	; (40091c <afec_enable_interrupt+0x74>)
  4008be:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  4008c0:	e026      	b.n	400910 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4008c2:	683b      	ldr	r3, [r7, #0]
  4008c4:	2b0b      	cmp	r3, #11
  4008c6:	d80f      	bhi.n	4008e8 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  4008c8:	683b      	ldr	r3, [r7, #0]
  4008ca:	2b0b      	cmp	r3, #11
  4008cc:	d104      	bne.n	4008d8 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4008ce:	687b      	ldr	r3, [r7, #4]
  4008d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008d4:	625a      	str	r2, [r3, #36]	; 0x24
  4008d6:	e01b      	b.n	400910 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  4008d8:	2201      	movs	r2, #1
  4008da:	683b      	ldr	r3, [r7, #0]
  4008dc:	fa02 f303 	lsl.w	r3, r2, r3
  4008e0:	461a      	mov	r2, r3
  4008e2:	687b      	ldr	r3, [r7, #4]
  4008e4:	625a      	str	r2, [r3, #36]	; 0x24
  4008e6:	e013      	b.n	400910 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4008e8:	683b      	ldr	r3, [r7, #0]
  4008ea:	2b0e      	cmp	r3, #14
  4008ec:	d808      	bhi.n	400900 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4008ee:	683b      	ldr	r3, [r7, #0]
  4008f0:	330c      	adds	r3, #12
  4008f2:	2201      	movs	r2, #1
  4008f4:	fa02 f303 	lsl.w	r3, r2, r3
  4008f8:	461a      	mov	r2, r3
  4008fa:	687b      	ldr	r3, [r7, #4]
  4008fc:	625a      	str	r2, [r3, #36]	; 0x24
  4008fe:	e007      	b.n	400910 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  400900:	683b      	ldr	r3, [r7, #0]
  400902:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400904:	2201      	movs	r2, #1
  400906:	fa02 f303 	lsl.w	r3, r2, r3
  40090a:	461a      	mov	r2, r3
  40090c:	687b      	ldr	r3, [r7, #4]
  40090e:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  400910:	370c      	adds	r7, #12
  400912:	46bd      	mov	sp, r7
  400914:	f85d 7b04 	ldr.w	r7, [sp], #4
  400918:	4770      	bx	lr
  40091a:	bf00      	nop
  40091c:	47000fff 	.word	0x47000fff

00400920 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  400920:	b580      	push	{r7, lr}
  400922:	b082      	sub	sp, #8
  400924:	af00      	add	r7, sp, #0
  400926:	4603      	mov	r3, r0
  400928:	6039      	str	r1, [r7, #0]
  40092a:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  40092c:	79fb      	ldrb	r3, [r7, #7]
  40092e:	490a      	ldr	r1, [pc, #40]	; (400958 <afec_interrupt+0x38>)
  400930:	011a      	lsls	r2, r3, #4
  400932:	683b      	ldr	r3, [r7, #0]
  400934:	4413      	add	r3, r2
  400936:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40093a:	2b00      	cmp	r3, #0
  40093c:	d007      	beq.n	40094e <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  40093e:	79fb      	ldrb	r3, [r7, #7]
  400940:	4905      	ldr	r1, [pc, #20]	; (400958 <afec_interrupt+0x38>)
  400942:	011a      	lsls	r2, r3, #4
  400944:	683b      	ldr	r3, [r7, #0]
  400946:	4413      	add	r3, r2
  400948:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40094c:	4798      	blx	r3
	}
}
  40094e:	bf00      	nop
  400950:	3708      	adds	r7, #8
  400952:	46bd      	mov	sp, r7
  400954:	bd80      	pop	{r7, pc}
  400956:	bf00      	nop
  400958:	20400ac4 	.word	0x20400ac4

0040095c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40095c:	b590      	push	{r4, r7, lr}
  40095e:	b087      	sub	sp, #28
  400960:	af00      	add	r7, sp, #0
  400962:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400964:	6878      	ldr	r0, [r7, #4]
  400966:	4b28      	ldr	r3, [pc, #160]	; (400a08 <afec_process_callback+0xac>)
  400968:	4798      	blx	r3
  40096a:	4604      	mov	r4, r0
  40096c:	6878      	ldr	r0, [r7, #4]
  40096e:	4b27      	ldr	r3, [pc, #156]	; (400a0c <afec_process_callback+0xb0>)
  400970:	4798      	blx	r3
  400972:	4603      	mov	r3, r0
  400974:	4023      	ands	r3, r4
  400976:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  400978:	6878      	ldr	r0, [r7, #4]
  40097a:	4b25      	ldr	r3, [pc, #148]	; (400a10 <afec_process_callback+0xb4>)
  40097c:	4798      	blx	r3
  40097e:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400980:	2300      	movs	r3, #0
  400982:	617b      	str	r3, [r7, #20]
  400984:	e039      	b.n	4009fa <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400986:	697b      	ldr	r3, [r7, #20]
  400988:	2b0b      	cmp	r3, #11
  40098a:	d80f      	bhi.n	4009ac <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  40098c:	2201      	movs	r2, #1
  40098e:	697b      	ldr	r3, [r7, #20]
  400990:	fa02 f303 	lsl.w	r3, r2, r3
  400994:	461a      	mov	r2, r3
  400996:	68fb      	ldr	r3, [r7, #12]
  400998:	4013      	ands	r3, r2
  40099a:	2b00      	cmp	r3, #0
  40099c:	d02a      	beq.n	4009f4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40099e:	693b      	ldr	r3, [r7, #16]
  4009a0:	b2db      	uxtb	r3, r3
  4009a2:	6979      	ldr	r1, [r7, #20]
  4009a4:	4618      	mov	r0, r3
  4009a6:	4b1b      	ldr	r3, [pc, #108]	; (400a14 <afec_process_callback+0xb8>)
  4009a8:	4798      	blx	r3
  4009aa:	e023      	b.n	4009f4 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4009ac:	697b      	ldr	r3, [r7, #20]
  4009ae:	2b0e      	cmp	r3, #14
  4009b0:	d810      	bhi.n	4009d4 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4009b2:	697b      	ldr	r3, [r7, #20]
  4009b4:	330c      	adds	r3, #12
  4009b6:	2201      	movs	r2, #1
  4009b8:	fa02 f303 	lsl.w	r3, r2, r3
  4009bc:	461a      	mov	r2, r3
  4009be:	68fb      	ldr	r3, [r7, #12]
  4009c0:	4013      	ands	r3, r2
  4009c2:	2b00      	cmp	r3, #0
  4009c4:	d016      	beq.n	4009f4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4009c6:	693b      	ldr	r3, [r7, #16]
  4009c8:	b2db      	uxtb	r3, r3
  4009ca:	6979      	ldr	r1, [r7, #20]
  4009cc:	4618      	mov	r0, r3
  4009ce:	4b11      	ldr	r3, [pc, #68]	; (400a14 <afec_process_callback+0xb8>)
  4009d0:	4798      	blx	r3
  4009d2:	e00f      	b.n	4009f4 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4009d4:	697b      	ldr	r3, [r7, #20]
  4009d6:	330f      	adds	r3, #15
  4009d8:	2201      	movs	r2, #1
  4009da:	fa02 f303 	lsl.w	r3, r2, r3
  4009de:	461a      	mov	r2, r3
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	4013      	ands	r3, r2
  4009e4:	2b00      	cmp	r3, #0
  4009e6:	d005      	beq.n	4009f4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4009e8:	693b      	ldr	r3, [r7, #16]
  4009ea:	b2db      	uxtb	r3, r3
  4009ec:	6979      	ldr	r1, [r7, #20]
  4009ee:	4618      	mov	r0, r3
  4009f0:	4b08      	ldr	r3, [pc, #32]	; (400a14 <afec_process_callback+0xb8>)
  4009f2:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4009f4:	697b      	ldr	r3, [r7, #20]
  4009f6:	3301      	adds	r3, #1
  4009f8:	617b      	str	r3, [r7, #20]
  4009fa:	697b      	ldr	r3, [r7, #20]
  4009fc:	2b0f      	cmp	r3, #15
  4009fe:	d9c2      	bls.n	400986 <afec_process_callback+0x2a>
			}
		}
	}
}
  400a00:	bf00      	nop
  400a02:	371c      	adds	r7, #28
  400a04:	46bd      	mov	sp, r7
  400a06:	bd90      	pop	{r4, r7, pc}
  400a08:	004003c9 	.word	0x004003c9
  400a0c:	004003e1 	.word	0x004003e1
  400a10:	004004e5 	.word	0x004004e5
  400a14:	00400921 	.word	0x00400921

00400a18 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  400a1c:	4802      	ldr	r0, [pc, #8]	; (400a28 <AFEC0_Handler+0x10>)
  400a1e:	4b03      	ldr	r3, [pc, #12]	; (400a2c <AFEC0_Handler+0x14>)
  400a20:	4798      	blx	r3
}
  400a22:	bf00      	nop
  400a24:	bd80      	pop	{r7, pc}
  400a26:	bf00      	nop
  400a28:	4003c000 	.word	0x4003c000
  400a2c:	0040095d 	.word	0x0040095d

00400a30 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  400a34:	4802      	ldr	r0, [pc, #8]	; (400a40 <AFEC1_Handler+0x10>)
  400a36:	4b03      	ldr	r3, [pc, #12]	; (400a44 <AFEC1_Handler+0x14>)
  400a38:	4798      	blx	r3
}
  400a3a:	bf00      	nop
  400a3c:	bd80      	pop	{r7, pc}
  400a3e:	bf00      	nop
  400a40:	40064000 	.word	0x40064000
  400a44:	0040095d 	.word	0x0040095d

00400a48 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400a48:	b580      	push	{r7, lr}
  400a4a:	b084      	sub	sp, #16
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  400a50:	6878      	ldr	r0, [r7, #4]
  400a52:	4b06      	ldr	r3, [pc, #24]	; (400a6c <afec_enable+0x24>)
  400a54:	4798      	blx	r3
  400a56:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400a58:	68f8      	ldr	r0, [r7, #12]
  400a5a:	4b05      	ldr	r3, [pc, #20]	; (400a70 <afec_enable+0x28>)
  400a5c:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  400a5e:	2002      	movs	r0, #2
  400a60:	4b04      	ldr	r3, [pc, #16]	; (400a74 <afec_enable+0x2c>)
  400a62:	4798      	blx	r3
}
  400a64:	bf00      	nop
  400a66:	3710      	adds	r7, #16
  400a68:	46bd      	mov	sp, r7
  400a6a:	bd80      	pop	{r7, pc}
  400a6c:	0040051d 	.word	0x0040051d
  400a70:	00401e09 	.word	0x00401e09
  400a74:	004003f9 	.word	0x004003f9

00400a78 <dacc_get_interrupt_status>:
 * \param p_dacc Pointer to a DACC instance. 
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
  400a78:	b480      	push	{r7}
  400a7a:	b083      	sub	sp, #12
  400a7c:	af00      	add	r7, sp, #0
  400a7e:	6078      	str	r0, [r7, #4]
	return p_dacc->DACC_ISR;
  400a80:	687b      	ldr	r3, [r7, #4]
  400a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400a84:	4618      	mov	r0, r3
  400a86:	370c      	adds	r7, #12
  400a88:	46bd      	mov	sp, r7
  400a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a8e:	4770      	bx	lr

00400a90 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
  400a90:	b480      	push	{r7}
  400a92:	b085      	sub	sp, #20
  400a94:	af00      	add	r7, sp, #0
  400a96:	60f8      	str	r0, [r7, #12]
  400a98:	60b9      	str	r1, [r7, #8]
  400a9a:	607a      	str	r2, [r7, #4]
	p_dacc->DACC_CDR[channel] = ul_data;
  400a9c:	68fa      	ldr	r2, [r7, #12]
  400a9e:	687b      	ldr	r3, [r7, #4]
  400aa0:	3306      	adds	r3, #6
  400aa2:	009b      	lsls	r3, r3, #2
  400aa4:	4413      	add	r3, r2
  400aa6:	68ba      	ldr	r2, [r7, #8]
  400aa8:	605a      	str	r2, [r3, #4]
}
  400aaa:	bf00      	nop
  400aac:	3714      	adds	r7, #20
  400aae:	46bd      	mov	sp, r7
  400ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ab4:	4770      	bx	lr

00400ab6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400ab6:	b480      	push	{r7}
  400ab8:	b087      	sub	sp, #28
  400aba:	af00      	add	r7, sp, #0
  400abc:	60f8      	str	r0, [r7, #12]
  400abe:	60b9      	str	r1, [r7, #8]
  400ac0:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ac2:	68fa      	ldr	r2, [r7, #12]
  400ac4:	68bb      	ldr	r3, [r7, #8]
  400ac6:	019b      	lsls	r3, r3, #6
  400ac8:	4413      	add	r3, r2
  400aca:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400acc:	697b      	ldr	r3, [r7, #20]
  400ace:	2202      	movs	r2, #2
  400ad0:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400ad2:	697b      	ldr	r3, [r7, #20]
  400ad4:	f04f 32ff 	mov.w	r2, #4294967295
  400ad8:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400ada:	697b      	ldr	r3, [r7, #20]
  400adc:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400ade:	697b      	ldr	r3, [r7, #20]
  400ae0:	687a      	ldr	r2, [r7, #4]
  400ae2:	605a      	str	r2, [r3, #4]
}
  400ae4:	bf00      	nop
  400ae6:	371c      	adds	r7, #28
  400ae8:	46bd      	mov	sp, r7
  400aea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aee:	4770      	bx	lr

00400af0 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400af0:	b480      	push	{r7}
  400af2:	b083      	sub	sp, #12
  400af4:	af00      	add	r7, sp, #0
  400af6:	6078      	str	r0, [r7, #4]
  400af8:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400afa:	687a      	ldr	r2, [r7, #4]
  400afc:	683b      	ldr	r3, [r7, #0]
  400afe:	019b      	lsls	r3, r3, #6
  400b00:	4413      	add	r3, r2
  400b02:	2205      	movs	r2, #5
  400b04:	601a      	str	r2, [r3, #0]
}
  400b06:	bf00      	nop
  400b08:	370c      	adds	r7, #12
  400b0a:	46bd      	mov	sp, r7
  400b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b10:	4770      	bx	lr

00400b12 <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400b12:	b480      	push	{r7}
  400b14:	b085      	sub	sp, #20
  400b16:	af00      	add	r7, sp, #0
  400b18:	60f8      	str	r0, [r7, #12]
  400b1a:	60b9      	str	r1, [r7, #8]
  400b1c:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400b1e:	68fa      	ldr	r2, [r7, #12]
  400b20:	68bb      	ldr	r3, [r7, #8]
  400b22:	019b      	lsls	r3, r3, #6
  400b24:	4413      	add	r3, r2
  400b26:	3314      	adds	r3, #20
  400b28:	687a      	ldr	r2, [r7, #4]
  400b2a:	601a      	str	r2, [r3, #0]
}
  400b2c:	bf00      	nop
  400b2e:	3714      	adds	r7, #20
  400b30:	46bd      	mov	sp, r7
  400b32:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b36:	4770      	bx	lr

00400b38 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400b38:	b480      	push	{r7}
  400b3a:	b085      	sub	sp, #20
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	60f8      	str	r0, [r7, #12]
  400b40:	60b9      	str	r1, [r7, #8]
  400b42:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b44:	68fa      	ldr	r2, [r7, #12]
  400b46:	68bb      	ldr	r3, [r7, #8]
  400b48:	019b      	lsls	r3, r3, #6
  400b4a:	4413      	add	r3, r2
  400b4c:	331c      	adds	r3, #28
  400b4e:	687a      	ldr	r2, [r7, #4]
  400b50:	601a      	str	r2, [r3, #0]
}
  400b52:	bf00      	nop
  400b54:	3714      	adds	r7, #20
  400b56:	46bd      	mov	sp, r7
  400b58:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b5c:	4770      	bx	lr

00400b5e <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b5e:	b480      	push	{r7}
  400b60:	b085      	sub	sp, #20
  400b62:	af00      	add	r7, sp, #0
  400b64:	6078      	str	r0, [r7, #4]
  400b66:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b68:	687a      	ldr	r2, [r7, #4]
  400b6a:	683b      	ldr	r3, [r7, #0]
  400b6c:	019b      	lsls	r3, r3, #6
  400b6e:	4413      	add	r3, r2
  400b70:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400b72:	68fb      	ldr	r3, [r7, #12]
  400b74:	6a1b      	ldr	r3, [r3, #32]
}
  400b76:	4618      	mov	r0, r3
  400b78:	3714      	adds	r7, #20
  400b7a:	46bd      	mov	sp, r7
  400b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b80:	4770      	bx	lr

00400b82 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b82:	b480      	push	{r7}
  400b84:	b08d      	sub	sp, #52	; 0x34
  400b86:	af00      	add	r7, sp, #0
  400b88:	60f8      	str	r0, [r7, #12]
  400b8a:	60b9      	str	r1, [r7, #8]
  400b8c:	607a      	str	r2, [r7, #4]
  400b8e:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b90:	2302      	movs	r3, #2
  400b92:	613b      	str	r3, [r7, #16]
  400b94:	2308      	movs	r3, #8
  400b96:	617b      	str	r3, [r7, #20]
  400b98:	2320      	movs	r3, #32
  400b9a:	61bb      	str	r3, [r7, #24]
  400b9c:	2380      	movs	r3, #128	; 0x80
  400b9e:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400ba2:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ba4:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400ba6:	2300      	movs	r3, #0
  400ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  400baa:	e01a      	b.n	400be2 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bae:	009b      	lsls	r3, r3, #2
  400bb0:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400bb4:	4413      	add	r3, r2
  400bb6:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400bba:	68ba      	ldr	r2, [r7, #8]
  400bbc:	fbb2 f3f3 	udiv	r3, r2, r3
  400bc0:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400bc4:	0c1b      	lsrs	r3, r3, #16
  400bc6:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400bc8:	68fa      	ldr	r2, [r7, #12]
  400bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400bcc:	429a      	cmp	r2, r3
  400bce:	d901      	bls.n	400bd4 <tc_find_mck_divisor+0x52>
			return 0;
  400bd0:	2300      	movs	r3, #0
  400bd2:	e023      	b.n	400c1c <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400bd4:	68fa      	ldr	r2, [r7, #12]
  400bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400bd8:	429a      	cmp	r2, r3
  400bda:	d206      	bcs.n	400bea <tc_find_mck_divisor+0x68>
			ul_index++) {
  400bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bde:	3301      	adds	r3, #1
  400be0:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400be4:	2b04      	cmp	r3, #4
  400be6:	d9e1      	bls.n	400bac <tc_find_mck_divisor+0x2a>
  400be8:	e000      	b.n	400bec <tc_find_mck_divisor+0x6a>
			break;
  400bea:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bee:	2b04      	cmp	r3, #4
  400bf0:	d901      	bls.n	400bf6 <tc_find_mck_divisor+0x74>
		return 0;
  400bf2:	2300      	movs	r3, #0
  400bf4:	e012      	b.n	400c1c <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400bf6:	687b      	ldr	r3, [r7, #4]
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	d008      	beq.n	400c0e <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bfe:	009b      	lsls	r3, r3, #2
  400c00:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400c04:	4413      	add	r3, r2
  400c06:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400c0a:	687b      	ldr	r3, [r7, #4]
  400c0c:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400c0e:	683b      	ldr	r3, [r7, #0]
  400c10:	2b00      	cmp	r3, #0
  400c12:	d002      	beq.n	400c1a <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400c14:	683b      	ldr	r3, [r7, #0]
  400c16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400c18:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400c1a:	2301      	movs	r3, #1
}
  400c1c:	4618      	mov	r0, r3
  400c1e:	3734      	adds	r7, #52	; 0x34
  400c20:	46bd      	mov	sp, r7
  400c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c26:	4770      	bx	lr

00400c28 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400c28:	b480      	push	{r7}
  400c2a:	b089      	sub	sp, #36	; 0x24
  400c2c:	af00      	add	r7, sp, #0
  400c2e:	60f8      	str	r0, [r7, #12]
  400c30:	60b9      	str	r1, [r7, #8]
  400c32:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400c34:	68bb      	ldr	r3, [r7, #8]
  400c36:	011a      	lsls	r2, r3, #4
  400c38:	687b      	ldr	r3, [r7, #4]
  400c3a:	429a      	cmp	r2, r3
  400c3c:	d802      	bhi.n	400c44 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400c3e:	2310      	movs	r3, #16
  400c40:	61fb      	str	r3, [r7, #28]
  400c42:	e001      	b.n	400c48 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400c44:	2308      	movs	r3, #8
  400c46:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400c48:	687b      	ldr	r3, [r7, #4]
  400c4a:	00da      	lsls	r2, r3, #3
  400c4c:	69fb      	ldr	r3, [r7, #28]
  400c4e:	68b9      	ldr	r1, [r7, #8]
  400c50:	fb01 f303 	mul.w	r3, r1, r3
  400c54:	085b      	lsrs	r3, r3, #1
  400c56:	441a      	add	r2, r3
  400c58:	69fb      	ldr	r3, [r7, #28]
  400c5a:	68b9      	ldr	r1, [r7, #8]
  400c5c:	fb01 f303 	mul.w	r3, r1, r3
  400c60:	fbb2 f3f3 	udiv	r3, r2, r3
  400c64:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400c66:	69bb      	ldr	r3, [r7, #24]
  400c68:	08db      	lsrs	r3, r3, #3
  400c6a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400c6c:	69bb      	ldr	r3, [r7, #24]
  400c6e:	f003 0307 	and.w	r3, r3, #7
  400c72:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400c74:	697b      	ldr	r3, [r7, #20]
  400c76:	2b00      	cmp	r3, #0
  400c78:	d003      	beq.n	400c82 <usart_set_async_baudrate+0x5a>
  400c7a:	697b      	ldr	r3, [r7, #20]
  400c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400c80:	d301      	bcc.n	400c86 <usart_set_async_baudrate+0x5e>
		return 1;
  400c82:	2301      	movs	r3, #1
  400c84:	e00f      	b.n	400ca6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400c86:	69fb      	ldr	r3, [r7, #28]
  400c88:	2b08      	cmp	r3, #8
  400c8a:	d105      	bne.n	400c98 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400c8c:	68fb      	ldr	r3, [r7, #12]
  400c8e:	685b      	ldr	r3, [r3, #4]
  400c90:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400c94:	68fb      	ldr	r3, [r7, #12]
  400c96:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400c98:	693b      	ldr	r3, [r7, #16]
  400c9a:	041a      	lsls	r2, r3, #16
  400c9c:	697b      	ldr	r3, [r7, #20]
  400c9e:	431a      	orrs	r2, r3
  400ca0:	68fb      	ldr	r3, [r7, #12]
  400ca2:	621a      	str	r2, [r3, #32]

	return 0;
  400ca4:	2300      	movs	r3, #0
}
  400ca6:	4618      	mov	r0, r3
  400ca8:	3724      	adds	r7, #36	; 0x24
  400caa:	46bd      	mov	sp, r7
  400cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb0:	4770      	bx	lr
	...

00400cb4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400cb4:	b580      	push	{r7, lr}
  400cb6:	b082      	sub	sp, #8
  400cb8:	af00      	add	r7, sp, #0
  400cba:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400cbc:	6878      	ldr	r0, [r7, #4]
  400cbe:	4b0d      	ldr	r3, [pc, #52]	; (400cf4 <usart_reset+0x40>)
  400cc0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400cc2:	687b      	ldr	r3, [r7, #4]
  400cc4:	2200      	movs	r2, #0
  400cc6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	2200      	movs	r2, #0
  400ccc:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400cce:	687b      	ldr	r3, [r7, #4]
  400cd0:	2200      	movs	r2, #0
  400cd2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400cd4:	6878      	ldr	r0, [r7, #4]
  400cd6:	4b08      	ldr	r3, [pc, #32]	; (400cf8 <usart_reset+0x44>)
  400cd8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400cda:	6878      	ldr	r0, [r7, #4]
  400cdc:	4b07      	ldr	r3, [pc, #28]	; (400cfc <usart_reset+0x48>)
  400cde:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400ce0:	6878      	ldr	r0, [r7, #4]
  400ce2:	4b07      	ldr	r3, [pc, #28]	; (400d00 <usart_reset+0x4c>)
  400ce4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400ce6:	6878      	ldr	r0, [r7, #4]
  400ce8:	4b06      	ldr	r3, [pc, #24]	; (400d04 <usart_reset+0x50>)
  400cea:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400cec:	bf00      	nop
  400cee:	3708      	adds	r7, #8
  400cf0:	46bd      	mov	sp, r7
  400cf2:	bd80      	pop	{r7, pc}
  400cf4:	00400e61 	.word	0x00400e61
  400cf8:	00400da7 	.word	0x00400da7
  400cfc:	00400ddb 	.word	0x00400ddb
  400d00:	00400df5 	.word	0x00400df5
  400d04:	00400e11 	.word	0x00400e11

00400d08 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400d08:	b580      	push	{r7, lr}
  400d0a:	b084      	sub	sp, #16
  400d0c:	af00      	add	r7, sp, #0
  400d0e:	60f8      	str	r0, [r7, #12]
  400d10:	60b9      	str	r1, [r7, #8]
  400d12:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400d14:	68f8      	ldr	r0, [r7, #12]
  400d16:	4b1a      	ldr	r3, [pc, #104]	; (400d80 <usart_init_rs232+0x78>)
  400d18:	4798      	blx	r3

	ul_reg_val = 0;
  400d1a:	4b1a      	ldr	r3, [pc, #104]	; (400d84 <usart_init_rs232+0x7c>)
  400d1c:	2200      	movs	r2, #0
  400d1e:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400d20:	68bb      	ldr	r3, [r7, #8]
  400d22:	2b00      	cmp	r3, #0
  400d24:	d009      	beq.n	400d3a <usart_init_rs232+0x32>
  400d26:	68bb      	ldr	r3, [r7, #8]
  400d28:	681b      	ldr	r3, [r3, #0]
  400d2a:	687a      	ldr	r2, [r7, #4]
  400d2c:	4619      	mov	r1, r3
  400d2e:	68f8      	ldr	r0, [r7, #12]
  400d30:	4b15      	ldr	r3, [pc, #84]	; (400d88 <usart_init_rs232+0x80>)
  400d32:	4798      	blx	r3
  400d34:	4603      	mov	r3, r0
  400d36:	2b00      	cmp	r3, #0
  400d38:	d001      	beq.n	400d3e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400d3a:	2301      	movs	r3, #1
  400d3c:	e01b      	b.n	400d76 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d3e:	68bb      	ldr	r3, [r7, #8]
  400d40:	685a      	ldr	r2, [r3, #4]
  400d42:	68bb      	ldr	r3, [r7, #8]
  400d44:	689b      	ldr	r3, [r3, #8]
  400d46:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d48:	68bb      	ldr	r3, [r7, #8]
  400d4a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d4c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d4e:	68bb      	ldr	r3, [r7, #8]
  400d50:	68db      	ldr	r3, [r3, #12]
  400d52:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d54:	4b0b      	ldr	r3, [pc, #44]	; (400d84 <usart_init_rs232+0x7c>)
  400d56:	681b      	ldr	r3, [r3, #0]
  400d58:	4313      	orrs	r3, r2
  400d5a:	4a0a      	ldr	r2, [pc, #40]	; (400d84 <usart_init_rs232+0x7c>)
  400d5c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400d5e:	4b09      	ldr	r3, [pc, #36]	; (400d84 <usart_init_rs232+0x7c>)
  400d60:	681b      	ldr	r3, [r3, #0]
  400d62:	4a08      	ldr	r2, [pc, #32]	; (400d84 <usart_init_rs232+0x7c>)
  400d64:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400d66:	68fb      	ldr	r3, [r7, #12]
  400d68:	685a      	ldr	r2, [r3, #4]
  400d6a:	4b06      	ldr	r3, [pc, #24]	; (400d84 <usart_init_rs232+0x7c>)
  400d6c:	681b      	ldr	r3, [r3, #0]
  400d6e:	431a      	orrs	r2, r3
  400d70:	68fb      	ldr	r3, [r7, #12]
  400d72:	605a      	str	r2, [r3, #4]

	return 0;
  400d74:	2300      	movs	r3, #0
}
  400d76:	4618      	mov	r0, r3
  400d78:	3710      	adds	r7, #16
  400d7a:	46bd      	mov	sp, r7
  400d7c:	bd80      	pop	{r7, pc}
  400d7e:	bf00      	nop
  400d80:	00400cb5 	.word	0x00400cb5
  400d84:	204009dc 	.word	0x204009dc
  400d88:	00400c29 	.word	0x00400c29

00400d8c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400d8c:	b480      	push	{r7}
  400d8e:	b083      	sub	sp, #12
  400d90:	af00      	add	r7, sp, #0
  400d92:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400d94:	687b      	ldr	r3, [r7, #4]
  400d96:	2240      	movs	r2, #64	; 0x40
  400d98:	601a      	str	r2, [r3, #0]
}
  400d9a:	bf00      	nop
  400d9c:	370c      	adds	r7, #12
  400d9e:	46bd      	mov	sp, r7
  400da0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da4:	4770      	bx	lr

00400da6 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400da6:	b480      	push	{r7}
  400da8:	b083      	sub	sp, #12
  400daa:	af00      	add	r7, sp, #0
  400dac:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400dae:	687b      	ldr	r3, [r7, #4]
  400db0:	2288      	movs	r2, #136	; 0x88
  400db2:	601a      	str	r2, [r3, #0]
}
  400db4:	bf00      	nop
  400db6:	370c      	adds	r7, #12
  400db8:	46bd      	mov	sp, r7
  400dba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dbe:	4770      	bx	lr

00400dc0 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400dc0:	b480      	push	{r7}
  400dc2:	b083      	sub	sp, #12
  400dc4:	af00      	add	r7, sp, #0
  400dc6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400dc8:	687b      	ldr	r3, [r7, #4]
  400dca:	2210      	movs	r2, #16
  400dcc:	601a      	str	r2, [r3, #0]
}
  400dce:	bf00      	nop
  400dd0:	370c      	adds	r7, #12
  400dd2:	46bd      	mov	sp, r7
  400dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd8:	4770      	bx	lr

00400dda <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400dda:	b480      	push	{r7}
  400ddc:	b083      	sub	sp, #12
  400dde:	af00      	add	r7, sp, #0
  400de0:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400de2:	687b      	ldr	r3, [r7, #4]
  400de4:	2224      	movs	r2, #36	; 0x24
  400de6:	601a      	str	r2, [r3, #0]
}
  400de8:	bf00      	nop
  400dea:	370c      	adds	r7, #12
  400dec:	46bd      	mov	sp, r7
  400dee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400df2:	4770      	bx	lr

00400df4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400df4:	b480      	push	{r7}
  400df6:	b083      	sub	sp, #12
  400df8:	af00      	add	r7, sp, #0
  400dfa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	f44f 7280 	mov.w	r2, #256	; 0x100
  400e02:	601a      	str	r2, [r3, #0]
}
  400e04:	bf00      	nop
  400e06:	370c      	adds	r7, #12
  400e08:	46bd      	mov	sp, r7
  400e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e0e:	4770      	bx	lr

00400e10 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400e10:	b480      	push	{r7}
  400e12:	b083      	sub	sp, #12
  400e14:	af00      	add	r7, sp, #0
  400e16:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400e18:	687b      	ldr	r3, [r7, #4]
  400e1a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400e1e:	601a      	str	r2, [r3, #0]
}
  400e20:	bf00      	nop
  400e22:	370c      	adds	r7, #12
  400e24:	46bd      	mov	sp, r7
  400e26:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e2a:	4770      	bx	lr

00400e2c <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  400e2c:	b480      	push	{r7}
  400e2e:	b083      	sub	sp, #12
  400e30:	af00      	add	r7, sp, #0
  400e32:	6078      	str	r0, [r7, #4]
  400e34:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400e36:	687b      	ldr	r3, [r7, #4]
  400e38:	695b      	ldr	r3, [r3, #20]
  400e3a:	f003 0302 	and.w	r3, r3, #2
  400e3e:	2b00      	cmp	r3, #0
  400e40:	d101      	bne.n	400e46 <usart_write+0x1a>
		return 1;
  400e42:	2301      	movs	r3, #1
  400e44:	e005      	b.n	400e52 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400e46:	683b      	ldr	r3, [r7, #0]
  400e48:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400e4c:	687b      	ldr	r3, [r7, #4]
  400e4e:	61da      	str	r2, [r3, #28]
	return 0;
  400e50:	2300      	movs	r3, #0
}
  400e52:	4618      	mov	r0, r3
  400e54:	370c      	adds	r7, #12
  400e56:	46bd      	mov	sp, r7
  400e58:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e5c:	4770      	bx	lr
	...

00400e60 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400e60:	b480      	push	{r7}
  400e62:	b083      	sub	sp, #12
  400e64:	af00      	add	r7, sp, #0
  400e66:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400e68:	687b      	ldr	r3, [r7, #4]
  400e6a:	4a04      	ldr	r2, [pc, #16]	; (400e7c <usart_disable_writeprotect+0x1c>)
  400e6c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400e70:	bf00      	nop
  400e72:	370c      	adds	r7, #12
  400e74:	46bd      	mov	sp, r7
  400e76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e7a:	4770      	bx	lr
  400e7c:	55534100 	.word	0x55534100

00400e80 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400e80:	b580      	push	{r7, lr}
  400e82:	b082      	sub	sp, #8
  400e84:	af00      	add	r7, sp, #0
  400e86:	6078      	str	r0, [r7, #4]
  400e88:	460b      	mov	r3, r1
  400e8a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e8c:	687b      	ldr	r3, [r7, #4]
  400e8e:	4a36      	ldr	r2, [pc, #216]	; (400f68 <usart_serial_putchar+0xe8>)
  400e90:	4293      	cmp	r3, r2
  400e92:	d10a      	bne.n	400eaa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400e94:	bf00      	nop
  400e96:	78fb      	ldrb	r3, [r7, #3]
  400e98:	4619      	mov	r1, r3
  400e9a:	6878      	ldr	r0, [r7, #4]
  400e9c:	4b33      	ldr	r3, [pc, #204]	; (400f6c <usart_serial_putchar+0xec>)
  400e9e:	4798      	blx	r3
  400ea0:	4603      	mov	r3, r0
  400ea2:	2b00      	cmp	r3, #0
  400ea4:	d1f7      	bne.n	400e96 <usart_serial_putchar+0x16>
		return 1;
  400ea6:	2301      	movs	r3, #1
  400ea8:	e05a      	b.n	400f60 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	4a30      	ldr	r2, [pc, #192]	; (400f70 <usart_serial_putchar+0xf0>)
  400eae:	4293      	cmp	r3, r2
  400eb0:	d10a      	bne.n	400ec8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400eb2:	bf00      	nop
  400eb4:	78fb      	ldrb	r3, [r7, #3]
  400eb6:	4619      	mov	r1, r3
  400eb8:	6878      	ldr	r0, [r7, #4]
  400eba:	4b2c      	ldr	r3, [pc, #176]	; (400f6c <usart_serial_putchar+0xec>)
  400ebc:	4798      	blx	r3
  400ebe:	4603      	mov	r3, r0
  400ec0:	2b00      	cmp	r3, #0
  400ec2:	d1f7      	bne.n	400eb4 <usart_serial_putchar+0x34>
		return 1;
  400ec4:	2301      	movs	r3, #1
  400ec6:	e04b      	b.n	400f60 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400ec8:	687b      	ldr	r3, [r7, #4]
  400eca:	4a2a      	ldr	r2, [pc, #168]	; (400f74 <usart_serial_putchar+0xf4>)
  400ecc:	4293      	cmp	r3, r2
  400ece:	d10a      	bne.n	400ee6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ed0:	bf00      	nop
  400ed2:	78fb      	ldrb	r3, [r7, #3]
  400ed4:	4619      	mov	r1, r3
  400ed6:	6878      	ldr	r0, [r7, #4]
  400ed8:	4b24      	ldr	r3, [pc, #144]	; (400f6c <usart_serial_putchar+0xec>)
  400eda:	4798      	blx	r3
  400edc:	4603      	mov	r3, r0
  400ede:	2b00      	cmp	r3, #0
  400ee0:	d1f7      	bne.n	400ed2 <usart_serial_putchar+0x52>
		return 1;
  400ee2:	2301      	movs	r3, #1
  400ee4:	e03c      	b.n	400f60 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400ee6:	687b      	ldr	r3, [r7, #4]
  400ee8:	4a23      	ldr	r2, [pc, #140]	; (400f78 <usart_serial_putchar+0xf8>)
  400eea:	4293      	cmp	r3, r2
  400eec:	d10a      	bne.n	400f04 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  400eee:	bf00      	nop
  400ef0:	78fb      	ldrb	r3, [r7, #3]
  400ef2:	4619      	mov	r1, r3
  400ef4:	6878      	ldr	r0, [r7, #4]
  400ef6:	4b1d      	ldr	r3, [pc, #116]	; (400f6c <usart_serial_putchar+0xec>)
  400ef8:	4798      	blx	r3
  400efa:	4603      	mov	r3, r0
  400efc:	2b00      	cmp	r3, #0
  400efe:	d1f7      	bne.n	400ef0 <usart_serial_putchar+0x70>
		return 1;
  400f00:	2301      	movs	r3, #1
  400f02:	e02d      	b.n	400f60 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f04:	687b      	ldr	r3, [r7, #4]
  400f06:	4a1d      	ldr	r2, [pc, #116]	; (400f7c <usart_serial_putchar+0xfc>)
  400f08:	4293      	cmp	r3, r2
  400f0a:	d10a      	bne.n	400f22 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  400f0c:	bf00      	nop
  400f0e:	78fb      	ldrb	r3, [r7, #3]
  400f10:	4619      	mov	r1, r3
  400f12:	6878      	ldr	r0, [r7, #4]
  400f14:	4b1a      	ldr	r3, [pc, #104]	; (400f80 <usart_serial_putchar+0x100>)
  400f16:	4798      	blx	r3
  400f18:	4603      	mov	r3, r0
  400f1a:	2b00      	cmp	r3, #0
  400f1c:	d1f7      	bne.n	400f0e <usart_serial_putchar+0x8e>
		return 1;
  400f1e:	2301      	movs	r3, #1
  400f20:	e01e      	b.n	400f60 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f22:	687b      	ldr	r3, [r7, #4]
  400f24:	4a17      	ldr	r2, [pc, #92]	; (400f84 <usart_serial_putchar+0x104>)
  400f26:	4293      	cmp	r3, r2
  400f28:	d10a      	bne.n	400f40 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  400f2a:	bf00      	nop
  400f2c:	78fb      	ldrb	r3, [r7, #3]
  400f2e:	4619      	mov	r1, r3
  400f30:	6878      	ldr	r0, [r7, #4]
  400f32:	4b13      	ldr	r3, [pc, #76]	; (400f80 <usart_serial_putchar+0x100>)
  400f34:	4798      	blx	r3
  400f36:	4603      	mov	r3, r0
  400f38:	2b00      	cmp	r3, #0
  400f3a:	d1f7      	bne.n	400f2c <usart_serial_putchar+0xac>
		return 1;
  400f3c:	2301      	movs	r3, #1
  400f3e:	e00f      	b.n	400f60 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400f40:	687b      	ldr	r3, [r7, #4]
  400f42:	4a11      	ldr	r2, [pc, #68]	; (400f88 <usart_serial_putchar+0x108>)
  400f44:	4293      	cmp	r3, r2
  400f46:	d10a      	bne.n	400f5e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400f48:	bf00      	nop
  400f4a:	78fb      	ldrb	r3, [r7, #3]
  400f4c:	4619      	mov	r1, r3
  400f4e:	6878      	ldr	r0, [r7, #4]
  400f50:	4b0b      	ldr	r3, [pc, #44]	; (400f80 <usart_serial_putchar+0x100>)
  400f52:	4798      	blx	r3
  400f54:	4603      	mov	r3, r0
  400f56:	2b00      	cmp	r3, #0
  400f58:	d1f7      	bne.n	400f4a <usart_serial_putchar+0xca>
		return 1;
  400f5a:	2301      	movs	r3, #1
  400f5c:	e000      	b.n	400f60 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400f5e:	2300      	movs	r3, #0
}
  400f60:	4618      	mov	r0, r3
  400f62:	3708      	adds	r7, #8
  400f64:	46bd      	mov	sp, r7
  400f66:	bd80      	pop	{r7, pc}
  400f68:	400e0800 	.word	0x400e0800
  400f6c:	00401021 	.word	0x00401021
  400f70:	400e0a00 	.word	0x400e0a00
  400f74:	400e1a00 	.word	0x400e1a00
  400f78:	400e1c00 	.word	0x400e1c00
  400f7c:	40024000 	.word	0x40024000
  400f80:	00400e2d 	.word	0x00400e2d
  400f84:	40028000 	.word	0x40028000
  400f88:	4002c000 	.word	0x4002c000

00400f8c <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
  400f8c:	b580      	push	{r7, lr}
  400f8e:	b084      	sub	sp, #16
  400f90:	af00      	add	r7, sp, #0
  400f92:	60f8      	str	r0, [r7, #12]
  400f94:	60b9      	str	r1, [r7, #8]
  400f96:	607a      	str	r2, [r7, #4]
	while (len) {
  400f98:	e00b      	b.n	400fb2 <usart_serial_write_packet+0x26>
		usart_serial_putchar(usart, *data);
  400f9a:	68bb      	ldr	r3, [r7, #8]
  400f9c:	781b      	ldrb	r3, [r3, #0]
  400f9e:	4619      	mov	r1, r3
  400fa0:	68f8      	ldr	r0, [r7, #12]
  400fa2:	4b08      	ldr	r3, [pc, #32]	; (400fc4 <usart_serial_write_packet+0x38>)
  400fa4:	4798      	blx	r3
		len--;
  400fa6:	687b      	ldr	r3, [r7, #4]
  400fa8:	3b01      	subs	r3, #1
  400faa:	607b      	str	r3, [r7, #4]
		data++;
  400fac:	68bb      	ldr	r3, [r7, #8]
  400fae:	3301      	adds	r3, #1
  400fb0:	60bb      	str	r3, [r7, #8]
	while (len) {
  400fb2:	687b      	ldr	r3, [r7, #4]
  400fb4:	2b00      	cmp	r3, #0
  400fb6:	d1f0      	bne.n	400f9a <usart_serial_write_packet+0xe>
	}
	return STATUS_OK;
  400fb8:	2300      	movs	r3, #0
}
  400fba:	4618      	mov	r0, r3
  400fbc:	3710      	adds	r7, #16
  400fbe:	46bd      	mov	sp, r7
  400fc0:	bd80      	pop	{r7, pc}
  400fc2:	bf00      	nop
  400fc4:	00400e81 	.word	0x00400e81

00400fc8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400fc8:	b480      	push	{r7}
  400fca:	b085      	sub	sp, #20
  400fcc:	af00      	add	r7, sp, #0
  400fce:	6078      	str	r0, [r7, #4]
  400fd0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400fd2:	2300      	movs	r3, #0
  400fd4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	22ac      	movs	r2, #172	; 0xac
  400fda:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400fdc:	683b      	ldr	r3, [r7, #0]
  400fde:	681a      	ldr	r2, [r3, #0]
  400fe0:	683b      	ldr	r3, [r7, #0]
  400fe2:	685b      	ldr	r3, [r3, #4]
  400fe4:	fbb2 f3f3 	udiv	r3, r2, r3
  400fe8:	091b      	lsrs	r3, r3, #4
  400fea:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400fec:	68fb      	ldr	r3, [r7, #12]
  400fee:	2b00      	cmp	r3, #0
  400ff0:	d003      	beq.n	400ffa <uart_init+0x32>
  400ff2:	68fb      	ldr	r3, [r7, #12]
  400ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400ff8:	d301      	bcc.n	400ffe <uart_init+0x36>
		return 1;
  400ffa:	2301      	movs	r3, #1
  400ffc:	e00a      	b.n	401014 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400ffe:	687b      	ldr	r3, [r7, #4]
  401000:	68fa      	ldr	r2, [r7, #12]
  401002:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401004:	683b      	ldr	r3, [r7, #0]
  401006:	689a      	ldr	r2, [r3, #8]
  401008:	687b      	ldr	r3, [r7, #4]
  40100a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	2250      	movs	r2, #80	; 0x50
  401010:	601a      	str	r2, [r3, #0]

	return 0;
  401012:	2300      	movs	r3, #0
}
  401014:	4618      	mov	r0, r3
  401016:	3714      	adds	r7, #20
  401018:	46bd      	mov	sp, r7
  40101a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101e:	4770      	bx	lr

00401020 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401020:	b480      	push	{r7}
  401022:	b083      	sub	sp, #12
  401024:	af00      	add	r7, sp, #0
  401026:	6078      	str	r0, [r7, #4]
  401028:	460b      	mov	r3, r1
  40102a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40102c:	687b      	ldr	r3, [r7, #4]
  40102e:	695b      	ldr	r3, [r3, #20]
  401030:	f003 0302 	and.w	r3, r3, #2
  401034:	2b00      	cmp	r3, #0
  401036:	d101      	bne.n	40103c <uart_write+0x1c>
		return 1;
  401038:	2301      	movs	r3, #1
  40103a:	e003      	b.n	401044 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40103c:	78fa      	ldrb	r2, [r7, #3]
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	61da      	str	r2, [r3, #28]
	return 0;
  401042:	2300      	movs	r3, #0
}
  401044:	4618      	mov	r0, r3
  401046:	370c      	adds	r7, #12
  401048:	46bd      	mov	sp, r7
  40104a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40104e:	4770      	bx	lr

00401050 <osc_enable>:
{
  401050:	b580      	push	{r7, lr}
  401052:	b082      	sub	sp, #8
  401054:	af00      	add	r7, sp, #0
  401056:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401058:	687b      	ldr	r3, [r7, #4]
  40105a:	2b07      	cmp	r3, #7
  40105c:	d831      	bhi.n	4010c2 <osc_enable+0x72>
  40105e:	a201      	add	r2, pc, #4	; (adr r2, 401064 <osc_enable+0x14>)
  401060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401064:	004010c1 	.word	0x004010c1
  401068:	00401085 	.word	0x00401085
  40106c:	0040108d 	.word	0x0040108d
  401070:	00401095 	.word	0x00401095
  401074:	0040109d 	.word	0x0040109d
  401078:	004010a5 	.word	0x004010a5
  40107c:	004010ad 	.word	0x004010ad
  401080:	004010b7 	.word	0x004010b7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401084:	2000      	movs	r0, #0
  401086:	4b11      	ldr	r3, [pc, #68]	; (4010cc <osc_enable+0x7c>)
  401088:	4798      	blx	r3
		break;
  40108a:	e01a      	b.n	4010c2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40108c:	2001      	movs	r0, #1
  40108e:	4b0f      	ldr	r3, [pc, #60]	; (4010cc <osc_enable+0x7c>)
  401090:	4798      	blx	r3
		break;
  401092:	e016      	b.n	4010c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401094:	2000      	movs	r0, #0
  401096:	4b0e      	ldr	r3, [pc, #56]	; (4010d0 <osc_enable+0x80>)
  401098:	4798      	blx	r3
		break;
  40109a:	e012      	b.n	4010c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40109c:	2010      	movs	r0, #16
  40109e:	4b0c      	ldr	r3, [pc, #48]	; (4010d0 <osc_enable+0x80>)
  4010a0:	4798      	blx	r3
		break;
  4010a2:	e00e      	b.n	4010c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4010a4:	2020      	movs	r0, #32
  4010a6:	4b0a      	ldr	r3, [pc, #40]	; (4010d0 <osc_enable+0x80>)
  4010a8:	4798      	blx	r3
		break;
  4010aa:	e00a      	b.n	4010c2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4010ac:	213e      	movs	r1, #62	; 0x3e
  4010ae:	2000      	movs	r0, #0
  4010b0:	4b08      	ldr	r3, [pc, #32]	; (4010d4 <osc_enable+0x84>)
  4010b2:	4798      	blx	r3
		break;
  4010b4:	e005      	b.n	4010c2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4010b6:	213e      	movs	r1, #62	; 0x3e
  4010b8:	2001      	movs	r0, #1
  4010ba:	4b06      	ldr	r3, [pc, #24]	; (4010d4 <osc_enable+0x84>)
  4010bc:	4798      	blx	r3
		break;
  4010be:	e000      	b.n	4010c2 <osc_enable+0x72>
		break;
  4010c0:	bf00      	nop
}
  4010c2:	bf00      	nop
  4010c4:	3708      	adds	r7, #8
  4010c6:	46bd      	mov	sp, r7
  4010c8:	bd80      	pop	{r7, pc}
  4010ca:	bf00      	nop
  4010cc:	00401c45 	.word	0x00401c45
  4010d0:	00401cb1 	.word	0x00401cb1
  4010d4:	00401d21 	.word	0x00401d21

004010d8 <osc_is_ready>:
{
  4010d8:	b580      	push	{r7, lr}
  4010da:	b082      	sub	sp, #8
  4010dc:	af00      	add	r7, sp, #0
  4010de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4010e0:	687b      	ldr	r3, [r7, #4]
  4010e2:	2b07      	cmp	r3, #7
  4010e4:	d826      	bhi.n	401134 <osc_is_ready+0x5c>
  4010e6:	a201      	add	r2, pc, #4	; (adr r2, 4010ec <osc_is_ready+0x14>)
  4010e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010ec:	0040110d 	.word	0x0040110d
  4010f0:	00401111 	.word	0x00401111
  4010f4:	00401111 	.word	0x00401111
  4010f8:	00401123 	.word	0x00401123
  4010fc:	00401123 	.word	0x00401123
  401100:	00401123 	.word	0x00401123
  401104:	00401123 	.word	0x00401123
  401108:	00401123 	.word	0x00401123
		return 1;
  40110c:	2301      	movs	r3, #1
  40110e:	e012      	b.n	401136 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401110:	4b0b      	ldr	r3, [pc, #44]	; (401140 <osc_is_ready+0x68>)
  401112:	4798      	blx	r3
  401114:	4603      	mov	r3, r0
  401116:	2b00      	cmp	r3, #0
  401118:	bf14      	ite	ne
  40111a:	2301      	movne	r3, #1
  40111c:	2300      	moveq	r3, #0
  40111e:	b2db      	uxtb	r3, r3
  401120:	e009      	b.n	401136 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401122:	4b08      	ldr	r3, [pc, #32]	; (401144 <osc_is_ready+0x6c>)
  401124:	4798      	blx	r3
  401126:	4603      	mov	r3, r0
  401128:	2b00      	cmp	r3, #0
  40112a:	bf14      	ite	ne
  40112c:	2301      	movne	r3, #1
  40112e:	2300      	moveq	r3, #0
  401130:	b2db      	uxtb	r3, r3
  401132:	e000      	b.n	401136 <osc_is_ready+0x5e>
	return 0;
  401134:	2300      	movs	r3, #0
}
  401136:	4618      	mov	r0, r3
  401138:	3708      	adds	r7, #8
  40113a:	46bd      	mov	sp, r7
  40113c:	bd80      	pop	{r7, pc}
  40113e:	bf00      	nop
  401140:	00401c7d 	.word	0x00401c7d
  401144:	00401d99 	.word	0x00401d99

00401148 <osc_get_rate>:
{
  401148:	b480      	push	{r7}
  40114a:	b083      	sub	sp, #12
  40114c:	af00      	add	r7, sp, #0
  40114e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401150:	687b      	ldr	r3, [r7, #4]
  401152:	2b07      	cmp	r3, #7
  401154:	d825      	bhi.n	4011a2 <osc_get_rate+0x5a>
  401156:	a201      	add	r2, pc, #4	; (adr r2, 40115c <osc_get_rate+0x14>)
  401158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40115c:	0040117d 	.word	0x0040117d
  401160:	00401183 	.word	0x00401183
  401164:	00401189 	.word	0x00401189
  401168:	0040118f 	.word	0x0040118f
  40116c:	00401193 	.word	0x00401193
  401170:	00401197 	.word	0x00401197
  401174:	0040119b 	.word	0x0040119b
  401178:	0040119f 	.word	0x0040119f
		return OSC_SLCK_32K_RC_HZ;
  40117c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401180:	e010      	b.n	4011a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401186:	e00d      	b.n	4011a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401188:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40118c:	e00a      	b.n	4011a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40118e:	4b08      	ldr	r3, [pc, #32]	; (4011b0 <osc_get_rate+0x68>)
  401190:	e008      	b.n	4011a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401192:	4b08      	ldr	r3, [pc, #32]	; (4011b4 <osc_get_rate+0x6c>)
  401194:	e006      	b.n	4011a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401196:	4b08      	ldr	r3, [pc, #32]	; (4011b8 <osc_get_rate+0x70>)
  401198:	e004      	b.n	4011a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40119a:	4b07      	ldr	r3, [pc, #28]	; (4011b8 <osc_get_rate+0x70>)
  40119c:	e002      	b.n	4011a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40119e:	4b06      	ldr	r3, [pc, #24]	; (4011b8 <osc_get_rate+0x70>)
  4011a0:	e000      	b.n	4011a4 <osc_get_rate+0x5c>
	return 0;
  4011a2:	2300      	movs	r3, #0
}
  4011a4:	4618      	mov	r0, r3
  4011a6:	370c      	adds	r7, #12
  4011a8:	46bd      	mov	sp, r7
  4011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ae:	4770      	bx	lr
  4011b0:	003d0900 	.word	0x003d0900
  4011b4:	007a1200 	.word	0x007a1200
  4011b8:	00b71b00 	.word	0x00b71b00

004011bc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4011bc:	b580      	push	{r7, lr}
  4011be:	b082      	sub	sp, #8
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	4603      	mov	r3, r0
  4011c4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4011c6:	bf00      	nop
  4011c8:	79fb      	ldrb	r3, [r7, #7]
  4011ca:	4618      	mov	r0, r3
  4011cc:	4b05      	ldr	r3, [pc, #20]	; (4011e4 <osc_wait_ready+0x28>)
  4011ce:	4798      	blx	r3
  4011d0:	4603      	mov	r3, r0
  4011d2:	f083 0301 	eor.w	r3, r3, #1
  4011d6:	b2db      	uxtb	r3, r3
  4011d8:	2b00      	cmp	r3, #0
  4011da:	d1f5      	bne.n	4011c8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4011dc:	bf00      	nop
  4011de:	3708      	adds	r7, #8
  4011e0:	46bd      	mov	sp, r7
  4011e2:	bd80      	pop	{r7, pc}
  4011e4:	004010d9 	.word	0x004010d9

004011e8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4011e8:	b580      	push	{r7, lr}
  4011ea:	b086      	sub	sp, #24
  4011ec:	af00      	add	r7, sp, #0
  4011ee:	60f8      	str	r0, [r7, #12]
  4011f0:	607a      	str	r2, [r7, #4]
  4011f2:	603b      	str	r3, [r7, #0]
  4011f4:	460b      	mov	r3, r1
  4011f6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4011f8:	687b      	ldr	r3, [r7, #4]
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	d107      	bne.n	40120e <pll_config_init+0x26>
  4011fe:	683b      	ldr	r3, [r7, #0]
  401200:	2b00      	cmp	r3, #0
  401202:	d104      	bne.n	40120e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401204:	68fb      	ldr	r3, [r7, #12]
  401206:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40120a:	601a      	str	r2, [r3, #0]
  40120c:	e019      	b.n	401242 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40120e:	7afb      	ldrb	r3, [r7, #11]
  401210:	4618      	mov	r0, r3
  401212:	4b0e      	ldr	r3, [pc, #56]	; (40124c <pll_config_init+0x64>)
  401214:	4798      	blx	r3
  401216:	4602      	mov	r2, r0
  401218:	687b      	ldr	r3, [r7, #4]
  40121a:	fbb2 f3f3 	udiv	r3, r2, r3
  40121e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401220:	697b      	ldr	r3, [r7, #20]
  401222:	683a      	ldr	r2, [r7, #0]
  401224:	fb02 f303 	mul.w	r3, r2, r3
  401228:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40122a:	683b      	ldr	r3, [r7, #0]
  40122c:	3b01      	subs	r3, #1
  40122e:	041a      	lsls	r2, r3, #16
  401230:	4b07      	ldr	r3, [pc, #28]	; (401250 <pll_config_init+0x68>)
  401232:	4013      	ands	r3, r2
  401234:	687a      	ldr	r2, [r7, #4]
  401236:	b2d2      	uxtb	r2, r2
  401238:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40123a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40123e:	68fb      	ldr	r3, [r7, #12]
  401240:	601a      	str	r2, [r3, #0]
	}
}
  401242:	bf00      	nop
  401244:	3718      	adds	r7, #24
  401246:	46bd      	mov	sp, r7
  401248:	bd80      	pop	{r7, pc}
  40124a:	bf00      	nop
  40124c:	00401149 	.word	0x00401149
  401250:	07ff0000 	.word	0x07ff0000

00401254 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401254:	b580      	push	{r7, lr}
  401256:	b082      	sub	sp, #8
  401258:	af00      	add	r7, sp, #0
  40125a:	6078      	str	r0, [r7, #4]
  40125c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40125e:	683b      	ldr	r3, [r7, #0]
  401260:	2b00      	cmp	r3, #0
  401262:	d108      	bne.n	401276 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401264:	4b09      	ldr	r3, [pc, #36]	; (40128c <pll_enable+0x38>)
  401266:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401268:	4a09      	ldr	r2, [pc, #36]	; (401290 <pll_enable+0x3c>)
  40126a:	687b      	ldr	r3, [r7, #4]
  40126c:	681b      	ldr	r3, [r3, #0]
  40126e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401272:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401274:	e005      	b.n	401282 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401276:	4a06      	ldr	r2, [pc, #24]	; (401290 <pll_enable+0x3c>)
  401278:	687b      	ldr	r3, [r7, #4]
  40127a:	681b      	ldr	r3, [r3, #0]
  40127c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401280:	61d3      	str	r3, [r2, #28]
}
  401282:	bf00      	nop
  401284:	3708      	adds	r7, #8
  401286:	46bd      	mov	sp, r7
  401288:	bd80      	pop	{r7, pc}
  40128a:	bf00      	nop
  40128c:	00401db5 	.word	0x00401db5
  401290:	400e0600 	.word	0x400e0600

00401294 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401294:	b580      	push	{r7, lr}
  401296:	b082      	sub	sp, #8
  401298:	af00      	add	r7, sp, #0
  40129a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40129c:	687b      	ldr	r3, [r7, #4]
  40129e:	2b00      	cmp	r3, #0
  4012a0:	d103      	bne.n	4012aa <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4012a2:	4b05      	ldr	r3, [pc, #20]	; (4012b8 <pll_is_locked+0x24>)
  4012a4:	4798      	blx	r3
  4012a6:	4603      	mov	r3, r0
  4012a8:	e002      	b.n	4012b0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4012aa:	4b04      	ldr	r3, [pc, #16]	; (4012bc <pll_is_locked+0x28>)
  4012ac:	4798      	blx	r3
  4012ae:	4603      	mov	r3, r0
	}
}
  4012b0:	4618      	mov	r0, r3
  4012b2:	3708      	adds	r7, #8
  4012b4:	46bd      	mov	sp, r7
  4012b6:	bd80      	pop	{r7, pc}
  4012b8:	00401dd1 	.word	0x00401dd1
  4012bc:	00401ded 	.word	0x00401ded

004012c0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4012c0:	b580      	push	{r7, lr}
  4012c2:	b082      	sub	sp, #8
  4012c4:	af00      	add	r7, sp, #0
  4012c6:	4603      	mov	r3, r0
  4012c8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4012ca:	79fb      	ldrb	r3, [r7, #7]
  4012cc:	3b03      	subs	r3, #3
  4012ce:	2b04      	cmp	r3, #4
  4012d0:	d808      	bhi.n	4012e4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4012d2:	79fb      	ldrb	r3, [r7, #7]
  4012d4:	4618      	mov	r0, r3
  4012d6:	4b06      	ldr	r3, [pc, #24]	; (4012f0 <pll_enable_source+0x30>)
  4012d8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4012da:	79fb      	ldrb	r3, [r7, #7]
  4012dc:	4618      	mov	r0, r3
  4012de:	4b05      	ldr	r3, [pc, #20]	; (4012f4 <pll_enable_source+0x34>)
  4012e0:	4798      	blx	r3
		break;
  4012e2:	e000      	b.n	4012e6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4012e4:	bf00      	nop
	}
}
  4012e6:	bf00      	nop
  4012e8:	3708      	adds	r7, #8
  4012ea:	46bd      	mov	sp, r7
  4012ec:	bd80      	pop	{r7, pc}
  4012ee:	bf00      	nop
  4012f0:	00401051 	.word	0x00401051
  4012f4:	004011bd 	.word	0x004011bd

004012f8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4012f8:	b580      	push	{r7, lr}
  4012fa:	b082      	sub	sp, #8
  4012fc:	af00      	add	r7, sp, #0
  4012fe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401300:	bf00      	nop
  401302:	6878      	ldr	r0, [r7, #4]
  401304:	4b04      	ldr	r3, [pc, #16]	; (401318 <pll_wait_for_lock+0x20>)
  401306:	4798      	blx	r3
  401308:	4603      	mov	r3, r0
  40130a:	2b00      	cmp	r3, #0
  40130c:	d0f9      	beq.n	401302 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40130e:	2300      	movs	r3, #0
}
  401310:	4618      	mov	r0, r3
  401312:	3708      	adds	r7, #8
  401314:	46bd      	mov	sp, r7
  401316:	bd80      	pop	{r7, pc}
  401318:	00401295 	.word	0x00401295

0040131c <sysclk_get_main_hz>:
{
  40131c:	b580      	push	{r7, lr}
  40131e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401320:	2006      	movs	r0, #6
  401322:	4b05      	ldr	r3, [pc, #20]	; (401338 <sysclk_get_main_hz+0x1c>)
  401324:	4798      	blx	r3
  401326:	4602      	mov	r2, r0
  401328:	4613      	mov	r3, r2
  40132a:	009b      	lsls	r3, r3, #2
  40132c:	4413      	add	r3, r2
  40132e:	009a      	lsls	r2, r3, #2
  401330:	4413      	add	r3, r2
}
  401332:	4618      	mov	r0, r3
  401334:	bd80      	pop	{r7, pc}
  401336:	bf00      	nop
  401338:	00401149 	.word	0x00401149

0040133c <sysclk_get_cpu_hz>:
{
  40133c:	b580      	push	{r7, lr}
  40133e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401340:	4b02      	ldr	r3, [pc, #8]	; (40134c <sysclk_get_cpu_hz+0x10>)
  401342:	4798      	blx	r3
  401344:	4603      	mov	r3, r0
}
  401346:	4618      	mov	r0, r3
  401348:	bd80      	pop	{r7, pc}
  40134a:	bf00      	nop
  40134c:	0040131d 	.word	0x0040131d

00401350 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401350:	b590      	push	{r4, r7, lr}
  401352:	b083      	sub	sp, #12
  401354:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401356:	4813      	ldr	r0, [pc, #76]	; (4013a4 <sysclk_init+0x54>)
  401358:	4b13      	ldr	r3, [pc, #76]	; (4013a8 <sysclk_init+0x58>)
  40135a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40135c:	2006      	movs	r0, #6
  40135e:	4b13      	ldr	r3, [pc, #76]	; (4013ac <sysclk_init+0x5c>)
  401360:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401362:	1d38      	adds	r0, r7, #4
  401364:	2319      	movs	r3, #25
  401366:	2201      	movs	r2, #1
  401368:	2106      	movs	r1, #6
  40136a:	4c11      	ldr	r4, [pc, #68]	; (4013b0 <sysclk_init+0x60>)
  40136c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40136e:	1d3b      	adds	r3, r7, #4
  401370:	2100      	movs	r1, #0
  401372:	4618      	mov	r0, r3
  401374:	4b0f      	ldr	r3, [pc, #60]	; (4013b4 <sysclk_init+0x64>)
  401376:	4798      	blx	r3
		pll_wait_for_lock(0);
  401378:	2000      	movs	r0, #0
  40137a:	4b0f      	ldr	r3, [pc, #60]	; (4013b8 <sysclk_init+0x68>)
  40137c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40137e:	2002      	movs	r0, #2
  401380:	4b0e      	ldr	r3, [pc, #56]	; (4013bc <sysclk_init+0x6c>)
  401382:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401384:	2000      	movs	r0, #0
  401386:	4b0e      	ldr	r3, [pc, #56]	; (4013c0 <sysclk_init+0x70>)
  401388:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40138a:	4b0e      	ldr	r3, [pc, #56]	; (4013c4 <sysclk_init+0x74>)
  40138c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40138e:	4b0e      	ldr	r3, [pc, #56]	; (4013c8 <sysclk_init+0x78>)
  401390:	4798      	blx	r3
  401392:	4603      	mov	r3, r0
  401394:	4618      	mov	r0, r3
  401396:	4b04      	ldr	r3, [pc, #16]	; (4013a8 <sysclk_init+0x58>)
  401398:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40139a:	bf00      	nop
  40139c:	370c      	adds	r7, #12
  40139e:	46bd      	mov	sp, r7
  4013a0:	bd90      	pop	{r4, r7, pc}
  4013a2:	bf00      	nop
  4013a4:	11e1a300 	.word	0x11e1a300
  4013a8:	00402135 	.word	0x00402135
  4013ac:	004012c1 	.word	0x004012c1
  4013b0:	004011e9 	.word	0x004011e9
  4013b4:	00401255 	.word	0x00401255
  4013b8:	004012f9 	.word	0x004012f9
  4013bc:	00401b45 	.word	0x00401b45
  4013c0:	00401bc1 	.word	0x00401bc1
  4013c4:	00401fcd 	.word	0x00401fcd
  4013c8:	0040133d 	.word	0x0040133d

004013cc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4013cc:	b580      	push	{r7, lr}
  4013ce:	b082      	sub	sp, #8
  4013d0:	af00      	add	r7, sp, #0
  4013d2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4013d4:	6878      	ldr	r0, [r7, #4]
  4013d6:	4b03      	ldr	r3, [pc, #12]	; (4013e4 <sysclk_enable_peripheral_clock+0x18>)
  4013d8:	4798      	blx	r3
}
  4013da:	bf00      	nop
  4013dc:	3708      	adds	r7, #8
  4013de:	46bd      	mov	sp, r7
  4013e0:	bd80      	pop	{r7, pc}
  4013e2:	bf00      	nop
  4013e4:	00401e09 	.word	0x00401e09

004013e8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4013e8:	b580      	push	{r7, lr}
  4013ea:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4013ec:	200a      	movs	r0, #10
  4013ee:	4b08      	ldr	r3, [pc, #32]	; (401410 <ioport_init+0x28>)
  4013f0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4013f2:	200b      	movs	r0, #11
  4013f4:	4b06      	ldr	r3, [pc, #24]	; (401410 <ioport_init+0x28>)
  4013f6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4013f8:	200c      	movs	r0, #12
  4013fa:	4b05      	ldr	r3, [pc, #20]	; (401410 <ioport_init+0x28>)
  4013fc:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4013fe:	2010      	movs	r0, #16
  401400:	4b03      	ldr	r3, [pc, #12]	; (401410 <ioport_init+0x28>)
  401402:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  401404:	2011      	movs	r0, #17
  401406:	4b02      	ldr	r3, [pc, #8]	; (401410 <ioport_init+0x28>)
  401408:	4798      	blx	r3
	arch_ioport_init();
}
  40140a:	bf00      	nop
  40140c:	bd80      	pop	{r7, pc}
  40140e:	bf00      	nop
  401410:	004013cd 	.word	0x004013cd

00401414 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  401414:	b480      	push	{r7}
  401416:	b089      	sub	sp, #36	; 0x24
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
  40141c:	687b      	ldr	r3, [r7, #4]
  40141e:	61fb      	str	r3, [r7, #28]
  401420:	69fb      	ldr	r3, [r7, #28]
  401422:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401424:	69bb      	ldr	r3, [r7, #24]
  401426:	095a      	lsrs	r2, r3, #5
  401428:	69fb      	ldr	r3, [r7, #28]
  40142a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40142c:	697b      	ldr	r3, [r7, #20]
  40142e:	f003 031f 	and.w	r3, r3, #31
  401432:	2101      	movs	r1, #1
  401434:	fa01 f303 	lsl.w	r3, r1, r3
  401438:	613a      	str	r2, [r7, #16]
  40143a:	60fb      	str	r3, [r7, #12]
  40143c:	693b      	ldr	r3, [r7, #16]
  40143e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401440:	68ba      	ldr	r2, [r7, #8]
  401442:	4b06      	ldr	r3, [pc, #24]	; (40145c <ioport_disable_pin+0x48>)
  401444:	4413      	add	r3, r2
  401446:	025b      	lsls	r3, r3, #9
  401448:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40144a:	68fb      	ldr	r3, [r7, #12]
  40144c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40144e:	bf00      	nop
  401450:	3724      	adds	r7, #36	; 0x24
  401452:	46bd      	mov	sp, r7
  401454:	f85d 7b04 	ldr.w	r7, [sp], #4
  401458:	4770      	bx	lr
  40145a:	bf00      	nop
  40145c:	00200707 	.word	0x00200707

00401460 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401460:	b480      	push	{r7}
  401462:	b08d      	sub	sp, #52	; 0x34
  401464:	af00      	add	r7, sp, #0
  401466:	6078      	str	r0, [r7, #4]
  401468:	6039      	str	r1, [r7, #0]
  40146a:	687b      	ldr	r3, [r7, #4]
  40146c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40146e:	683b      	ldr	r3, [r7, #0]
  401470:	62bb      	str	r3, [r7, #40]	; 0x28
  401472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401474:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401478:	095a      	lsrs	r2, r3, #5
  40147a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40147c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40147e:	6a3b      	ldr	r3, [r7, #32]
  401480:	f003 031f 	and.w	r3, r3, #31
  401484:	2101      	movs	r1, #1
  401486:	fa01 f303 	lsl.w	r3, r1, r3
  40148a:	61fa      	str	r2, [r7, #28]
  40148c:	61bb      	str	r3, [r7, #24]
  40148e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401490:	617b      	str	r3, [r7, #20]
  401492:	69fb      	ldr	r3, [r7, #28]
  401494:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401496:	693a      	ldr	r2, [r7, #16]
  401498:	4b37      	ldr	r3, [pc, #220]	; (401578 <ioport_set_pin_mode+0x118>)
  40149a:	4413      	add	r3, r2
  40149c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  40149e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4014a0:	697b      	ldr	r3, [r7, #20]
  4014a2:	f003 0308 	and.w	r3, r3, #8
  4014a6:	2b00      	cmp	r3, #0
  4014a8:	d003      	beq.n	4014b2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4014aa:	68fb      	ldr	r3, [r7, #12]
  4014ac:	69ba      	ldr	r2, [r7, #24]
  4014ae:	665a      	str	r2, [r3, #100]	; 0x64
  4014b0:	e002      	b.n	4014b8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4014b2:	68fb      	ldr	r3, [r7, #12]
  4014b4:	69ba      	ldr	r2, [r7, #24]
  4014b6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4014b8:	697b      	ldr	r3, [r7, #20]
  4014ba:	f003 0310 	and.w	r3, r3, #16
  4014be:	2b00      	cmp	r3, #0
  4014c0:	d004      	beq.n	4014cc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4014c2:	68fb      	ldr	r3, [r7, #12]
  4014c4:	69ba      	ldr	r2, [r7, #24]
  4014c6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4014ca:	e003      	b.n	4014d4 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4014cc:	68fb      	ldr	r3, [r7, #12]
  4014ce:	69ba      	ldr	r2, [r7, #24]
  4014d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4014d4:	697b      	ldr	r3, [r7, #20]
  4014d6:	f003 0320 	and.w	r3, r3, #32
  4014da:	2b00      	cmp	r3, #0
  4014dc:	d003      	beq.n	4014e6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4014de:	68fb      	ldr	r3, [r7, #12]
  4014e0:	69ba      	ldr	r2, [r7, #24]
  4014e2:	651a      	str	r2, [r3, #80]	; 0x50
  4014e4:	e002      	b.n	4014ec <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4014e6:	68fb      	ldr	r3, [r7, #12]
  4014e8:	69ba      	ldr	r2, [r7, #24]
  4014ea:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4014ec:	697b      	ldr	r3, [r7, #20]
  4014ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4014f2:	2b00      	cmp	r3, #0
  4014f4:	d003      	beq.n	4014fe <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4014f6:	68fb      	ldr	r3, [r7, #12]
  4014f8:	69ba      	ldr	r2, [r7, #24]
  4014fa:	621a      	str	r2, [r3, #32]
  4014fc:	e002      	b.n	401504 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4014fe:	68fb      	ldr	r3, [r7, #12]
  401500:	69ba      	ldr	r2, [r7, #24]
  401502:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  401504:	697b      	ldr	r3, [r7, #20]
  401506:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40150a:	2b00      	cmp	r3, #0
  40150c:	d004      	beq.n	401518 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40150e:	68fb      	ldr	r3, [r7, #12]
  401510:	69ba      	ldr	r2, [r7, #24]
  401512:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401516:	e003      	b.n	401520 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401518:	68fb      	ldr	r3, [r7, #12]
  40151a:	69ba      	ldr	r2, [r7, #24]
  40151c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401520:	697b      	ldr	r3, [r7, #20]
  401522:	f003 0301 	and.w	r3, r3, #1
  401526:	2b00      	cmp	r3, #0
  401528:	d006      	beq.n	401538 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40152a:	68fb      	ldr	r3, [r7, #12]
  40152c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40152e:	69bb      	ldr	r3, [r7, #24]
  401530:	431a      	orrs	r2, r3
  401532:	68fb      	ldr	r3, [r7, #12]
  401534:	671a      	str	r2, [r3, #112]	; 0x70
  401536:	e006      	b.n	401546 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401538:	68fb      	ldr	r3, [r7, #12]
  40153a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40153c:	69bb      	ldr	r3, [r7, #24]
  40153e:	43db      	mvns	r3, r3
  401540:	401a      	ands	r2, r3
  401542:	68fb      	ldr	r3, [r7, #12]
  401544:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401546:	697b      	ldr	r3, [r7, #20]
  401548:	f003 0302 	and.w	r3, r3, #2
  40154c:	2b00      	cmp	r3, #0
  40154e:	d006      	beq.n	40155e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401550:	68fb      	ldr	r3, [r7, #12]
  401552:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401554:	69bb      	ldr	r3, [r7, #24]
  401556:	431a      	orrs	r2, r3
  401558:	68fb      	ldr	r3, [r7, #12]
  40155a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40155c:	e006      	b.n	40156c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40155e:	68fb      	ldr	r3, [r7, #12]
  401560:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401562:	69bb      	ldr	r3, [r7, #24]
  401564:	43db      	mvns	r3, r3
  401566:	401a      	ands	r2, r3
  401568:	68fb      	ldr	r3, [r7, #12]
  40156a:	675a      	str	r2, [r3, #116]	; 0x74
  40156c:	bf00      	nop
  40156e:	3734      	adds	r7, #52	; 0x34
  401570:	46bd      	mov	sp, r7
  401572:	f85d 7b04 	ldr.w	r7, [sp], #4
  401576:	4770      	bx	lr
  401578:	00200707 	.word	0x00200707

0040157c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  40157c:	b480      	push	{r7}
  40157e:	b08d      	sub	sp, #52	; 0x34
  401580:	af00      	add	r7, sp, #0
  401582:	6078      	str	r0, [r7, #4]
  401584:	460b      	mov	r3, r1
  401586:	70fb      	strb	r3, [r7, #3]
  401588:	687b      	ldr	r3, [r7, #4]
  40158a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40158c:	78fb      	ldrb	r3, [r7, #3]
  40158e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401594:	627b      	str	r3, [r7, #36]	; 0x24
  401596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401598:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40159a:	6a3b      	ldr	r3, [r7, #32]
  40159c:	095b      	lsrs	r3, r3, #5
  40159e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4015a0:	69fa      	ldr	r2, [r7, #28]
  4015a2:	4b17      	ldr	r3, [pc, #92]	; (401600 <ioport_set_pin_dir+0x84>)
  4015a4:	4413      	add	r3, r2
  4015a6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4015a8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4015aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4015ae:	2b01      	cmp	r3, #1
  4015b0:	d109      	bne.n	4015c6 <ioport_set_pin_dir+0x4a>
  4015b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015b4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4015b6:	697b      	ldr	r3, [r7, #20]
  4015b8:	f003 031f 	and.w	r3, r3, #31
  4015bc:	2201      	movs	r2, #1
  4015be:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4015c0:	69bb      	ldr	r3, [r7, #24]
  4015c2:	611a      	str	r2, [r3, #16]
  4015c4:	e00c      	b.n	4015e0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4015c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4015ca:	2b00      	cmp	r3, #0
  4015cc:	d108      	bne.n	4015e0 <ioport_set_pin_dir+0x64>
  4015ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015d0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4015d2:	693b      	ldr	r3, [r7, #16]
  4015d4:	f003 031f 	and.w	r3, r3, #31
  4015d8:	2201      	movs	r2, #1
  4015da:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4015dc:	69bb      	ldr	r3, [r7, #24]
  4015de:	615a      	str	r2, [r3, #20]
  4015e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4015e2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4015e4:	68fb      	ldr	r3, [r7, #12]
  4015e6:	f003 031f 	and.w	r3, r3, #31
  4015ea:	2201      	movs	r2, #1
  4015ec:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4015ee:	69bb      	ldr	r3, [r7, #24]
  4015f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4015f4:	bf00      	nop
  4015f6:	3734      	adds	r7, #52	; 0x34
  4015f8:	46bd      	mov	sp, r7
  4015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015fe:	4770      	bx	lr
  401600:	00200707 	.word	0x00200707

00401604 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401604:	b480      	push	{r7}
  401606:	b08b      	sub	sp, #44	; 0x2c
  401608:	af00      	add	r7, sp, #0
  40160a:	6078      	str	r0, [r7, #4]
  40160c:	460b      	mov	r3, r1
  40160e:	70fb      	strb	r3, [r7, #3]
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	627b      	str	r3, [r7, #36]	; 0x24
  401614:	78fb      	ldrb	r3, [r7, #3]
  401616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40161a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40161c:	61fb      	str	r3, [r7, #28]
  40161e:	69fb      	ldr	r3, [r7, #28]
  401620:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401622:	69bb      	ldr	r3, [r7, #24]
  401624:	095b      	lsrs	r3, r3, #5
  401626:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401628:	697a      	ldr	r2, [r7, #20]
  40162a:	4b10      	ldr	r3, [pc, #64]	; (40166c <ioport_set_pin_level+0x68>)
  40162c:	4413      	add	r3, r2
  40162e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401630:	613b      	str	r3, [r7, #16]

	if (level) {
  401632:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401636:	2b00      	cmp	r3, #0
  401638:	d009      	beq.n	40164e <ioport_set_pin_level+0x4a>
  40163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40163c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40163e:	68fb      	ldr	r3, [r7, #12]
  401640:	f003 031f 	and.w	r3, r3, #31
  401644:	2201      	movs	r2, #1
  401646:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401648:	693b      	ldr	r3, [r7, #16]
  40164a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  40164c:	e008      	b.n	401660 <ioport_set_pin_level+0x5c>
  40164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401650:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401652:	68bb      	ldr	r3, [r7, #8]
  401654:	f003 031f 	and.w	r3, r3, #31
  401658:	2201      	movs	r2, #1
  40165a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40165c:	693b      	ldr	r3, [r7, #16]
  40165e:	635a      	str	r2, [r3, #52]	; 0x34
  401660:	bf00      	nop
  401662:	372c      	adds	r7, #44	; 0x2c
  401664:	46bd      	mov	sp, r7
  401666:	f85d 7b04 	ldr.w	r7, [sp], #4
  40166a:	4770      	bx	lr
  40166c:	00200707 	.word	0x00200707

00401670 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401670:	b480      	push	{r7}
  401672:	b08d      	sub	sp, #52	; 0x34
  401674:	af00      	add	r7, sp, #0
  401676:	6078      	str	r0, [r7, #4]
  401678:	460b      	mov	r3, r1
  40167a:	70fb      	strb	r3, [r7, #3]
  40167c:	687b      	ldr	r3, [r7, #4]
  40167e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401680:	78fb      	ldrb	r3, [r7, #3]
  401682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401688:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40168c:	095a      	lsrs	r2, r3, #5
  40168e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401690:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401692:	6a3b      	ldr	r3, [r7, #32]
  401694:	f003 031f 	and.w	r3, r3, #31
  401698:	2101      	movs	r1, #1
  40169a:	fa01 f303 	lsl.w	r3, r1, r3
  40169e:	61fa      	str	r2, [r7, #28]
  4016a0:	61bb      	str	r3, [r7, #24]
  4016a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4016a6:	75fb      	strb	r3, [r7, #23]
  4016a8:	69fb      	ldr	r3, [r7, #28]
  4016aa:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4016ac:	693a      	ldr	r2, [r7, #16]
  4016ae:	4b23      	ldr	r3, [pc, #140]	; (40173c <ioport_set_pin_sense_mode+0xcc>)
  4016b0:	4413      	add	r3, r2
  4016b2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4016b4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4016b6:	7dfb      	ldrb	r3, [r7, #23]
  4016b8:	3b01      	subs	r3, #1
  4016ba:	2b03      	cmp	r3, #3
  4016bc:	d82e      	bhi.n	40171c <ioport_set_pin_sense_mode+0xac>
  4016be:	a201      	add	r2, pc, #4	; (adr r2, 4016c4 <ioport_set_pin_sense_mode+0x54>)
  4016c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016c4:	004016f9 	.word	0x004016f9
  4016c8:	0040170b 	.word	0x0040170b
  4016cc:	004016d5 	.word	0x004016d5
  4016d0:	004016e7 	.word	0x004016e7
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4016d4:	68fb      	ldr	r3, [r7, #12]
  4016d6:	69ba      	ldr	r2, [r7, #24]
  4016d8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4016dc:	68fb      	ldr	r3, [r7, #12]
  4016de:	69ba      	ldr	r2, [r7, #24]
  4016e0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4016e4:	e01f      	b.n	401726 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4016e6:	68fb      	ldr	r3, [r7, #12]
  4016e8:	69ba      	ldr	r2, [r7, #24]
  4016ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4016ee:	68fb      	ldr	r3, [r7, #12]
  4016f0:	69ba      	ldr	r2, [r7, #24]
  4016f2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4016f6:	e016      	b.n	401726 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4016f8:	68fb      	ldr	r3, [r7, #12]
  4016fa:	69ba      	ldr	r2, [r7, #24]
  4016fc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401700:	68fb      	ldr	r3, [r7, #12]
  401702:	69ba      	ldr	r2, [r7, #24]
  401704:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401708:	e00d      	b.n	401726 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40170a:	68fb      	ldr	r3, [r7, #12]
  40170c:	69ba      	ldr	r2, [r7, #24]
  40170e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401712:	68fb      	ldr	r3, [r7, #12]
  401714:	69ba      	ldr	r2, [r7, #24]
  401716:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40171a:	e004      	b.n	401726 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40171c:	68fb      	ldr	r3, [r7, #12]
  40171e:	69ba      	ldr	r2, [r7, #24]
  401720:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401724:	e003      	b.n	40172e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401726:	68fb      	ldr	r3, [r7, #12]
  401728:	69ba      	ldr	r2, [r7, #24]
  40172a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40172e:	bf00      	nop
  401730:	3734      	adds	r7, #52	; 0x34
  401732:	46bd      	mov	sp, r7
  401734:	f85d 7b04 	ldr.w	r7, [sp], #4
  401738:	4770      	bx	lr
  40173a:	bf00      	nop
  40173c:	00200707 	.word	0x00200707

00401740 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401740:	b480      	push	{r7}
  401742:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401744:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401748:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40174c:	4a0c      	ldr	r2, [pc, #48]	; (401780 <tcm_disable+0x40>)
  40174e:	4b0c      	ldr	r3, [pc, #48]	; (401780 <tcm_disable+0x40>)
  401750:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401754:	f023 0301 	bic.w	r3, r3, #1
  401758:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40175c:	4a08      	ldr	r2, [pc, #32]	; (401780 <tcm_disable+0x40>)
  40175e:	4b08      	ldr	r3, [pc, #32]	; (401780 <tcm_disable+0x40>)
  401760:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401764:	f023 0301 	bic.w	r3, r3, #1
  401768:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40176c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401770:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401774:	bf00      	nop
  401776:	46bd      	mov	sp, r7
  401778:	f85d 7b04 	ldr.w	r7, [sp], #4
  40177c:	4770      	bx	lr
  40177e:	bf00      	nop
  401780:	e000ed00 	.word	0xe000ed00

00401784 <board_init>:
#endif

void board_init(void)
{
  401784:	b580      	push	{r7, lr}
  401786:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401788:	4b1c      	ldr	r3, [pc, #112]	; (4017fc <board_init+0x78>)
  40178a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40178e:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401790:	4b1b      	ldr	r3, [pc, #108]	; (401800 <board_init+0x7c>)
  401792:	4a1c      	ldr	r2, [pc, #112]	; (401804 <board_init+0x80>)
  401794:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401796:	4b1a      	ldr	r3, [pc, #104]	; (401800 <board_init+0x7c>)
  401798:	4a1b      	ldr	r2, [pc, #108]	; (401808 <board_init+0x84>)
  40179a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40179c:	4b1b      	ldr	r3, [pc, #108]	; (40180c <board_init+0x88>)
  40179e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4017a0:	4b1b      	ldr	r3, [pc, #108]	; (401810 <board_init+0x8c>)
  4017a2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4017a4:	2101      	movs	r1, #1
  4017a6:	2048      	movs	r0, #72	; 0x48
  4017a8:	4b1a      	ldr	r3, [pc, #104]	; (401814 <board_init+0x90>)
  4017aa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4017ac:	2101      	movs	r1, #1
  4017ae:	2048      	movs	r0, #72	; 0x48
  4017b0:	4b19      	ldr	r3, [pc, #100]	; (401818 <board_init+0x94>)
  4017b2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4017b4:	2100      	movs	r1, #0
  4017b6:	200b      	movs	r0, #11
  4017b8:	4b16      	ldr	r3, [pc, #88]	; (401814 <board_init+0x90>)
  4017ba:	4798      	blx	r3
  4017bc:	2188      	movs	r1, #136	; 0x88
  4017be:	200b      	movs	r0, #11
  4017c0:	4b16      	ldr	r3, [pc, #88]	; (40181c <board_init+0x98>)
  4017c2:	4798      	blx	r3
  4017c4:	2102      	movs	r1, #2
  4017c6:	200b      	movs	r0, #11
  4017c8:	4b15      	ldr	r3, [pc, #84]	; (401820 <board_init+0x9c>)
  4017ca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4017cc:	2100      	movs	r1, #0
  4017ce:	2015      	movs	r0, #21
  4017d0:	4b12      	ldr	r3, [pc, #72]	; (40181c <board_init+0x98>)
  4017d2:	4798      	blx	r3
  4017d4:	2015      	movs	r0, #21
  4017d6:	4b13      	ldr	r3, [pc, #76]	; (401824 <board_init+0xa0>)
  4017d8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4017da:	4a13      	ldr	r2, [pc, #76]	; (401828 <board_init+0xa4>)
  4017dc:	4b12      	ldr	r3, [pc, #72]	; (401828 <board_init+0xa4>)
  4017de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4017e2:	f043 0310 	orr.w	r3, r3, #16
  4017e6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4017ea:	2103      	movs	r1, #3
  4017ec:	2024      	movs	r0, #36	; 0x24
  4017ee:	4b0b      	ldr	r3, [pc, #44]	; (40181c <board_init+0x98>)
  4017f0:	4798      	blx	r3
  4017f2:	2024      	movs	r0, #36	; 0x24
  4017f4:	4b0b      	ldr	r3, [pc, #44]	; (401824 <board_init+0xa0>)
  4017f6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4017f8:	bf00      	nop
  4017fa:	bd80      	pop	{r7, pc}
  4017fc:	400e1850 	.word	0x400e1850
  401800:	400e0c00 	.word	0x400e0c00
  401804:	5a00080c 	.word	0x5a00080c
  401808:	5a00070c 	.word	0x5a00070c
  40180c:	00401741 	.word	0x00401741
  401810:	004013e9 	.word	0x004013e9
  401814:	0040157d 	.word	0x0040157d
  401818:	00401605 	.word	0x00401605
  40181c:	00401461 	.word	0x00401461
  401820:	00401671 	.word	0x00401671
  401824:	00401415 	.word	0x00401415
  401828:	40088000 	.word	0x40088000

0040182c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40182c:	b480      	push	{r7}
  40182e:	b085      	sub	sp, #20
  401830:	af00      	add	r7, sp, #0
  401832:	60f8      	str	r0, [r7, #12]
  401834:	60b9      	str	r1, [r7, #8]
  401836:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401838:	687b      	ldr	r3, [r7, #4]
  40183a:	2b00      	cmp	r3, #0
  40183c:	d003      	beq.n	401846 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40183e:	68fb      	ldr	r3, [r7, #12]
  401840:	68ba      	ldr	r2, [r7, #8]
  401842:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401844:	e002      	b.n	40184c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401846:	68fb      	ldr	r3, [r7, #12]
  401848:	68ba      	ldr	r2, [r7, #8]
  40184a:	661a      	str	r2, [r3, #96]	; 0x60
}
  40184c:	bf00      	nop
  40184e:	3714      	adds	r7, #20
  401850:	46bd      	mov	sp, r7
  401852:	f85d 7b04 	ldr.w	r7, [sp], #4
  401856:	4770      	bx	lr

00401858 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401858:	b480      	push	{r7}
  40185a:	b087      	sub	sp, #28
  40185c:	af00      	add	r7, sp, #0
  40185e:	60f8      	str	r0, [r7, #12]
  401860:	60b9      	str	r1, [r7, #8]
  401862:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401864:	68fb      	ldr	r3, [r7, #12]
  401866:	687a      	ldr	r2, [r7, #4]
  401868:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40186a:	68bb      	ldr	r3, [r7, #8]
  40186c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401870:	d04a      	beq.n	401908 <pio_set_peripheral+0xb0>
  401872:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401876:	d808      	bhi.n	40188a <pio_set_peripheral+0x32>
  401878:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40187c:	d016      	beq.n	4018ac <pio_set_peripheral+0x54>
  40187e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401882:	d02c      	beq.n	4018de <pio_set_peripheral+0x86>
  401884:	2b00      	cmp	r3, #0
  401886:	d069      	beq.n	40195c <pio_set_peripheral+0x104>
  401888:	e064      	b.n	401954 <pio_set_peripheral+0xfc>
  40188a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40188e:	d065      	beq.n	40195c <pio_set_peripheral+0x104>
  401890:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401894:	d803      	bhi.n	40189e <pio_set_peripheral+0x46>
  401896:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40189a:	d04a      	beq.n	401932 <pio_set_peripheral+0xda>
  40189c:	e05a      	b.n	401954 <pio_set_peripheral+0xfc>
  40189e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4018a2:	d05b      	beq.n	40195c <pio_set_peripheral+0x104>
  4018a4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4018a8:	d058      	beq.n	40195c <pio_set_peripheral+0x104>
  4018aa:	e053      	b.n	401954 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018ac:	68fb      	ldr	r3, [r7, #12]
  4018ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4018b2:	68fb      	ldr	r3, [r7, #12]
  4018b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018b6:	687b      	ldr	r3, [r7, #4]
  4018b8:	43d9      	mvns	r1, r3
  4018ba:	697b      	ldr	r3, [r7, #20]
  4018bc:	400b      	ands	r3, r1
  4018be:	401a      	ands	r2, r3
  4018c0:	68fb      	ldr	r3, [r7, #12]
  4018c2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018c4:	68fb      	ldr	r3, [r7, #12]
  4018c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4018ca:	68fb      	ldr	r3, [r7, #12]
  4018cc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018ce:	687b      	ldr	r3, [r7, #4]
  4018d0:	43d9      	mvns	r1, r3
  4018d2:	697b      	ldr	r3, [r7, #20]
  4018d4:	400b      	ands	r3, r1
  4018d6:	401a      	ands	r2, r3
  4018d8:	68fb      	ldr	r3, [r7, #12]
  4018da:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018dc:	e03a      	b.n	401954 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018de:	68fb      	ldr	r3, [r7, #12]
  4018e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018e2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4018e4:	687a      	ldr	r2, [r7, #4]
  4018e6:	697b      	ldr	r3, [r7, #20]
  4018e8:	431a      	orrs	r2, r3
  4018ea:	68fb      	ldr	r3, [r7, #12]
  4018ec:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018ee:	68fb      	ldr	r3, [r7, #12]
  4018f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4018f4:	68fb      	ldr	r3, [r7, #12]
  4018f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018f8:	687b      	ldr	r3, [r7, #4]
  4018fa:	43d9      	mvns	r1, r3
  4018fc:	697b      	ldr	r3, [r7, #20]
  4018fe:	400b      	ands	r3, r1
  401900:	401a      	ands	r2, r3
  401902:	68fb      	ldr	r3, [r7, #12]
  401904:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401906:	e025      	b.n	401954 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401908:	68fb      	ldr	r3, [r7, #12]
  40190a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40190c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40190e:	68fb      	ldr	r3, [r7, #12]
  401910:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401912:	687b      	ldr	r3, [r7, #4]
  401914:	43d9      	mvns	r1, r3
  401916:	697b      	ldr	r3, [r7, #20]
  401918:	400b      	ands	r3, r1
  40191a:	401a      	ands	r2, r3
  40191c:	68fb      	ldr	r3, [r7, #12]
  40191e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401920:	68fb      	ldr	r3, [r7, #12]
  401922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401924:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401926:	687a      	ldr	r2, [r7, #4]
  401928:	697b      	ldr	r3, [r7, #20]
  40192a:	431a      	orrs	r2, r3
  40192c:	68fb      	ldr	r3, [r7, #12]
  40192e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401930:	e010      	b.n	401954 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401932:	68fb      	ldr	r3, [r7, #12]
  401934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401936:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401938:	687a      	ldr	r2, [r7, #4]
  40193a:	697b      	ldr	r3, [r7, #20]
  40193c:	431a      	orrs	r2, r3
  40193e:	68fb      	ldr	r3, [r7, #12]
  401940:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401942:	68fb      	ldr	r3, [r7, #12]
  401944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401946:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401948:	687a      	ldr	r2, [r7, #4]
  40194a:	697b      	ldr	r3, [r7, #20]
  40194c:	431a      	orrs	r2, r3
  40194e:	68fb      	ldr	r3, [r7, #12]
  401950:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401952:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401954:	68fb      	ldr	r3, [r7, #12]
  401956:	687a      	ldr	r2, [r7, #4]
  401958:	605a      	str	r2, [r3, #4]
  40195a:	e000      	b.n	40195e <pio_set_peripheral+0x106>
		return;
  40195c:	bf00      	nop
}
  40195e:	371c      	adds	r7, #28
  401960:	46bd      	mov	sp, r7
  401962:	f85d 7b04 	ldr.w	r7, [sp], #4
  401966:	4770      	bx	lr

00401968 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401968:	b580      	push	{r7, lr}
  40196a:	b084      	sub	sp, #16
  40196c:	af00      	add	r7, sp, #0
  40196e:	60f8      	str	r0, [r7, #12]
  401970:	60b9      	str	r1, [r7, #8]
  401972:	607a      	str	r2, [r7, #4]
  401974:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401976:	68b9      	ldr	r1, [r7, #8]
  401978:	68f8      	ldr	r0, [r7, #12]
  40197a:	4b12      	ldr	r3, [pc, #72]	; (4019c4 <pio_set_output+0x5c>)
  40197c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40197e:	69ba      	ldr	r2, [r7, #24]
  401980:	68b9      	ldr	r1, [r7, #8]
  401982:	68f8      	ldr	r0, [r7, #12]
  401984:	4b10      	ldr	r3, [pc, #64]	; (4019c8 <pio_set_output+0x60>)
  401986:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401988:	683b      	ldr	r3, [r7, #0]
  40198a:	2b00      	cmp	r3, #0
  40198c:	d003      	beq.n	401996 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40198e:	68fb      	ldr	r3, [r7, #12]
  401990:	68ba      	ldr	r2, [r7, #8]
  401992:	651a      	str	r2, [r3, #80]	; 0x50
  401994:	e002      	b.n	40199c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401996:	68fb      	ldr	r3, [r7, #12]
  401998:	68ba      	ldr	r2, [r7, #8]
  40199a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40199c:	687b      	ldr	r3, [r7, #4]
  40199e:	2b00      	cmp	r3, #0
  4019a0:	d003      	beq.n	4019aa <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4019a2:	68fb      	ldr	r3, [r7, #12]
  4019a4:	68ba      	ldr	r2, [r7, #8]
  4019a6:	631a      	str	r2, [r3, #48]	; 0x30
  4019a8:	e002      	b.n	4019b0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4019aa:	68fb      	ldr	r3, [r7, #12]
  4019ac:	68ba      	ldr	r2, [r7, #8]
  4019ae:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4019b0:	68fb      	ldr	r3, [r7, #12]
  4019b2:	68ba      	ldr	r2, [r7, #8]
  4019b4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4019b6:	68fb      	ldr	r3, [r7, #12]
  4019b8:	68ba      	ldr	r2, [r7, #8]
  4019ba:	601a      	str	r2, [r3, #0]
}
  4019bc:	bf00      	nop
  4019be:	3710      	adds	r7, #16
  4019c0:	46bd      	mov	sp, r7
  4019c2:	bd80      	pop	{r7, pc}
  4019c4:	004019cd 	.word	0x004019cd
  4019c8:	0040182d 	.word	0x0040182d

004019cc <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4019cc:	b480      	push	{r7}
  4019ce:	b083      	sub	sp, #12
  4019d0:	af00      	add	r7, sp, #0
  4019d2:	6078      	str	r0, [r7, #4]
  4019d4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	683a      	ldr	r2, [r7, #0]
  4019da:	645a      	str	r2, [r3, #68]	; 0x44
}
  4019dc:	bf00      	nop
  4019de:	370c      	adds	r7, #12
  4019e0:	46bd      	mov	sp, r7
  4019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e6:	4770      	bx	lr

004019e8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4019e8:	b480      	push	{r7}
  4019ea:	b083      	sub	sp, #12
  4019ec:	af00      	add	r7, sp, #0
  4019ee:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4019f0:	687b      	ldr	r3, [r7, #4]
  4019f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4019f4:	4618      	mov	r0, r3
  4019f6:	370c      	adds	r7, #12
  4019f8:	46bd      	mov	sp, r7
  4019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019fe:	4770      	bx	lr

00401a00 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401a00:	b480      	push	{r7}
  401a02:	b083      	sub	sp, #12
  401a04:	af00      	add	r7, sp, #0
  401a06:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401a08:	687b      	ldr	r3, [r7, #4]
  401a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401a0c:	4618      	mov	r0, r3
  401a0e:	370c      	adds	r7, #12
  401a10:	46bd      	mov	sp, r7
  401a12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a16:	4770      	bx	lr

00401a18 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401a18:	b580      	push	{r7, lr}
  401a1a:	b084      	sub	sp, #16
  401a1c:	af00      	add	r7, sp, #0
  401a1e:	6078      	str	r0, [r7, #4]
  401a20:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401a22:	6878      	ldr	r0, [r7, #4]
  401a24:	4b26      	ldr	r3, [pc, #152]	; (401ac0 <pio_handler_process+0xa8>)
  401a26:	4798      	blx	r3
  401a28:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401a2a:	6878      	ldr	r0, [r7, #4]
  401a2c:	4b25      	ldr	r3, [pc, #148]	; (401ac4 <pio_handler_process+0xac>)
  401a2e:	4798      	blx	r3
  401a30:	4602      	mov	r2, r0
  401a32:	68fb      	ldr	r3, [r7, #12]
  401a34:	4013      	ands	r3, r2
  401a36:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401a38:	68fb      	ldr	r3, [r7, #12]
  401a3a:	2b00      	cmp	r3, #0
  401a3c:	d03c      	beq.n	401ab8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401a3e:	2300      	movs	r3, #0
  401a40:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401a42:	e034      	b.n	401aae <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401a44:	4a20      	ldr	r2, [pc, #128]	; (401ac8 <pio_handler_process+0xb0>)
  401a46:	68bb      	ldr	r3, [r7, #8]
  401a48:	011b      	lsls	r3, r3, #4
  401a4a:	4413      	add	r3, r2
  401a4c:	681a      	ldr	r2, [r3, #0]
  401a4e:	683b      	ldr	r3, [r7, #0]
  401a50:	429a      	cmp	r2, r3
  401a52:	d126      	bne.n	401aa2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401a54:	4a1c      	ldr	r2, [pc, #112]	; (401ac8 <pio_handler_process+0xb0>)
  401a56:	68bb      	ldr	r3, [r7, #8]
  401a58:	011b      	lsls	r3, r3, #4
  401a5a:	4413      	add	r3, r2
  401a5c:	3304      	adds	r3, #4
  401a5e:	681a      	ldr	r2, [r3, #0]
  401a60:	68fb      	ldr	r3, [r7, #12]
  401a62:	4013      	ands	r3, r2
  401a64:	2b00      	cmp	r3, #0
  401a66:	d01c      	beq.n	401aa2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401a68:	4a17      	ldr	r2, [pc, #92]	; (401ac8 <pio_handler_process+0xb0>)
  401a6a:	68bb      	ldr	r3, [r7, #8]
  401a6c:	011b      	lsls	r3, r3, #4
  401a6e:	4413      	add	r3, r2
  401a70:	330c      	adds	r3, #12
  401a72:	681b      	ldr	r3, [r3, #0]
  401a74:	4914      	ldr	r1, [pc, #80]	; (401ac8 <pio_handler_process+0xb0>)
  401a76:	68ba      	ldr	r2, [r7, #8]
  401a78:	0112      	lsls	r2, r2, #4
  401a7a:	440a      	add	r2, r1
  401a7c:	6810      	ldr	r0, [r2, #0]
  401a7e:	4912      	ldr	r1, [pc, #72]	; (401ac8 <pio_handler_process+0xb0>)
  401a80:	68ba      	ldr	r2, [r7, #8]
  401a82:	0112      	lsls	r2, r2, #4
  401a84:	440a      	add	r2, r1
  401a86:	3204      	adds	r2, #4
  401a88:	6812      	ldr	r2, [r2, #0]
  401a8a:	4611      	mov	r1, r2
  401a8c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401a8e:	4a0e      	ldr	r2, [pc, #56]	; (401ac8 <pio_handler_process+0xb0>)
  401a90:	68bb      	ldr	r3, [r7, #8]
  401a92:	011b      	lsls	r3, r3, #4
  401a94:	4413      	add	r3, r2
  401a96:	3304      	adds	r3, #4
  401a98:	681b      	ldr	r3, [r3, #0]
  401a9a:	43db      	mvns	r3, r3
  401a9c:	68fa      	ldr	r2, [r7, #12]
  401a9e:	4013      	ands	r3, r2
  401aa0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401aa2:	68bb      	ldr	r3, [r7, #8]
  401aa4:	3301      	adds	r3, #1
  401aa6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401aa8:	68bb      	ldr	r3, [r7, #8]
  401aaa:	2b06      	cmp	r3, #6
  401aac:	d803      	bhi.n	401ab6 <pio_handler_process+0x9e>
		while (status != 0) {
  401aae:	68fb      	ldr	r3, [r7, #12]
  401ab0:	2b00      	cmp	r3, #0
  401ab2:	d1c7      	bne.n	401a44 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401ab4:	e000      	b.n	401ab8 <pio_handler_process+0xa0>
				break;
  401ab6:	bf00      	nop
}
  401ab8:	bf00      	nop
  401aba:	3710      	adds	r7, #16
  401abc:	46bd      	mov	sp, r7
  401abe:	bd80      	pop	{r7, pc}
  401ac0:	004019e9 	.word	0x004019e9
  401ac4:	00401a01 	.word	0x00401a01
  401ac8:	204009e0 	.word	0x204009e0

00401acc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401acc:	b580      	push	{r7, lr}
  401ace:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401ad0:	210a      	movs	r1, #10
  401ad2:	4802      	ldr	r0, [pc, #8]	; (401adc <PIOA_Handler+0x10>)
  401ad4:	4b02      	ldr	r3, [pc, #8]	; (401ae0 <PIOA_Handler+0x14>)
  401ad6:	4798      	blx	r3
}
  401ad8:	bf00      	nop
  401ada:	bd80      	pop	{r7, pc}
  401adc:	400e0e00 	.word	0x400e0e00
  401ae0:	00401a19 	.word	0x00401a19

00401ae4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401ae4:	b580      	push	{r7, lr}
  401ae6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401ae8:	210b      	movs	r1, #11
  401aea:	4802      	ldr	r0, [pc, #8]	; (401af4 <PIOB_Handler+0x10>)
  401aec:	4b02      	ldr	r3, [pc, #8]	; (401af8 <PIOB_Handler+0x14>)
  401aee:	4798      	blx	r3
}
  401af0:	bf00      	nop
  401af2:	bd80      	pop	{r7, pc}
  401af4:	400e1000 	.word	0x400e1000
  401af8:	00401a19 	.word	0x00401a19

00401afc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401afc:	b580      	push	{r7, lr}
  401afe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401b00:	210c      	movs	r1, #12
  401b02:	4802      	ldr	r0, [pc, #8]	; (401b0c <PIOC_Handler+0x10>)
  401b04:	4b02      	ldr	r3, [pc, #8]	; (401b10 <PIOC_Handler+0x14>)
  401b06:	4798      	blx	r3
}
  401b08:	bf00      	nop
  401b0a:	bd80      	pop	{r7, pc}
  401b0c:	400e1200 	.word	0x400e1200
  401b10:	00401a19 	.word	0x00401a19

00401b14 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401b14:	b580      	push	{r7, lr}
  401b16:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401b18:	2110      	movs	r1, #16
  401b1a:	4802      	ldr	r0, [pc, #8]	; (401b24 <PIOD_Handler+0x10>)
  401b1c:	4b02      	ldr	r3, [pc, #8]	; (401b28 <PIOD_Handler+0x14>)
  401b1e:	4798      	blx	r3
}
  401b20:	bf00      	nop
  401b22:	bd80      	pop	{r7, pc}
  401b24:	400e1400 	.word	0x400e1400
  401b28:	00401a19 	.word	0x00401a19

00401b2c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401b2c:	b580      	push	{r7, lr}
  401b2e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401b30:	2111      	movs	r1, #17
  401b32:	4802      	ldr	r0, [pc, #8]	; (401b3c <PIOE_Handler+0x10>)
  401b34:	4b02      	ldr	r3, [pc, #8]	; (401b40 <PIOE_Handler+0x14>)
  401b36:	4798      	blx	r3
}
  401b38:	bf00      	nop
  401b3a:	bd80      	pop	{r7, pc}
  401b3c:	400e1600 	.word	0x400e1600
  401b40:	00401a19 	.word	0x00401a19

00401b44 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401b44:	b480      	push	{r7}
  401b46:	b083      	sub	sp, #12
  401b48:	af00      	add	r7, sp, #0
  401b4a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401b4c:	687b      	ldr	r3, [r7, #4]
  401b4e:	3b01      	subs	r3, #1
  401b50:	2b03      	cmp	r3, #3
  401b52:	d81a      	bhi.n	401b8a <pmc_mck_set_division+0x46>
  401b54:	a201      	add	r2, pc, #4	; (adr r2, 401b5c <pmc_mck_set_division+0x18>)
  401b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b5a:	bf00      	nop
  401b5c:	00401b6d 	.word	0x00401b6d
  401b60:	00401b73 	.word	0x00401b73
  401b64:	00401b7b 	.word	0x00401b7b
  401b68:	00401b83 	.word	0x00401b83
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401b6c:	2300      	movs	r3, #0
  401b6e:	607b      	str	r3, [r7, #4]
			break;
  401b70:	e00e      	b.n	401b90 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401b72:	f44f 7380 	mov.w	r3, #256	; 0x100
  401b76:	607b      	str	r3, [r7, #4]
			break;
  401b78:	e00a      	b.n	401b90 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401b7a:	f44f 7340 	mov.w	r3, #768	; 0x300
  401b7e:	607b      	str	r3, [r7, #4]
			break;
  401b80:	e006      	b.n	401b90 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401b82:	f44f 7300 	mov.w	r3, #512	; 0x200
  401b86:	607b      	str	r3, [r7, #4]
			break;
  401b88:	e002      	b.n	401b90 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401b8a:	2300      	movs	r3, #0
  401b8c:	607b      	str	r3, [r7, #4]
			break;
  401b8e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401b90:	490a      	ldr	r1, [pc, #40]	; (401bbc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401b92:	4b0a      	ldr	r3, [pc, #40]	; (401bbc <pmc_mck_set_division+0x78>)
  401b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401b9a:	687b      	ldr	r3, [r7, #4]
  401b9c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  401b9e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401ba0:	bf00      	nop
  401ba2:	4b06      	ldr	r3, [pc, #24]	; (401bbc <pmc_mck_set_division+0x78>)
  401ba4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ba6:	f003 0308 	and.w	r3, r3, #8
  401baa:	2b00      	cmp	r3, #0
  401bac:	d0f9      	beq.n	401ba2 <pmc_mck_set_division+0x5e>
}
  401bae:	bf00      	nop
  401bb0:	370c      	adds	r7, #12
  401bb2:	46bd      	mov	sp, r7
  401bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bb8:	4770      	bx	lr
  401bba:	bf00      	nop
  401bbc:	400e0600 	.word	0x400e0600

00401bc0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401bc0:	b480      	push	{r7}
  401bc2:	b085      	sub	sp, #20
  401bc4:	af00      	add	r7, sp, #0
  401bc6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401bc8:	491d      	ldr	r1, [pc, #116]	; (401c40 <pmc_switch_mck_to_pllack+0x80>)
  401bca:	4b1d      	ldr	r3, [pc, #116]	; (401c40 <pmc_switch_mck_to_pllack+0x80>)
  401bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401bce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401bd2:	687b      	ldr	r3, [r7, #4]
  401bd4:	4313      	orrs	r3, r2
  401bd6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401bdc:	60fb      	str	r3, [r7, #12]
  401bde:	e007      	b.n	401bf0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401be0:	68fb      	ldr	r3, [r7, #12]
  401be2:	2b00      	cmp	r3, #0
  401be4:	d101      	bne.n	401bea <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401be6:	2301      	movs	r3, #1
  401be8:	e023      	b.n	401c32 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401bea:	68fb      	ldr	r3, [r7, #12]
  401bec:	3b01      	subs	r3, #1
  401bee:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401bf0:	4b13      	ldr	r3, [pc, #76]	; (401c40 <pmc_switch_mck_to_pllack+0x80>)
  401bf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401bf4:	f003 0308 	and.w	r3, r3, #8
  401bf8:	2b00      	cmp	r3, #0
  401bfa:	d0f1      	beq.n	401be0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401bfc:	4a10      	ldr	r2, [pc, #64]	; (401c40 <pmc_switch_mck_to_pllack+0x80>)
  401bfe:	4b10      	ldr	r3, [pc, #64]	; (401c40 <pmc_switch_mck_to_pllack+0x80>)
  401c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c02:	f023 0303 	bic.w	r3, r3, #3
  401c06:	f043 0302 	orr.w	r3, r3, #2
  401c0a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401c10:	60fb      	str	r3, [r7, #12]
  401c12:	e007      	b.n	401c24 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401c14:	68fb      	ldr	r3, [r7, #12]
  401c16:	2b00      	cmp	r3, #0
  401c18:	d101      	bne.n	401c1e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401c1a:	2301      	movs	r3, #1
  401c1c:	e009      	b.n	401c32 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401c1e:	68fb      	ldr	r3, [r7, #12]
  401c20:	3b01      	subs	r3, #1
  401c22:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c24:	4b06      	ldr	r3, [pc, #24]	; (401c40 <pmc_switch_mck_to_pllack+0x80>)
  401c26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c28:	f003 0308 	and.w	r3, r3, #8
  401c2c:	2b00      	cmp	r3, #0
  401c2e:	d0f1      	beq.n	401c14 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401c30:	2300      	movs	r3, #0
}
  401c32:	4618      	mov	r0, r3
  401c34:	3714      	adds	r7, #20
  401c36:	46bd      	mov	sp, r7
  401c38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c3c:	4770      	bx	lr
  401c3e:	bf00      	nop
  401c40:	400e0600 	.word	0x400e0600

00401c44 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401c44:	b480      	push	{r7}
  401c46:	b083      	sub	sp, #12
  401c48:	af00      	add	r7, sp, #0
  401c4a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401c4c:	687b      	ldr	r3, [r7, #4]
  401c4e:	2b01      	cmp	r3, #1
  401c50:	d105      	bne.n	401c5e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401c52:	4907      	ldr	r1, [pc, #28]	; (401c70 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401c54:	4b06      	ldr	r3, [pc, #24]	; (401c70 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401c56:	689a      	ldr	r2, [r3, #8]
  401c58:	4b06      	ldr	r3, [pc, #24]	; (401c74 <pmc_switch_sclk_to_32kxtal+0x30>)
  401c5a:	4313      	orrs	r3, r2
  401c5c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401c5e:	4b04      	ldr	r3, [pc, #16]	; (401c70 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401c60:	4a05      	ldr	r2, [pc, #20]	; (401c78 <pmc_switch_sclk_to_32kxtal+0x34>)
  401c62:	601a      	str	r2, [r3, #0]
}
  401c64:	bf00      	nop
  401c66:	370c      	adds	r7, #12
  401c68:	46bd      	mov	sp, r7
  401c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c6e:	4770      	bx	lr
  401c70:	400e1810 	.word	0x400e1810
  401c74:	a5100000 	.word	0xa5100000
  401c78:	a5000008 	.word	0xa5000008

00401c7c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401c7c:	b480      	push	{r7}
  401c7e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401c80:	4b09      	ldr	r3, [pc, #36]	; (401ca8 <pmc_osc_is_ready_32kxtal+0x2c>)
  401c82:	695b      	ldr	r3, [r3, #20]
  401c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401c88:	2b00      	cmp	r3, #0
  401c8a:	d007      	beq.n	401c9c <pmc_osc_is_ready_32kxtal+0x20>
  401c8c:	4b07      	ldr	r3, [pc, #28]	; (401cac <pmc_osc_is_ready_32kxtal+0x30>)
  401c8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401c94:	2b00      	cmp	r3, #0
  401c96:	d001      	beq.n	401c9c <pmc_osc_is_ready_32kxtal+0x20>
  401c98:	2301      	movs	r3, #1
  401c9a:	e000      	b.n	401c9e <pmc_osc_is_ready_32kxtal+0x22>
  401c9c:	2300      	movs	r3, #0
}
  401c9e:	4618      	mov	r0, r3
  401ca0:	46bd      	mov	sp, r7
  401ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ca6:	4770      	bx	lr
  401ca8:	400e1810 	.word	0x400e1810
  401cac:	400e0600 	.word	0x400e0600

00401cb0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401cb0:	b480      	push	{r7}
  401cb2:	b083      	sub	sp, #12
  401cb4:	af00      	add	r7, sp, #0
  401cb6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401cb8:	4915      	ldr	r1, [pc, #84]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cba:	4b15      	ldr	r3, [pc, #84]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cbc:	6a1a      	ldr	r2, [r3, #32]
  401cbe:	4b15      	ldr	r3, [pc, #84]	; (401d14 <pmc_switch_mainck_to_fastrc+0x64>)
  401cc0:	4313      	orrs	r3, r2
  401cc2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401cc4:	bf00      	nop
  401cc6:	4b12      	ldr	r3, [pc, #72]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401cce:	2b00      	cmp	r3, #0
  401cd0:	d0f9      	beq.n	401cc6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401cd2:	490f      	ldr	r1, [pc, #60]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cd4:	4b0e      	ldr	r3, [pc, #56]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cd6:	6a1a      	ldr	r2, [r3, #32]
  401cd8:	4b0f      	ldr	r3, [pc, #60]	; (401d18 <pmc_switch_mainck_to_fastrc+0x68>)
  401cda:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401cdc:	687a      	ldr	r2, [r7, #4]
  401cde:	4313      	orrs	r3, r2
  401ce0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401ce4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401ce6:	bf00      	nop
  401ce8:	4b09      	ldr	r3, [pc, #36]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401cf0:	2b00      	cmp	r3, #0
  401cf2:	d0f9      	beq.n	401ce8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401cf4:	4906      	ldr	r1, [pc, #24]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cf6:	4b06      	ldr	r3, [pc, #24]	; (401d10 <pmc_switch_mainck_to_fastrc+0x60>)
  401cf8:	6a1a      	ldr	r2, [r3, #32]
  401cfa:	4b08      	ldr	r3, [pc, #32]	; (401d1c <pmc_switch_mainck_to_fastrc+0x6c>)
  401cfc:	4013      	ands	r3, r2
  401cfe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401d02:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401d04:	bf00      	nop
  401d06:	370c      	adds	r7, #12
  401d08:	46bd      	mov	sp, r7
  401d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d0e:	4770      	bx	lr
  401d10:	400e0600 	.word	0x400e0600
  401d14:	00370008 	.word	0x00370008
  401d18:	ffc8ff8f 	.word	0xffc8ff8f
  401d1c:	fec8ffff 	.word	0xfec8ffff

00401d20 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401d20:	b480      	push	{r7}
  401d22:	b083      	sub	sp, #12
  401d24:	af00      	add	r7, sp, #0
  401d26:	6078      	str	r0, [r7, #4]
  401d28:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401d2a:	687b      	ldr	r3, [r7, #4]
  401d2c:	2b00      	cmp	r3, #0
  401d2e:	d008      	beq.n	401d42 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401d30:	4913      	ldr	r1, [pc, #76]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d32:	4b13      	ldr	r3, [pc, #76]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d34:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401d36:	4a13      	ldr	r2, [pc, #76]	; (401d84 <pmc_switch_mainck_to_xtal+0x64>)
  401d38:	401a      	ands	r2, r3
  401d3a:	4b13      	ldr	r3, [pc, #76]	; (401d88 <pmc_switch_mainck_to_xtal+0x68>)
  401d3c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401d3e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401d40:	e018      	b.n	401d74 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401d42:	490f      	ldr	r1, [pc, #60]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d44:	4b0e      	ldr	r3, [pc, #56]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d46:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401d48:	4b10      	ldr	r3, [pc, #64]	; (401d8c <pmc_switch_mainck_to_xtal+0x6c>)
  401d4a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401d4c:	683a      	ldr	r2, [r7, #0]
  401d4e:	0212      	lsls	r2, r2, #8
  401d50:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401d52:	431a      	orrs	r2, r3
  401d54:	4b0e      	ldr	r3, [pc, #56]	; (401d90 <pmc_switch_mainck_to_xtal+0x70>)
  401d56:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401d58:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401d5a:	bf00      	nop
  401d5c:	4b08      	ldr	r3, [pc, #32]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d60:	f003 0301 	and.w	r3, r3, #1
  401d64:	2b00      	cmp	r3, #0
  401d66:	d0f9      	beq.n	401d5c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401d68:	4905      	ldr	r1, [pc, #20]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d6a:	4b05      	ldr	r3, [pc, #20]	; (401d80 <pmc_switch_mainck_to_xtal+0x60>)
  401d6c:	6a1a      	ldr	r2, [r3, #32]
  401d6e:	4b09      	ldr	r3, [pc, #36]	; (401d94 <pmc_switch_mainck_to_xtal+0x74>)
  401d70:	4313      	orrs	r3, r2
  401d72:	620b      	str	r3, [r1, #32]
}
  401d74:	bf00      	nop
  401d76:	370c      	adds	r7, #12
  401d78:	46bd      	mov	sp, r7
  401d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d7e:	4770      	bx	lr
  401d80:	400e0600 	.word	0x400e0600
  401d84:	fec8fffc 	.word	0xfec8fffc
  401d88:	01370002 	.word	0x01370002
  401d8c:	ffc8fffc 	.word	0xffc8fffc
  401d90:	00370001 	.word	0x00370001
  401d94:	01370000 	.word	0x01370000

00401d98 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401d98:	b480      	push	{r7}
  401d9a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401d9c:	4b04      	ldr	r3, [pc, #16]	; (401db0 <pmc_osc_is_ready_mainck+0x18>)
  401d9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401da4:	4618      	mov	r0, r3
  401da6:	46bd      	mov	sp, r7
  401da8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dac:	4770      	bx	lr
  401dae:	bf00      	nop
  401db0:	400e0600 	.word	0x400e0600

00401db4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401db4:	b480      	push	{r7}
  401db6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401db8:	4b04      	ldr	r3, [pc, #16]	; (401dcc <pmc_disable_pllack+0x18>)
  401dba:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401dbe:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401dc0:	bf00      	nop
  401dc2:	46bd      	mov	sp, r7
  401dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dc8:	4770      	bx	lr
  401dca:	bf00      	nop
  401dcc:	400e0600 	.word	0x400e0600

00401dd0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401dd0:	b480      	push	{r7}
  401dd2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401dd4:	4b04      	ldr	r3, [pc, #16]	; (401de8 <pmc_is_locked_pllack+0x18>)
  401dd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401dd8:	f003 0302 	and.w	r3, r3, #2
}
  401ddc:	4618      	mov	r0, r3
  401dde:	46bd      	mov	sp, r7
  401de0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401de4:	4770      	bx	lr
  401de6:	bf00      	nop
  401de8:	400e0600 	.word	0x400e0600

00401dec <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401dec:	b480      	push	{r7}
  401dee:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401df0:	4b04      	ldr	r3, [pc, #16]	; (401e04 <pmc_is_locked_upll+0x18>)
  401df2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401df8:	4618      	mov	r0, r3
  401dfa:	46bd      	mov	sp, r7
  401dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e00:	4770      	bx	lr
  401e02:	bf00      	nop
  401e04:	400e0600 	.word	0x400e0600

00401e08 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401e08:	b480      	push	{r7}
  401e0a:	b083      	sub	sp, #12
  401e0c:	af00      	add	r7, sp, #0
  401e0e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401e10:	687b      	ldr	r3, [r7, #4]
  401e12:	2b3f      	cmp	r3, #63	; 0x3f
  401e14:	d901      	bls.n	401e1a <pmc_enable_periph_clk+0x12>
		return 1;
  401e16:	2301      	movs	r3, #1
  401e18:	e02f      	b.n	401e7a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401e1a:	687b      	ldr	r3, [r7, #4]
  401e1c:	2b1f      	cmp	r3, #31
  401e1e:	d813      	bhi.n	401e48 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401e20:	4b19      	ldr	r3, [pc, #100]	; (401e88 <pmc_enable_periph_clk+0x80>)
  401e22:	699a      	ldr	r2, [r3, #24]
  401e24:	2101      	movs	r1, #1
  401e26:	687b      	ldr	r3, [r7, #4]
  401e28:	fa01 f303 	lsl.w	r3, r1, r3
  401e2c:	401a      	ands	r2, r3
  401e2e:	2101      	movs	r1, #1
  401e30:	687b      	ldr	r3, [r7, #4]
  401e32:	fa01 f303 	lsl.w	r3, r1, r3
  401e36:	429a      	cmp	r2, r3
  401e38:	d01e      	beq.n	401e78 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401e3a:	4a13      	ldr	r2, [pc, #76]	; (401e88 <pmc_enable_periph_clk+0x80>)
  401e3c:	2101      	movs	r1, #1
  401e3e:	687b      	ldr	r3, [r7, #4]
  401e40:	fa01 f303 	lsl.w	r3, r1, r3
  401e44:	6113      	str	r3, [r2, #16]
  401e46:	e017      	b.n	401e78 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401e48:	687b      	ldr	r3, [r7, #4]
  401e4a:	3b20      	subs	r3, #32
  401e4c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401e4e:	4b0e      	ldr	r3, [pc, #56]	; (401e88 <pmc_enable_periph_clk+0x80>)
  401e50:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401e54:	2101      	movs	r1, #1
  401e56:	687b      	ldr	r3, [r7, #4]
  401e58:	fa01 f303 	lsl.w	r3, r1, r3
  401e5c:	401a      	ands	r2, r3
  401e5e:	2101      	movs	r1, #1
  401e60:	687b      	ldr	r3, [r7, #4]
  401e62:	fa01 f303 	lsl.w	r3, r1, r3
  401e66:	429a      	cmp	r2, r3
  401e68:	d006      	beq.n	401e78 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401e6a:	4a07      	ldr	r2, [pc, #28]	; (401e88 <pmc_enable_periph_clk+0x80>)
  401e6c:	2101      	movs	r1, #1
  401e6e:	687b      	ldr	r3, [r7, #4]
  401e70:	fa01 f303 	lsl.w	r3, r1, r3
  401e74:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401e78:	2300      	movs	r3, #0
}
  401e7a:	4618      	mov	r0, r3
  401e7c:	370c      	adds	r7, #12
  401e7e:	46bd      	mov	sp, r7
  401e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e84:	4770      	bx	lr
  401e86:	bf00      	nop
  401e88:	400e0600 	.word	0x400e0600

00401e8c <cpu_irq_save>:
{
  401e8c:	b480      	push	{r7}
  401e8e:	b083      	sub	sp, #12
  401e90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401e92:	f3ef 8310 	mrs	r3, PRIMASK
  401e96:	607b      	str	r3, [r7, #4]
  return(result);
  401e98:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	bf0c      	ite	eq
  401e9e:	2301      	moveq	r3, #1
  401ea0:	2300      	movne	r3, #0
  401ea2:	b2db      	uxtb	r3, r3
  401ea4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401ea6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401ea8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401eac:	4b04      	ldr	r3, [pc, #16]	; (401ec0 <cpu_irq_save+0x34>)
  401eae:	2200      	movs	r2, #0
  401eb0:	701a      	strb	r2, [r3, #0]
	return flags;
  401eb2:	683b      	ldr	r3, [r7, #0]
}
  401eb4:	4618      	mov	r0, r3
  401eb6:	370c      	adds	r7, #12
  401eb8:	46bd      	mov	sp, r7
  401eba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ebe:	4770      	bx	lr
  401ec0:	2040000a 	.word	0x2040000a

00401ec4 <cpu_irq_is_enabled_flags>:
{
  401ec4:	b480      	push	{r7}
  401ec6:	b083      	sub	sp, #12
  401ec8:	af00      	add	r7, sp, #0
  401eca:	6078      	str	r0, [r7, #4]
	return (flags);
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	2b00      	cmp	r3, #0
  401ed0:	bf14      	ite	ne
  401ed2:	2301      	movne	r3, #1
  401ed4:	2300      	moveq	r3, #0
  401ed6:	b2db      	uxtb	r3, r3
}
  401ed8:	4618      	mov	r0, r3
  401eda:	370c      	adds	r7, #12
  401edc:	46bd      	mov	sp, r7
  401ede:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee2:	4770      	bx	lr

00401ee4 <cpu_irq_restore>:
{
  401ee4:	b580      	push	{r7, lr}
  401ee6:	b082      	sub	sp, #8
  401ee8:	af00      	add	r7, sp, #0
  401eea:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401eec:	6878      	ldr	r0, [r7, #4]
  401eee:	4b07      	ldr	r3, [pc, #28]	; (401f0c <cpu_irq_restore+0x28>)
  401ef0:	4798      	blx	r3
  401ef2:	4603      	mov	r3, r0
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	d005      	beq.n	401f04 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401ef8:	4b05      	ldr	r3, [pc, #20]	; (401f10 <cpu_irq_restore+0x2c>)
  401efa:	2201      	movs	r2, #1
  401efc:	701a      	strb	r2, [r3, #0]
  401efe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401f02:	b662      	cpsie	i
}
  401f04:	bf00      	nop
  401f06:	3708      	adds	r7, #8
  401f08:	46bd      	mov	sp, r7
  401f0a:	bd80      	pop	{r7, pc}
  401f0c:	00401ec5 	.word	0x00401ec5
  401f10:	2040000a 	.word	0x2040000a

00401f14 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401f14:	b580      	push	{r7, lr}
  401f16:	b084      	sub	sp, #16
  401f18:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401f1a:	4b1e      	ldr	r3, [pc, #120]	; (401f94 <Reset_Handler+0x80>)
  401f1c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401f1e:	4b1e      	ldr	r3, [pc, #120]	; (401f98 <Reset_Handler+0x84>)
  401f20:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401f22:	68fa      	ldr	r2, [r7, #12]
  401f24:	68bb      	ldr	r3, [r7, #8]
  401f26:	429a      	cmp	r2, r3
  401f28:	d00c      	beq.n	401f44 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401f2a:	e007      	b.n	401f3c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401f2c:	68bb      	ldr	r3, [r7, #8]
  401f2e:	1d1a      	adds	r2, r3, #4
  401f30:	60ba      	str	r2, [r7, #8]
  401f32:	68fa      	ldr	r2, [r7, #12]
  401f34:	1d11      	adds	r1, r2, #4
  401f36:	60f9      	str	r1, [r7, #12]
  401f38:	6812      	ldr	r2, [r2, #0]
  401f3a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401f3c:	68bb      	ldr	r3, [r7, #8]
  401f3e:	4a17      	ldr	r2, [pc, #92]	; (401f9c <Reset_Handler+0x88>)
  401f40:	4293      	cmp	r3, r2
  401f42:	d3f3      	bcc.n	401f2c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401f44:	4b16      	ldr	r3, [pc, #88]	; (401fa0 <Reset_Handler+0x8c>)
  401f46:	60bb      	str	r3, [r7, #8]
  401f48:	e004      	b.n	401f54 <Reset_Handler+0x40>
                *pDest++ = 0;
  401f4a:	68bb      	ldr	r3, [r7, #8]
  401f4c:	1d1a      	adds	r2, r3, #4
  401f4e:	60ba      	str	r2, [r7, #8]
  401f50:	2200      	movs	r2, #0
  401f52:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401f54:	68bb      	ldr	r3, [r7, #8]
  401f56:	4a13      	ldr	r2, [pc, #76]	; (401fa4 <Reset_Handler+0x90>)
  401f58:	4293      	cmp	r3, r2
  401f5a:	d3f6      	bcc.n	401f4a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401f5c:	4b12      	ldr	r3, [pc, #72]	; (401fa8 <Reset_Handler+0x94>)
  401f5e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401f60:	4a12      	ldr	r2, [pc, #72]	; (401fac <Reset_Handler+0x98>)
  401f62:	68fb      	ldr	r3, [r7, #12]
  401f64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401f68:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401f6a:	4b11      	ldr	r3, [pc, #68]	; (401fb0 <Reset_Handler+0x9c>)
  401f6c:	4798      	blx	r3
  401f6e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401f70:	4a10      	ldr	r2, [pc, #64]	; (401fb4 <Reset_Handler+0xa0>)
  401f72:	4b10      	ldr	r3, [pc, #64]	; (401fb4 <Reset_Handler+0xa0>)
  401f74:	681b      	ldr	r3, [r3, #0]
  401f76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401f7a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401f7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401f80:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401f84:	6878      	ldr	r0, [r7, #4]
  401f86:	4b0c      	ldr	r3, [pc, #48]	; (401fb8 <Reset_Handler+0xa4>)
  401f88:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401f8a:	4b0c      	ldr	r3, [pc, #48]	; (401fbc <Reset_Handler+0xa8>)
  401f8c:	4798      	blx	r3

        /* Branch to main function */
        main();
  401f8e:	4b0c      	ldr	r3, [pc, #48]	; (401fc0 <Reset_Handler+0xac>)
  401f90:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401f92:	e7fe      	b.n	401f92 <Reset_Handler+0x7e>
  401f94:	0040956c 	.word	0x0040956c
  401f98:	20400000 	.word	0x20400000
  401f9c:	204009c0 	.word	0x204009c0
  401fa0:	204009c0 	.word	0x204009c0
  401fa4:	20400bf0 	.word	0x20400bf0
  401fa8:	00400000 	.word	0x00400000
  401fac:	e000ed00 	.word	0xe000ed00
  401fb0:	00401e8d 	.word	0x00401e8d
  401fb4:	e000ed88 	.word	0xe000ed88
  401fb8:	00401ee5 	.word	0x00401ee5
  401fbc:	00403035 	.word	0x00403035
  401fc0:	00402ab1 	.word	0x00402ab1

00401fc4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401fc4:	b480      	push	{r7}
  401fc6:	af00      	add	r7, sp, #0
        while (1) {
  401fc8:	e7fe      	b.n	401fc8 <Dummy_Handler+0x4>
	...

00401fcc <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401fcc:	b480      	push	{r7}
  401fce:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401fd0:	4b52      	ldr	r3, [pc, #328]	; (40211c <SystemCoreClockUpdate+0x150>)
  401fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fd4:	f003 0303 	and.w	r3, r3, #3
  401fd8:	2b01      	cmp	r3, #1
  401fda:	d014      	beq.n	402006 <SystemCoreClockUpdate+0x3a>
  401fdc:	2b01      	cmp	r3, #1
  401fde:	d302      	bcc.n	401fe6 <SystemCoreClockUpdate+0x1a>
  401fe0:	2b02      	cmp	r3, #2
  401fe2:	d038      	beq.n	402056 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401fe4:	e07a      	b.n	4020dc <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401fe6:	4b4e      	ldr	r3, [pc, #312]	; (402120 <SystemCoreClockUpdate+0x154>)
  401fe8:	695b      	ldr	r3, [r3, #20]
  401fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401fee:	2b00      	cmp	r3, #0
  401ff0:	d004      	beq.n	401ffc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401ff2:	4b4c      	ldr	r3, [pc, #304]	; (402124 <SystemCoreClockUpdate+0x158>)
  401ff4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ff8:	601a      	str	r2, [r3, #0]
    break;
  401ffa:	e06f      	b.n	4020dc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401ffc:	4b49      	ldr	r3, [pc, #292]	; (402124 <SystemCoreClockUpdate+0x158>)
  401ffe:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402002:	601a      	str	r2, [r3, #0]
    break;
  402004:	e06a      	b.n	4020dc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402006:	4b45      	ldr	r3, [pc, #276]	; (40211c <SystemCoreClockUpdate+0x150>)
  402008:	6a1b      	ldr	r3, [r3, #32]
  40200a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40200e:	2b00      	cmp	r3, #0
  402010:	d003      	beq.n	40201a <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402012:	4b44      	ldr	r3, [pc, #272]	; (402124 <SystemCoreClockUpdate+0x158>)
  402014:	4a44      	ldr	r2, [pc, #272]	; (402128 <SystemCoreClockUpdate+0x15c>)
  402016:	601a      	str	r2, [r3, #0]
    break;
  402018:	e060      	b.n	4020dc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40201a:	4b42      	ldr	r3, [pc, #264]	; (402124 <SystemCoreClockUpdate+0x158>)
  40201c:	4a43      	ldr	r2, [pc, #268]	; (40212c <SystemCoreClockUpdate+0x160>)
  40201e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402020:	4b3e      	ldr	r3, [pc, #248]	; (40211c <SystemCoreClockUpdate+0x150>)
  402022:	6a1b      	ldr	r3, [r3, #32]
  402024:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402028:	2b10      	cmp	r3, #16
  40202a:	d004      	beq.n	402036 <SystemCoreClockUpdate+0x6a>
  40202c:	2b20      	cmp	r3, #32
  40202e:	d008      	beq.n	402042 <SystemCoreClockUpdate+0x76>
  402030:	2b00      	cmp	r3, #0
  402032:	d00e      	beq.n	402052 <SystemCoreClockUpdate+0x86>
          break;
  402034:	e00e      	b.n	402054 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402036:	4b3b      	ldr	r3, [pc, #236]	; (402124 <SystemCoreClockUpdate+0x158>)
  402038:	681b      	ldr	r3, [r3, #0]
  40203a:	005b      	lsls	r3, r3, #1
  40203c:	4a39      	ldr	r2, [pc, #228]	; (402124 <SystemCoreClockUpdate+0x158>)
  40203e:	6013      	str	r3, [r2, #0]
          break;
  402040:	e008      	b.n	402054 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402042:	4b38      	ldr	r3, [pc, #224]	; (402124 <SystemCoreClockUpdate+0x158>)
  402044:	681a      	ldr	r2, [r3, #0]
  402046:	4613      	mov	r3, r2
  402048:	005b      	lsls	r3, r3, #1
  40204a:	4413      	add	r3, r2
  40204c:	4a35      	ldr	r2, [pc, #212]	; (402124 <SystemCoreClockUpdate+0x158>)
  40204e:	6013      	str	r3, [r2, #0]
          break;
  402050:	e000      	b.n	402054 <SystemCoreClockUpdate+0x88>
          break;
  402052:	bf00      	nop
    break;
  402054:	e042      	b.n	4020dc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402056:	4b31      	ldr	r3, [pc, #196]	; (40211c <SystemCoreClockUpdate+0x150>)
  402058:	6a1b      	ldr	r3, [r3, #32]
  40205a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40205e:	2b00      	cmp	r3, #0
  402060:	d003      	beq.n	40206a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402062:	4b30      	ldr	r3, [pc, #192]	; (402124 <SystemCoreClockUpdate+0x158>)
  402064:	4a30      	ldr	r2, [pc, #192]	; (402128 <SystemCoreClockUpdate+0x15c>)
  402066:	601a      	str	r2, [r3, #0]
  402068:	e01c      	b.n	4020a4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40206a:	4b2e      	ldr	r3, [pc, #184]	; (402124 <SystemCoreClockUpdate+0x158>)
  40206c:	4a2f      	ldr	r2, [pc, #188]	; (40212c <SystemCoreClockUpdate+0x160>)
  40206e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402070:	4b2a      	ldr	r3, [pc, #168]	; (40211c <SystemCoreClockUpdate+0x150>)
  402072:	6a1b      	ldr	r3, [r3, #32]
  402074:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402078:	2b10      	cmp	r3, #16
  40207a:	d004      	beq.n	402086 <SystemCoreClockUpdate+0xba>
  40207c:	2b20      	cmp	r3, #32
  40207e:	d008      	beq.n	402092 <SystemCoreClockUpdate+0xc6>
  402080:	2b00      	cmp	r3, #0
  402082:	d00e      	beq.n	4020a2 <SystemCoreClockUpdate+0xd6>
          break;
  402084:	e00e      	b.n	4020a4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402086:	4b27      	ldr	r3, [pc, #156]	; (402124 <SystemCoreClockUpdate+0x158>)
  402088:	681b      	ldr	r3, [r3, #0]
  40208a:	005b      	lsls	r3, r3, #1
  40208c:	4a25      	ldr	r2, [pc, #148]	; (402124 <SystemCoreClockUpdate+0x158>)
  40208e:	6013      	str	r3, [r2, #0]
          break;
  402090:	e008      	b.n	4020a4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402092:	4b24      	ldr	r3, [pc, #144]	; (402124 <SystemCoreClockUpdate+0x158>)
  402094:	681a      	ldr	r2, [r3, #0]
  402096:	4613      	mov	r3, r2
  402098:	005b      	lsls	r3, r3, #1
  40209a:	4413      	add	r3, r2
  40209c:	4a21      	ldr	r2, [pc, #132]	; (402124 <SystemCoreClockUpdate+0x158>)
  40209e:	6013      	str	r3, [r2, #0]
          break;
  4020a0:	e000      	b.n	4020a4 <SystemCoreClockUpdate+0xd8>
          break;
  4020a2:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4020a4:	4b1d      	ldr	r3, [pc, #116]	; (40211c <SystemCoreClockUpdate+0x150>)
  4020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020a8:	f003 0303 	and.w	r3, r3, #3
  4020ac:	2b02      	cmp	r3, #2
  4020ae:	d114      	bne.n	4020da <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4020b0:	4b1a      	ldr	r3, [pc, #104]	; (40211c <SystemCoreClockUpdate+0x150>)
  4020b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4020b4:	0c1b      	lsrs	r3, r3, #16
  4020b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4020ba:	3301      	adds	r3, #1
  4020bc:	4a19      	ldr	r2, [pc, #100]	; (402124 <SystemCoreClockUpdate+0x158>)
  4020be:	6812      	ldr	r2, [r2, #0]
  4020c0:	fb02 f303 	mul.w	r3, r2, r3
  4020c4:	4a17      	ldr	r2, [pc, #92]	; (402124 <SystemCoreClockUpdate+0x158>)
  4020c6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4020c8:	4b14      	ldr	r3, [pc, #80]	; (40211c <SystemCoreClockUpdate+0x150>)
  4020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4020cc:	b2db      	uxtb	r3, r3
  4020ce:	4a15      	ldr	r2, [pc, #84]	; (402124 <SystemCoreClockUpdate+0x158>)
  4020d0:	6812      	ldr	r2, [r2, #0]
  4020d2:	fbb2 f3f3 	udiv	r3, r2, r3
  4020d6:	4a13      	ldr	r2, [pc, #76]	; (402124 <SystemCoreClockUpdate+0x158>)
  4020d8:	6013      	str	r3, [r2, #0]
    break;
  4020da:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4020dc:	4b0f      	ldr	r3, [pc, #60]	; (40211c <SystemCoreClockUpdate+0x150>)
  4020de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4020e4:	2b70      	cmp	r3, #112	; 0x70
  4020e6:	d108      	bne.n	4020fa <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4020e8:	4b0e      	ldr	r3, [pc, #56]	; (402124 <SystemCoreClockUpdate+0x158>)
  4020ea:	681b      	ldr	r3, [r3, #0]
  4020ec:	4a10      	ldr	r2, [pc, #64]	; (402130 <SystemCoreClockUpdate+0x164>)
  4020ee:	fba2 2303 	umull	r2, r3, r2, r3
  4020f2:	085b      	lsrs	r3, r3, #1
  4020f4:	4a0b      	ldr	r2, [pc, #44]	; (402124 <SystemCoreClockUpdate+0x158>)
  4020f6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4020f8:	e00a      	b.n	402110 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4020fa:	4b08      	ldr	r3, [pc, #32]	; (40211c <SystemCoreClockUpdate+0x150>)
  4020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020fe:	091b      	lsrs	r3, r3, #4
  402100:	f003 0307 	and.w	r3, r3, #7
  402104:	4a07      	ldr	r2, [pc, #28]	; (402124 <SystemCoreClockUpdate+0x158>)
  402106:	6812      	ldr	r2, [r2, #0]
  402108:	fa22 f303 	lsr.w	r3, r2, r3
  40210c:	4a05      	ldr	r2, [pc, #20]	; (402124 <SystemCoreClockUpdate+0x158>)
  40210e:	6013      	str	r3, [r2, #0]
}
  402110:	bf00      	nop
  402112:	46bd      	mov	sp, r7
  402114:	f85d 7b04 	ldr.w	r7, [sp], #4
  402118:	4770      	bx	lr
  40211a:	bf00      	nop
  40211c:	400e0600 	.word	0x400e0600
  402120:	400e1810 	.word	0x400e1810
  402124:	2040000c 	.word	0x2040000c
  402128:	00b71b00 	.word	0x00b71b00
  40212c:	003d0900 	.word	0x003d0900
  402130:	aaaaaaab 	.word	0xaaaaaaab

00402134 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402134:	b480      	push	{r7}
  402136:	b083      	sub	sp, #12
  402138:	af00      	add	r7, sp, #0
  40213a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40213c:	687b      	ldr	r3, [r7, #4]
  40213e:	4a1d      	ldr	r2, [pc, #116]	; (4021b4 <system_init_flash+0x80>)
  402140:	4293      	cmp	r3, r2
  402142:	d804      	bhi.n	40214e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402144:	4b1c      	ldr	r3, [pc, #112]	; (4021b8 <system_init_flash+0x84>)
  402146:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40214a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40214c:	e02b      	b.n	4021a6 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40214e:	687b      	ldr	r3, [r7, #4]
  402150:	4a1a      	ldr	r2, [pc, #104]	; (4021bc <system_init_flash+0x88>)
  402152:	4293      	cmp	r3, r2
  402154:	d803      	bhi.n	40215e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402156:	4b18      	ldr	r3, [pc, #96]	; (4021b8 <system_init_flash+0x84>)
  402158:	4a19      	ldr	r2, [pc, #100]	; (4021c0 <system_init_flash+0x8c>)
  40215a:	601a      	str	r2, [r3, #0]
}
  40215c:	e023      	b.n	4021a6 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40215e:	687b      	ldr	r3, [r7, #4]
  402160:	4a18      	ldr	r2, [pc, #96]	; (4021c4 <system_init_flash+0x90>)
  402162:	4293      	cmp	r3, r2
  402164:	d803      	bhi.n	40216e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402166:	4b14      	ldr	r3, [pc, #80]	; (4021b8 <system_init_flash+0x84>)
  402168:	4a17      	ldr	r2, [pc, #92]	; (4021c8 <system_init_flash+0x94>)
  40216a:	601a      	str	r2, [r3, #0]
}
  40216c:	e01b      	b.n	4021a6 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40216e:	687b      	ldr	r3, [r7, #4]
  402170:	4a16      	ldr	r2, [pc, #88]	; (4021cc <system_init_flash+0x98>)
  402172:	4293      	cmp	r3, r2
  402174:	d803      	bhi.n	40217e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402176:	4b10      	ldr	r3, [pc, #64]	; (4021b8 <system_init_flash+0x84>)
  402178:	4a15      	ldr	r2, [pc, #84]	; (4021d0 <system_init_flash+0x9c>)
  40217a:	601a      	str	r2, [r3, #0]
}
  40217c:	e013      	b.n	4021a6 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40217e:	687b      	ldr	r3, [r7, #4]
  402180:	4a14      	ldr	r2, [pc, #80]	; (4021d4 <system_init_flash+0xa0>)
  402182:	4293      	cmp	r3, r2
  402184:	d804      	bhi.n	402190 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402186:	4b0c      	ldr	r3, [pc, #48]	; (4021b8 <system_init_flash+0x84>)
  402188:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40218c:	601a      	str	r2, [r3, #0]
}
  40218e:	e00a      	b.n	4021a6 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	4a11      	ldr	r2, [pc, #68]	; (4021d8 <system_init_flash+0xa4>)
  402194:	4293      	cmp	r3, r2
  402196:	d803      	bhi.n	4021a0 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402198:	4b07      	ldr	r3, [pc, #28]	; (4021b8 <system_init_flash+0x84>)
  40219a:	4a10      	ldr	r2, [pc, #64]	; (4021dc <system_init_flash+0xa8>)
  40219c:	601a      	str	r2, [r3, #0]
}
  40219e:	e002      	b.n	4021a6 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4021a0:	4b05      	ldr	r3, [pc, #20]	; (4021b8 <system_init_flash+0x84>)
  4021a2:	4a0f      	ldr	r2, [pc, #60]	; (4021e0 <system_init_flash+0xac>)
  4021a4:	601a      	str	r2, [r3, #0]
}
  4021a6:	bf00      	nop
  4021a8:	370c      	adds	r7, #12
  4021aa:	46bd      	mov	sp, r7
  4021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021b0:	4770      	bx	lr
  4021b2:	bf00      	nop
  4021b4:	015ef3bf 	.word	0x015ef3bf
  4021b8:	400e0c00 	.word	0x400e0c00
  4021bc:	02bde77f 	.word	0x02bde77f
  4021c0:	04000100 	.word	0x04000100
  4021c4:	041cdb3f 	.word	0x041cdb3f
  4021c8:	04000200 	.word	0x04000200
  4021cc:	057bceff 	.word	0x057bceff
  4021d0:	04000300 	.word	0x04000300
  4021d4:	06dac2bf 	.word	0x06dac2bf
  4021d8:	0839b67f 	.word	0x0839b67f
  4021dc:	04000500 	.word	0x04000500
  4021e0:	04000600 	.word	0x04000600

004021e4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4021e4:	b480      	push	{r7}
  4021e6:	b085      	sub	sp, #20
  4021e8:	af00      	add	r7, sp, #0
  4021ea:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4021ec:	4b10      	ldr	r3, [pc, #64]	; (402230 <_sbrk+0x4c>)
  4021ee:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4021f0:	4b10      	ldr	r3, [pc, #64]	; (402234 <_sbrk+0x50>)
  4021f2:	681b      	ldr	r3, [r3, #0]
  4021f4:	2b00      	cmp	r3, #0
  4021f6:	d102      	bne.n	4021fe <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4021f8:	4b0e      	ldr	r3, [pc, #56]	; (402234 <_sbrk+0x50>)
  4021fa:	4a0f      	ldr	r2, [pc, #60]	; (402238 <_sbrk+0x54>)
  4021fc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4021fe:	4b0d      	ldr	r3, [pc, #52]	; (402234 <_sbrk+0x50>)
  402200:	681b      	ldr	r3, [r3, #0]
  402202:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402204:	68ba      	ldr	r2, [r7, #8]
  402206:	687b      	ldr	r3, [r7, #4]
  402208:	441a      	add	r2, r3
  40220a:	68fb      	ldr	r3, [r7, #12]
  40220c:	429a      	cmp	r2, r3
  40220e:	dd02      	ble.n	402216 <_sbrk+0x32>
		return (caddr_t) -1;	
  402210:	f04f 33ff 	mov.w	r3, #4294967295
  402214:	e006      	b.n	402224 <_sbrk+0x40>
	}

	heap += incr;
  402216:	4b07      	ldr	r3, [pc, #28]	; (402234 <_sbrk+0x50>)
  402218:	681a      	ldr	r2, [r3, #0]
  40221a:	687b      	ldr	r3, [r7, #4]
  40221c:	4413      	add	r3, r2
  40221e:	4a05      	ldr	r2, [pc, #20]	; (402234 <_sbrk+0x50>)
  402220:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402222:	68bb      	ldr	r3, [r7, #8]
}
  402224:	4618      	mov	r0, r3
  402226:	3714      	adds	r7, #20
  402228:	46bd      	mov	sp, r7
  40222a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40222e:	4770      	bx	lr
  402230:	2045fffc 	.word	0x2045fffc
  402234:	20400a50 	.word	0x20400a50
  402238:	20402df0 	.word	0x20402df0

0040223c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40223c:	b480      	push	{r7}
  40223e:	b083      	sub	sp, #12
  402240:	af00      	add	r7, sp, #0
  402242:	6078      	str	r0, [r7, #4]
	return -1;
  402244:	f04f 33ff 	mov.w	r3, #4294967295
}
  402248:	4618      	mov	r0, r3
  40224a:	370c      	adds	r7, #12
  40224c:	46bd      	mov	sp, r7
  40224e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402252:	4770      	bx	lr

00402254 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402254:	b480      	push	{r7}
  402256:	b083      	sub	sp, #12
  402258:	af00      	add	r7, sp, #0
  40225a:	6078      	str	r0, [r7, #4]
  40225c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40225e:	683b      	ldr	r3, [r7, #0]
  402260:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402264:	605a      	str	r2, [r3, #4]

	return 0;
  402266:	2300      	movs	r3, #0
}
  402268:	4618      	mov	r0, r3
  40226a:	370c      	adds	r7, #12
  40226c:	46bd      	mov	sp, r7
  40226e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402272:	4770      	bx	lr

00402274 <_isatty>:

extern int _isatty(int file)
{
  402274:	b480      	push	{r7}
  402276:	b083      	sub	sp, #12
  402278:	af00      	add	r7, sp, #0
  40227a:	6078      	str	r0, [r7, #4]
	return 1;
  40227c:	2301      	movs	r3, #1
}
  40227e:	4618      	mov	r0, r3
  402280:	370c      	adds	r7, #12
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr

0040228a <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40228a:	b480      	push	{r7}
  40228c:	b085      	sub	sp, #20
  40228e:	af00      	add	r7, sp, #0
  402290:	60f8      	str	r0, [r7, #12]
  402292:	60b9      	str	r1, [r7, #8]
  402294:	607a      	str	r2, [r7, #4]
	return 0;
  402296:	2300      	movs	r3, #0
}
  402298:	4618      	mov	r0, r3
  40229a:	3714      	adds	r7, #20
  40229c:	46bd      	mov	sp, r7
  40229e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022a2:	4770      	bx	lr

004022a4 <NVIC_EnableIRQ>:
{
  4022a4:	b480      	push	{r7}
  4022a6:	b083      	sub	sp, #12
  4022a8:	af00      	add	r7, sp, #0
  4022aa:	4603      	mov	r3, r0
  4022ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4022ae:	4909      	ldr	r1, [pc, #36]	; (4022d4 <NVIC_EnableIRQ+0x30>)
  4022b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022b4:	095b      	lsrs	r3, r3, #5
  4022b6:	79fa      	ldrb	r2, [r7, #7]
  4022b8:	f002 021f 	and.w	r2, r2, #31
  4022bc:	2001      	movs	r0, #1
  4022be:	fa00 f202 	lsl.w	r2, r0, r2
  4022c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4022c6:	bf00      	nop
  4022c8:	370c      	adds	r7, #12
  4022ca:	46bd      	mov	sp, r7
  4022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d0:	4770      	bx	lr
  4022d2:	bf00      	nop
  4022d4:	e000e100 	.word	0xe000e100

004022d8 <NVIC_SetPriority>:
{
  4022d8:	b480      	push	{r7}
  4022da:	b083      	sub	sp, #12
  4022dc:	af00      	add	r7, sp, #0
  4022de:	4603      	mov	r3, r0
  4022e0:	6039      	str	r1, [r7, #0]
  4022e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022e8:	2b00      	cmp	r3, #0
  4022ea:	da0b      	bge.n	402304 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4022ec:	490d      	ldr	r1, [pc, #52]	; (402324 <NVIC_SetPriority+0x4c>)
  4022ee:	79fb      	ldrb	r3, [r7, #7]
  4022f0:	f003 030f 	and.w	r3, r3, #15
  4022f4:	3b04      	subs	r3, #4
  4022f6:	683a      	ldr	r2, [r7, #0]
  4022f8:	b2d2      	uxtb	r2, r2
  4022fa:	0152      	lsls	r2, r2, #5
  4022fc:	b2d2      	uxtb	r2, r2
  4022fe:	440b      	add	r3, r1
  402300:	761a      	strb	r2, [r3, #24]
}
  402302:	e009      	b.n	402318 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402304:	4908      	ldr	r1, [pc, #32]	; (402328 <NVIC_SetPriority+0x50>)
  402306:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40230a:	683a      	ldr	r2, [r7, #0]
  40230c:	b2d2      	uxtb	r2, r2
  40230e:	0152      	lsls	r2, r2, #5
  402310:	b2d2      	uxtb	r2, r2
  402312:	440b      	add	r3, r1
  402314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402318:	bf00      	nop
  40231a:	370c      	adds	r7, #12
  40231c:	46bd      	mov	sp, r7
  40231e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402322:	4770      	bx	lr
  402324:	e000ed00 	.word	0xe000ed00
  402328:	e000e100 	.word	0xe000e100

0040232c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  40232c:	b580      	push	{r7, lr}
  40232e:	b082      	sub	sp, #8
  402330:	af00      	add	r7, sp, #0
  402332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  402334:	687b      	ldr	r3, [r7, #4]
  402336:	3b01      	subs	r3, #1
  402338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  40233c:	d301      	bcc.n	402342 <SysTick_Config+0x16>
  40233e:	2301      	movs	r3, #1
  402340:	e00f      	b.n	402362 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  402342:	4a0a      	ldr	r2, [pc, #40]	; (40236c <SysTick_Config+0x40>)
  402344:	687b      	ldr	r3, [r7, #4]
  402346:	3b01      	subs	r3, #1
  402348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  40234a:	2107      	movs	r1, #7
  40234c:	f04f 30ff 	mov.w	r0, #4294967295
  402350:	4b07      	ldr	r3, [pc, #28]	; (402370 <SysTick_Config+0x44>)
  402352:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  402354:	4b05      	ldr	r3, [pc, #20]	; (40236c <SysTick_Config+0x40>)
  402356:	2200      	movs	r2, #0
  402358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  40235a:	4b04      	ldr	r3, [pc, #16]	; (40236c <SysTick_Config+0x40>)
  40235c:	2207      	movs	r2, #7
  40235e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  402360:	2300      	movs	r3, #0
}
  402362:	4618      	mov	r0, r3
  402364:	3708      	adds	r7, #8
  402366:	46bd      	mov	sp, r7
  402368:	bd80      	pop	{r7, pc}
  40236a:	bf00      	nop
  40236c:	e000e010 	.word	0xe000e010
  402370:	004022d9 	.word	0x004022d9

00402374 <afec_ch_sanity_check>:
{
  402374:	b480      	push	{r7}
  402376:	b083      	sub	sp, #12
  402378:	af00      	add	r7, sp, #0
  40237a:	6078      	str	r0, [r7, #4]
  40237c:	460b      	mov	r3, r1
  40237e:	807b      	strh	r3, [r7, #2]
}
  402380:	bf00      	nop
  402382:	370c      	adds	r7, #12
  402384:	46bd      	mov	sp, r7
  402386:	f85d 7b04 	ldr.w	r7, [sp], #4
  40238a:	4770      	bx	lr

0040238c <afec_set_trigger>:
{
  40238c:	b480      	push	{r7}
  40238e:	b085      	sub	sp, #20
  402390:	af00      	add	r7, sp, #0
  402392:	6078      	str	r0, [r7, #4]
  402394:	460b      	mov	r3, r1
  402396:	70fb      	strb	r3, [r7, #3]
	reg = afec->AFEC_MR;
  402398:	687b      	ldr	r3, [r7, #4]
  40239a:	685b      	ldr	r3, [r3, #4]
  40239c:	60fb      	str	r3, [r7, #12]
	if (trigger == AFEC_TRIG_FREERUN) {
  40239e:	78fb      	ldrb	r3, [r7, #3]
  4023a0:	2bff      	cmp	r3, #255	; 0xff
  4023a2:	d104      	bne.n	4023ae <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  4023a4:	68fb      	ldr	r3, [r7, #12]
  4023a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4023aa:	60fb      	str	r3, [r7, #12]
  4023ac:	e007      	b.n	4023be <afec_set_trigger+0x32>
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4023ae:	68fb      	ldr	r3, [r7, #12]
  4023b0:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  4023b4:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  4023b6:	78fb      	ldrb	r3, [r7, #3]
  4023b8:	68fa      	ldr	r2, [r7, #12]
  4023ba:	4313      	orrs	r3, r2
  4023bc:	60fb      	str	r3, [r7, #12]
	afec->AFEC_MR = reg;
  4023be:	687b      	ldr	r3, [r7, #4]
  4023c0:	68fa      	ldr	r2, [r7, #12]
  4023c2:	605a      	str	r2, [r3, #4]
}
  4023c4:	bf00      	nop
  4023c6:	3714      	adds	r7, #20
  4023c8:	46bd      	mov	sp, r7
  4023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ce:	4770      	bx	lr

004023d0 <afec_start_software_conversion>:
{
  4023d0:	b480      	push	{r7}
  4023d2:	b083      	sub	sp, #12
  4023d4:	af00      	add	r7, sp, #0
  4023d6:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  4023d8:	687b      	ldr	r3, [r7, #4]
  4023da:	2202      	movs	r2, #2
  4023dc:	601a      	str	r2, [r3, #0]
}
  4023de:	bf00      	nop
  4023e0:	370c      	adds	r7, #12
  4023e2:	46bd      	mov	sp, r7
  4023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023e8:	4770      	bx	lr
	...

004023ec <afec_channel_enable>:
{
  4023ec:	b580      	push	{r7, lr}
  4023ee:	b082      	sub	sp, #8
  4023f0:	af00      	add	r7, sp, #0
  4023f2:	6078      	str	r0, [r7, #4]
  4023f4:	460b      	mov	r3, r1
  4023f6:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  4023f8:	887b      	ldrh	r3, [r7, #2]
  4023fa:	f640 72ff 	movw	r2, #4095	; 0xfff
  4023fe:	4293      	cmp	r3, r2
  402400:	d004      	beq.n	40240c <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  402402:	887b      	ldrh	r3, [r7, #2]
  402404:	4619      	mov	r1, r3
  402406:	6878      	ldr	r0, [r7, #4]
  402408:	4b0a      	ldr	r3, [pc, #40]	; (402434 <afec_channel_enable+0x48>)
  40240a:	4798      	blx	r3
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  40240c:	887b      	ldrh	r3, [r7, #2]
  40240e:	f640 72ff 	movw	r2, #4095	; 0xfff
  402412:	4293      	cmp	r3, r2
  402414:	d005      	beq.n	402422 <afec_channel_enable+0x36>
  402416:	887b      	ldrh	r3, [r7, #2]
  402418:	2201      	movs	r2, #1
  40241a:	fa02 f303 	lsl.w	r3, r2, r3
  40241e:	461a      	mov	r2, r3
  402420:	e001      	b.n	402426 <afec_channel_enable+0x3a>
  402422:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  402426:	687b      	ldr	r3, [r7, #4]
  402428:	615a      	str	r2, [r3, #20]
}
  40242a:	bf00      	nop
  40242c:	3708      	adds	r7, #8
  40242e:	46bd      	mov	sp, r7
  402430:	bd80      	pop	{r7, pc}
  402432:	bf00      	nop
  402434:	00402375 	.word	0x00402375

00402438 <afec_channel_get_value>:
{
  402438:	b580      	push	{r7, lr}
  40243a:	b082      	sub	sp, #8
  40243c:	af00      	add	r7, sp, #0
  40243e:	6078      	str	r0, [r7, #4]
  402440:	460b      	mov	r3, r1
  402442:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  402444:	887b      	ldrh	r3, [r7, #2]
  402446:	4619      	mov	r1, r3
  402448:	6878      	ldr	r0, [r7, #4]
  40244a:	4b05      	ldr	r3, [pc, #20]	; (402460 <afec_channel_get_value+0x28>)
  40244c:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40244e:	887a      	ldrh	r2, [r7, #2]
  402450:	687b      	ldr	r3, [r7, #4]
  402452:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402454:	687b      	ldr	r3, [r7, #4]
  402456:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  402458:	4618      	mov	r0, r3
  40245a:	3708      	adds	r7, #8
  40245c:	46bd      	mov	sp, r7
  40245e:	bd80      	pop	{r7, pc}
  402460:	00402375 	.word	0x00402375

00402464 <afec_channel_set_analog_offset>:
{
  402464:	b580      	push	{r7, lr}
  402466:	b082      	sub	sp, #8
  402468:	af00      	add	r7, sp, #0
  40246a:	6078      	str	r0, [r7, #4]
  40246c:	460b      	mov	r3, r1
  40246e:	807b      	strh	r3, [r7, #2]
  402470:	4613      	mov	r3, r2
  402472:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  402474:	887b      	ldrh	r3, [r7, #2]
  402476:	4619      	mov	r1, r3
  402478:	6878      	ldr	r0, [r7, #4]
  40247a:	4b07      	ldr	r3, [pc, #28]	; (402498 <afec_channel_set_analog_offset+0x34>)
  40247c:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40247e:	887a      	ldrh	r2, [r7, #2]
  402480:	687b      	ldr	r3, [r7, #4]
  402482:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402484:	883b      	ldrh	r3, [r7, #0]
  402486:	f3c3 020b 	ubfx	r2, r3, #0, #12
  40248a:	687b      	ldr	r3, [r7, #4]
  40248c:	66da      	str	r2, [r3, #108]	; 0x6c
}
  40248e:	bf00      	nop
  402490:	3708      	adds	r7, #8
  402492:	46bd      	mov	sp, r7
  402494:	bd80      	pop	{r7, pc}
  402496:	bf00      	nop
  402498:	00402375 	.word	0x00402375

0040249c <osc_get_rate>:
{
  40249c:	b480      	push	{r7}
  40249e:	b083      	sub	sp, #12
  4024a0:	af00      	add	r7, sp, #0
  4024a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4024a4:	687b      	ldr	r3, [r7, #4]
  4024a6:	2b07      	cmp	r3, #7
  4024a8:	d825      	bhi.n	4024f6 <osc_get_rate+0x5a>
  4024aa:	a201      	add	r2, pc, #4	; (adr r2, 4024b0 <osc_get_rate+0x14>)
  4024ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024b0:	004024d1 	.word	0x004024d1
  4024b4:	004024d7 	.word	0x004024d7
  4024b8:	004024dd 	.word	0x004024dd
  4024bc:	004024e3 	.word	0x004024e3
  4024c0:	004024e7 	.word	0x004024e7
  4024c4:	004024eb 	.word	0x004024eb
  4024c8:	004024ef 	.word	0x004024ef
  4024cc:	004024f3 	.word	0x004024f3
		return OSC_SLCK_32K_RC_HZ;
  4024d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4024d4:	e010      	b.n	4024f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4024d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024da:	e00d      	b.n	4024f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4024dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024e0:	e00a      	b.n	4024f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4024e2:	4b08      	ldr	r3, [pc, #32]	; (402504 <osc_get_rate+0x68>)
  4024e4:	e008      	b.n	4024f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4024e6:	4b08      	ldr	r3, [pc, #32]	; (402508 <osc_get_rate+0x6c>)
  4024e8:	e006      	b.n	4024f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4024ea:	4b08      	ldr	r3, [pc, #32]	; (40250c <osc_get_rate+0x70>)
  4024ec:	e004      	b.n	4024f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4024ee:	4b07      	ldr	r3, [pc, #28]	; (40250c <osc_get_rate+0x70>)
  4024f0:	e002      	b.n	4024f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4024f2:	4b06      	ldr	r3, [pc, #24]	; (40250c <osc_get_rate+0x70>)
  4024f4:	e000      	b.n	4024f8 <osc_get_rate+0x5c>
	return 0;
  4024f6:	2300      	movs	r3, #0
}
  4024f8:	4618      	mov	r0, r3
  4024fa:	370c      	adds	r7, #12
  4024fc:	46bd      	mov	sp, r7
  4024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402502:	4770      	bx	lr
  402504:	003d0900 	.word	0x003d0900
  402508:	007a1200 	.word	0x007a1200
  40250c:	00b71b00 	.word	0x00b71b00

00402510 <sysclk_get_main_hz>:
{
  402510:	b580      	push	{r7, lr}
  402512:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402514:	2006      	movs	r0, #6
  402516:	4b05      	ldr	r3, [pc, #20]	; (40252c <sysclk_get_main_hz+0x1c>)
  402518:	4798      	blx	r3
  40251a:	4602      	mov	r2, r0
  40251c:	4613      	mov	r3, r2
  40251e:	009b      	lsls	r3, r3, #2
  402520:	4413      	add	r3, r2
  402522:	009a      	lsls	r2, r3, #2
  402524:	4413      	add	r3, r2
}
  402526:	4618      	mov	r0, r3
  402528:	bd80      	pop	{r7, pc}
  40252a:	bf00      	nop
  40252c:	0040249d 	.word	0x0040249d

00402530 <sysclk_get_cpu_hz>:
{
  402530:	b580      	push	{r7, lr}
  402532:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402534:	4b02      	ldr	r3, [pc, #8]	; (402540 <sysclk_get_cpu_hz+0x10>)
  402536:	4798      	blx	r3
  402538:	4603      	mov	r3, r0
}
  40253a:	4618      	mov	r0, r3
  40253c:	bd80      	pop	{r7, pc}
  40253e:	bf00      	nop
  402540:	00402511 	.word	0x00402511

00402544 <sysclk_get_peripheral_hz>:
{
  402544:	b580      	push	{r7, lr}
  402546:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402548:	4b02      	ldr	r3, [pc, #8]	; (402554 <sysclk_get_peripheral_hz+0x10>)
  40254a:	4798      	blx	r3
  40254c:	4603      	mov	r3, r0
  40254e:	085b      	lsrs	r3, r3, #1
}
  402550:	4618      	mov	r0, r3
  402552:	bd80      	pop	{r7, pc}
  402554:	00402511 	.word	0x00402511

00402558 <sysclk_enable_peripheral_clock>:
{
  402558:	b580      	push	{r7, lr}
  40255a:	b082      	sub	sp, #8
  40255c:	af00      	add	r7, sp, #0
  40255e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402560:	6878      	ldr	r0, [r7, #4]
  402562:	4b03      	ldr	r3, [pc, #12]	; (402570 <sysclk_enable_peripheral_clock+0x18>)
  402564:	4798      	blx	r3
}
  402566:	bf00      	nop
  402568:	3708      	adds	r7, #8
  40256a:	46bd      	mov	sp, r7
  40256c:	bd80      	pop	{r7, pc}
  40256e:	bf00      	nop
  402570:	00401e09 	.word	0x00401e09

00402574 <ioport_init>:
{
  402574:	b580      	push	{r7, lr}
  402576:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  402578:	200a      	movs	r0, #10
  40257a:	4b08      	ldr	r3, [pc, #32]	; (40259c <ioport_init+0x28>)
  40257c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  40257e:	200b      	movs	r0, #11
  402580:	4b06      	ldr	r3, [pc, #24]	; (40259c <ioport_init+0x28>)
  402582:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  402584:	200c      	movs	r0, #12
  402586:	4b05      	ldr	r3, [pc, #20]	; (40259c <ioport_init+0x28>)
  402588:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  40258a:	2010      	movs	r0, #16
  40258c:	4b03      	ldr	r3, [pc, #12]	; (40259c <ioport_init+0x28>)
  40258e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  402590:	2011      	movs	r0, #17
  402592:	4b02      	ldr	r3, [pc, #8]	; (40259c <ioport_init+0x28>)
  402594:	4798      	blx	r3
}
  402596:	bf00      	nop
  402598:	bd80      	pop	{r7, pc}
  40259a:	bf00      	nop
  40259c:	00402559 	.word	0x00402559

004025a0 <usart_serial_init>:
{
  4025a0:	b580      	push	{r7, lr}
  4025a2:	b08c      	sub	sp, #48	; 0x30
  4025a4:	af00      	add	r7, sp, #0
  4025a6:	6078      	str	r0, [r7, #4]
  4025a8:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4025aa:	4b4f      	ldr	r3, [pc, #316]	; (4026e8 <usart_serial_init+0x148>)
  4025ac:	4798      	blx	r3
  4025ae:	4603      	mov	r3, r0
  4025b0:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4025b2:	683b      	ldr	r3, [r7, #0]
  4025b4:	681b      	ldr	r3, [r3, #0]
  4025b6:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4025b8:	683b      	ldr	r3, [r7, #0]
  4025ba:	689b      	ldr	r3, [r3, #8]
  4025bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  4025be:	683b      	ldr	r3, [r7, #0]
  4025c0:	681b      	ldr	r3, [r3, #0]
  4025c2:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4025c4:	683b      	ldr	r3, [r7, #0]
  4025c6:	685b      	ldr	r3, [r3, #4]
  4025c8:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4025ca:	683b      	ldr	r3, [r7, #0]
  4025cc:	689b      	ldr	r3, [r3, #8]
  4025ce:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4025d0:	683b      	ldr	r3, [r7, #0]
  4025d2:	68db      	ldr	r3, [r3, #12]
  4025d4:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4025d6:	2300      	movs	r3, #0
  4025d8:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  4025da:	687b      	ldr	r3, [r7, #4]
  4025dc:	4a43      	ldr	r2, [pc, #268]	; (4026ec <usart_serial_init+0x14c>)
  4025de:	4293      	cmp	r3, r2
  4025e0:	d108      	bne.n	4025f4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4025e2:	2007      	movs	r0, #7
  4025e4:	4b42      	ldr	r3, [pc, #264]	; (4026f0 <usart_serial_init+0x150>)
  4025e6:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4025e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4025ec:	4619      	mov	r1, r3
  4025ee:	6878      	ldr	r0, [r7, #4]
  4025f0:	4b40      	ldr	r3, [pc, #256]	; (4026f4 <usart_serial_init+0x154>)
  4025f2:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  4025f4:	687b      	ldr	r3, [r7, #4]
  4025f6:	4a40      	ldr	r2, [pc, #256]	; (4026f8 <usart_serial_init+0x158>)
  4025f8:	4293      	cmp	r3, r2
  4025fa:	d108      	bne.n	40260e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4025fc:	2008      	movs	r0, #8
  4025fe:	4b3c      	ldr	r3, [pc, #240]	; (4026f0 <usart_serial_init+0x150>)
  402600:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402602:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402606:	4619      	mov	r1, r3
  402608:	6878      	ldr	r0, [r7, #4]
  40260a:	4b3a      	ldr	r3, [pc, #232]	; (4026f4 <usart_serial_init+0x154>)
  40260c:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  40260e:	687b      	ldr	r3, [r7, #4]
  402610:	4a3a      	ldr	r2, [pc, #232]	; (4026fc <usart_serial_init+0x15c>)
  402612:	4293      	cmp	r3, r2
  402614:	d108      	bne.n	402628 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402616:	202c      	movs	r0, #44	; 0x2c
  402618:	4b35      	ldr	r3, [pc, #212]	; (4026f0 <usart_serial_init+0x150>)
  40261a:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40261c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402620:	4619      	mov	r1, r3
  402622:	6878      	ldr	r0, [r7, #4]
  402624:	4b33      	ldr	r3, [pc, #204]	; (4026f4 <usart_serial_init+0x154>)
  402626:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  402628:	687b      	ldr	r3, [r7, #4]
  40262a:	4a35      	ldr	r2, [pc, #212]	; (402700 <usart_serial_init+0x160>)
  40262c:	4293      	cmp	r3, r2
  40262e:	d108      	bne.n	402642 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  402630:	202d      	movs	r0, #45	; 0x2d
  402632:	4b2f      	ldr	r3, [pc, #188]	; (4026f0 <usart_serial_init+0x150>)
  402634:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402636:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40263a:	4619      	mov	r1, r3
  40263c:	6878      	ldr	r0, [r7, #4]
  40263e:	4b2d      	ldr	r3, [pc, #180]	; (4026f4 <usart_serial_init+0x154>)
  402640:	4798      	blx	r3
	if (UART4 == (Uart*)p_usart) {
  402642:	687b      	ldr	r3, [r7, #4]
  402644:	4a2f      	ldr	r2, [pc, #188]	; (402704 <usart_serial_init+0x164>)
  402646:	4293      	cmp	r3, r2
  402648:	d108      	bne.n	40265c <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  40264a:	202e      	movs	r0, #46	; 0x2e
  40264c:	4b28      	ldr	r3, [pc, #160]	; (4026f0 <usart_serial_init+0x150>)
  40264e:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402650:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402654:	4619      	mov	r1, r3
  402656:	6878      	ldr	r0, [r7, #4]
  402658:	4b26      	ldr	r3, [pc, #152]	; (4026f4 <usart_serial_init+0x154>)
  40265a:	4798      	blx	r3
	if (USART0 == p_usart) {
  40265c:	687b      	ldr	r3, [r7, #4]
  40265e:	4a2a      	ldr	r2, [pc, #168]	; (402708 <usart_serial_init+0x168>)
  402660:	4293      	cmp	r3, r2
  402662:	d111      	bne.n	402688 <usart_serial_init+0xe8>
		sysclk_enable_peripheral_clock(ID_USART0);
  402664:	200d      	movs	r0, #13
  402666:	4b22      	ldr	r3, [pc, #136]	; (4026f0 <usart_serial_init+0x150>)
  402668:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40266a:	4b1f      	ldr	r3, [pc, #124]	; (4026e8 <usart_serial_init+0x148>)
  40266c:	4798      	blx	r3
  40266e:	4602      	mov	r2, r0
  402670:	f107 030c 	add.w	r3, r7, #12
  402674:	4619      	mov	r1, r3
  402676:	6878      	ldr	r0, [r7, #4]
  402678:	4b24      	ldr	r3, [pc, #144]	; (40270c <usart_serial_init+0x16c>)
  40267a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40267c:	6878      	ldr	r0, [r7, #4]
  40267e:	4b24      	ldr	r3, [pc, #144]	; (402710 <usart_serial_init+0x170>)
  402680:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402682:	6878      	ldr	r0, [r7, #4]
  402684:	4b23      	ldr	r3, [pc, #140]	; (402714 <usart_serial_init+0x174>)
  402686:	4798      	blx	r3
	if (USART1 == p_usart) {
  402688:	687b      	ldr	r3, [r7, #4]
  40268a:	4a23      	ldr	r2, [pc, #140]	; (402718 <usart_serial_init+0x178>)
  40268c:	4293      	cmp	r3, r2
  40268e:	d111      	bne.n	4026b4 <usart_serial_init+0x114>
		sysclk_enable_peripheral_clock(ID_USART1);
  402690:	200e      	movs	r0, #14
  402692:	4b17      	ldr	r3, [pc, #92]	; (4026f0 <usart_serial_init+0x150>)
  402694:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402696:	4b14      	ldr	r3, [pc, #80]	; (4026e8 <usart_serial_init+0x148>)
  402698:	4798      	blx	r3
  40269a:	4602      	mov	r2, r0
  40269c:	f107 030c 	add.w	r3, r7, #12
  4026a0:	4619      	mov	r1, r3
  4026a2:	6878      	ldr	r0, [r7, #4]
  4026a4:	4b19      	ldr	r3, [pc, #100]	; (40270c <usart_serial_init+0x16c>)
  4026a6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4026a8:	6878      	ldr	r0, [r7, #4]
  4026aa:	4b19      	ldr	r3, [pc, #100]	; (402710 <usart_serial_init+0x170>)
  4026ac:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4026ae:	6878      	ldr	r0, [r7, #4]
  4026b0:	4b18      	ldr	r3, [pc, #96]	; (402714 <usart_serial_init+0x174>)
  4026b2:	4798      	blx	r3
	if (USART2 == p_usart) {
  4026b4:	687b      	ldr	r3, [r7, #4]
  4026b6:	4a19      	ldr	r2, [pc, #100]	; (40271c <usart_serial_init+0x17c>)
  4026b8:	4293      	cmp	r3, r2
  4026ba:	d111      	bne.n	4026e0 <usart_serial_init+0x140>
		sysclk_enable_peripheral_clock(ID_USART2);
  4026bc:	200f      	movs	r0, #15
  4026be:	4b0c      	ldr	r3, [pc, #48]	; (4026f0 <usart_serial_init+0x150>)
  4026c0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4026c2:	4b09      	ldr	r3, [pc, #36]	; (4026e8 <usart_serial_init+0x148>)
  4026c4:	4798      	blx	r3
  4026c6:	4602      	mov	r2, r0
  4026c8:	f107 030c 	add.w	r3, r7, #12
  4026cc:	4619      	mov	r1, r3
  4026ce:	6878      	ldr	r0, [r7, #4]
  4026d0:	4b0e      	ldr	r3, [pc, #56]	; (40270c <usart_serial_init+0x16c>)
  4026d2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4026d4:	6878      	ldr	r0, [r7, #4]
  4026d6:	4b0e      	ldr	r3, [pc, #56]	; (402710 <usart_serial_init+0x170>)
  4026d8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4026da:	6878      	ldr	r0, [r7, #4]
  4026dc:	4b0d      	ldr	r3, [pc, #52]	; (402714 <usart_serial_init+0x174>)
  4026de:	4798      	blx	r3
}
  4026e0:	bf00      	nop
  4026e2:	3730      	adds	r7, #48	; 0x30
  4026e4:	46bd      	mov	sp, r7
  4026e6:	bd80      	pop	{r7, pc}
  4026e8:	00402545 	.word	0x00402545
  4026ec:	400e0800 	.word	0x400e0800
  4026f0:	00402559 	.word	0x00402559
  4026f4:	00400fc9 	.word	0x00400fc9
  4026f8:	400e0a00 	.word	0x400e0a00
  4026fc:	400e1a00 	.word	0x400e1a00
  402700:	400e1c00 	.word	0x400e1c00
  402704:	400e1e00 	.word	0x400e1e00
  402708:	40024000 	.word	0x40024000
  40270c:	00400d09 	.word	0x00400d09
  402710:	00400d8d 	.word	0x00400d8d
  402714:	00400dc1 	.word	0x00400dc1
  402718:	40028000 	.word	0x40028000
  40271c:	4002c000 	.word	0x4002c000

00402720 <TC0_Handler>:
/** Invalid value */
#define VAL_INVALID     0xFFFFFFFF
/************************************************************************/
/* funcoes    ADC                                                       */
/*************************************************************************/
void TC0_Handler(void){
  402720:	b580      	push	{r7, lr}
  402722:	b082      	sub	sp, #8
  402724:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  402726:	2100      	movs	r1, #0
  402728:	4806      	ldr	r0, [pc, #24]	; (402744 <TC0_Handler+0x24>)
  40272a:	4b07      	ldr	r3, [pc, #28]	; (402748 <TC0_Handler+0x28>)
  40272c:	4798      	blx	r3
  40272e:	4603      	mov	r3, r0
  402730:	607b      	str	r3, [r7, #4]
	printf("kakaka \n");
  402732:	4806      	ldr	r0, [pc, #24]	; (40274c <TC0_Handler+0x2c>)
  402734:	4b06      	ldr	r3, [pc, #24]	; (402750 <TC0_Handler+0x30>)
  402736:	4798      	blx	r3

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  402738:	687b      	ldr	r3, [r7, #4]

}
  40273a:	bf00      	nop
  40273c:	3708      	adds	r7, #8
  40273e:	46bd      	mov	sp, r7
  402740:	bd80      	pop	{r7, pc}
  402742:	bf00      	nop
  402744:	4000c000 	.word	0x4000c000
  402748:	00400b5f 	.word	0x00400b5f
  40274c:	00409048 	.word	0x00409048
  402750:	00403085 	.word	0x00403085

00402754 <AFEC_Temp_callback>:

/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
  402754:	b580      	push	{r7, lr}
  402756:	af00      	add	r7, sp, #0
	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  402758:	2101      	movs	r1, #1
  40275a:	4807      	ldr	r0, [pc, #28]	; (402778 <AFEC_Temp_callback+0x24>)
  40275c:	4b07      	ldr	r3, [pc, #28]	; (40277c <AFEC_Temp_callback+0x28>)
  40275e:	4798      	blx	r3
  402760:	4602      	mov	r2, r0
  402762:	4b07      	ldr	r3, [pc, #28]	; (402780 <AFEC_Temp_callback+0x2c>)
  402764:	601a      	str	r2, [r3, #0]
	printf("Entrou \n");
  402766:	4807      	ldr	r0, [pc, #28]	; (402784 <AFEC_Temp_callback+0x30>)
  402768:	4b07      	ldr	r3, [pc, #28]	; (402788 <AFEC_Temp_callback+0x34>)
  40276a:	4798      	blx	r3
	is_conversion_done = true;
  40276c:	4b07      	ldr	r3, [pc, #28]	; (40278c <AFEC_Temp_callback+0x38>)
  40276e:	2201      	movs	r2, #1
  402770:	701a      	strb	r2, [r3, #0]
}
  402772:	bf00      	nop
  402774:	bd80      	pop	{r7, pc}
  402776:	bf00      	nop
  402778:	4003c000 	.word	0x4003c000
  40277c:	00402439 	.word	0x00402439
  402780:	20400a60 	.word	0x20400a60
  402784:	00409054 	.word	0x00409054
  402788:	00403085 	.word	0x00403085
  40278c:	20400a5c 	.word	0x20400a5c

00402790 <make_buffer>:

void make_buffer(uint32_t ADC_value){
  402790:	b480      	push	{r7}
  402792:	b083      	sub	sp, #12
  402794:	af00      	add	r7, sp, #0
  402796:	6078      	str	r0, [r7, #4]

	
	if(not_full){
  402798:	4b1d      	ldr	r3, [pc, #116]	; (402810 <make_buffer+0x80>)
  40279a:	781b      	ldrb	r3, [r3, #0]
  40279c:	b25b      	sxtb	r3, r3
  40279e:	2b00      	cmp	r3, #0
  4027a0:	d018      	beq.n	4027d4 <make_buffer+0x44>
		bufferA[buffer_line] = ADC_value;
  4027a2:	4b1c      	ldr	r3, [pc, #112]	; (402814 <make_buffer+0x84>)
  4027a4:	681b      	ldr	r3, [r3, #0]
  4027a6:	491c      	ldr	r1, [pc, #112]	; (402818 <make_buffer+0x88>)
  4027a8:	687a      	ldr	r2, [r7, #4]
  4027aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//		printf("BufferA : %d \r\n", bufferA);
		buffer_line++;
  4027ae:	4b19      	ldr	r3, [pc, #100]	; (402814 <make_buffer+0x84>)
  4027b0:	681b      	ldr	r3, [r3, #0]
  4027b2:	3301      	adds	r3, #1
  4027b4:	4a17      	ldr	r2, [pc, #92]	; (402814 <make_buffer+0x84>)
  4027b6:	6013      	str	r3, [r2, #0]
		if (buffer_line == 15){
  4027b8:	4b16      	ldr	r3, [pc, #88]	; (402814 <make_buffer+0x84>)
  4027ba:	681b      	ldr	r3, [r3, #0]
  4027bc:	2b0f      	cmp	r3, #15
  4027be:	d121      	bne.n	402804 <make_buffer+0x74>
			not_full = 0;
  4027c0:	4b13      	ldr	r3, [pc, #76]	; (402810 <make_buffer+0x80>)
  4027c2:	2200      	movs	r2, #0
  4027c4:	701a      	strb	r2, [r3, #0]
			buffer_line = 0;
  4027c6:	4b13      	ldr	r3, [pc, #76]	; (402814 <make_buffer+0x84>)
  4027c8:	2200      	movs	r2, #0
  4027ca:	601a      	str	r2, [r3, #0]
			full_B = 0;
  4027cc:	4b13      	ldr	r3, [pc, #76]	; (40281c <make_buffer+0x8c>)
  4027ce:	2200      	movs	r2, #0
  4027d0:	701a      	strb	r2, [r3, #0]
			full_B = 1;
		}
		
	}
	
}
  4027d2:	e017      	b.n	402804 <make_buffer+0x74>
		bufferB[buffer_line2] = ADC_value;
  4027d4:	4b12      	ldr	r3, [pc, #72]	; (402820 <make_buffer+0x90>)
  4027d6:	681b      	ldr	r3, [r3, #0]
  4027d8:	4912      	ldr	r1, [pc, #72]	; (402824 <make_buffer+0x94>)
  4027da:	687a      	ldr	r2, [r7, #4]
  4027dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		buffer_line2++;
  4027e0:	4b0f      	ldr	r3, [pc, #60]	; (402820 <make_buffer+0x90>)
  4027e2:	681b      	ldr	r3, [r3, #0]
  4027e4:	3301      	adds	r3, #1
  4027e6:	4a0e      	ldr	r2, [pc, #56]	; (402820 <make_buffer+0x90>)
  4027e8:	6013      	str	r3, [r2, #0]
		if (buffer_line2 ==15){
  4027ea:	4b0d      	ldr	r3, [pc, #52]	; (402820 <make_buffer+0x90>)
  4027ec:	681b      	ldr	r3, [r3, #0]
  4027ee:	2b0f      	cmp	r3, #15
  4027f0:	d108      	bne.n	402804 <make_buffer+0x74>
			not_full = 1;
  4027f2:	4b07      	ldr	r3, [pc, #28]	; (402810 <make_buffer+0x80>)
  4027f4:	2201      	movs	r2, #1
  4027f6:	701a      	strb	r2, [r3, #0]
			buffer_line2 = 0;
  4027f8:	4b09      	ldr	r3, [pc, #36]	; (402820 <make_buffer+0x90>)
  4027fa:	2200      	movs	r2, #0
  4027fc:	601a      	str	r2, [r3, #0]
			full_B = 1;
  4027fe:	4b07      	ldr	r3, [pc, #28]	; (40281c <make_buffer+0x8c>)
  402800:	2201      	movs	r2, #1
  402802:	701a      	strb	r2, [r3, #0]
}
  402804:	bf00      	nop
  402806:	370c      	adds	r7, #12
  402808:	46bd      	mov	sp, r7
  40280a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40280e:	4770      	bx	lr
  402810:	20400010 	.word	0x20400010
  402814:	20400a64 	.word	0x20400a64
  402818:	20400b88 	.word	0x20400b88
  40281c:	20400a6c 	.word	0x20400a6c
  402820:	20400a68 	.word	0x20400a68
  402824:	20400b44 	.word	0x20400b44

00402828 <config_ADC_TEMP>:

static void config_ADC_TEMP(void){
  402828:	b590      	push	{r4, r7, lr}
  40282a:	b08b      	sub	sp, #44	; 0x2c
  40282c:	af00      	add	r7, sp, #0
/************************************* 
   * Ativa e configura AFEC
   *************************************/  
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  40282e:	4821      	ldr	r0, [pc, #132]	; (4028b4 <config_ADC_TEMP+0x8c>)
  402830:	4b21      	ldr	r3, [pc, #132]	; (4028b8 <config_ADC_TEMP+0x90>)
  402832:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  402834:	f107 0310 	add.w	r3, r7, #16
  402838:	4618      	mov	r0, r3
  40283a:	4b20      	ldr	r3, [pc, #128]	; (4028bc <config_ADC_TEMP+0x94>)
  40283c:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  40283e:	f107 0310 	add.w	r3, r7, #16
  402842:	4619      	mov	r1, r3
  402844:	481b      	ldr	r0, [pc, #108]	; (4028b4 <config_ADC_TEMP+0x8c>)
  402846:	4b1e      	ldr	r3, [pc, #120]	; (4028c0 <config_ADC_TEMP+0x98>)
  402848:	4798      	blx	r3
  
	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_TIO_CH_1);
  40284a:	2105      	movs	r1, #5
  40284c:	4819      	ldr	r0, [pc, #100]	; (4028b4 <config_ADC_TEMP+0x8c>)
  40284e:	4b1d      	ldr	r3, [pc, #116]	; (4028c4 <config_ADC_TEMP+0x9c>)
  402850:	4798      	blx	r3
		
	AFEC0->AFEC_MR |= 3;
  402852:	4a18      	ldr	r2, [pc, #96]	; (4028b4 <config_ADC_TEMP+0x8c>)
  402854:	4b17      	ldr	r3, [pc, #92]	; (4028b4 <config_ADC_TEMP+0x8c>)
  402856:	685b      	ldr	r3, [r3, #4]
  402858:	f043 0303 	orr.w	r3, r3, #3
  40285c:	6053      	str	r3, [r2, #4]
  
	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  40285e:	2301      	movs	r3, #1
  402860:	4a19      	ldr	r2, [pc, #100]	; (4028c8 <config_ADC_TEMP+0xa0>)
  402862:	2101      	movs	r1, #1
  402864:	4813      	ldr	r0, [pc, #76]	; (4028b4 <config_ADC_TEMP+0x8c>)
  402866:	4c19      	ldr	r4, [pc, #100]	; (4028cc <config_ADC_TEMP+0xa4>)
  402868:	47a0      	blx	r4
   
	/*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  40286a:	f107 030c 	add.w	r3, r7, #12
  40286e:	4618      	mov	r0, r3
  402870:	4b17      	ldr	r3, [pc, #92]	; (4028d0 <config_ADC_TEMP+0xa8>)
  402872:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402874:	2300      	movs	r3, #0
  402876:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  402878:	f107 030c 	add.w	r3, r7, #12
  40287c:	461a      	mov	r2, r3
  40287e:	2101      	movs	r1, #1
  402880:	480c      	ldr	r0, [pc, #48]	; (4028b4 <config_ADC_TEMP+0x8c>)
  402882:	4b14      	ldr	r3, [pc, #80]	; (4028d4 <config_ADC_TEMP+0xac>)
  402884:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, canal_generico_pino, 0x200);
  402886:	f44f 7200 	mov.w	r2, #512	; 0x200
  40288a:	2101      	movs	r1, #1
  40288c:	4809      	ldr	r0, [pc, #36]	; (4028b4 <config_ADC_TEMP+0x8c>)
  40288e:	4b12      	ldr	r3, [pc, #72]	; (4028d8 <config_ADC_TEMP+0xb0>)
  402890:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  402892:	1d3b      	adds	r3, r7, #4
  402894:	4618      	mov	r0, r3
  402896:	4b11      	ldr	r3, [pc, #68]	; (4028dc <config_ADC_TEMP+0xb4>)
  402898:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40289a:	1d3b      	adds	r3, r7, #4
  40289c:	4619      	mov	r1, r3
  40289e:	4805      	ldr	r0, [pc, #20]	; (4028b4 <config_ADC_TEMP+0x8c>)
  4028a0:	4b0f      	ldr	r3, [pc, #60]	; (4028e0 <config_ADC_TEMP+0xb8>)
  4028a2:	4798      	blx	r3

	/* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, canal_generico_pino);
  4028a4:	2101      	movs	r1, #1
  4028a6:	4803      	ldr	r0, [pc, #12]	; (4028b4 <config_ADC_TEMP+0x8c>)
  4028a8:	4b0e      	ldr	r3, [pc, #56]	; (4028e4 <config_ADC_TEMP+0xbc>)
  4028aa:	4798      	blx	r3
}
  4028ac:	bf00      	nop
  4028ae:	372c      	adds	r7, #44	; 0x2c
  4028b0:	46bd      	mov	sp, r7
  4028b2:	bd90      	pop	{r4, r7, pc}
  4028b4:	4003c000 	.word	0x4003c000
  4028b8:	00400a49 	.word	0x00400a49
  4028bc:	004006d9 	.word	0x004006d9
  4028c0:	00400789 	.word	0x00400789
  4028c4:	0040238d 	.word	0x0040238d
  4028c8:	00402755 	.word	0x00402755
  4028cc:	00400821 	.word	0x00400821
  4028d0:	00400739 	.word	0x00400739
  4028d4:	004005fd 	.word	0x004005fd
  4028d8:	00402465 	.word	0x00402465
  4028dc:	00400759 	.word	0x00400759
  4028e0:	00400691 	.word	0x00400691
  4028e4:	004023ed 	.word	0x004023ed

004028e8 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4028e8:	b590      	push	{r4, r7, lr}
  4028ea:	b08b      	sub	sp, #44	; 0x2c
  4028ec:	af02      	add	r7, sp, #8
  4028ee:	60f8      	str	r0, [r7, #12]
  4028f0:	60b9      	str	r1, [r7, #8]
  4028f2:	607a      	str	r2, [r7, #4]
  4028f4:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4028f6:	4b1c      	ldr	r3, [pc, #112]	; (402968 <TC_init+0x80>)
  4028f8:	4798      	blx	r3
  4028fa:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  4028fc:	2301      	movs	r3, #1
  4028fe:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  402900:	68bb      	ldr	r3, [r7, #8]
  402902:	4618      	mov	r0, r3
  402904:	4b19      	ldr	r3, [pc, #100]	; (40296c <TC_init+0x84>)
  402906:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402908:	6838      	ldr	r0, [r7, #0]
  40290a:	f107 0110 	add.w	r1, r7, #16
  40290e:	f107 0214 	add.w	r2, r7, #20
  402912:	69fb      	ldr	r3, [r7, #28]
  402914:	9300      	str	r3, [sp, #0]
  402916:	460b      	mov	r3, r1
  402918:	69f9      	ldr	r1, [r7, #28]
  40291a:	4c15      	ldr	r4, [pc, #84]	; (402970 <TC_init+0x88>)
  40291c:	47a0      	blx	r4
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  40291e:	6879      	ldr	r1, [r7, #4]
  402920:	693b      	ldr	r3, [r7, #16]
  402922:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  402926:	461a      	mov	r2, r3
  402928:	68f8      	ldr	r0, [r7, #12]
  40292a:	4b12      	ldr	r3, [pc, #72]	; (402974 <TC_init+0x8c>)
  40292c:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_ra(TC, TC_CHANNEL, 2*65532/3);
  40292e:	687b      	ldr	r3, [r7, #4]
  402930:	f64a 22a8 	movw	r2, #43688	; 0xaaa8
  402934:	4619      	mov	r1, r3
  402936:	68f8      	ldr	r0, [r7, #12]
  402938:	4b0f      	ldr	r3, [pc, #60]	; (402978 <TC_init+0x90>)
  40293a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, 3*65532/3);
  40293c:	687b      	ldr	r3, [r7, #4]
  40293e:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  402942:	4619      	mov	r1, r3
  402944:	68f8      	ldr	r0, [r7, #12]
  402946:	4b0d      	ldr	r3, [pc, #52]	; (40297c <TC_init+0x94>)
  402948:	4798      	blx	r3

	//tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  40294a:	68bb      	ldr	r3, [r7, #8]
  40294c:	b25b      	sxtb	r3, r3
  40294e:	4618      	mov	r0, r3
  402950:	4b0b      	ldr	r3, [pc, #44]	; (402980 <TC_init+0x98>)
  402952:	4798      	blx	r3
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  402954:	687b      	ldr	r3, [r7, #4]
  402956:	4619      	mov	r1, r3
  402958:	68f8      	ldr	r0, [r7, #12]
  40295a:	4b0a      	ldr	r3, [pc, #40]	; (402984 <TC_init+0x9c>)
  40295c:	4798      	blx	r3
}
  40295e:	bf00      	nop
  402960:	3724      	adds	r7, #36	; 0x24
  402962:	46bd      	mov	sp, r7
  402964:	bd90      	pop	{r4, r7, pc}
  402966:	bf00      	nop
  402968:	00402531 	.word	0x00402531
  40296c:	00401e09 	.word	0x00401e09
  402970:	00400b83 	.word	0x00400b83
  402974:	00400ab7 	.word	0x00400ab7
  402978:	00400b13 	.word	0x00400b13
  40297c:	00400b39 	.word	0x00400b39
  402980:	004022a5 	.word	0x004022a5
  402984:	00400af1 	.word	0x00400af1

00402988 <SysTick_Handler>:
	-0x79b, -0x76f, -0x73c, -0x702, -0x6c0, -0x678, -0x629, -0x5d4, -0x579, -0x519,
	-0x4b3, -0x449, -0x3da, -0x367, -0x2f1, -0x278, -0x1fd, -0x17f, -0x100, -0x080
};


void SysTick_Handler() {
  402988:	b580      	push	{r7, lr}
  40298a:	b082      	sub	sp, #8
  40298c:	af00      	add	r7, sp, #0
	g_systimer++;
  40298e:	4b22      	ldr	r3, [pc, #136]	; (402a18 <SysTick_Handler+0x90>)
  402990:	681b      	ldr	r3, [r3, #0]
  402992:	3301      	adds	r3, #1
  402994:	4a20      	ldr	r2, [pc, #128]	; (402a18 <SysTick_Handler+0x90>)
  402996:	6013      	str	r3, [r2, #0]
	
	//Coisas do dacc
	uint32_t status;
	uint32_t dac_val;
	
	status = dacc_get_interrupt_status(DACC_BASE);
  402998:	4820      	ldr	r0, [pc, #128]	; (402a1c <SysTick_Handler+0x94>)
  40299a:	4b21      	ldr	r3, [pc, #132]	; (402a20 <SysTick_Handler+0x98>)
  40299c:	4798      	blx	r3
  40299e:	6078      	str	r0, [r7, #4]

	//If ready for new data
	
	if ((status & DACC_ISR_TXRDY0) == DACC_ISR_TXRDY0) {
  4029a0:	687b      	ldr	r3, [r7, #4]
  4029a2:	f003 0301 	and.w	r3, r3, #1
  4029a6:	2b00      	cmp	r3, #0
  4029a8:	d031      	beq.n	402a0e <SysTick_Handler+0x86>
		g_ul_index_sample++;
  4029aa:	4b1e      	ldr	r3, [pc, #120]	; (402a24 <SysTick_Handler+0x9c>)
  4029ac:	681b      	ldr	r3, [r3, #0]
  4029ae:	3301      	adds	r3, #1
  4029b0:	4a1c      	ldr	r2, [pc, #112]	; (402a24 <SysTick_Handler+0x9c>)
  4029b2:	6013      	str	r3, [r2, #0]
		if (g_ul_index_sample >= SAMPLES) {
  4029b4:	4b1b      	ldr	r3, [pc, #108]	; (402a24 <SysTick_Handler+0x9c>)
  4029b6:	681b      	ldr	r3, [r3, #0]
  4029b8:	2b63      	cmp	r3, #99	; 0x63
  4029ba:	d902      	bls.n	4029c2 <SysTick_Handler+0x3a>
			g_ul_index_sample = 0;
  4029bc:	4b19      	ldr	r3, [pc, #100]	; (402a24 <SysTick_Handler+0x9c>)
  4029be:	2200      	movs	r2, #0
  4029c0:	601a      	str	r2, [r3, #0]
		}
		dac_val = g_uc_wave_sel ?
  4029c2:	4b19      	ldr	r3, [pc, #100]	; (402a28 <SysTick_Handler+0xa0>)
  4029c4:	781b      	ldrb	r3, [r3, #0]
				((g_ul_index_sample > SAMPLES / 2) ? 0 : MAX_AMPLITUDE)
				: wave_to_dacc(gc_us_sine_data[g_ul_index_sample],
  4029c6:	2b00      	cmp	r3, #0
  4029c8:	d008      	beq.n	4029dc <SysTick_Handler+0x54>
				((g_ul_index_sample > SAMPLES / 2) ? 0 : MAX_AMPLITUDE)
  4029ca:	4b16      	ldr	r3, [pc, #88]	; (402a24 <SysTick_Handler+0x9c>)
  4029cc:	681b      	ldr	r3, [r3, #0]
				: wave_to_dacc(gc_us_sine_data[g_ul_index_sample],
  4029ce:	2b32      	cmp	r3, #50	; 0x32
  4029d0:	d901      	bls.n	4029d6 <SysTick_Handler+0x4e>
  4029d2:	2300      	movs	r3, #0
  4029d4:	e015      	b.n	402a02 <SysTick_Handler+0x7a>
  4029d6:	f640 73ff 	movw	r3, #4095	; 0xfff
  4029da:	e012      	b.n	402a02 <SysTick_Handler+0x7a>
  4029dc:	4b11      	ldr	r3, [pc, #68]	; (402a24 <SysTick_Handler+0x9c>)
  4029de:	681b      	ldr	r3, [r3, #0]
  4029e0:	4a12      	ldr	r2, [pc, #72]	; (402a2c <SysTick_Handler+0xa4>)
  4029e2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
  4029e6:	461a      	mov	r2, r3
  4029e8:	4b11      	ldr	r3, [pc, #68]	; (402a30 <SysTick_Handler+0xa8>)
  4029ea:	681b      	ldr	r3, [r3, #0]
  4029ec:	fb03 f302 	mul.w	r3, r3, r2
  4029f0:	4a10      	ldr	r2, [pc, #64]	; (402a34 <SysTick_Handler+0xac>)
  4029f2:	fb82 1203 	smull	r1, r2, r2, r3
  4029f6:	441a      	add	r2, r3
  4029f8:	12d2      	asrs	r2, r2, #11
  4029fa:	17db      	asrs	r3, r3, #31
  4029fc:	1ad3      	subs	r3, r2, r3
  4029fe:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
		dac_val = g_uc_wave_sel ?
  402a02:	603b      	str	r3, [r7, #0]
					 g_l_amplitude,
					 MAX_DIGITAL * 2, MAX_AMPLITUDE);
		

		dacc_write_conversion_data(DACC_BASE, dac_val, DACC_CHANNEL);
  402a04:	2200      	movs	r2, #0
  402a06:	6839      	ldr	r1, [r7, #0]
  402a08:	4804      	ldr	r0, [pc, #16]	; (402a1c <SysTick_Handler+0x94>)
  402a0a:	4b0b      	ldr	r3, [pc, #44]	; (402a38 <SysTick_Handler+0xb0>)
  402a0c:	4798      	blx	r3
		
	}
}
  402a0e:	bf00      	nop
  402a10:	3708      	adds	r7, #8
  402a12:	46bd      	mov	sp, r7
  402a14:	bd80      	pop	{r7, pc}
  402a16:	bf00      	nop
  402a18:	20400a54 	.word	0x20400a54
  402a1c:	40040000 	.word	0x40040000
  402a20:	00400a79 	.word	0x00400a79
  402a24:	20400a70 	.word	0x20400a70
  402a28:	20400a78 	.word	0x20400a78
  402a2c:	004091c8 	.word	0x004091c8
  402a30:	20400a74 	.word	0x20400a74
  402a34:	80100201 	.word	0x80100201
  402a38:	00400a91 	.word	0x00400a91

00402a3c <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  402a3c:	b580      	push	{r7, lr}
  402a3e:	b082      	sub	sp, #8
  402a40:	af00      	add	r7, sp, #0
  402a42:	6078      	str	r0, [r7, #4]
  402a44:	6039      	str	r1, [r7, #0]
	usart_serial_write_packet(usart, str, strlen(str));
  402a46:	6838      	ldr	r0, [r7, #0]
  402a48:	4b05      	ldr	r3, [pc, #20]	; (402a60 <usart_put_string+0x24>)
  402a4a:	4798      	blx	r3
  402a4c:	4603      	mov	r3, r0
  402a4e:	461a      	mov	r2, r3
  402a50:	6839      	ldr	r1, [r7, #0]
  402a52:	6878      	ldr	r0, [r7, #4]
  402a54:	4b03      	ldr	r3, [pc, #12]	; (402a64 <usart_put_string+0x28>)
  402a56:	4798      	blx	r3
}
  402a58:	bf00      	nop
  402a5a:	3708      	adds	r7, #8
  402a5c:	46bd      	mov	sp, r7
  402a5e:	bd80      	pop	{r7, pc}
  402a60:	00403241 	.word	0x00403241
  402a64:	00400f8d 	.word	0x00400f8d

00402a68 <config_console>:
	usart_put_string(USART1, "] ");
	usart_put_string(USART1, log);
	usart_put_string(USART1, "\r\n");
}

void config_console(void) {
  402a68:	b580      	push	{r7, lr}
  402a6a:	b084      	sub	sp, #16
  402a6c:	af00      	add	r7, sp, #0
	usart_serial_options_t config;
	config.baudrate = 115200;
  402a6e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402a72:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  402a74:	23c0      	movs	r3, #192	; 0xc0
  402a76:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  402a78:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402a7c:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  402a7e:	2300      	movs	r3, #0
  402a80:	60fb      	str	r3, [r7, #12]
	usart_serial_init(USART1, &config);
  402a82:	463b      	mov	r3, r7
  402a84:	4619      	mov	r1, r3
  402a86:	4806      	ldr	r0, [pc, #24]	; (402aa0 <config_console+0x38>)
  402a88:	4b06      	ldr	r3, [pc, #24]	; (402aa4 <config_console+0x3c>)
  402a8a:	4798      	blx	r3
	usart_enable_tx(USART1);
  402a8c:	4804      	ldr	r0, [pc, #16]	; (402aa0 <config_console+0x38>)
  402a8e:	4b06      	ldr	r3, [pc, #24]	; (402aa8 <config_console+0x40>)
  402a90:	4798      	blx	r3
	usart_enable_rx(USART1);
  402a92:	4803      	ldr	r0, [pc, #12]	; (402aa0 <config_console+0x38>)
  402a94:	4b05      	ldr	r3, [pc, #20]	; (402aac <config_console+0x44>)
  402a96:	4798      	blx	r3
}
  402a98:	bf00      	nop
  402a9a:	3710      	adds	r7, #16
  402a9c:	46bd      	mov	sp, r7
  402a9e:	bd80      	pop	{r7, pc}
  402aa0:	40028000 	.word	0x40028000
  402aa4:	004025a1 	.word	0x004025a1
  402aa8:	00400d8d 	.word	0x00400d8d
  402aac:	00400dc1 	.word	0x00400dc1

00402ab0 <main>:
		usart_put_string(USART1, buffer);
}


int main (void)
{
  402ab0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  402ab4:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
  402ab8:	af02      	add	r7, sp, #8
	board_init();
  402aba:	4b73      	ldr	r3, [pc, #460]	; (402c88 <main+0x1d8>)
  402abc:	4798      	blx	r3
	sysclk_init();
  402abe:	4b73      	ldr	r3, [pc, #460]	; (402c8c <main+0x1dc>)
  402ac0:	4798      	blx	r3
	ioport_init();
  402ac2:	4b73      	ldr	r3, [pc, #460]	; (402c90 <main+0x1e0>)
  402ac4:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402ac6:	4b73      	ldr	r3, [pc, #460]	; (402c94 <main+0x1e4>)
  402ac8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402acc:	605a      	str	r2, [r3, #4]

	delay_init(sysclk_get_cpu_hz());
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
  402ace:	4b72      	ldr	r3, [pc, #456]	; (402c98 <main+0x1e8>)
  402ad0:	4798      	blx	r3
  402ad2:	4602      	mov	r2, r0
  402ad4:	4b71      	ldr	r3, [pc, #452]	; (402c9c <main+0x1ec>)
  402ad6:	fba3 2302 	umull	r2, r3, r3, r2
  402ada:	099b      	lsrs	r3, r3, #6
  402adc:	4618      	mov	r0, r3
  402ade:	4b70      	ldr	r3, [pc, #448]	; (402ca0 <main+0x1f0>)
  402ae0:	4798      	blx	r3
	config_console();
  402ae2:	4b70      	ldr	r3, [pc, #448]	; (402ca4 <main+0x1f4>)
  402ae4:	4798      	blx	r3
		
	usart_put_string(USART1, "Inicializando...\r\n");
  402ae6:	4970      	ldr	r1, [pc, #448]	; (402ca8 <main+0x1f8>)
  402ae8:	4870      	ldr	r0, [pc, #448]	; (402cac <main+0x1fc>)
  402aea:	4b71      	ldr	r3, [pc, #452]	; (402cb0 <main+0x200>)
  402aec:	4798      	blx	r3
	usart_put_string(USART1, "Config HC05 Client...\r\n");
  402aee:	4971      	ldr	r1, [pc, #452]	; (402cb4 <main+0x204>)
  402af0:	486e      	ldr	r0, [pc, #440]	; (402cac <main+0x1fc>)
  402af2:	4b6f      	ldr	r3, [pc, #444]	; (402cb0 <main+0x200>)
  402af4:	4798      	blx	r3
	//pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
	
	//Encoder_init();
	//BUT_init();

	g_systimer = 0;
  402af6:	4b70      	ldr	r3, [pc, #448]	; (402cb8 <main+0x208>)
  402af8:	2200      	movs	r2, #0
  402afa:	601a      	str	r2, [r3, #0]
	//flag_encoder = 0;
	//flag_but = 1;
	
	// ADC
	/* inicializa e configura adc */
	config_ADC_TEMP();
  402afc:	4b6f      	ldr	r3, [pc, #444]	; (402cbc <main+0x20c>)
  402afe:	4798      	blx	r3
		
	/* Output example information. */
	puts(STRING_HEADER);
  402b00:	486f      	ldr	r0, [pc, #444]	; (402cc0 <main+0x210>)
  402b02:	4b70      	ldr	r3, [pc, #448]	; (402cc4 <main+0x214>)
  402b04:	4798      	blx	r3
		
	TC_init(TC0, ID_TC0, 0, 5);
  402b06:	2305      	movs	r3, #5
  402b08:	2200      	movs	r2, #0
  402b0a:	2117      	movs	r1, #23
  402b0c:	486e      	ldr	r0, [pc, #440]	; (402cc8 <main+0x218>)
  402b0e:	4c6f      	ldr	r4, [pc, #444]	; (402ccc <main+0x21c>)
  402b10:	47a0      	blx	r4
		
	pmc_enable_periph_clk(ID_PIOA);
  402b12:	200a      	movs	r0, #10
  402b14:	4b6e      	ldr	r3, [pc, #440]	; (402cd0 <main+0x220>)
  402b16:	4798      	blx	r3
	pio_set_output(PIOA, 1, 0, 0, 0);
  402b18:	2300      	movs	r3, #0
  402b1a:	9300      	str	r3, [sp, #0]
  402b1c:	2300      	movs	r3, #0
  402b1e:	2200      	movs	r2, #0
  402b20:	2101      	movs	r1, #1
  402b22:	486c      	ldr	r0, [pc, #432]	; (402cd4 <main+0x224>)
  402b24:	4c6c      	ldr	r4, [pc, #432]	; (402cd8 <main+0x228>)
  402b26:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  402b28:	2201      	movs	r2, #1
  402b2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402b2e:	4869      	ldr	r0, [pc, #420]	; (402cd4 <main+0x224>)
  402b30:	4b6a      	ldr	r3, [pc, #424]	; (402cdc <main+0x22c>)
  402b32:	4798      	blx	r3
		
	/* incializa converso ADC */
	afec_start_software_conversion(AFEC0);
  402b34:	486a      	ldr	r0, [pc, #424]	; (402ce0 <main+0x230>)
  402b36:	4b6b      	ldr	r3, [pc, #428]	; (402ce4 <main+0x234>)
  402b38:	4798      	blx	r3
		
	for (int i = 0; i < 16; i++){
  402b3a:	2300      	movs	r3, #0
  402b3c:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
  402b40:	e00a      	b.n	402b58 <main+0xa8>
		bufferA[i] = 0;
  402b42:	4a69      	ldr	r2, [pc, #420]	; (402ce8 <main+0x238>)
  402b44:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
  402b48:	2100      	movs	r1, #0
  402b4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 16; i++){
  402b4e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
  402b52:	3301      	adds	r3, #1
  402b54:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
  402b58:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
  402b5c:	2b0f      	cmp	r3, #15
  402b5e:	ddf0      	ble.n	402b42 <main+0x92>
	}
	for (int i = 0; i < 16; i++){
  402b60:	2300      	movs	r3, #0
  402b62:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
  402b66:	e00a      	b.n	402b7e <main+0xce>
		bufferB[i] = 0;
  402b68:	4a60      	ldr	r2, [pc, #384]	; (402cec <main+0x23c>)
  402b6a:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
  402b6e:	2100      	movs	r1, #0
  402b70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 16; i++){
  402b74:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
  402b78:	3301      	adds	r3, #1
  402b7a:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
  402b7e:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
  402b82:	2b0f      	cmp	r3, #15
  402b84:	ddf0      	ble.n	402b68 <main+0xb8>
	}
	// final ADC

	while(1) {
		if (flag_but){
  402b86:	4b5a      	ldr	r3, [pc, #360]	; (402cf0 <main+0x240>)
  402b88:	681b      	ldr	r3, [r3, #0]
  402b8a:	2b00      	cmp	r3, #0
  402b8c:	d0fb      	beq.n	402b86 <main+0xd6>
			//usart_put_string(UART3, "OI\n");
			//usart_get_string(UART3, buffer, 1024, 1000);
			//usart_log("main", buffer);
			
			// AFEC
			if(is_conversion_done == true) {
  402b8e:	4b59      	ldr	r3, [pc, #356]	; (402cf4 <main+0x244>)
  402b90:	781b      	ldrb	r3, [r3, #0]
  402b92:	b2db      	uxtb	r3, r3
  402b94:	2b00      	cmp	r3, #0
  402b96:	d0f6      	beq.n	402b86 <main+0xd6>
				is_conversion_done = false;
  402b98:	4b56      	ldr	r3, [pc, #344]	; (402cf4 <main+0x244>)
  402b9a:	2200      	movs	r2, #0
  402b9c:	701a      	strb	r2, [r3, #0]
				make_buffer(g_ul_value);
  402b9e:	4b56      	ldr	r3, [pc, #344]	; (402cf8 <main+0x248>)
  402ba0:	681b      	ldr	r3, [r3, #0]
  402ba2:	4618      	mov	r0, r3
  402ba4:	4b55      	ldr	r3, [pc, #340]	; (402cfc <main+0x24c>)
  402ba6:	4798      	blx	r3
				if (!not_full){
  402ba8:	4b55      	ldr	r3, [pc, #340]	; (402d00 <main+0x250>)
  402baa:	781b      	ldrb	r3, [r3, #0]
  402bac:	b25b      	sxtb	r3, r3
  402bae:	2b00      	cmp	r3, #0
  402bb0:	d124      	bne.n	402bfc <main+0x14c>
					for(uint32_t i = 0; i < 16; i++){
  402bb2:	2300      	movs	r3, #0
  402bb4:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
  402bb8:	e01c      	b.n	402bf4 <main+0x144>
						//dacc_write_conversion_data(DACC_BASE, bufferA[i], DACC_CHANNEL);//temporario
						printf("BufferA : %d \r\n", bufferA[i]);
  402bba:	4a4b      	ldr	r2, [pc, #300]	; (402ce8 <main+0x238>)
  402bbc:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  402bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402bc4:	4619      	mov	r1, r3
  402bc6:	484f      	ldr	r0, [pc, #316]	; (402d04 <main+0x254>)
  402bc8:	4b4f      	ldr	r3, [pc, #316]	; (402d08 <main+0x258>)
  402bca:	4798      	blx	r3
						sprintf(buffer, "flag before %d \n", bufferA[i]);
  402bcc:	4a46      	ldr	r2, [pc, #280]	; (402ce8 <main+0x238>)
  402bce:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  402bd2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  402bd6:	463b      	mov	r3, r7
  402bd8:	494c      	ldr	r1, [pc, #304]	; (402d0c <main+0x25c>)
  402bda:	4618      	mov	r0, r3
  402bdc:	4b4c      	ldr	r3, [pc, #304]	; (402d10 <main+0x260>)
  402bde:	4798      	blx	r3
						usart_put_string(USART1, buffer);
  402be0:	463b      	mov	r3, r7
  402be2:	4619      	mov	r1, r3
  402be4:	4831      	ldr	r0, [pc, #196]	; (402cac <main+0x1fc>)
  402be6:	4b32      	ldr	r3, [pc, #200]	; (402cb0 <main+0x200>)
  402be8:	4798      	blx	r3
					for(uint32_t i = 0; i < 16; i++){
  402bea:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  402bee:	3301      	adds	r3, #1
  402bf0:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
  402bf4:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
  402bf8:	2b0f      	cmp	r3, #15
  402bfa:	d9de      	bls.n	402bba <main+0x10a>
					}
				}
						
				if(full_B){
  402bfc:	4b45      	ldr	r3, [pc, #276]	; (402d14 <main+0x264>)
  402bfe:	781b      	ldrb	r3, [r3, #0]
  402c00:	b25b      	sxtb	r3, r3
  402c02:	2b00      	cmp	r3, #0
  402c04:	d024      	beq.n	402c50 <main+0x1a0>
					for(uint32_t i = 0; i < 16; i++){
  402c06:	2300      	movs	r3, #0
  402c08:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
  402c0c:	e01c      	b.n	402c48 <main+0x198>
						//dacc_write_conversion_data(DACC_BASE, bufferB[i], DACC_CHANNEL);//temporario
						printf("BufferB : %d \r\n", bufferB[i]);
  402c0e:	4a37      	ldr	r2, [pc, #220]	; (402cec <main+0x23c>)
  402c10:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  402c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402c18:	4619      	mov	r1, r3
  402c1a:	483f      	ldr	r0, [pc, #252]	; (402d18 <main+0x268>)
  402c1c:	4b3a      	ldr	r3, [pc, #232]	; (402d08 <main+0x258>)
  402c1e:	4798      	blx	r3
						sprintf(buffer, "flag before %d \n", bufferB[i]);
  402c20:	4a32      	ldr	r2, [pc, #200]	; (402cec <main+0x23c>)
  402c22:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  402c26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  402c2a:	463b      	mov	r3, r7
  402c2c:	4937      	ldr	r1, [pc, #220]	; (402d0c <main+0x25c>)
  402c2e:	4618      	mov	r0, r3
  402c30:	4b37      	ldr	r3, [pc, #220]	; (402d10 <main+0x260>)
  402c32:	4798      	blx	r3
						usart_put_string(USART1, buffer);
  402c34:	463b      	mov	r3, r7
  402c36:	4619      	mov	r1, r3
  402c38:	481c      	ldr	r0, [pc, #112]	; (402cac <main+0x1fc>)
  402c3a:	4b1d      	ldr	r3, [pc, #116]	; (402cb0 <main+0x200>)
  402c3c:	4798      	blx	r3
					for(uint32_t i = 0; i < 16; i++){
  402c3e:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  402c42:	3301      	adds	r3, #1
  402c44:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
  402c48:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
  402c4c:	2b0f      	cmp	r3, #15
  402c4e:	d9de      	bls.n	402c0e <main+0x15e>
					}
				}
				//printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
						
				//afec_start_software_conversion(AFEC0);
				delay_ms(1);
  402c50:	4b11      	ldr	r3, [pc, #68]	; (402c98 <main+0x1e8>)
  402c52:	4798      	blx	r3
  402c54:	4603      	mov	r3, r0
  402c56:	f04f 0400 	mov.w	r4, #0
  402c5a:	f241 712b 	movw	r1, #5931	; 0x172b
  402c5e:	f04f 0200 	mov.w	r2, #0
  402c62:	eb13 0b01 	adds.w	fp, r3, r1
  402c66:	eb44 0c02 	adc.w	ip, r4, r2
  402c6a:	4658      	mov	r0, fp
  402c6c:	4661      	mov	r1, ip
  402c6e:	4c2b      	ldr	r4, [pc, #172]	; (402d1c <main+0x26c>)
  402c70:	f241 722c 	movw	r2, #5932	; 0x172c
  402c74:	f04f 0300 	mov.w	r3, #0
  402c78:	47a0      	blx	r4
  402c7a:	4603      	mov	r3, r0
  402c7c:	460c      	mov	r4, r1
  402c7e:	4618      	mov	r0, r3
  402c80:	4b27      	ldr	r3, [pc, #156]	; (402d20 <main+0x270>)
  402c82:	4798      	blx	r3
		if (flag_but){
  402c84:	e77f      	b.n	402b86 <main+0xd6>
  402c86:	bf00      	nop
  402c88:	00401785 	.word	0x00401785
  402c8c:	00401351 	.word	0x00401351
  402c90:	00402575 	.word	0x00402575
  402c94:	400e1850 	.word	0x400e1850
  402c98:	00402531 	.word	0x00402531
  402c9c:	10624dd3 	.word	0x10624dd3
  402ca0:	0040232d 	.word	0x0040232d
  402ca4:	00402a69 	.word	0x00402a69
  402ca8:	00409108 	.word	0x00409108
  402cac:	40028000 	.word	0x40028000
  402cb0:	00402a3d 	.word	0x00402a3d
  402cb4:	0040911c 	.word	0x0040911c
  402cb8:	20400a54 	.word	0x20400a54
  402cbc:	00402829 	.word	0x00402829
  402cc0:	00409134 	.word	0x00409134
  402cc4:	004031e5 	.word	0x004031e5
  402cc8:	4000c000 	.word	0x4000c000
  402ccc:	004028e9 	.word	0x004028e9
  402cd0:	00401e09 	.word	0x00401e09
  402cd4:	400e0e00 	.word	0x400e0e00
  402cd8:	00401969 	.word	0x00401969
  402cdc:	00401859 	.word	0x00401859
  402ce0:	4003c000 	.word	0x4003c000
  402ce4:	004023d1 	.word	0x004023d1
  402ce8:	20400b88 	.word	0x20400b88
  402cec:	20400b44 	.word	0x20400b44
  402cf0:	20400a58 	.word	0x20400a58
  402cf4:	20400a5c 	.word	0x20400a5c
  402cf8:	20400a60 	.word	0x20400a60
  402cfc:	00402791 	.word	0x00402791
  402d00:	20400010 	.word	0x20400010
  402d04:	00409194 	.word	0x00409194
  402d08:	00403085 	.word	0x00403085
  402d0c:	004091a4 	.word	0x004091a4
  402d10:	004031f5 	.word	0x004031f5
  402d14:	20400a6c 	.word	0x20400a6c
  402d18:	004091b8 	.word	0x004091b8
  402d1c:	00402d25 	.word	0x00402d25
  402d20:	20400001 	.word	0x20400001

00402d24 <__aeabi_uldivmod>:
  402d24:	b953      	cbnz	r3, 402d3c <__aeabi_uldivmod+0x18>
  402d26:	b94a      	cbnz	r2, 402d3c <__aeabi_uldivmod+0x18>
  402d28:	2900      	cmp	r1, #0
  402d2a:	bf08      	it	eq
  402d2c:	2800      	cmpeq	r0, #0
  402d2e:	bf1c      	itt	ne
  402d30:	f04f 31ff 	movne.w	r1, #4294967295
  402d34:	f04f 30ff 	movne.w	r0, #4294967295
  402d38:	f000 b97a 	b.w	403030 <__aeabi_idiv0>
  402d3c:	f1ad 0c08 	sub.w	ip, sp, #8
  402d40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402d44:	f000 f806 	bl	402d54 <__udivmoddi4>
  402d48:	f8dd e004 	ldr.w	lr, [sp, #4]
  402d4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402d50:	b004      	add	sp, #16
  402d52:	4770      	bx	lr

00402d54 <__udivmoddi4>:
  402d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402d58:	468c      	mov	ip, r1
  402d5a:	460d      	mov	r5, r1
  402d5c:	4604      	mov	r4, r0
  402d5e:	9e08      	ldr	r6, [sp, #32]
  402d60:	2b00      	cmp	r3, #0
  402d62:	d151      	bne.n	402e08 <__udivmoddi4+0xb4>
  402d64:	428a      	cmp	r2, r1
  402d66:	4617      	mov	r7, r2
  402d68:	d96d      	bls.n	402e46 <__udivmoddi4+0xf2>
  402d6a:	fab2 fe82 	clz	lr, r2
  402d6e:	f1be 0f00 	cmp.w	lr, #0
  402d72:	d00b      	beq.n	402d8c <__udivmoddi4+0x38>
  402d74:	f1ce 0c20 	rsb	ip, lr, #32
  402d78:	fa01 f50e 	lsl.w	r5, r1, lr
  402d7c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402d80:	fa02 f70e 	lsl.w	r7, r2, lr
  402d84:	ea4c 0c05 	orr.w	ip, ip, r5
  402d88:	fa00 f40e 	lsl.w	r4, r0, lr
  402d8c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402d90:	0c25      	lsrs	r5, r4, #16
  402d92:	fbbc f8fa 	udiv	r8, ip, sl
  402d96:	fa1f f987 	uxth.w	r9, r7
  402d9a:	fb0a cc18 	mls	ip, sl, r8, ip
  402d9e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402da2:	fb08 f309 	mul.w	r3, r8, r9
  402da6:	42ab      	cmp	r3, r5
  402da8:	d90a      	bls.n	402dc0 <__udivmoddi4+0x6c>
  402daa:	19ed      	adds	r5, r5, r7
  402dac:	f108 32ff 	add.w	r2, r8, #4294967295
  402db0:	f080 8123 	bcs.w	402ffa <__udivmoddi4+0x2a6>
  402db4:	42ab      	cmp	r3, r5
  402db6:	f240 8120 	bls.w	402ffa <__udivmoddi4+0x2a6>
  402dba:	f1a8 0802 	sub.w	r8, r8, #2
  402dbe:	443d      	add	r5, r7
  402dc0:	1aed      	subs	r5, r5, r3
  402dc2:	b2a4      	uxth	r4, r4
  402dc4:	fbb5 f0fa 	udiv	r0, r5, sl
  402dc8:	fb0a 5510 	mls	r5, sl, r0, r5
  402dcc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402dd0:	fb00 f909 	mul.w	r9, r0, r9
  402dd4:	45a1      	cmp	r9, r4
  402dd6:	d909      	bls.n	402dec <__udivmoddi4+0x98>
  402dd8:	19e4      	adds	r4, r4, r7
  402dda:	f100 33ff 	add.w	r3, r0, #4294967295
  402dde:	f080 810a 	bcs.w	402ff6 <__udivmoddi4+0x2a2>
  402de2:	45a1      	cmp	r9, r4
  402de4:	f240 8107 	bls.w	402ff6 <__udivmoddi4+0x2a2>
  402de8:	3802      	subs	r0, #2
  402dea:	443c      	add	r4, r7
  402dec:	eba4 0409 	sub.w	r4, r4, r9
  402df0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402df4:	2100      	movs	r1, #0
  402df6:	2e00      	cmp	r6, #0
  402df8:	d061      	beq.n	402ebe <__udivmoddi4+0x16a>
  402dfa:	fa24 f40e 	lsr.w	r4, r4, lr
  402dfe:	2300      	movs	r3, #0
  402e00:	6034      	str	r4, [r6, #0]
  402e02:	6073      	str	r3, [r6, #4]
  402e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e08:	428b      	cmp	r3, r1
  402e0a:	d907      	bls.n	402e1c <__udivmoddi4+0xc8>
  402e0c:	2e00      	cmp	r6, #0
  402e0e:	d054      	beq.n	402eba <__udivmoddi4+0x166>
  402e10:	2100      	movs	r1, #0
  402e12:	e886 0021 	stmia.w	r6, {r0, r5}
  402e16:	4608      	mov	r0, r1
  402e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e1c:	fab3 f183 	clz	r1, r3
  402e20:	2900      	cmp	r1, #0
  402e22:	f040 808e 	bne.w	402f42 <__udivmoddi4+0x1ee>
  402e26:	42ab      	cmp	r3, r5
  402e28:	d302      	bcc.n	402e30 <__udivmoddi4+0xdc>
  402e2a:	4282      	cmp	r2, r0
  402e2c:	f200 80fa 	bhi.w	403024 <__udivmoddi4+0x2d0>
  402e30:	1a84      	subs	r4, r0, r2
  402e32:	eb65 0503 	sbc.w	r5, r5, r3
  402e36:	2001      	movs	r0, #1
  402e38:	46ac      	mov	ip, r5
  402e3a:	2e00      	cmp	r6, #0
  402e3c:	d03f      	beq.n	402ebe <__udivmoddi4+0x16a>
  402e3e:	e886 1010 	stmia.w	r6, {r4, ip}
  402e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e46:	b912      	cbnz	r2, 402e4e <__udivmoddi4+0xfa>
  402e48:	2701      	movs	r7, #1
  402e4a:	fbb7 f7f2 	udiv	r7, r7, r2
  402e4e:	fab7 fe87 	clz	lr, r7
  402e52:	f1be 0f00 	cmp.w	lr, #0
  402e56:	d134      	bne.n	402ec2 <__udivmoddi4+0x16e>
  402e58:	1beb      	subs	r3, r5, r7
  402e5a:	0c3a      	lsrs	r2, r7, #16
  402e5c:	fa1f fc87 	uxth.w	ip, r7
  402e60:	2101      	movs	r1, #1
  402e62:	fbb3 f8f2 	udiv	r8, r3, r2
  402e66:	0c25      	lsrs	r5, r4, #16
  402e68:	fb02 3318 	mls	r3, r2, r8, r3
  402e6c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402e70:	fb0c f308 	mul.w	r3, ip, r8
  402e74:	42ab      	cmp	r3, r5
  402e76:	d907      	bls.n	402e88 <__udivmoddi4+0x134>
  402e78:	19ed      	adds	r5, r5, r7
  402e7a:	f108 30ff 	add.w	r0, r8, #4294967295
  402e7e:	d202      	bcs.n	402e86 <__udivmoddi4+0x132>
  402e80:	42ab      	cmp	r3, r5
  402e82:	f200 80d1 	bhi.w	403028 <__udivmoddi4+0x2d4>
  402e86:	4680      	mov	r8, r0
  402e88:	1aed      	subs	r5, r5, r3
  402e8a:	b2a3      	uxth	r3, r4
  402e8c:	fbb5 f0f2 	udiv	r0, r5, r2
  402e90:	fb02 5510 	mls	r5, r2, r0, r5
  402e94:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402e98:	fb0c fc00 	mul.w	ip, ip, r0
  402e9c:	45a4      	cmp	ip, r4
  402e9e:	d907      	bls.n	402eb0 <__udivmoddi4+0x15c>
  402ea0:	19e4      	adds	r4, r4, r7
  402ea2:	f100 33ff 	add.w	r3, r0, #4294967295
  402ea6:	d202      	bcs.n	402eae <__udivmoddi4+0x15a>
  402ea8:	45a4      	cmp	ip, r4
  402eaa:	f200 80b8 	bhi.w	40301e <__udivmoddi4+0x2ca>
  402eae:	4618      	mov	r0, r3
  402eb0:	eba4 040c 	sub.w	r4, r4, ip
  402eb4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402eb8:	e79d      	b.n	402df6 <__udivmoddi4+0xa2>
  402eba:	4631      	mov	r1, r6
  402ebc:	4630      	mov	r0, r6
  402ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ec2:	f1ce 0420 	rsb	r4, lr, #32
  402ec6:	fa05 f30e 	lsl.w	r3, r5, lr
  402eca:	fa07 f70e 	lsl.w	r7, r7, lr
  402ece:	fa20 f804 	lsr.w	r8, r0, r4
  402ed2:	0c3a      	lsrs	r2, r7, #16
  402ed4:	fa25 f404 	lsr.w	r4, r5, r4
  402ed8:	ea48 0803 	orr.w	r8, r8, r3
  402edc:	fbb4 f1f2 	udiv	r1, r4, r2
  402ee0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402ee4:	fb02 4411 	mls	r4, r2, r1, r4
  402ee8:	fa1f fc87 	uxth.w	ip, r7
  402eec:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402ef0:	fb01 f30c 	mul.w	r3, r1, ip
  402ef4:	42ab      	cmp	r3, r5
  402ef6:	fa00 f40e 	lsl.w	r4, r0, lr
  402efa:	d909      	bls.n	402f10 <__udivmoddi4+0x1bc>
  402efc:	19ed      	adds	r5, r5, r7
  402efe:	f101 30ff 	add.w	r0, r1, #4294967295
  402f02:	f080 808a 	bcs.w	40301a <__udivmoddi4+0x2c6>
  402f06:	42ab      	cmp	r3, r5
  402f08:	f240 8087 	bls.w	40301a <__udivmoddi4+0x2c6>
  402f0c:	3902      	subs	r1, #2
  402f0e:	443d      	add	r5, r7
  402f10:	1aeb      	subs	r3, r5, r3
  402f12:	fa1f f588 	uxth.w	r5, r8
  402f16:	fbb3 f0f2 	udiv	r0, r3, r2
  402f1a:	fb02 3310 	mls	r3, r2, r0, r3
  402f1e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402f22:	fb00 f30c 	mul.w	r3, r0, ip
  402f26:	42ab      	cmp	r3, r5
  402f28:	d907      	bls.n	402f3a <__udivmoddi4+0x1e6>
  402f2a:	19ed      	adds	r5, r5, r7
  402f2c:	f100 38ff 	add.w	r8, r0, #4294967295
  402f30:	d26f      	bcs.n	403012 <__udivmoddi4+0x2be>
  402f32:	42ab      	cmp	r3, r5
  402f34:	d96d      	bls.n	403012 <__udivmoddi4+0x2be>
  402f36:	3802      	subs	r0, #2
  402f38:	443d      	add	r5, r7
  402f3a:	1aeb      	subs	r3, r5, r3
  402f3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402f40:	e78f      	b.n	402e62 <__udivmoddi4+0x10e>
  402f42:	f1c1 0720 	rsb	r7, r1, #32
  402f46:	fa22 f807 	lsr.w	r8, r2, r7
  402f4a:	408b      	lsls	r3, r1
  402f4c:	fa05 f401 	lsl.w	r4, r5, r1
  402f50:	ea48 0303 	orr.w	r3, r8, r3
  402f54:	fa20 fe07 	lsr.w	lr, r0, r7
  402f58:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402f5c:	40fd      	lsrs	r5, r7
  402f5e:	ea4e 0e04 	orr.w	lr, lr, r4
  402f62:	fbb5 f9fc 	udiv	r9, r5, ip
  402f66:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402f6a:	fb0c 5519 	mls	r5, ip, r9, r5
  402f6e:	fa1f f883 	uxth.w	r8, r3
  402f72:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402f76:	fb09 f408 	mul.w	r4, r9, r8
  402f7a:	42ac      	cmp	r4, r5
  402f7c:	fa02 f201 	lsl.w	r2, r2, r1
  402f80:	fa00 fa01 	lsl.w	sl, r0, r1
  402f84:	d908      	bls.n	402f98 <__udivmoddi4+0x244>
  402f86:	18ed      	adds	r5, r5, r3
  402f88:	f109 30ff 	add.w	r0, r9, #4294967295
  402f8c:	d243      	bcs.n	403016 <__udivmoddi4+0x2c2>
  402f8e:	42ac      	cmp	r4, r5
  402f90:	d941      	bls.n	403016 <__udivmoddi4+0x2c2>
  402f92:	f1a9 0902 	sub.w	r9, r9, #2
  402f96:	441d      	add	r5, r3
  402f98:	1b2d      	subs	r5, r5, r4
  402f9a:	fa1f fe8e 	uxth.w	lr, lr
  402f9e:	fbb5 f0fc 	udiv	r0, r5, ip
  402fa2:	fb0c 5510 	mls	r5, ip, r0, r5
  402fa6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402faa:	fb00 f808 	mul.w	r8, r0, r8
  402fae:	45a0      	cmp	r8, r4
  402fb0:	d907      	bls.n	402fc2 <__udivmoddi4+0x26e>
  402fb2:	18e4      	adds	r4, r4, r3
  402fb4:	f100 35ff 	add.w	r5, r0, #4294967295
  402fb8:	d229      	bcs.n	40300e <__udivmoddi4+0x2ba>
  402fba:	45a0      	cmp	r8, r4
  402fbc:	d927      	bls.n	40300e <__udivmoddi4+0x2ba>
  402fbe:	3802      	subs	r0, #2
  402fc0:	441c      	add	r4, r3
  402fc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402fc6:	eba4 0408 	sub.w	r4, r4, r8
  402fca:	fba0 8902 	umull	r8, r9, r0, r2
  402fce:	454c      	cmp	r4, r9
  402fd0:	46c6      	mov	lr, r8
  402fd2:	464d      	mov	r5, r9
  402fd4:	d315      	bcc.n	403002 <__udivmoddi4+0x2ae>
  402fd6:	d012      	beq.n	402ffe <__udivmoddi4+0x2aa>
  402fd8:	b156      	cbz	r6, 402ff0 <__udivmoddi4+0x29c>
  402fda:	ebba 030e 	subs.w	r3, sl, lr
  402fde:	eb64 0405 	sbc.w	r4, r4, r5
  402fe2:	fa04 f707 	lsl.w	r7, r4, r7
  402fe6:	40cb      	lsrs	r3, r1
  402fe8:	431f      	orrs	r7, r3
  402fea:	40cc      	lsrs	r4, r1
  402fec:	6037      	str	r7, [r6, #0]
  402fee:	6074      	str	r4, [r6, #4]
  402ff0:	2100      	movs	r1, #0
  402ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ff6:	4618      	mov	r0, r3
  402ff8:	e6f8      	b.n	402dec <__udivmoddi4+0x98>
  402ffa:	4690      	mov	r8, r2
  402ffc:	e6e0      	b.n	402dc0 <__udivmoddi4+0x6c>
  402ffe:	45c2      	cmp	sl, r8
  403000:	d2ea      	bcs.n	402fd8 <__udivmoddi4+0x284>
  403002:	ebb8 0e02 	subs.w	lr, r8, r2
  403006:	eb69 0503 	sbc.w	r5, r9, r3
  40300a:	3801      	subs	r0, #1
  40300c:	e7e4      	b.n	402fd8 <__udivmoddi4+0x284>
  40300e:	4628      	mov	r0, r5
  403010:	e7d7      	b.n	402fc2 <__udivmoddi4+0x26e>
  403012:	4640      	mov	r0, r8
  403014:	e791      	b.n	402f3a <__udivmoddi4+0x1e6>
  403016:	4681      	mov	r9, r0
  403018:	e7be      	b.n	402f98 <__udivmoddi4+0x244>
  40301a:	4601      	mov	r1, r0
  40301c:	e778      	b.n	402f10 <__udivmoddi4+0x1bc>
  40301e:	3802      	subs	r0, #2
  403020:	443c      	add	r4, r7
  403022:	e745      	b.n	402eb0 <__udivmoddi4+0x15c>
  403024:	4608      	mov	r0, r1
  403026:	e708      	b.n	402e3a <__udivmoddi4+0xe6>
  403028:	f1a8 0802 	sub.w	r8, r8, #2
  40302c:	443d      	add	r5, r7
  40302e:	e72b      	b.n	402e88 <__udivmoddi4+0x134>

00403030 <__aeabi_idiv0>:
  403030:	4770      	bx	lr
  403032:	bf00      	nop

00403034 <__libc_init_array>:
  403034:	b570      	push	{r4, r5, r6, lr}
  403036:	4e0f      	ldr	r6, [pc, #60]	; (403074 <__libc_init_array+0x40>)
  403038:	4d0f      	ldr	r5, [pc, #60]	; (403078 <__libc_init_array+0x44>)
  40303a:	1b76      	subs	r6, r6, r5
  40303c:	10b6      	asrs	r6, r6, #2
  40303e:	bf18      	it	ne
  403040:	2400      	movne	r4, #0
  403042:	d005      	beq.n	403050 <__libc_init_array+0x1c>
  403044:	3401      	adds	r4, #1
  403046:	f855 3b04 	ldr.w	r3, [r5], #4
  40304a:	4798      	blx	r3
  40304c:	42a6      	cmp	r6, r4
  40304e:	d1f9      	bne.n	403044 <__libc_init_array+0x10>
  403050:	4e0a      	ldr	r6, [pc, #40]	; (40307c <__libc_init_array+0x48>)
  403052:	4d0b      	ldr	r5, [pc, #44]	; (403080 <__libc_init_array+0x4c>)
  403054:	1b76      	subs	r6, r6, r5
  403056:	f006 fa73 	bl	409540 <_init>
  40305a:	10b6      	asrs	r6, r6, #2
  40305c:	bf18      	it	ne
  40305e:	2400      	movne	r4, #0
  403060:	d006      	beq.n	403070 <__libc_init_array+0x3c>
  403062:	3401      	adds	r4, #1
  403064:	f855 3b04 	ldr.w	r3, [r5], #4
  403068:	4798      	blx	r3
  40306a:	42a6      	cmp	r6, r4
  40306c:	d1f9      	bne.n	403062 <__libc_init_array+0x2e>
  40306e:	bd70      	pop	{r4, r5, r6, pc}
  403070:	bd70      	pop	{r4, r5, r6, pc}
  403072:	bf00      	nop
  403074:	0040954c 	.word	0x0040954c
  403078:	0040954c 	.word	0x0040954c
  40307c:	00409554 	.word	0x00409554
  403080:	0040954c 	.word	0x0040954c

00403084 <iprintf>:
  403084:	b40f      	push	{r0, r1, r2, r3}
  403086:	b500      	push	{lr}
  403088:	4907      	ldr	r1, [pc, #28]	; (4030a8 <iprintf+0x24>)
  40308a:	b083      	sub	sp, #12
  40308c:	ab04      	add	r3, sp, #16
  40308e:	6808      	ldr	r0, [r1, #0]
  403090:	f853 2b04 	ldr.w	r2, [r3], #4
  403094:	6881      	ldr	r1, [r0, #8]
  403096:	9301      	str	r3, [sp, #4]
  403098:	f001 fbae 	bl	4047f8 <_vfiprintf_r>
  40309c:	b003      	add	sp, #12
  40309e:	f85d eb04 	ldr.w	lr, [sp], #4
  4030a2:	b004      	add	sp, #16
  4030a4:	4770      	bx	lr
  4030a6:	bf00      	nop
  4030a8:	20400014 	.word	0x20400014

004030ac <memset>:
  4030ac:	b470      	push	{r4, r5, r6}
  4030ae:	0786      	lsls	r6, r0, #30
  4030b0:	d046      	beq.n	403140 <memset+0x94>
  4030b2:	1e54      	subs	r4, r2, #1
  4030b4:	2a00      	cmp	r2, #0
  4030b6:	d041      	beq.n	40313c <memset+0x90>
  4030b8:	b2ca      	uxtb	r2, r1
  4030ba:	4603      	mov	r3, r0
  4030bc:	e002      	b.n	4030c4 <memset+0x18>
  4030be:	f114 34ff 	adds.w	r4, r4, #4294967295
  4030c2:	d33b      	bcc.n	40313c <memset+0x90>
  4030c4:	f803 2b01 	strb.w	r2, [r3], #1
  4030c8:	079d      	lsls	r5, r3, #30
  4030ca:	d1f8      	bne.n	4030be <memset+0x12>
  4030cc:	2c03      	cmp	r4, #3
  4030ce:	d92e      	bls.n	40312e <memset+0x82>
  4030d0:	b2cd      	uxtb	r5, r1
  4030d2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4030d6:	2c0f      	cmp	r4, #15
  4030d8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4030dc:	d919      	bls.n	403112 <memset+0x66>
  4030de:	f103 0210 	add.w	r2, r3, #16
  4030e2:	4626      	mov	r6, r4
  4030e4:	3e10      	subs	r6, #16
  4030e6:	2e0f      	cmp	r6, #15
  4030e8:	f842 5c10 	str.w	r5, [r2, #-16]
  4030ec:	f842 5c0c 	str.w	r5, [r2, #-12]
  4030f0:	f842 5c08 	str.w	r5, [r2, #-8]
  4030f4:	f842 5c04 	str.w	r5, [r2, #-4]
  4030f8:	f102 0210 	add.w	r2, r2, #16
  4030fc:	d8f2      	bhi.n	4030e4 <memset+0x38>
  4030fe:	f1a4 0210 	sub.w	r2, r4, #16
  403102:	f022 020f 	bic.w	r2, r2, #15
  403106:	f004 040f 	and.w	r4, r4, #15
  40310a:	3210      	adds	r2, #16
  40310c:	2c03      	cmp	r4, #3
  40310e:	4413      	add	r3, r2
  403110:	d90d      	bls.n	40312e <memset+0x82>
  403112:	461e      	mov	r6, r3
  403114:	4622      	mov	r2, r4
  403116:	3a04      	subs	r2, #4
  403118:	2a03      	cmp	r2, #3
  40311a:	f846 5b04 	str.w	r5, [r6], #4
  40311e:	d8fa      	bhi.n	403116 <memset+0x6a>
  403120:	1f22      	subs	r2, r4, #4
  403122:	f022 0203 	bic.w	r2, r2, #3
  403126:	3204      	adds	r2, #4
  403128:	4413      	add	r3, r2
  40312a:	f004 0403 	and.w	r4, r4, #3
  40312e:	b12c      	cbz	r4, 40313c <memset+0x90>
  403130:	b2c9      	uxtb	r1, r1
  403132:	441c      	add	r4, r3
  403134:	f803 1b01 	strb.w	r1, [r3], #1
  403138:	429c      	cmp	r4, r3
  40313a:	d1fb      	bne.n	403134 <memset+0x88>
  40313c:	bc70      	pop	{r4, r5, r6}
  40313e:	4770      	bx	lr
  403140:	4614      	mov	r4, r2
  403142:	4603      	mov	r3, r0
  403144:	e7c2      	b.n	4030cc <memset+0x20>
  403146:	bf00      	nop

00403148 <_puts_r>:
  403148:	b5f0      	push	{r4, r5, r6, r7, lr}
  40314a:	4605      	mov	r5, r0
  40314c:	b089      	sub	sp, #36	; 0x24
  40314e:	4608      	mov	r0, r1
  403150:	460c      	mov	r4, r1
  403152:	f000 f875 	bl	403240 <strlen>
  403156:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403158:	4f21      	ldr	r7, [pc, #132]	; (4031e0 <_puts_r+0x98>)
  40315a:	9404      	str	r4, [sp, #16]
  40315c:	2601      	movs	r6, #1
  40315e:	1c44      	adds	r4, r0, #1
  403160:	a904      	add	r1, sp, #16
  403162:	2202      	movs	r2, #2
  403164:	9403      	str	r4, [sp, #12]
  403166:	9005      	str	r0, [sp, #20]
  403168:	68ac      	ldr	r4, [r5, #8]
  40316a:	9706      	str	r7, [sp, #24]
  40316c:	9607      	str	r6, [sp, #28]
  40316e:	9101      	str	r1, [sp, #4]
  403170:	9202      	str	r2, [sp, #8]
  403172:	b353      	cbz	r3, 4031ca <_puts_r+0x82>
  403174:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403176:	f013 0f01 	tst.w	r3, #1
  40317a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40317e:	b29a      	uxth	r2, r3
  403180:	d101      	bne.n	403186 <_puts_r+0x3e>
  403182:	0590      	lsls	r0, r2, #22
  403184:	d525      	bpl.n	4031d2 <_puts_r+0x8a>
  403186:	0491      	lsls	r1, r2, #18
  403188:	d406      	bmi.n	403198 <_puts_r+0x50>
  40318a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40318c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403190:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  403194:	81a3      	strh	r3, [r4, #12]
  403196:	6662      	str	r2, [r4, #100]	; 0x64
  403198:	4628      	mov	r0, r5
  40319a:	aa01      	add	r2, sp, #4
  40319c:	4621      	mov	r1, r4
  40319e:	f003 fced 	bl	406b7c <__sfvwrite_r>
  4031a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4031a4:	2800      	cmp	r0, #0
  4031a6:	bf0c      	ite	eq
  4031a8:	250a      	moveq	r5, #10
  4031aa:	f04f 35ff 	movne.w	r5, #4294967295
  4031ae:	07da      	lsls	r2, r3, #31
  4031b0:	d402      	bmi.n	4031b8 <_puts_r+0x70>
  4031b2:	89a3      	ldrh	r3, [r4, #12]
  4031b4:	059b      	lsls	r3, r3, #22
  4031b6:	d502      	bpl.n	4031be <_puts_r+0x76>
  4031b8:	4628      	mov	r0, r5
  4031ba:	b009      	add	sp, #36	; 0x24
  4031bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031be:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4031c0:	f003 fea0 	bl	406f04 <__retarget_lock_release_recursive>
  4031c4:	4628      	mov	r0, r5
  4031c6:	b009      	add	sp, #36	; 0x24
  4031c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031ca:	4628      	mov	r0, r5
  4031cc:	f003 faca 	bl	406764 <__sinit>
  4031d0:	e7d0      	b.n	403174 <_puts_r+0x2c>
  4031d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4031d4:	f003 fe94 	bl	406f00 <__retarget_lock_acquire_recursive>
  4031d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031dc:	b29a      	uxth	r2, r3
  4031de:	e7d2      	b.n	403186 <_puts_r+0x3e>
  4031e0:	00409294 	.word	0x00409294

004031e4 <puts>:
  4031e4:	4b02      	ldr	r3, [pc, #8]	; (4031f0 <puts+0xc>)
  4031e6:	4601      	mov	r1, r0
  4031e8:	6818      	ldr	r0, [r3, #0]
  4031ea:	f7ff bfad 	b.w	403148 <_puts_r>
  4031ee:	bf00      	nop
  4031f0:	20400014 	.word	0x20400014

004031f4 <sprintf>:
  4031f4:	b40e      	push	{r1, r2, r3}
  4031f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4031f8:	b09c      	sub	sp, #112	; 0x70
  4031fa:	ab21      	add	r3, sp, #132	; 0x84
  4031fc:	490f      	ldr	r1, [pc, #60]	; (40323c <sprintf+0x48>)
  4031fe:	f853 2b04 	ldr.w	r2, [r3], #4
  403202:	9301      	str	r3, [sp, #4]
  403204:	4605      	mov	r5, r0
  403206:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40320a:	6808      	ldr	r0, [r1, #0]
  40320c:	9502      	str	r5, [sp, #8]
  40320e:	f44f 7702 	mov.w	r7, #520	; 0x208
  403212:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403216:	a902      	add	r1, sp, #8
  403218:	9506      	str	r5, [sp, #24]
  40321a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40321e:	9404      	str	r4, [sp, #16]
  403220:	9407      	str	r4, [sp, #28]
  403222:	f8ad 6016 	strh.w	r6, [sp, #22]
  403226:	f000 f879 	bl	40331c <_svfprintf_r>
  40322a:	9b02      	ldr	r3, [sp, #8]
  40322c:	2200      	movs	r2, #0
  40322e:	701a      	strb	r2, [r3, #0]
  403230:	b01c      	add	sp, #112	; 0x70
  403232:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403236:	b003      	add	sp, #12
  403238:	4770      	bx	lr
  40323a:	bf00      	nop
  40323c:	20400014 	.word	0x20400014

00403240 <strlen>:
  403240:	f890 f000 	pld	[r0]
  403244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403248:	f020 0107 	bic.w	r1, r0, #7
  40324c:	f06f 0c00 	mvn.w	ip, #0
  403250:	f010 0407 	ands.w	r4, r0, #7
  403254:	f891 f020 	pld	[r1, #32]
  403258:	f040 8049 	bne.w	4032ee <strlen+0xae>
  40325c:	f04f 0400 	mov.w	r4, #0
  403260:	f06f 0007 	mvn.w	r0, #7
  403264:	e9d1 2300 	ldrd	r2, r3, [r1]
  403268:	f891 f040 	pld	[r1, #64]	; 0x40
  40326c:	f100 0008 	add.w	r0, r0, #8
  403270:	fa82 f24c 	uadd8	r2, r2, ip
  403274:	faa4 f28c 	sel	r2, r4, ip
  403278:	fa83 f34c 	uadd8	r3, r3, ip
  40327c:	faa2 f38c 	sel	r3, r2, ip
  403280:	bb4b      	cbnz	r3, 4032d6 <strlen+0x96>
  403282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403286:	fa82 f24c 	uadd8	r2, r2, ip
  40328a:	f100 0008 	add.w	r0, r0, #8
  40328e:	faa4 f28c 	sel	r2, r4, ip
  403292:	fa83 f34c 	uadd8	r3, r3, ip
  403296:	faa2 f38c 	sel	r3, r2, ip
  40329a:	b9e3      	cbnz	r3, 4032d6 <strlen+0x96>
  40329c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4032a0:	fa82 f24c 	uadd8	r2, r2, ip
  4032a4:	f100 0008 	add.w	r0, r0, #8
  4032a8:	faa4 f28c 	sel	r2, r4, ip
  4032ac:	fa83 f34c 	uadd8	r3, r3, ip
  4032b0:	faa2 f38c 	sel	r3, r2, ip
  4032b4:	b97b      	cbnz	r3, 4032d6 <strlen+0x96>
  4032b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4032ba:	f101 0120 	add.w	r1, r1, #32
  4032be:	fa82 f24c 	uadd8	r2, r2, ip
  4032c2:	f100 0008 	add.w	r0, r0, #8
  4032c6:	faa4 f28c 	sel	r2, r4, ip
  4032ca:	fa83 f34c 	uadd8	r3, r3, ip
  4032ce:	faa2 f38c 	sel	r3, r2, ip
  4032d2:	2b00      	cmp	r3, #0
  4032d4:	d0c6      	beq.n	403264 <strlen+0x24>
  4032d6:	2a00      	cmp	r2, #0
  4032d8:	bf04      	itt	eq
  4032da:	3004      	addeq	r0, #4
  4032dc:	461a      	moveq	r2, r3
  4032de:	ba12      	rev	r2, r2
  4032e0:	fab2 f282 	clz	r2, r2
  4032e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4032e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4032ec:	4770      	bx	lr
  4032ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4032f2:	f004 0503 	and.w	r5, r4, #3
  4032f6:	f1c4 0000 	rsb	r0, r4, #0
  4032fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4032fe:	f014 0f04 	tst.w	r4, #4
  403302:	f891 f040 	pld	[r1, #64]	; 0x40
  403306:	fa0c f505 	lsl.w	r5, ip, r5
  40330a:	ea62 0205 	orn	r2, r2, r5
  40330e:	bf1c      	itt	ne
  403310:	ea63 0305 	ornne	r3, r3, r5
  403314:	4662      	movne	r2, ip
  403316:	f04f 0400 	mov.w	r4, #0
  40331a:	e7a9      	b.n	403270 <strlen+0x30>

0040331c <_svfprintf_r>:
  40331c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403320:	b0c3      	sub	sp, #268	; 0x10c
  403322:	460c      	mov	r4, r1
  403324:	910b      	str	r1, [sp, #44]	; 0x2c
  403326:	4692      	mov	sl, r2
  403328:	930f      	str	r3, [sp, #60]	; 0x3c
  40332a:	900c      	str	r0, [sp, #48]	; 0x30
  40332c:	f003 fdd6 	bl	406edc <_localeconv_r>
  403330:	6803      	ldr	r3, [r0, #0]
  403332:	931a      	str	r3, [sp, #104]	; 0x68
  403334:	4618      	mov	r0, r3
  403336:	f7ff ff83 	bl	403240 <strlen>
  40333a:	89a3      	ldrh	r3, [r4, #12]
  40333c:	9019      	str	r0, [sp, #100]	; 0x64
  40333e:	0619      	lsls	r1, r3, #24
  403340:	d503      	bpl.n	40334a <_svfprintf_r+0x2e>
  403342:	6923      	ldr	r3, [r4, #16]
  403344:	2b00      	cmp	r3, #0
  403346:	f001 8003 	beq.w	404350 <_svfprintf_r+0x1034>
  40334a:	2300      	movs	r3, #0
  40334c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403350:	9313      	str	r3, [sp, #76]	; 0x4c
  403352:	9315      	str	r3, [sp, #84]	; 0x54
  403354:	9314      	str	r3, [sp, #80]	; 0x50
  403356:	9327      	str	r3, [sp, #156]	; 0x9c
  403358:	9326      	str	r3, [sp, #152]	; 0x98
  40335a:	9318      	str	r3, [sp, #96]	; 0x60
  40335c:	931b      	str	r3, [sp, #108]	; 0x6c
  40335e:	9309      	str	r3, [sp, #36]	; 0x24
  403360:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403364:	46c8      	mov	r8, r9
  403366:	9316      	str	r3, [sp, #88]	; 0x58
  403368:	9317      	str	r3, [sp, #92]	; 0x5c
  40336a:	f89a 3000 	ldrb.w	r3, [sl]
  40336e:	4654      	mov	r4, sl
  403370:	b1e3      	cbz	r3, 4033ac <_svfprintf_r+0x90>
  403372:	2b25      	cmp	r3, #37	; 0x25
  403374:	d102      	bne.n	40337c <_svfprintf_r+0x60>
  403376:	e019      	b.n	4033ac <_svfprintf_r+0x90>
  403378:	2b25      	cmp	r3, #37	; 0x25
  40337a:	d003      	beq.n	403384 <_svfprintf_r+0x68>
  40337c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403380:	2b00      	cmp	r3, #0
  403382:	d1f9      	bne.n	403378 <_svfprintf_r+0x5c>
  403384:	eba4 050a 	sub.w	r5, r4, sl
  403388:	b185      	cbz	r5, 4033ac <_svfprintf_r+0x90>
  40338a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40338c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40338e:	f8c8 a000 	str.w	sl, [r8]
  403392:	3301      	adds	r3, #1
  403394:	442a      	add	r2, r5
  403396:	2b07      	cmp	r3, #7
  403398:	f8c8 5004 	str.w	r5, [r8, #4]
  40339c:	9227      	str	r2, [sp, #156]	; 0x9c
  40339e:	9326      	str	r3, [sp, #152]	; 0x98
  4033a0:	dc7f      	bgt.n	4034a2 <_svfprintf_r+0x186>
  4033a2:	f108 0808 	add.w	r8, r8, #8
  4033a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4033a8:	442b      	add	r3, r5
  4033aa:	9309      	str	r3, [sp, #36]	; 0x24
  4033ac:	7823      	ldrb	r3, [r4, #0]
  4033ae:	2b00      	cmp	r3, #0
  4033b0:	d07f      	beq.n	4034b2 <_svfprintf_r+0x196>
  4033b2:	2300      	movs	r3, #0
  4033b4:	461a      	mov	r2, r3
  4033b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4033ba:	4619      	mov	r1, r3
  4033bc:	930d      	str	r3, [sp, #52]	; 0x34
  4033be:	469b      	mov	fp, r3
  4033c0:	f04f 30ff 	mov.w	r0, #4294967295
  4033c4:	7863      	ldrb	r3, [r4, #1]
  4033c6:	900a      	str	r0, [sp, #40]	; 0x28
  4033c8:	f104 0a01 	add.w	sl, r4, #1
  4033cc:	f10a 0a01 	add.w	sl, sl, #1
  4033d0:	f1a3 0020 	sub.w	r0, r3, #32
  4033d4:	2858      	cmp	r0, #88	; 0x58
  4033d6:	f200 83c1 	bhi.w	403b5c <_svfprintf_r+0x840>
  4033da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4033de:	0238      	.short	0x0238
  4033e0:	03bf03bf 	.word	0x03bf03bf
  4033e4:	03bf0240 	.word	0x03bf0240
  4033e8:	03bf03bf 	.word	0x03bf03bf
  4033ec:	03bf03bf 	.word	0x03bf03bf
  4033f0:	024503bf 	.word	0x024503bf
  4033f4:	03bf0203 	.word	0x03bf0203
  4033f8:	026b005d 	.word	0x026b005d
  4033fc:	028603bf 	.word	0x028603bf
  403400:	039d039d 	.word	0x039d039d
  403404:	039d039d 	.word	0x039d039d
  403408:	039d039d 	.word	0x039d039d
  40340c:	039d039d 	.word	0x039d039d
  403410:	03bf039d 	.word	0x03bf039d
  403414:	03bf03bf 	.word	0x03bf03bf
  403418:	03bf03bf 	.word	0x03bf03bf
  40341c:	03bf03bf 	.word	0x03bf03bf
  403420:	03bf03bf 	.word	0x03bf03bf
  403424:	033703bf 	.word	0x033703bf
  403428:	03bf0357 	.word	0x03bf0357
  40342c:	03bf0357 	.word	0x03bf0357
  403430:	03bf03bf 	.word	0x03bf03bf
  403434:	039803bf 	.word	0x039803bf
  403438:	03bf03bf 	.word	0x03bf03bf
  40343c:	03bf03ad 	.word	0x03bf03ad
  403440:	03bf03bf 	.word	0x03bf03bf
  403444:	03bf03bf 	.word	0x03bf03bf
  403448:	03bf0259 	.word	0x03bf0259
  40344c:	031e03bf 	.word	0x031e03bf
  403450:	03bf03bf 	.word	0x03bf03bf
  403454:	03bf03bf 	.word	0x03bf03bf
  403458:	03bf03bf 	.word	0x03bf03bf
  40345c:	03bf03bf 	.word	0x03bf03bf
  403460:	03bf03bf 	.word	0x03bf03bf
  403464:	02db02c6 	.word	0x02db02c6
  403468:	03570357 	.word	0x03570357
  40346c:	028b0357 	.word	0x028b0357
  403470:	03bf02db 	.word	0x03bf02db
  403474:	029003bf 	.word	0x029003bf
  403478:	029d03bf 	.word	0x029d03bf
  40347c:	02b401cc 	.word	0x02b401cc
  403480:	03bf0208 	.word	0x03bf0208
  403484:	03bf01e1 	.word	0x03bf01e1
  403488:	03bf007e 	.word	0x03bf007e
  40348c:	020d03bf 	.word	0x020d03bf
  403490:	980d      	ldr	r0, [sp, #52]	; 0x34
  403492:	930f      	str	r3, [sp, #60]	; 0x3c
  403494:	4240      	negs	r0, r0
  403496:	900d      	str	r0, [sp, #52]	; 0x34
  403498:	f04b 0b04 	orr.w	fp, fp, #4
  40349c:	f89a 3000 	ldrb.w	r3, [sl]
  4034a0:	e794      	b.n	4033cc <_svfprintf_r+0xb0>
  4034a2:	aa25      	add	r2, sp, #148	; 0x94
  4034a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034a8:	f004 fec2 	bl	408230 <__ssprint_r>
  4034ac:	b940      	cbnz	r0, 4034c0 <_svfprintf_r+0x1a4>
  4034ae:	46c8      	mov	r8, r9
  4034b0:	e779      	b.n	4033a6 <_svfprintf_r+0x8a>
  4034b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4034b4:	b123      	cbz	r3, 4034c0 <_svfprintf_r+0x1a4>
  4034b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034ba:	aa25      	add	r2, sp, #148	; 0x94
  4034bc:	f004 feb8 	bl	408230 <__ssprint_r>
  4034c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4034c2:	899b      	ldrh	r3, [r3, #12]
  4034c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4034c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4034ca:	bf18      	it	ne
  4034cc:	f04f 33ff 	movne.w	r3, #4294967295
  4034d0:	9309      	str	r3, [sp, #36]	; 0x24
  4034d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4034d4:	b043      	add	sp, #268	; 0x10c
  4034d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034da:	f01b 0f20 	tst.w	fp, #32
  4034de:	9311      	str	r3, [sp, #68]	; 0x44
  4034e0:	f040 81dd 	bne.w	40389e <_svfprintf_r+0x582>
  4034e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034e6:	f01b 0f10 	tst.w	fp, #16
  4034ea:	4613      	mov	r3, r2
  4034ec:	f040 856e 	bne.w	403fcc <_svfprintf_r+0xcb0>
  4034f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4034f4:	f000 856a 	beq.w	403fcc <_svfprintf_r+0xcb0>
  4034f8:	8814      	ldrh	r4, [r2, #0]
  4034fa:	3204      	adds	r2, #4
  4034fc:	2500      	movs	r5, #0
  4034fe:	2301      	movs	r3, #1
  403500:	920f      	str	r2, [sp, #60]	; 0x3c
  403502:	2700      	movs	r7, #0
  403504:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403508:	990a      	ldr	r1, [sp, #40]	; 0x28
  40350a:	1c4a      	adds	r2, r1, #1
  40350c:	f000 8265 	beq.w	4039da <_svfprintf_r+0x6be>
  403510:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403514:	9207      	str	r2, [sp, #28]
  403516:	ea54 0205 	orrs.w	r2, r4, r5
  40351a:	f040 8264 	bne.w	4039e6 <_svfprintf_r+0x6ca>
  40351e:	2900      	cmp	r1, #0
  403520:	f040 843c 	bne.w	403d9c <_svfprintf_r+0xa80>
  403524:	2b00      	cmp	r3, #0
  403526:	f040 84d7 	bne.w	403ed8 <_svfprintf_r+0xbbc>
  40352a:	f01b 0301 	ands.w	r3, fp, #1
  40352e:	930e      	str	r3, [sp, #56]	; 0x38
  403530:	f000 8604 	beq.w	40413c <_svfprintf_r+0xe20>
  403534:	ae42      	add	r6, sp, #264	; 0x108
  403536:	2330      	movs	r3, #48	; 0x30
  403538:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40353c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40353e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403540:	4293      	cmp	r3, r2
  403542:	bfb8      	it	lt
  403544:	4613      	movlt	r3, r2
  403546:	9308      	str	r3, [sp, #32]
  403548:	2300      	movs	r3, #0
  40354a:	9312      	str	r3, [sp, #72]	; 0x48
  40354c:	b117      	cbz	r7, 403554 <_svfprintf_r+0x238>
  40354e:	9b08      	ldr	r3, [sp, #32]
  403550:	3301      	adds	r3, #1
  403552:	9308      	str	r3, [sp, #32]
  403554:	9b07      	ldr	r3, [sp, #28]
  403556:	f013 0302 	ands.w	r3, r3, #2
  40355a:	9310      	str	r3, [sp, #64]	; 0x40
  40355c:	d002      	beq.n	403564 <_svfprintf_r+0x248>
  40355e:	9b08      	ldr	r3, [sp, #32]
  403560:	3302      	adds	r3, #2
  403562:	9308      	str	r3, [sp, #32]
  403564:	9b07      	ldr	r3, [sp, #28]
  403566:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40356a:	f040 830e 	bne.w	403b8a <_svfprintf_r+0x86e>
  40356e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403570:	9a08      	ldr	r2, [sp, #32]
  403572:	eba3 0b02 	sub.w	fp, r3, r2
  403576:	f1bb 0f00 	cmp.w	fp, #0
  40357a:	f340 8306 	ble.w	403b8a <_svfprintf_r+0x86e>
  40357e:	f1bb 0f10 	cmp.w	fp, #16
  403582:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403584:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403586:	dd29      	ble.n	4035dc <_svfprintf_r+0x2c0>
  403588:	4643      	mov	r3, r8
  40358a:	4621      	mov	r1, r4
  40358c:	46a8      	mov	r8, r5
  40358e:	2710      	movs	r7, #16
  403590:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403592:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403594:	e006      	b.n	4035a4 <_svfprintf_r+0x288>
  403596:	f1ab 0b10 	sub.w	fp, fp, #16
  40359a:	f1bb 0f10 	cmp.w	fp, #16
  40359e:	f103 0308 	add.w	r3, r3, #8
  4035a2:	dd18      	ble.n	4035d6 <_svfprintf_r+0x2ba>
  4035a4:	3201      	adds	r2, #1
  4035a6:	48b7      	ldr	r0, [pc, #732]	; (403884 <_svfprintf_r+0x568>)
  4035a8:	9226      	str	r2, [sp, #152]	; 0x98
  4035aa:	3110      	adds	r1, #16
  4035ac:	2a07      	cmp	r2, #7
  4035ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4035b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4035b4:	ddef      	ble.n	403596 <_svfprintf_r+0x27a>
  4035b6:	aa25      	add	r2, sp, #148	; 0x94
  4035b8:	4629      	mov	r1, r5
  4035ba:	4620      	mov	r0, r4
  4035bc:	f004 fe38 	bl	408230 <__ssprint_r>
  4035c0:	2800      	cmp	r0, #0
  4035c2:	f47f af7d 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4035c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4035ca:	f1bb 0f10 	cmp.w	fp, #16
  4035ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4035d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4035d2:	464b      	mov	r3, r9
  4035d4:	dce6      	bgt.n	4035a4 <_svfprintf_r+0x288>
  4035d6:	4645      	mov	r5, r8
  4035d8:	460c      	mov	r4, r1
  4035da:	4698      	mov	r8, r3
  4035dc:	3201      	adds	r2, #1
  4035de:	4ba9      	ldr	r3, [pc, #676]	; (403884 <_svfprintf_r+0x568>)
  4035e0:	9226      	str	r2, [sp, #152]	; 0x98
  4035e2:	445c      	add	r4, fp
  4035e4:	2a07      	cmp	r2, #7
  4035e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4035e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4035ec:	f300 8498 	bgt.w	403f20 <_svfprintf_r+0xc04>
  4035f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4035f4:	f108 0808 	add.w	r8, r8, #8
  4035f8:	b177      	cbz	r7, 403618 <_svfprintf_r+0x2fc>
  4035fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035fc:	3301      	adds	r3, #1
  4035fe:	3401      	adds	r4, #1
  403600:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403604:	2201      	movs	r2, #1
  403606:	2b07      	cmp	r3, #7
  403608:	9427      	str	r4, [sp, #156]	; 0x9c
  40360a:	9326      	str	r3, [sp, #152]	; 0x98
  40360c:	e888 0006 	stmia.w	r8, {r1, r2}
  403610:	f300 83db 	bgt.w	403dca <_svfprintf_r+0xaae>
  403614:	f108 0808 	add.w	r8, r8, #8
  403618:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40361a:	b16b      	cbz	r3, 403638 <_svfprintf_r+0x31c>
  40361c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40361e:	3301      	adds	r3, #1
  403620:	3402      	adds	r4, #2
  403622:	a91e      	add	r1, sp, #120	; 0x78
  403624:	2202      	movs	r2, #2
  403626:	2b07      	cmp	r3, #7
  403628:	9427      	str	r4, [sp, #156]	; 0x9c
  40362a:	9326      	str	r3, [sp, #152]	; 0x98
  40362c:	e888 0006 	stmia.w	r8, {r1, r2}
  403630:	f300 83d6 	bgt.w	403de0 <_svfprintf_r+0xac4>
  403634:	f108 0808 	add.w	r8, r8, #8
  403638:	2d80      	cmp	r5, #128	; 0x80
  40363a:	f000 8315 	beq.w	403c68 <_svfprintf_r+0x94c>
  40363e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403642:	1a9f      	subs	r7, r3, r2
  403644:	2f00      	cmp	r7, #0
  403646:	dd36      	ble.n	4036b6 <_svfprintf_r+0x39a>
  403648:	2f10      	cmp	r7, #16
  40364a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40364c:	4d8e      	ldr	r5, [pc, #568]	; (403888 <_svfprintf_r+0x56c>)
  40364e:	dd27      	ble.n	4036a0 <_svfprintf_r+0x384>
  403650:	4642      	mov	r2, r8
  403652:	4621      	mov	r1, r4
  403654:	46b0      	mov	r8, r6
  403656:	f04f 0b10 	mov.w	fp, #16
  40365a:	462e      	mov	r6, r5
  40365c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40365e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403660:	e004      	b.n	40366c <_svfprintf_r+0x350>
  403662:	3f10      	subs	r7, #16
  403664:	2f10      	cmp	r7, #16
  403666:	f102 0208 	add.w	r2, r2, #8
  40366a:	dd15      	ble.n	403698 <_svfprintf_r+0x37c>
  40366c:	3301      	adds	r3, #1
  40366e:	3110      	adds	r1, #16
  403670:	2b07      	cmp	r3, #7
  403672:	9127      	str	r1, [sp, #156]	; 0x9c
  403674:	9326      	str	r3, [sp, #152]	; 0x98
  403676:	e882 0840 	stmia.w	r2, {r6, fp}
  40367a:	ddf2      	ble.n	403662 <_svfprintf_r+0x346>
  40367c:	aa25      	add	r2, sp, #148	; 0x94
  40367e:	4629      	mov	r1, r5
  403680:	4620      	mov	r0, r4
  403682:	f004 fdd5 	bl	408230 <__ssprint_r>
  403686:	2800      	cmp	r0, #0
  403688:	f47f af1a 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  40368c:	3f10      	subs	r7, #16
  40368e:	2f10      	cmp	r7, #16
  403690:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403692:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403694:	464a      	mov	r2, r9
  403696:	dce9      	bgt.n	40366c <_svfprintf_r+0x350>
  403698:	4635      	mov	r5, r6
  40369a:	460c      	mov	r4, r1
  40369c:	4646      	mov	r6, r8
  40369e:	4690      	mov	r8, r2
  4036a0:	3301      	adds	r3, #1
  4036a2:	443c      	add	r4, r7
  4036a4:	2b07      	cmp	r3, #7
  4036a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4036a8:	9326      	str	r3, [sp, #152]	; 0x98
  4036aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4036ae:	f300 8381 	bgt.w	403db4 <_svfprintf_r+0xa98>
  4036b2:	f108 0808 	add.w	r8, r8, #8
  4036b6:	9b07      	ldr	r3, [sp, #28]
  4036b8:	05df      	lsls	r7, r3, #23
  4036ba:	f100 8268 	bmi.w	403b8e <_svfprintf_r+0x872>
  4036be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4036c2:	f8c8 6000 	str.w	r6, [r8]
  4036c6:	3301      	adds	r3, #1
  4036c8:	440c      	add	r4, r1
  4036ca:	2b07      	cmp	r3, #7
  4036cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4036ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4036d2:	9326      	str	r3, [sp, #152]	; 0x98
  4036d4:	f300 834d 	bgt.w	403d72 <_svfprintf_r+0xa56>
  4036d8:	f108 0808 	add.w	r8, r8, #8
  4036dc:	9b07      	ldr	r3, [sp, #28]
  4036de:	075b      	lsls	r3, r3, #29
  4036e0:	d53a      	bpl.n	403758 <_svfprintf_r+0x43c>
  4036e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4036e4:	9a08      	ldr	r2, [sp, #32]
  4036e6:	1a9d      	subs	r5, r3, r2
  4036e8:	2d00      	cmp	r5, #0
  4036ea:	dd35      	ble.n	403758 <_svfprintf_r+0x43c>
  4036ec:	2d10      	cmp	r5, #16
  4036ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036f0:	dd20      	ble.n	403734 <_svfprintf_r+0x418>
  4036f2:	2610      	movs	r6, #16
  4036f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4036f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4036fa:	e004      	b.n	403706 <_svfprintf_r+0x3ea>
  4036fc:	3d10      	subs	r5, #16
  4036fe:	2d10      	cmp	r5, #16
  403700:	f108 0808 	add.w	r8, r8, #8
  403704:	dd16      	ble.n	403734 <_svfprintf_r+0x418>
  403706:	3301      	adds	r3, #1
  403708:	4a5e      	ldr	r2, [pc, #376]	; (403884 <_svfprintf_r+0x568>)
  40370a:	9326      	str	r3, [sp, #152]	; 0x98
  40370c:	3410      	adds	r4, #16
  40370e:	2b07      	cmp	r3, #7
  403710:	9427      	str	r4, [sp, #156]	; 0x9c
  403712:	e888 0044 	stmia.w	r8, {r2, r6}
  403716:	ddf1      	ble.n	4036fc <_svfprintf_r+0x3e0>
  403718:	aa25      	add	r2, sp, #148	; 0x94
  40371a:	4659      	mov	r1, fp
  40371c:	4638      	mov	r0, r7
  40371e:	f004 fd87 	bl	408230 <__ssprint_r>
  403722:	2800      	cmp	r0, #0
  403724:	f47f aecc 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403728:	3d10      	subs	r5, #16
  40372a:	2d10      	cmp	r5, #16
  40372c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40372e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403730:	46c8      	mov	r8, r9
  403732:	dce8      	bgt.n	403706 <_svfprintf_r+0x3ea>
  403734:	3301      	adds	r3, #1
  403736:	4a53      	ldr	r2, [pc, #332]	; (403884 <_svfprintf_r+0x568>)
  403738:	9326      	str	r3, [sp, #152]	; 0x98
  40373a:	442c      	add	r4, r5
  40373c:	2b07      	cmp	r3, #7
  40373e:	9427      	str	r4, [sp, #156]	; 0x9c
  403740:	e888 0024 	stmia.w	r8, {r2, r5}
  403744:	dd08      	ble.n	403758 <_svfprintf_r+0x43c>
  403746:	aa25      	add	r2, sp, #148	; 0x94
  403748:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40374a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40374c:	f004 fd70 	bl	408230 <__ssprint_r>
  403750:	2800      	cmp	r0, #0
  403752:	f47f aeb5 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403756:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403758:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40375a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40375c:	9908      	ldr	r1, [sp, #32]
  40375e:	428a      	cmp	r2, r1
  403760:	bfac      	ite	ge
  403762:	189b      	addge	r3, r3, r2
  403764:	185b      	addlt	r3, r3, r1
  403766:	9309      	str	r3, [sp, #36]	; 0x24
  403768:	2c00      	cmp	r4, #0
  40376a:	f040 830d 	bne.w	403d88 <_svfprintf_r+0xa6c>
  40376e:	2300      	movs	r3, #0
  403770:	9326      	str	r3, [sp, #152]	; 0x98
  403772:	46c8      	mov	r8, r9
  403774:	e5f9      	b.n	40336a <_svfprintf_r+0x4e>
  403776:	9311      	str	r3, [sp, #68]	; 0x44
  403778:	f01b 0320 	ands.w	r3, fp, #32
  40377c:	f040 81e3 	bne.w	403b46 <_svfprintf_r+0x82a>
  403780:	f01b 0210 	ands.w	r2, fp, #16
  403784:	f040 842e 	bne.w	403fe4 <_svfprintf_r+0xcc8>
  403788:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40378c:	f000 842a 	beq.w	403fe4 <_svfprintf_r+0xcc8>
  403790:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403792:	4613      	mov	r3, r2
  403794:	460a      	mov	r2, r1
  403796:	3204      	adds	r2, #4
  403798:	880c      	ldrh	r4, [r1, #0]
  40379a:	920f      	str	r2, [sp, #60]	; 0x3c
  40379c:	2500      	movs	r5, #0
  40379e:	e6b0      	b.n	403502 <_svfprintf_r+0x1e6>
  4037a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4037a2:	9311      	str	r3, [sp, #68]	; 0x44
  4037a4:	6816      	ldr	r6, [r2, #0]
  4037a6:	2400      	movs	r4, #0
  4037a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4037ac:	1d15      	adds	r5, r2, #4
  4037ae:	2e00      	cmp	r6, #0
  4037b0:	f000 86a7 	beq.w	404502 <_svfprintf_r+0x11e6>
  4037b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4037b6:	1c53      	adds	r3, r2, #1
  4037b8:	f000 8609 	beq.w	4043ce <_svfprintf_r+0x10b2>
  4037bc:	4621      	mov	r1, r4
  4037be:	4630      	mov	r0, r6
  4037c0:	f003 fee6 	bl	407590 <memchr>
  4037c4:	2800      	cmp	r0, #0
  4037c6:	f000 86e1 	beq.w	40458c <_svfprintf_r+0x1270>
  4037ca:	1b83      	subs	r3, r0, r6
  4037cc:	930e      	str	r3, [sp, #56]	; 0x38
  4037ce:	940a      	str	r4, [sp, #40]	; 0x28
  4037d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4037d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4037d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037da:	9308      	str	r3, [sp, #32]
  4037dc:	9412      	str	r4, [sp, #72]	; 0x48
  4037de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037e2:	e6b3      	b.n	40354c <_svfprintf_r+0x230>
  4037e4:	f89a 3000 	ldrb.w	r3, [sl]
  4037e8:	2201      	movs	r2, #1
  4037ea:	212b      	movs	r1, #43	; 0x2b
  4037ec:	e5ee      	b.n	4033cc <_svfprintf_r+0xb0>
  4037ee:	f04b 0b20 	orr.w	fp, fp, #32
  4037f2:	f89a 3000 	ldrb.w	r3, [sl]
  4037f6:	e5e9      	b.n	4033cc <_svfprintf_r+0xb0>
  4037f8:	9311      	str	r3, [sp, #68]	; 0x44
  4037fa:	2a00      	cmp	r2, #0
  4037fc:	f040 8795 	bne.w	40472a <_svfprintf_r+0x140e>
  403800:	4b22      	ldr	r3, [pc, #136]	; (40388c <_svfprintf_r+0x570>)
  403802:	9318      	str	r3, [sp, #96]	; 0x60
  403804:	f01b 0f20 	tst.w	fp, #32
  403808:	f040 8111 	bne.w	403a2e <_svfprintf_r+0x712>
  40380c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40380e:	f01b 0f10 	tst.w	fp, #16
  403812:	4613      	mov	r3, r2
  403814:	f040 83e1 	bne.w	403fda <_svfprintf_r+0xcbe>
  403818:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40381c:	f000 83dd 	beq.w	403fda <_svfprintf_r+0xcbe>
  403820:	3304      	adds	r3, #4
  403822:	8814      	ldrh	r4, [r2, #0]
  403824:	930f      	str	r3, [sp, #60]	; 0x3c
  403826:	2500      	movs	r5, #0
  403828:	f01b 0f01 	tst.w	fp, #1
  40382c:	f000 810c 	beq.w	403a48 <_svfprintf_r+0x72c>
  403830:	ea54 0305 	orrs.w	r3, r4, r5
  403834:	f000 8108 	beq.w	403a48 <_svfprintf_r+0x72c>
  403838:	2330      	movs	r3, #48	; 0x30
  40383a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40383e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403842:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403846:	f04b 0b02 	orr.w	fp, fp, #2
  40384a:	2302      	movs	r3, #2
  40384c:	e659      	b.n	403502 <_svfprintf_r+0x1e6>
  40384e:	f89a 3000 	ldrb.w	r3, [sl]
  403852:	2900      	cmp	r1, #0
  403854:	f47f adba 	bne.w	4033cc <_svfprintf_r+0xb0>
  403858:	2201      	movs	r2, #1
  40385a:	2120      	movs	r1, #32
  40385c:	e5b6      	b.n	4033cc <_svfprintf_r+0xb0>
  40385e:	f04b 0b01 	orr.w	fp, fp, #1
  403862:	f89a 3000 	ldrb.w	r3, [sl]
  403866:	e5b1      	b.n	4033cc <_svfprintf_r+0xb0>
  403868:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40386a:	6823      	ldr	r3, [r4, #0]
  40386c:	930d      	str	r3, [sp, #52]	; 0x34
  40386e:	4618      	mov	r0, r3
  403870:	2800      	cmp	r0, #0
  403872:	4623      	mov	r3, r4
  403874:	f103 0304 	add.w	r3, r3, #4
  403878:	f6ff ae0a 	blt.w	403490 <_svfprintf_r+0x174>
  40387c:	930f      	str	r3, [sp, #60]	; 0x3c
  40387e:	f89a 3000 	ldrb.w	r3, [sl]
  403882:	e5a3      	b.n	4033cc <_svfprintf_r+0xb0>
  403884:	004092dc 	.word	0x004092dc
  403888:	004092ec 	.word	0x004092ec
  40388c:	004092bc 	.word	0x004092bc
  403890:	f04b 0b10 	orr.w	fp, fp, #16
  403894:	f01b 0f20 	tst.w	fp, #32
  403898:	9311      	str	r3, [sp, #68]	; 0x44
  40389a:	f43f ae23 	beq.w	4034e4 <_svfprintf_r+0x1c8>
  40389e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4038a0:	3507      	adds	r5, #7
  4038a2:	f025 0307 	bic.w	r3, r5, #7
  4038a6:	f103 0208 	add.w	r2, r3, #8
  4038aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4038ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4038b0:	2301      	movs	r3, #1
  4038b2:	e626      	b.n	403502 <_svfprintf_r+0x1e6>
  4038b4:	f89a 3000 	ldrb.w	r3, [sl]
  4038b8:	2b2a      	cmp	r3, #42	; 0x2a
  4038ba:	f10a 0401 	add.w	r4, sl, #1
  4038be:	f000 8727 	beq.w	404710 <_svfprintf_r+0x13f4>
  4038c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4038c6:	2809      	cmp	r0, #9
  4038c8:	46a2      	mov	sl, r4
  4038ca:	f200 86ad 	bhi.w	404628 <_svfprintf_r+0x130c>
  4038ce:	2300      	movs	r3, #0
  4038d0:	461c      	mov	r4, r3
  4038d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4038d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4038da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4038de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4038e2:	2809      	cmp	r0, #9
  4038e4:	d9f5      	bls.n	4038d2 <_svfprintf_r+0x5b6>
  4038e6:	940a      	str	r4, [sp, #40]	; 0x28
  4038e8:	e572      	b.n	4033d0 <_svfprintf_r+0xb4>
  4038ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4038ee:	f89a 3000 	ldrb.w	r3, [sl]
  4038f2:	e56b      	b.n	4033cc <_svfprintf_r+0xb0>
  4038f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4038f8:	f89a 3000 	ldrb.w	r3, [sl]
  4038fc:	e566      	b.n	4033cc <_svfprintf_r+0xb0>
  4038fe:	f89a 3000 	ldrb.w	r3, [sl]
  403902:	2b6c      	cmp	r3, #108	; 0x6c
  403904:	bf03      	ittte	eq
  403906:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40390a:	f04b 0b20 	orreq.w	fp, fp, #32
  40390e:	f10a 0a01 	addeq.w	sl, sl, #1
  403912:	f04b 0b10 	orrne.w	fp, fp, #16
  403916:	e559      	b.n	4033cc <_svfprintf_r+0xb0>
  403918:	2a00      	cmp	r2, #0
  40391a:	f040 8711 	bne.w	404740 <_svfprintf_r+0x1424>
  40391e:	f01b 0f20 	tst.w	fp, #32
  403922:	f040 84f9 	bne.w	404318 <_svfprintf_r+0xffc>
  403926:	f01b 0f10 	tst.w	fp, #16
  40392a:	f040 84ac 	bne.w	404286 <_svfprintf_r+0xf6a>
  40392e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403932:	f000 84a8 	beq.w	404286 <_svfprintf_r+0xf6a>
  403936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403938:	6813      	ldr	r3, [r2, #0]
  40393a:	3204      	adds	r2, #4
  40393c:	920f      	str	r2, [sp, #60]	; 0x3c
  40393e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403942:	801a      	strh	r2, [r3, #0]
  403944:	e511      	b.n	40336a <_svfprintf_r+0x4e>
  403946:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403948:	4bb3      	ldr	r3, [pc, #716]	; (403c18 <_svfprintf_r+0x8fc>)
  40394a:	680c      	ldr	r4, [r1, #0]
  40394c:	9318      	str	r3, [sp, #96]	; 0x60
  40394e:	2230      	movs	r2, #48	; 0x30
  403950:	2378      	movs	r3, #120	; 0x78
  403952:	3104      	adds	r1, #4
  403954:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403958:	9311      	str	r3, [sp, #68]	; 0x44
  40395a:	f04b 0b02 	orr.w	fp, fp, #2
  40395e:	910f      	str	r1, [sp, #60]	; 0x3c
  403960:	2500      	movs	r5, #0
  403962:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403966:	2302      	movs	r3, #2
  403968:	e5cb      	b.n	403502 <_svfprintf_r+0x1e6>
  40396a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40396c:	9311      	str	r3, [sp, #68]	; 0x44
  40396e:	680a      	ldr	r2, [r1, #0]
  403970:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403974:	2300      	movs	r3, #0
  403976:	460a      	mov	r2, r1
  403978:	461f      	mov	r7, r3
  40397a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40397e:	3204      	adds	r2, #4
  403980:	2301      	movs	r3, #1
  403982:	9308      	str	r3, [sp, #32]
  403984:	f8cd b01c 	str.w	fp, [sp, #28]
  403988:	970a      	str	r7, [sp, #40]	; 0x28
  40398a:	9712      	str	r7, [sp, #72]	; 0x48
  40398c:	920f      	str	r2, [sp, #60]	; 0x3c
  40398e:	930e      	str	r3, [sp, #56]	; 0x38
  403990:	ae28      	add	r6, sp, #160	; 0xa0
  403992:	e5df      	b.n	403554 <_svfprintf_r+0x238>
  403994:	9311      	str	r3, [sp, #68]	; 0x44
  403996:	2a00      	cmp	r2, #0
  403998:	f040 86ea 	bne.w	404770 <_svfprintf_r+0x1454>
  40399c:	f01b 0f20 	tst.w	fp, #32
  4039a0:	d15d      	bne.n	403a5e <_svfprintf_r+0x742>
  4039a2:	f01b 0f10 	tst.w	fp, #16
  4039a6:	f040 8308 	bne.w	403fba <_svfprintf_r+0xc9e>
  4039aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4039ae:	f000 8304 	beq.w	403fba <_svfprintf_r+0xc9e>
  4039b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4039b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4039b8:	3104      	adds	r1, #4
  4039ba:	17e5      	asrs	r5, r4, #31
  4039bc:	4622      	mov	r2, r4
  4039be:	462b      	mov	r3, r5
  4039c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4039c2:	2a00      	cmp	r2, #0
  4039c4:	f173 0300 	sbcs.w	r3, r3, #0
  4039c8:	db58      	blt.n	403a7c <_svfprintf_r+0x760>
  4039ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4039cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4039d0:	1c4a      	adds	r2, r1, #1
  4039d2:	f04f 0301 	mov.w	r3, #1
  4039d6:	f47f ad9b 	bne.w	403510 <_svfprintf_r+0x1f4>
  4039da:	ea54 0205 	orrs.w	r2, r4, r5
  4039de:	f000 81df 	beq.w	403da0 <_svfprintf_r+0xa84>
  4039e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4039e6:	2b01      	cmp	r3, #1
  4039e8:	f000 827b 	beq.w	403ee2 <_svfprintf_r+0xbc6>
  4039ec:	2b02      	cmp	r3, #2
  4039ee:	f040 8206 	bne.w	403dfe <_svfprintf_r+0xae2>
  4039f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4039f4:	464e      	mov	r6, r9
  4039f6:	0923      	lsrs	r3, r4, #4
  4039f8:	f004 010f 	and.w	r1, r4, #15
  4039fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403a00:	092a      	lsrs	r2, r5, #4
  403a02:	461c      	mov	r4, r3
  403a04:	4615      	mov	r5, r2
  403a06:	5c43      	ldrb	r3, [r0, r1]
  403a08:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403a0c:	ea54 0305 	orrs.w	r3, r4, r5
  403a10:	d1f1      	bne.n	4039f6 <_svfprintf_r+0x6da>
  403a12:	eba9 0306 	sub.w	r3, r9, r6
  403a16:	930e      	str	r3, [sp, #56]	; 0x38
  403a18:	e590      	b.n	40353c <_svfprintf_r+0x220>
  403a1a:	9311      	str	r3, [sp, #68]	; 0x44
  403a1c:	2a00      	cmp	r2, #0
  403a1e:	f040 86a3 	bne.w	404768 <_svfprintf_r+0x144c>
  403a22:	4b7e      	ldr	r3, [pc, #504]	; (403c1c <_svfprintf_r+0x900>)
  403a24:	9318      	str	r3, [sp, #96]	; 0x60
  403a26:	f01b 0f20 	tst.w	fp, #32
  403a2a:	f43f aeef 	beq.w	40380c <_svfprintf_r+0x4f0>
  403a2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403a30:	3507      	adds	r5, #7
  403a32:	f025 0307 	bic.w	r3, r5, #7
  403a36:	f103 0208 	add.w	r2, r3, #8
  403a3a:	f01b 0f01 	tst.w	fp, #1
  403a3e:	920f      	str	r2, [sp, #60]	; 0x3c
  403a40:	e9d3 4500 	ldrd	r4, r5, [r3]
  403a44:	f47f aef4 	bne.w	403830 <_svfprintf_r+0x514>
  403a48:	2302      	movs	r3, #2
  403a4a:	e55a      	b.n	403502 <_svfprintf_r+0x1e6>
  403a4c:	9311      	str	r3, [sp, #68]	; 0x44
  403a4e:	2a00      	cmp	r2, #0
  403a50:	f040 8686 	bne.w	404760 <_svfprintf_r+0x1444>
  403a54:	f04b 0b10 	orr.w	fp, fp, #16
  403a58:	f01b 0f20 	tst.w	fp, #32
  403a5c:	d0a1      	beq.n	4039a2 <_svfprintf_r+0x686>
  403a5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403a60:	3507      	adds	r5, #7
  403a62:	f025 0507 	bic.w	r5, r5, #7
  403a66:	e9d5 2300 	ldrd	r2, r3, [r5]
  403a6a:	2a00      	cmp	r2, #0
  403a6c:	f105 0108 	add.w	r1, r5, #8
  403a70:	461d      	mov	r5, r3
  403a72:	f173 0300 	sbcs.w	r3, r3, #0
  403a76:	910f      	str	r1, [sp, #60]	; 0x3c
  403a78:	4614      	mov	r4, r2
  403a7a:	daa6      	bge.n	4039ca <_svfprintf_r+0x6ae>
  403a7c:	272d      	movs	r7, #45	; 0x2d
  403a7e:	4264      	negs	r4, r4
  403a80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403a84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403a88:	2301      	movs	r3, #1
  403a8a:	e53d      	b.n	403508 <_svfprintf_r+0x1ec>
  403a8c:	9311      	str	r3, [sp, #68]	; 0x44
  403a8e:	2a00      	cmp	r2, #0
  403a90:	f040 8662 	bne.w	404758 <_svfprintf_r+0x143c>
  403a94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403a96:	3507      	adds	r5, #7
  403a98:	f025 0307 	bic.w	r3, r5, #7
  403a9c:	f103 0208 	add.w	r2, r3, #8
  403aa0:	920f      	str	r2, [sp, #60]	; 0x3c
  403aa2:	681a      	ldr	r2, [r3, #0]
  403aa4:	9215      	str	r2, [sp, #84]	; 0x54
  403aa6:	685b      	ldr	r3, [r3, #4]
  403aa8:	9314      	str	r3, [sp, #80]	; 0x50
  403aaa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403aac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403aae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403ab2:	4628      	mov	r0, r5
  403ab4:	4621      	mov	r1, r4
  403ab6:	f04f 32ff 	mov.w	r2, #4294967295
  403aba:	4b59      	ldr	r3, [pc, #356]	; (403c20 <_svfprintf_r+0x904>)
  403abc:	f005 fa86 	bl	408fcc <__aeabi_dcmpun>
  403ac0:	2800      	cmp	r0, #0
  403ac2:	f040 834a 	bne.w	40415a <_svfprintf_r+0xe3e>
  403ac6:	4628      	mov	r0, r5
  403ac8:	4621      	mov	r1, r4
  403aca:	f04f 32ff 	mov.w	r2, #4294967295
  403ace:	4b54      	ldr	r3, [pc, #336]	; (403c20 <_svfprintf_r+0x904>)
  403ad0:	f005 fa5e 	bl	408f90 <__aeabi_dcmple>
  403ad4:	2800      	cmp	r0, #0
  403ad6:	f040 8340 	bne.w	40415a <_svfprintf_r+0xe3e>
  403ada:	a815      	add	r0, sp, #84	; 0x54
  403adc:	c80d      	ldmia	r0, {r0, r2, r3}
  403ade:	9914      	ldr	r1, [sp, #80]	; 0x50
  403ae0:	f005 fa4c 	bl	408f7c <__aeabi_dcmplt>
  403ae4:	2800      	cmp	r0, #0
  403ae6:	f040 8530 	bne.w	40454a <_svfprintf_r+0x122e>
  403aea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403aee:	4e4d      	ldr	r6, [pc, #308]	; (403c24 <_svfprintf_r+0x908>)
  403af0:	4b4d      	ldr	r3, [pc, #308]	; (403c28 <_svfprintf_r+0x90c>)
  403af2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403af6:	9007      	str	r0, [sp, #28]
  403af8:	9811      	ldr	r0, [sp, #68]	; 0x44
  403afa:	2203      	movs	r2, #3
  403afc:	2100      	movs	r1, #0
  403afe:	9208      	str	r2, [sp, #32]
  403b00:	910a      	str	r1, [sp, #40]	; 0x28
  403b02:	2847      	cmp	r0, #71	; 0x47
  403b04:	bfd8      	it	le
  403b06:	461e      	movle	r6, r3
  403b08:	920e      	str	r2, [sp, #56]	; 0x38
  403b0a:	9112      	str	r1, [sp, #72]	; 0x48
  403b0c:	e51e      	b.n	40354c <_svfprintf_r+0x230>
  403b0e:	f04b 0b08 	orr.w	fp, fp, #8
  403b12:	f89a 3000 	ldrb.w	r3, [sl]
  403b16:	e459      	b.n	4033cc <_svfprintf_r+0xb0>
  403b18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403b1c:	2300      	movs	r3, #0
  403b1e:	461c      	mov	r4, r3
  403b20:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403b24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403b28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403b2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403b30:	2809      	cmp	r0, #9
  403b32:	d9f5      	bls.n	403b20 <_svfprintf_r+0x804>
  403b34:	940d      	str	r4, [sp, #52]	; 0x34
  403b36:	e44b      	b.n	4033d0 <_svfprintf_r+0xb4>
  403b38:	f04b 0b10 	orr.w	fp, fp, #16
  403b3c:	9311      	str	r3, [sp, #68]	; 0x44
  403b3e:	f01b 0320 	ands.w	r3, fp, #32
  403b42:	f43f ae1d 	beq.w	403780 <_svfprintf_r+0x464>
  403b46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b48:	3507      	adds	r5, #7
  403b4a:	f025 0307 	bic.w	r3, r5, #7
  403b4e:	f103 0208 	add.w	r2, r3, #8
  403b52:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b56:	920f      	str	r2, [sp, #60]	; 0x3c
  403b58:	2300      	movs	r3, #0
  403b5a:	e4d2      	b.n	403502 <_svfprintf_r+0x1e6>
  403b5c:	9311      	str	r3, [sp, #68]	; 0x44
  403b5e:	2a00      	cmp	r2, #0
  403b60:	f040 85e7 	bne.w	404732 <_svfprintf_r+0x1416>
  403b64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b66:	2a00      	cmp	r2, #0
  403b68:	f43f aca3 	beq.w	4034b2 <_svfprintf_r+0x196>
  403b6c:	2300      	movs	r3, #0
  403b6e:	2101      	movs	r1, #1
  403b70:	461f      	mov	r7, r3
  403b72:	9108      	str	r1, [sp, #32]
  403b74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403b78:	f8cd b01c 	str.w	fp, [sp, #28]
  403b7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403b80:	930a      	str	r3, [sp, #40]	; 0x28
  403b82:	9312      	str	r3, [sp, #72]	; 0x48
  403b84:	910e      	str	r1, [sp, #56]	; 0x38
  403b86:	ae28      	add	r6, sp, #160	; 0xa0
  403b88:	e4e4      	b.n	403554 <_svfprintf_r+0x238>
  403b8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b8c:	e534      	b.n	4035f8 <_svfprintf_r+0x2dc>
  403b8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b90:	2b65      	cmp	r3, #101	; 0x65
  403b92:	f340 80a7 	ble.w	403ce4 <_svfprintf_r+0x9c8>
  403b96:	a815      	add	r0, sp, #84	; 0x54
  403b98:	c80d      	ldmia	r0, {r0, r2, r3}
  403b9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  403b9c:	f005 f9e4 	bl	408f68 <__aeabi_dcmpeq>
  403ba0:	2800      	cmp	r0, #0
  403ba2:	f000 8150 	beq.w	403e46 <_svfprintf_r+0xb2a>
  403ba6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ba8:	4a20      	ldr	r2, [pc, #128]	; (403c2c <_svfprintf_r+0x910>)
  403baa:	f8c8 2000 	str.w	r2, [r8]
  403bae:	3301      	adds	r3, #1
  403bb0:	3401      	adds	r4, #1
  403bb2:	2201      	movs	r2, #1
  403bb4:	2b07      	cmp	r3, #7
  403bb6:	9427      	str	r4, [sp, #156]	; 0x9c
  403bb8:	9326      	str	r3, [sp, #152]	; 0x98
  403bba:	f8c8 2004 	str.w	r2, [r8, #4]
  403bbe:	f300 836a 	bgt.w	404296 <_svfprintf_r+0xf7a>
  403bc2:	f108 0808 	add.w	r8, r8, #8
  403bc6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403bc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403bca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bcc:	4293      	cmp	r3, r2
  403bce:	db03      	blt.n	403bd8 <_svfprintf_r+0x8bc>
  403bd0:	9b07      	ldr	r3, [sp, #28]
  403bd2:	07dd      	lsls	r5, r3, #31
  403bd4:	f57f ad82 	bpl.w	4036dc <_svfprintf_r+0x3c0>
  403bd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bda:	9919      	ldr	r1, [sp, #100]	; 0x64
  403bdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403bde:	f8c8 2000 	str.w	r2, [r8]
  403be2:	3301      	adds	r3, #1
  403be4:	440c      	add	r4, r1
  403be6:	2b07      	cmp	r3, #7
  403be8:	f8c8 1004 	str.w	r1, [r8, #4]
  403bec:	9427      	str	r4, [sp, #156]	; 0x9c
  403bee:	9326      	str	r3, [sp, #152]	; 0x98
  403bf0:	f300 839e 	bgt.w	404330 <_svfprintf_r+0x1014>
  403bf4:	f108 0808 	add.w	r8, r8, #8
  403bf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403bfa:	1e5e      	subs	r6, r3, #1
  403bfc:	2e00      	cmp	r6, #0
  403bfe:	f77f ad6d 	ble.w	4036dc <_svfprintf_r+0x3c0>
  403c02:	2e10      	cmp	r6, #16
  403c04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c06:	4d0a      	ldr	r5, [pc, #40]	; (403c30 <_svfprintf_r+0x914>)
  403c08:	f340 81f5 	ble.w	403ff6 <_svfprintf_r+0xcda>
  403c0c:	4622      	mov	r2, r4
  403c0e:	2710      	movs	r7, #16
  403c10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403c14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403c16:	e013      	b.n	403c40 <_svfprintf_r+0x924>
  403c18:	004092bc 	.word	0x004092bc
  403c1c:	004092a8 	.word	0x004092a8
  403c20:	7fefffff 	.word	0x7fefffff
  403c24:	0040929c 	.word	0x0040929c
  403c28:	00409298 	.word	0x00409298
  403c2c:	004092d8 	.word	0x004092d8
  403c30:	004092ec 	.word	0x004092ec
  403c34:	f108 0808 	add.w	r8, r8, #8
  403c38:	3e10      	subs	r6, #16
  403c3a:	2e10      	cmp	r6, #16
  403c3c:	f340 81da 	ble.w	403ff4 <_svfprintf_r+0xcd8>
  403c40:	3301      	adds	r3, #1
  403c42:	3210      	adds	r2, #16
  403c44:	2b07      	cmp	r3, #7
  403c46:	9227      	str	r2, [sp, #156]	; 0x9c
  403c48:	9326      	str	r3, [sp, #152]	; 0x98
  403c4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403c4e:	ddf1      	ble.n	403c34 <_svfprintf_r+0x918>
  403c50:	aa25      	add	r2, sp, #148	; 0x94
  403c52:	4621      	mov	r1, r4
  403c54:	4658      	mov	r0, fp
  403c56:	f004 faeb 	bl	408230 <__ssprint_r>
  403c5a:	2800      	cmp	r0, #0
  403c5c:	f47f ac30 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403c60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c64:	46c8      	mov	r8, r9
  403c66:	e7e7      	b.n	403c38 <_svfprintf_r+0x91c>
  403c68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c6a:	9a08      	ldr	r2, [sp, #32]
  403c6c:	1a9f      	subs	r7, r3, r2
  403c6e:	2f00      	cmp	r7, #0
  403c70:	f77f ace5 	ble.w	40363e <_svfprintf_r+0x322>
  403c74:	2f10      	cmp	r7, #16
  403c76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c78:	4db6      	ldr	r5, [pc, #728]	; (403f54 <_svfprintf_r+0xc38>)
  403c7a:	dd27      	ble.n	403ccc <_svfprintf_r+0x9b0>
  403c7c:	4642      	mov	r2, r8
  403c7e:	4621      	mov	r1, r4
  403c80:	46b0      	mov	r8, r6
  403c82:	f04f 0b10 	mov.w	fp, #16
  403c86:	462e      	mov	r6, r5
  403c88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403c8c:	e004      	b.n	403c98 <_svfprintf_r+0x97c>
  403c8e:	3f10      	subs	r7, #16
  403c90:	2f10      	cmp	r7, #16
  403c92:	f102 0208 	add.w	r2, r2, #8
  403c96:	dd15      	ble.n	403cc4 <_svfprintf_r+0x9a8>
  403c98:	3301      	adds	r3, #1
  403c9a:	3110      	adds	r1, #16
  403c9c:	2b07      	cmp	r3, #7
  403c9e:	9127      	str	r1, [sp, #156]	; 0x9c
  403ca0:	9326      	str	r3, [sp, #152]	; 0x98
  403ca2:	e882 0840 	stmia.w	r2, {r6, fp}
  403ca6:	ddf2      	ble.n	403c8e <_svfprintf_r+0x972>
  403ca8:	aa25      	add	r2, sp, #148	; 0x94
  403caa:	4629      	mov	r1, r5
  403cac:	4620      	mov	r0, r4
  403cae:	f004 fabf 	bl	408230 <__ssprint_r>
  403cb2:	2800      	cmp	r0, #0
  403cb4:	f47f ac04 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403cb8:	3f10      	subs	r7, #16
  403cba:	2f10      	cmp	r7, #16
  403cbc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403cbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cc0:	464a      	mov	r2, r9
  403cc2:	dce9      	bgt.n	403c98 <_svfprintf_r+0x97c>
  403cc4:	4635      	mov	r5, r6
  403cc6:	460c      	mov	r4, r1
  403cc8:	4646      	mov	r6, r8
  403cca:	4690      	mov	r8, r2
  403ccc:	3301      	adds	r3, #1
  403cce:	443c      	add	r4, r7
  403cd0:	2b07      	cmp	r3, #7
  403cd2:	9427      	str	r4, [sp, #156]	; 0x9c
  403cd4:	9326      	str	r3, [sp, #152]	; 0x98
  403cd6:	e888 00a0 	stmia.w	r8, {r5, r7}
  403cda:	f300 8232 	bgt.w	404142 <_svfprintf_r+0xe26>
  403cde:	f108 0808 	add.w	r8, r8, #8
  403ce2:	e4ac      	b.n	40363e <_svfprintf_r+0x322>
  403ce4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ce6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403ce8:	2b01      	cmp	r3, #1
  403cea:	f340 81fe 	ble.w	4040ea <_svfprintf_r+0xdce>
  403cee:	3701      	adds	r7, #1
  403cf0:	3401      	adds	r4, #1
  403cf2:	2301      	movs	r3, #1
  403cf4:	2f07      	cmp	r7, #7
  403cf6:	9427      	str	r4, [sp, #156]	; 0x9c
  403cf8:	9726      	str	r7, [sp, #152]	; 0x98
  403cfa:	f8c8 6000 	str.w	r6, [r8]
  403cfe:	f8c8 3004 	str.w	r3, [r8, #4]
  403d02:	f300 8203 	bgt.w	40410c <_svfprintf_r+0xdf0>
  403d06:	f108 0808 	add.w	r8, r8, #8
  403d0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403d0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403d0e:	f8c8 3000 	str.w	r3, [r8]
  403d12:	3701      	adds	r7, #1
  403d14:	4414      	add	r4, r2
  403d16:	2f07      	cmp	r7, #7
  403d18:	9427      	str	r4, [sp, #156]	; 0x9c
  403d1a:	9726      	str	r7, [sp, #152]	; 0x98
  403d1c:	f8c8 2004 	str.w	r2, [r8, #4]
  403d20:	f300 8200 	bgt.w	404124 <_svfprintf_r+0xe08>
  403d24:	f108 0808 	add.w	r8, r8, #8
  403d28:	a815      	add	r0, sp, #84	; 0x54
  403d2a:	c80d      	ldmia	r0, {r0, r2, r3}
  403d2c:	9914      	ldr	r1, [sp, #80]	; 0x50
  403d2e:	f005 f91b 	bl	408f68 <__aeabi_dcmpeq>
  403d32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d34:	2800      	cmp	r0, #0
  403d36:	f040 8101 	bne.w	403f3c <_svfprintf_r+0xc20>
  403d3a:	3b01      	subs	r3, #1
  403d3c:	3701      	adds	r7, #1
  403d3e:	3601      	adds	r6, #1
  403d40:	441c      	add	r4, r3
  403d42:	2f07      	cmp	r7, #7
  403d44:	9726      	str	r7, [sp, #152]	; 0x98
  403d46:	9427      	str	r4, [sp, #156]	; 0x9c
  403d48:	f8c8 6000 	str.w	r6, [r8]
  403d4c:	f8c8 3004 	str.w	r3, [r8, #4]
  403d50:	f300 8127 	bgt.w	403fa2 <_svfprintf_r+0xc86>
  403d54:	f108 0808 	add.w	r8, r8, #8
  403d58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403d5a:	f8c8 2004 	str.w	r2, [r8, #4]
  403d5e:	3701      	adds	r7, #1
  403d60:	4414      	add	r4, r2
  403d62:	ab21      	add	r3, sp, #132	; 0x84
  403d64:	2f07      	cmp	r7, #7
  403d66:	9427      	str	r4, [sp, #156]	; 0x9c
  403d68:	9726      	str	r7, [sp, #152]	; 0x98
  403d6a:	f8c8 3000 	str.w	r3, [r8]
  403d6e:	f77f acb3 	ble.w	4036d8 <_svfprintf_r+0x3bc>
  403d72:	aa25      	add	r2, sp, #148	; 0x94
  403d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d76:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d78:	f004 fa5a 	bl	408230 <__ssprint_r>
  403d7c:	2800      	cmp	r0, #0
  403d7e:	f47f ab9f 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403d82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403d84:	46c8      	mov	r8, r9
  403d86:	e4a9      	b.n	4036dc <_svfprintf_r+0x3c0>
  403d88:	aa25      	add	r2, sp, #148	; 0x94
  403d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d8e:	f004 fa4f 	bl	408230 <__ssprint_r>
  403d92:	2800      	cmp	r0, #0
  403d94:	f43f aceb 	beq.w	40376e <_svfprintf_r+0x452>
  403d98:	f7ff bb92 	b.w	4034c0 <_svfprintf_r+0x1a4>
  403d9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403da0:	2b01      	cmp	r3, #1
  403da2:	f000 8134 	beq.w	40400e <_svfprintf_r+0xcf2>
  403da6:	2b02      	cmp	r3, #2
  403da8:	d125      	bne.n	403df6 <_svfprintf_r+0xada>
  403daa:	f8cd b01c 	str.w	fp, [sp, #28]
  403dae:	2400      	movs	r4, #0
  403db0:	2500      	movs	r5, #0
  403db2:	e61e      	b.n	4039f2 <_svfprintf_r+0x6d6>
  403db4:	aa25      	add	r2, sp, #148	; 0x94
  403db6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403db8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dba:	f004 fa39 	bl	408230 <__ssprint_r>
  403dbe:	2800      	cmp	r0, #0
  403dc0:	f47f ab7e 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403dc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403dc6:	46c8      	mov	r8, r9
  403dc8:	e475      	b.n	4036b6 <_svfprintf_r+0x39a>
  403dca:	aa25      	add	r2, sp, #148	; 0x94
  403dcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403dce:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dd0:	f004 fa2e 	bl	408230 <__ssprint_r>
  403dd4:	2800      	cmp	r0, #0
  403dd6:	f47f ab73 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403dda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ddc:	46c8      	mov	r8, r9
  403dde:	e41b      	b.n	403618 <_svfprintf_r+0x2fc>
  403de0:	aa25      	add	r2, sp, #148	; 0x94
  403de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403de4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403de6:	f004 fa23 	bl	408230 <__ssprint_r>
  403dea:	2800      	cmp	r0, #0
  403dec:	f47f ab68 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403df0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403df2:	46c8      	mov	r8, r9
  403df4:	e420      	b.n	403638 <_svfprintf_r+0x31c>
  403df6:	f8cd b01c 	str.w	fp, [sp, #28]
  403dfa:	2400      	movs	r4, #0
  403dfc:	2500      	movs	r5, #0
  403dfe:	4649      	mov	r1, r9
  403e00:	e000      	b.n	403e04 <_svfprintf_r+0xae8>
  403e02:	4631      	mov	r1, r6
  403e04:	08e2      	lsrs	r2, r4, #3
  403e06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403e0a:	08e8      	lsrs	r0, r5, #3
  403e0c:	f004 0307 	and.w	r3, r4, #7
  403e10:	4605      	mov	r5, r0
  403e12:	4614      	mov	r4, r2
  403e14:	3330      	adds	r3, #48	; 0x30
  403e16:	ea54 0205 	orrs.w	r2, r4, r5
  403e1a:	f801 3c01 	strb.w	r3, [r1, #-1]
  403e1e:	f101 36ff 	add.w	r6, r1, #4294967295
  403e22:	d1ee      	bne.n	403e02 <_svfprintf_r+0xae6>
  403e24:	9a07      	ldr	r2, [sp, #28]
  403e26:	07d2      	lsls	r2, r2, #31
  403e28:	f57f adf3 	bpl.w	403a12 <_svfprintf_r+0x6f6>
  403e2c:	2b30      	cmp	r3, #48	; 0x30
  403e2e:	f43f adf0 	beq.w	403a12 <_svfprintf_r+0x6f6>
  403e32:	3902      	subs	r1, #2
  403e34:	2330      	movs	r3, #48	; 0x30
  403e36:	f806 3c01 	strb.w	r3, [r6, #-1]
  403e3a:	eba9 0301 	sub.w	r3, r9, r1
  403e3e:	930e      	str	r3, [sp, #56]	; 0x38
  403e40:	460e      	mov	r6, r1
  403e42:	f7ff bb7b 	b.w	40353c <_svfprintf_r+0x220>
  403e46:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403e48:	2900      	cmp	r1, #0
  403e4a:	f340 822e 	ble.w	4042aa <_svfprintf_r+0xf8e>
  403e4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403e50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403e52:	4293      	cmp	r3, r2
  403e54:	bfa8      	it	ge
  403e56:	4613      	movge	r3, r2
  403e58:	2b00      	cmp	r3, #0
  403e5a:	461f      	mov	r7, r3
  403e5c:	dd0d      	ble.n	403e7a <_svfprintf_r+0xb5e>
  403e5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e60:	f8c8 6000 	str.w	r6, [r8]
  403e64:	3301      	adds	r3, #1
  403e66:	443c      	add	r4, r7
  403e68:	2b07      	cmp	r3, #7
  403e6a:	9427      	str	r4, [sp, #156]	; 0x9c
  403e6c:	f8c8 7004 	str.w	r7, [r8, #4]
  403e70:	9326      	str	r3, [sp, #152]	; 0x98
  403e72:	f300 831f 	bgt.w	4044b4 <_svfprintf_r+0x1198>
  403e76:	f108 0808 	add.w	r8, r8, #8
  403e7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403e7c:	2f00      	cmp	r7, #0
  403e7e:	bfa8      	it	ge
  403e80:	1bdb      	subge	r3, r3, r7
  403e82:	2b00      	cmp	r3, #0
  403e84:	461f      	mov	r7, r3
  403e86:	f340 80d6 	ble.w	404036 <_svfprintf_r+0xd1a>
  403e8a:	2f10      	cmp	r7, #16
  403e8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e8e:	4d31      	ldr	r5, [pc, #196]	; (403f54 <_svfprintf_r+0xc38>)
  403e90:	f340 81ed 	ble.w	40426e <_svfprintf_r+0xf52>
  403e94:	4642      	mov	r2, r8
  403e96:	4621      	mov	r1, r4
  403e98:	46b0      	mov	r8, r6
  403e9a:	f04f 0b10 	mov.w	fp, #16
  403e9e:	462e      	mov	r6, r5
  403ea0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403ea2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403ea4:	e004      	b.n	403eb0 <_svfprintf_r+0xb94>
  403ea6:	3208      	adds	r2, #8
  403ea8:	3f10      	subs	r7, #16
  403eaa:	2f10      	cmp	r7, #16
  403eac:	f340 81db 	ble.w	404266 <_svfprintf_r+0xf4a>
  403eb0:	3301      	adds	r3, #1
  403eb2:	3110      	adds	r1, #16
  403eb4:	2b07      	cmp	r3, #7
  403eb6:	9127      	str	r1, [sp, #156]	; 0x9c
  403eb8:	9326      	str	r3, [sp, #152]	; 0x98
  403eba:	e882 0840 	stmia.w	r2, {r6, fp}
  403ebe:	ddf2      	ble.n	403ea6 <_svfprintf_r+0xb8a>
  403ec0:	aa25      	add	r2, sp, #148	; 0x94
  403ec2:	4629      	mov	r1, r5
  403ec4:	4620      	mov	r0, r4
  403ec6:	f004 f9b3 	bl	408230 <__ssprint_r>
  403eca:	2800      	cmp	r0, #0
  403ecc:	f47f aaf8 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403ed0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403ed2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ed4:	464a      	mov	r2, r9
  403ed6:	e7e7      	b.n	403ea8 <_svfprintf_r+0xb8c>
  403ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eda:	930e      	str	r3, [sp, #56]	; 0x38
  403edc:	464e      	mov	r6, r9
  403ede:	f7ff bb2d 	b.w	40353c <_svfprintf_r+0x220>
  403ee2:	2d00      	cmp	r5, #0
  403ee4:	bf08      	it	eq
  403ee6:	2c0a      	cmpeq	r4, #10
  403ee8:	f0c0 808f 	bcc.w	40400a <_svfprintf_r+0xcee>
  403eec:	464e      	mov	r6, r9
  403eee:	4620      	mov	r0, r4
  403ef0:	4629      	mov	r1, r5
  403ef2:	220a      	movs	r2, #10
  403ef4:	2300      	movs	r3, #0
  403ef6:	f7fe ff15 	bl	402d24 <__aeabi_uldivmod>
  403efa:	3230      	adds	r2, #48	; 0x30
  403efc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403f00:	4620      	mov	r0, r4
  403f02:	4629      	mov	r1, r5
  403f04:	2300      	movs	r3, #0
  403f06:	220a      	movs	r2, #10
  403f08:	f7fe ff0c 	bl	402d24 <__aeabi_uldivmod>
  403f0c:	4604      	mov	r4, r0
  403f0e:	460d      	mov	r5, r1
  403f10:	ea54 0305 	orrs.w	r3, r4, r5
  403f14:	d1eb      	bne.n	403eee <_svfprintf_r+0xbd2>
  403f16:	eba9 0306 	sub.w	r3, r9, r6
  403f1a:	930e      	str	r3, [sp, #56]	; 0x38
  403f1c:	f7ff bb0e 	b.w	40353c <_svfprintf_r+0x220>
  403f20:	aa25      	add	r2, sp, #148	; 0x94
  403f22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f24:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f26:	f004 f983 	bl	408230 <__ssprint_r>
  403f2a:	2800      	cmp	r0, #0
  403f2c:	f47f aac8 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403f30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403f34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f36:	46c8      	mov	r8, r9
  403f38:	f7ff bb5e 	b.w	4035f8 <_svfprintf_r+0x2dc>
  403f3c:	1e5e      	subs	r6, r3, #1
  403f3e:	2e00      	cmp	r6, #0
  403f40:	f77f af0a 	ble.w	403d58 <_svfprintf_r+0xa3c>
  403f44:	2e10      	cmp	r6, #16
  403f46:	4d03      	ldr	r5, [pc, #12]	; (403f54 <_svfprintf_r+0xc38>)
  403f48:	dd22      	ble.n	403f90 <_svfprintf_r+0xc74>
  403f4a:	4622      	mov	r2, r4
  403f4c:	f04f 0b10 	mov.w	fp, #16
  403f50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f52:	e006      	b.n	403f62 <_svfprintf_r+0xc46>
  403f54:	004092ec 	.word	0x004092ec
  403f58:	3e10      	subs	r6, #16
  403f5a:	2e10      	cmp	r6, #16
  403f5c:	f108 0808 	add.w	r8, r8, #8
  403f60:	dd15      	ble.n	403f8e <_svfprintf_r+0xc72>
  403f62:	3701      	adds	r7, #1
  403f64:	3210      	adds	r2, #16
  403f66:	2f07      	cmp	r7, #7
  403f68:	9227      	str	r2, [sp, #156]	; 0x9c
  403f6a:	9726      	str	r7, [sp, #152]	; 0x98
  403f6c:	e888 0820 	stmia.w	r8, {r5, fp}
  403f70:	ddf2      	ble.n	403f58 <_svfprintf_r+0xc3c>
  403f72:	aa25      	add	r2, sp, #148	; 0x94
  403f74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f76:	4620      	mov	r0, r4
  403f78:	f004 f95a 	bl	408230 <__ssprint_r>
  403f7c:	2800      	cmp	r0, #0
  403f7e:	f47f aa9f 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403f82:	3e10      	subs	r6, #16
  403f84:	2e10      	cmp	r6, #16
  403f86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403f88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403f8a:	46c8      	mov	r8, r9
  403f8c:	dce9      	bgt.n	403f62 <_svfprintf_r+0xc46>
  403f8e:	4614      	mov	r4, r2
  403f90:	3701      	adds	r7, #1
  403f92:	4434      	add	r4, r6
  403f94:	2f07      	cmp	r7, #7
  403f96:	9427      	str	r4, [sp, #156]	; 0x9c
  403f98:	9726      	str	r7, [sp, #152]	; 0x98
  403f9a:	e888 0060 	stmia.w	r8, {r5, r6}
  403f9e:	f77f aed9 	ble.w	403d54 <_svfprintf_r+0xa38>
  403fa2:	aa25      	add	r2, sp, #148	; 0x94
  403fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fa8:	f004 f942 	bl	408230 <__ssprint_r>
  403fac:	2800      	cmp	r0, #0
  403fae:	f47f aa87 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  403fb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403fb4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403fb6:	46c8      	mov	r8, r9
  403fb8:	e6ce      	b.n	403d58 <_svfprintf_r+0xa3c>
  403fba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403fbc:	6814      	ldr	r4, [r2, #0]
  403fbe:	4613      	mov	r3, r2
  403fc0:	3304      	adds	r3, #4
  403fc2:	17e5      	asrs	r5, r4, #31
  403fc4:	930f      	str	r3, [sp, #60]	; 0x3c
  403fc6:	4622      	mov	r2, r4
  403fc8:	462b      	mov	r3, r5
  403fca:	e4fa      	b.n	4039c2 <_svfprintf_r+0x6a6>
  403fcc:	3204      	adds	r2, #4
  403fce:	681c      	ldr	r4, [r3, #0]
  403fd0:	920f      	str	r2, [sp, #60]	; 0x3c
  403fd2:	2301      	movs	r3, #1
  403fd4:	2500      	movs	r5, #0
  403fd6:	f7ff ba94 	b.w	403502 <_svfprintf_r+0x1e6>
  403fda:	681c      	ldr	r4, [r3, #0]
  403fdc:	3304      	adds	r3, #4
  403fde:	930f      	str	r3, [sp, #60]	; 0x3c
  403fe0:	2500      	movs	r5, #0
  403fe2:	e421      	b.n	403828 <_svfprintf_r+0x50c>
  403fe4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403fe6:	460a      	mov	r2, r1
  403fe8:	3204      	adds	r2, #4
  403fea:	680c      	ldr	r4, [r1, #0]
  403fec:	920f      	str	r2, [sp, #60]	; 0x3c
  403fee:	2500      	movs	r5, #0
  403ff0:	f7ff ba87 	b.w	403502 <_svfprintf_r+0x1e6>
  403ff4:	4614      	mov	r4, r2
  403ff6:	3301      	adds	r3, #1
  403ff8:	4434      	add	r4, r6
  403ffa:	2b07      	cmp	r3, #7
  403ffc:	9427      	str	r4, [sp, #156]	; 0x9c
  403ffe:	9326      	str	r3, [sp, #152]	; 0x98
  404000:	e888 0060 	stmia.w	r8, {r5, r6}
  404004:	f77f ab68 	ble.w	4036d8 <_svfprintf_r+0x3bc>
  404008:	e6b3      	b.n	403d72 <_svfprintf_r+0xa56>
  40400a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40400e:	f8cd b01c 	str.w	fp, [sp, #28]
  404012:	ae42      	add	r6, sp, #264	; 0x108
  404014:	3430      	adds	r4, #48	; 0x30
  404016:	2301      	movs	r3, #1
  404018:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40401c:	930e      	str	r3, [sp, #56]	; 0x38
  40401e:	f7ff ba8d 	b.w	40353c <_svfprintf_r+0x220>
  404022:	aa25      	add	r2, sp, #148	; 0x94
  404024:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404026:	980c      	ldr	r0, [sp, #48]	; 0x30
  404028:	f004 f902 	bl	408230 <__ssprint_r>
  40402c:	2800      	cmp	r0, #0
  40402e:	f47f aa47 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  404032:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404034:	46c8      	mov	r8, r9
  404036:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40403a:	429a      	cmp	r2, r3
  40403c:	db44      	blt.n	4040c8 <_svfprintf_r+0xdac>
  40403e:	9b07      	ldr	r3, [sp, #28]
  404040:	07d9      	lsls	r1, r3, #31
  404042:	d441      	bmi.n	4040c8 <_svfprintf_r+0xdac>
  404044:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404046:	9812      	ldr	r0, [sp, #72]	; 0x48
  404048:	1a9a      	subs	r2, r3, r2
  40404a:	1a1d      	subs	r5, r3, r0
  40404c:	4295      	cmp	r5, r2
  40404e:	bfa8      	it	ge
  404050:	4615      	movge	r5, r2
  404052:	2d00      	cmp	r5, #0
  404054:	dd0e      	ble.n	404074 <_svfprintf_r+0xd58>
  404056:	9926      	ldr	r1, [sp, #152]	; 0x98
  404058:	f8c8 5004 	str.w	r5, [r8, #4]
  40405c:	3101      	adds	r1, #1
  40405e:	4406      	add	r6, r0
  404060:	442c      	add	r4, r5
  404062:	2907      	cmp	r1, #7
  404064:	f8c8 6000 	str.w	r6, [r8]
  404068:	9427      	str	r4, [sp, #156]	; 0x9c
  40406a:	9126      	str	r1, [sp, #152]	; 0x98
  40406c:	f300 823b 	bgt.w	4044e6 <_svfprintf_r+0x11ca>
  404070:	f108 0808 	add.w	r8, r8, #8
  404074:	2d00      	cmp	r5, #0
  404076:	bfac      	ite	ge
  404078:	1b56      	subge	r6, r2, r5
  40407a:	4616      	movlt	r6, r2
  40407c:	2e00      	cmp	r6, #0
  40407e:	f77f ab2d 	ble.w	4036dc <_svfprintf_r+0x3c0>
  404082:	2e10      	cmp	r6, #16
  404084:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404086:	4db0      	ldr	r5, [pc, #704]	; (404348 <_svfprintf_r+0x102c>)
  404088:	ddb5      	ble.n	403ff6 <_svfprintf_r+0xcda>
  40408a:	4622      	mov	r2, r4
  40408c:	2710      	movs	r7, #16
  40408e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404092:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404094:	e004      	b.n	4040a0 <_svfprintf_r+0xd84>
  404096:	f108 0808 	add.w	r8, r8, #8
  40409a:	3e10      	subs	r6, #16
  40409c:	2e10      	cmp	r6, #16
  40409e:	dda9      	ble.n	403ff4 <_svfprintf_r+0xcd8>
  4040a0:	3301      	adds	r3, #1
  4040a2:	3210      	adds	r2, #16
  4040a4:	2b07      	cmp	r3, #7
  4040a6:	9227      	str	r2, [sp, #156]	; 0x9c
  4040a8:	9326      	str	r3, [sp, #152]	; 0x98
  4040aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4040ae:	ddf2      	ble.n	404096 <_svfprintf_r+0xd7a>
  4040b0:	aa25      	add	r2, sp, #148	; 0x94
  4040b2:	4621      	mov	r1, r4
  4040b4:	4658      	mov	r0, fp
  4040b6:	f004 f8bb 	bl	408230 <__ssprint_r>
  4040ba:	2800      	cmp	r0, #0
  4040bc:	f47f aa00 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4040c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4040c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040c4:	46c8      	mov	r8, r9
  4040c6:	e7e8      	b.n	40409a <_svfprintf_r+0xd7e>
  4040c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4040cc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4040ce:	f8c8 1000 	str.w	r1, [r8]
  4040d2:	3301      	adds	r3, #1
  4040d4:	4404      	add	r4, r0
  4040d6:	2b07      	cmp	r3, #7
  4040d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4040da:	f8c8 0004 	str.w	r0, [r8, #4]
  4040de:	9326      	str	r3, [sp, #152]	; 0x98
  4040e0:	f300 81f5 	bgt.w	4044ce <_svfprintf_r+0x11b2>
  4040e4:	f108 0808 	add.w	r8, r8, #8
  4040e8:	e7ac      	b.n	404044 <_svfprintf_r+0xd28>
  4040ea:	9b07      	ldr	r3, [sp, #28]
  4040ec:	07da      	lsls	r2, r3, #31
  4040ee:	f53f adfe 	bmi.w	403cee <_svfprintf_r+0x9d2>
  4040f2:	3701      	adds	r7, #1
  4040f4:	3401      	adds	r4, #1
  4040f6:	2301      	movs	r3, #1
  4040f8:	2f07      	cmp	r7, #7
  4040fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4040fc:	9726      	str	r7, [sp, #152]	; 0x98
  4040fe:	f8c8 6000 	str.w	r6, [r8]
  404102:	f8c8 3004 	str.w	r3, [r8, #4]
  404106:	f77f ae25 	ble.w	403d54 <_svfprintf_r+0xa38>
  40410a:	e74a      	b.n	403fa2 <_svfprintf_r+0xc86>
  40410c:	aa25      	add	r2, sp, #148	; 0x94
  40410e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404110:	980c      	ldr	r0, [sp, #48]	; 0x30
  404112:	f004 f88d 	bl	408230 <__ssprint_r>
  404116:	2800      	cmp	r0, #0
  404118:	f47f a9d2 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  40411c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40411e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404120:	46c8      	mov	r8, r9
  404122:	e5f2      	b.n	403d0a <_svfprintf_r+0x9ee>
  404124:	aa25      	add	r2, sp, #148	; 0x94
  404126:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404128:	980c      	ldr	r0, [sp, #48]	; 0x30
  40412a:	f004 f881 	bl	408230 <__ssprint_r>
  40412e:	2800      	cmp	r0, #0
  404130:	f47f a9c6 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  404134:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404136:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404138:	46c8      	mov	r8, r9
  40413a:	e5f5      	b.n	403d28 <_svfprintf_r+0xa0c>
  40413c:	464e      	mov	r6, r9
  40413e:	f7ff b9fd 	b.w	40353c <_svfprintf_r+0x220>
  404142:	aa25      	add	r2, sp, #148	; 0x94
  404144:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404146:	980c      	ldr	r0, [sp, #48]	; 0x30
  404148:	f004 f872 	bl	408230 <__ssprint_r>
  40414c:	2800      	cmp	r0, #0
  40414e:	f47f a9b7 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  404152:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404154:	46c8      	mov	r8, r9
  404156:	f7ff ba72 	b.w	40363e <_svfprintf_r+0x322>
  40415a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40415c:	4622      	mov	r2, r4
  40415e:	4620      	mov	r0, r4
  404160:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404162:	4623      	mov	r3, r4
  404164:	4621      	mov	r1, r4
  404166:	f004 ff31 	bl	408fcc <__aeabi_dcmpun>
  40416a:	2800      	cmp	r0, #0
  40416c:	f040 8286 	bne.w	40467c <_svfprintf_r+0x1360>
  404170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404172:	3301      	adds	r3, #1
  404174:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404176:	f023 0320 	bic.w	r3, r3, #32
  40417a:	930e      	str	r3, [sp, #56]	; 0x38
  40417c:	f000 81e2 	beq.w	404544 <_svfprintf_r+0x1228>
  404180:	2b47      	cmp	r3, #71	; 0x47
  404182:	f000 811e 	beq.w	4043c2 <_svfprintf_r+0x10a6>
  404186:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40418a:	9307      	str	r3, [sp, #28]
  40418c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40418e:	1e1f      	subs	r7, r3, #0
  404190:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404192:	9308      	str	r3, [sp, #32]
  404194:	bfbb      	ittet	lt
  404196:	463b      	movlt	r3, r7
  404198:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40419c:	2300      	movge	r3, #0
  40419e:	232d      	movlt	r3, #45	; 0x2d
  4041a0:	9310      	str	r3, [sp, #64]	; 0x40
  4041a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4041a4:	2b66      	cmp	r3, #102	; 0x66
  4041a6:	f000 81bb 	beq.w	404520 <_svfprintf_r+0x1204>
  4041aa:	2b46      	cmp	r3, #70	; 0x46
  4041ac:	f000 80df 	beq.w	40436e <_svfprintf_r+0x1052>
  4041b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041b2:	9a08      	ldr	r2, [sp, #32]
  4041b4:	2b45      	cmp	r3, #69	; 0x45
  4041b6:	bf0c      	ite	eq
  4041b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4041ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4041bc:	a823      	add	r0, sp, #140	; 0x8c
  4041be:	a920      	add	r1, sp, #128	; 0x80
  4041c0:	bf08      	it	eq
  4041c2:	1c5d      	addeq	r5, r3, #1
  4041c4:	9004      	str	r0, [sp, #16]
  4041c6:	9103      	str	r1, [sp, #12]
  4041c8:	a81f      	add	r0, sp, #124	; 0x7c
  4041ca:	2102      	movs	r1, #2
  4041cc:	463b      	mov	r3, r7
  4041ce:	9002      	str	r0, [sp, #8]
  4041d0:	9501      	str	r5, [sp, #4]
  4041d2:	9100      	str	r1, [sp, #0]
  4041d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041d6:	f001 faa3 	bl	405720 <_dtoa_r>
  4041da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4041dc:	2b67      	cmp	r3, #103	; 0x67
  4041de:	4606      	mov	r6, r0
  4041e0:	f040 81e0 	bne.w	4045a4 <_svfprintf_r+0x1288>
  4041e4:	f01b 0f01 	tst.w	fp, #1
  4041e8:	f000 8246 	beq.w	404678 <_svfprintf_r+0x135c>
  4041ec:	1974      	adds	r4, r6, r5
  4041ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4041f0:	9808      	ldr	r0, [sp, #32]
  4041f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4041f4:	4639      	mov	r1, r7
  4041f6:	f004 feb7 	bl	408f68 <__aeabi_dcmpeq>
  4041fa:	2800      	cmp	r0, #0
  4041fc:	f040 8165 	bne.w	4044ca <_svfprintf_r+0x11ae>
  404200:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404202:	42a3      	cmp	r3, r4
  404204:	d206      	bcs.n	404214 <_svfprintf_r+0xef8>
  404206:	2130      	movs	r1, #48	; 0x30
  404208:	1c5a      	adds	r2, r3, #1
  40420a:	9223      	str	r2, [sp, #140]	; 0x8c
  40420c:	7019      	strb	r1, [r3, #0]
  40420e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404210:	429c      	cmp	r4, r3
  404212:	d8f9      	bhi.n	404208 <_svfprintf_r+0xeec>
  404214:	1b9b      	subs	r3, r3, r6
  404216:	9313      	str	r3, [sp, #76]	; 0x4c
  404218:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40421a:	2b47      	cmp	r3, #71	; 0x47
  40421c:	f000 80e9 	beq.w	4043f2 <_svfprintf_r+0x10d6>
  404220:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404222:	2b65      	cmp	r3, #101	; 0x65
  404224:	f340 81cd 	ble.w	4045c2 <_svfprintf_r+0x12a6>
  404228:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40422a:	2b66      	cmp	r3, #102	; 0x66
  40422c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40422e:	9312      	str	r3, [sp, #72]	; 0x48
  404230:	f000 819e 	beq.w	404570 <_svfprintf_r+0x1254>
  404234:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404236:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404238:	4619      	mov	r1, r3
  40423a:	4291      	cmp	r1, r2
  40423c:	f300 818a 	bgt.w	404554 <_svfprintf_r+0x1238>
  404240:	f01b 0f01 	tst.w	fp, #1
  404244:	f040 8213 	bne.w	40466e <_svfprintf_r+0x1352>
  404248:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40424c:	9308      	str	r3, [sp, #32]
  40424e:	2367      	movs	r3, #103	; 0x67
  404250:	920e      	str	r2, [sp, #56]	; 0x38
  404252:	9311      	str	r3, [sp, #68]	; 0x44
  404254:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404256:	2b00      	cmp	r3, #0
  404258:	f040 80c4 	bne.w	4043e4 <_svfprintf_r+0x10c8>
  40425c:	930a      	str	r3, [sp, #40]	; 0x28
  40425e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404262:	f7ff b973 	b.w	40354c <_svfprintf_r+0x230>
  404266:	4635      	mov	r5, r6
  404268:	460c      	mov	r4, r1
  40426a:	4646      	mov	r6, r8
  40426c:	4690      	mov	r8, r2
  40426e:	3301      	adds	r3, #1
  404270:	443c      	add	r4, r7
  404272:	2b07      	cmp	r3, #7
  404274:	9427      	str	r4, [sp, #156]	; 0x9c
  404276:	9326      	str	r3, [sp, #152]	; 0x98
  404278:	e888 00a0 	stmia.w	r8, {r5, r7}
  40427c:	f73f aed1 	bgt.w	404022 <_svfprintf_r+0xd06>
  404280:	f108 0808 	add.w	r8, r8, #8
  404284:	e6d7      	b.n	404036 <_svfprintf_r+0xd1a>
  404286:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404288:	6813      	ldr	r3, [r2, #0]
  40428a:	3204      	adds	r2, #4
  40428c:	920f      	str	r2, [sp, #60]	; 0x3c
  40428e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404290:	601a      	str	r2, [r3, #0]
  404292:	f7ff b86a 	b.w	40336a <_svfprintf_r+0x4e>
  404296:	aa25      	add	r2, sp, #148	; 0x94
  404298:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40429a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40429c:	f003 ffc8 	bl	408230 <__ssprint_r>
  4042a0:	2800      	cmp	r0, #0
  4042a2:	f47f a90d 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4042a6:	46c8      	mov	r8, r9
  4042a8:	e48d      	b.n	403bc6 <_svfprintf_r+0x8aa>
  4042aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042ac:	4a27      	ldr	r2, [pc, #156]	; (40434c <_svfprintf_r+0x1030>)
  4042ae:	f8c8 2000 	str.w	r2, [r8]
  4042b2:	3301      	adds	r3, #1
  4042b4:	3401      	adds	r4, #1
  4042b6:	2201      	movs	r2, #1
  4042b8:	2b07      	cmp	r3, #7
  4042ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4042bc:	9326      	str	r3, [sp, #152]	; 0x98
  4042be:	f8c8 2004 	str.w	r2, [r8, #4]
  4042c2:	dc72      	bgt.n	4043aa <_svfprintf_r+0x108e>
  4042c4:	f108 0808 	add.w	r8, r8, #8
  4042c8:	b929      	cbnz	r1, 4042d6 <_svfprintf_r+0xfba>
  4042ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4042cc:	b91b      	cbnz	r3, 4042d6 <_svfprintf_r+0xfba>
  4042ce:	9b07      	ldr	r3, [sp, #28]
  4042d0:	07d8      	lsls	r0, r3, #31
  4042d2:	f57f aa03 	bpl.w	4036dc <_svfprintf_r+0x3c0>
  4042d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4042da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4042dc:	f8c8 2000 	str.w	r2, [r8]
  4042e0:	3301      	adds	r3, #1
  4042e2:	4602      	mov	r2, r0
  4042e4:	4422      	add	r2, r4
  4042e6:	2b07      	cmp	r3, #7
  4042e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4042ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4042ee:	9326      	str	r3, [sp, #152]	; 0x98
  4042f0:	f300 818d 	bgt.w	40460e <_svfprintf_r+0x12f2>
  4042f4:	f108 0808 	add.w	r8, r8, #8
  4042f8:	2900      	cmp	r1, #0
  4042fa:	f2c0 8165 	blt.w	4045c8 <_svfprintf_r+0x12ac>
  4042fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404300:	f8c8 6000 	str.w	r6, [r8]
  404304:	3301      	adds	r3, #1
  404306:	188c      	adds	r4, r1, r2
  404308:	2b07      	cmp	r3, #7
  40430a:	9427      	str	r4, [sp, #156]	; 0x9c
  40430c:	9326      	str	r3, [sp, #152]	; 0x98
  40430e:	f8c8 1004 	str.w	r1, [r8, #4]
  404312:	f77f a9e1 	ble.w	4036d8 <_svfprintf_r+0x3bc>
  404316:	e52c      	b.n	403d72 <_svfprintf_r+0xa56>
  404318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40431a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40431c:	6813      	ldr	r3, [r2, #0]
  40431e:	17cd      	asrs	r5, r1, #31
  404320:	4608      	mov	r0, r1
  404322:	3204      	adds	r2, #4
  404324:	4629      	mov	r1, r5
  404326:	920f      	str	r2, [sp, #60]	; 0x3c
  404328:	e9c3 0100 	strd	r0, r1, [r3]
  40432c:	f7ff b81d 	b.w	40336a <_svfprintf_r+0x4e>
  404330:	aa25      	add	r2, sp, #148	; 0x94
  404332:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404334:	980c      	ldr	r0, [sp, #48]	; 0x30
  404336:	f003 ff7b 	bl	408230 <__ssprint_r>
  40433a:	2800      	cmp	r0, #0
  40433c:	f47f a8c0 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  404340:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404342:	46c8      	mov	r8, r9
  404344:	e458      	b.n	403bf8 <_svfprintf_r+0x8dc>
  404346:	bf00      	nop
  404348:	004092ec 	.word	0x004092ec
  40434c:	004092d8 	.word	0x004092d8
  404350:	2140      	movs	r1, #64	; 0x40
  404352:	980c      	ldr	r0, [sp, #48]	; 0x30
  404354:	f002 fe50 	bl	406ff8 <_malloc_r>
  404358:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40435a:	6010      	str	r0, [r2, #0]
  40435c:	6110      	str	r0, [r2, #16]
  40435e:	2800      	cmp	r0, #0
  404360:	f000 81f2 	beq.w	404748 <_svfprintf_r+0x142c>
  404364:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404366:	2340      	movs	r3, #64	; 0x40
  404368:	6153      	str	r3, [r2, #20]
  40436a:	f7fe bfee 	b.w	40334a <_svfprintf_r+0x2e>
  40436e:	a823      	add	r0, sp, #140	; 0x8c
  404370:	a920      	add	r1, sp, #128	; 0x80
  404372:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404374:	9004      	str	r0, [sp, #16]
  404376:	9103      	str	r1, [sp, #12]
  404378:	a81f      	add	r0, sp, #124	; 0x7c
  40437a:	2103      	movs	r1, #3
  40437c:	9002      	str	r0, [sp, #8]
  40437e:	9a08      	ldr	r2, [sp, #32]
  404380:	9401      	str	r4, [sp, #4]
  404382:	463b      	mov	r3, r7
  404384:	9100      	str	r1, [sp, #0]
  404386:	980c      	ldr	r0, [sp, #48]	; 0x30
  404388:	f001 f9ca 	bl	405720 <_dtoa_r>
  40438c:	4625      	mov	r5, r4
  40438e:	4606      	mov	r6, r0
  404390:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404392:	2b46      	cmp	r3, #70	; 0x46
  404394:	eb06 0405 	add.w	r4, r6, r5
  404398:	f47f af29 	bne.w	4041ee <_svfprintf_r+0xed2>
  40439c:	7833      	ldrb	r3, [r6, #0]
  40439e:	2b30      	cmp	r3, #48	; 0x30
  4043a0:	f000 8178 	beq.w	404694 <_svfprintf_r+0x1378>
  4043a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4043a6:	442c      	add	r4, r5
  4043a8:	e721      	b.n	4041ee <_svfprintf_r+0xed2>
  4043aa:	aa25      	add	r2, sp, #148	; 0x94
  4043ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043b0:	f003 ff3e 	bl	408230 <__ssprint_r>
  4043b4:	2800      	cmp	r0, #0
  4043b6:	f47f a883 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4043ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4043bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043be:	46c8      	mov	r8, r9
  4043c0:	e782      	b.n	4042c8 <_svfprintf_r+0xfac>
  4043c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043c4:	2b00      	cmp	r3, #0
  4043c6:	bf08      	it	eq
  4043c8:	2301      	moveq	r3, #1
  4043ca:	930a      	str	r3, [sp, #40]	; 0x28
  4043cc:	e6db      	b.n	404186 <_svfprintf_r+0xe6a>
  4043ce:	4630      	mov	r0, r6
  4043d0:	940a      	str	r4, [sp, #40]	; 0x28
  4043d2:	f7fe ff35 	bl	403240 <strlen>
  4043d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4043d8:	900e      	str	r0, [sp, #56]	; 0x38
  4043da:	f8cd b01c 	str.w	fp, [sp, #28]
  4043de:	4603      	mov	r3, r0
  4043e0:	f7ff b9f9 	b.w	4037d6 <_svfprintf_r+0x4ba>
  4043e4:	272d      	movs	r7, #45	; 0x2d
  4043e6:	2300      	movs	r3, #0
  4043e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4043ec:	930a      	str	r3, [sp, #40]	; 0x28
  4043ee:	f7ff b8ae 	b.w	40354e <_svfprintf_r+0x232>
  4043f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4043f4:	9312      	str	r3, [sp, #72]	; 0x48
  4043f6:	461a      	mov	r2, r3
  4043f8:	3303      	adds	r3, #3
  4043fa:	db04      	blt.n	404406 <_svfprintf_r+0x10ea>
  4043fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043fe:	4619      	mov	r1, r3
  404400:	4291      	cmp	r1, r2
  404402:	f6bf af17 	bge.w	404234 <_svfprintf_r+0xf18>
  404406:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404408:	3b02      	subs	r3, #2
  40440a:	9311      	str	r3, [sp, #68]	; 0x44
  40440c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404410:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404414:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404416:	3b01      	subs	r3, #1
  404418:	2b00      	cmp	r3, #0
  40441a:	931f      	str	r3, [sp, #124]	; 0x7c
  40441c:	bfbd      	ittte	lt
  40441e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404420:	f1c3 0301 	rsblt	r3, r3, #1
  404424:	222d      	movlt	r2, #45	; 0x2d
  404426:	222b      	movge	r2, #43	; 0x2b
  404428:	2b09      	cmp	r3, #9
  40442a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40442e:	f340 8116 	ble.w	40465e <_svfprintf_r+0x1342>
  404432:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404436:	4620      	mov	r0, r4
  404438:	4dab      	ldr	r5, [pc, #684]	; (4046e8 <_svfprintf_r+0x13cc>)
  40443a:	e000      	b.n	40443e <_svfprintf_r+0x1122>
  40443c:	4610      	mov	r0, r2
  40443e:	fb85 1203 	smull	r1, r2, r5, r3
  404442:	17d9      	asrs	r1, r3, #31
  404444:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404448:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40444c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404450:	3230      	adds	r2, #48	; 0x30
  404452:	2909      	cmp	r1, #9
  404454:	f800 2c01 	strb.w	r2, [r0, #-1]
  404458:	460b      	mov	r3, r1
  40445a:	f100 32ff 	add.w	r2, r0, #4294967295
  40445e:	dced      	bgt.n	40443c <_svfprintf_r+0x1120>
  404460:	3330      	adds	r3, #48	; 0x30
  404462:	3802      	subs	r0, #2
  404464:	b2d9      	uxtb	r1, r3
  404466:	4284      	cmp	r4, r0
  404468:	f802 1c01 	strb.w	r1, [r2, #-1]
  40446c:	f240 8165 	bls.w	40473a <_svfprintf_r+0x141e>
  404470:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404474:	4613      	mov	r3, r2
  404476:	e001      	b.n	40447c <_svfprintf_r+0x1160>
  404478:	f813 1b01 	ldrb.w	r1, [r3], #1
  40447c:	f800 1b01 	strb.w	r1, [r0], #1
  404480:	42a3      	cmp	r3, r4
  404482:	d1f9      	bne.n	404478 <_svfprintf_r+0x115c>
  404484:	3301      	adds	r3, #1
  404486:	1a9b      	subs	r3, r3, r2
  404488:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40448c:	4413      	add	r3, r2
  40448e:	aa21      	add	r2, sp, #132	; 0x84
  404490:	1a9b      	subs	r3, r3, r2
  404492:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404494:	931b      	str	r3, [sp, #108]	; 0x6c
  404496:	2a01      	cmp	r2, #1
  404498:	4413      	add	r3, r2
  40449a:	930e      	str	r3, [sp, #56]	; 0x38
  40449c:	f340 8119 	ble.w	4046d2 <_svfprintf_r+0x13b6>
  4044a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4044a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4044a4:	4413      	add	r3, r2
  4044a6:	930e      	str	r3, [sp, #56]	; 0x38
  4044a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044ac:	9308      	str	r3, [sp, #32]
  4044ae:	2300      	movs	r3, #0
  4044b0:	9312      	str	r3, [sp, #72]	; 0x48
  4044b2:	e6cf      	b.n	404254 <_svfprintf_r+0xf38>
  4044b4:	aa25      	add	r2, sp, #148	; 0x94
  4044b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044ba:	f003 feb9 	bl	408230 <__ssprint_r>
  4044be:	2800      	cmp	r0, #0
  4044c0:	f47e affe 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4044c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044c6:	46c8      	mov	r8, r9
  4044c8:	e4d7      	b.n	403e7a <_svfprintf_r+0xb5e>
  4044ca:	4623      	mov	r3, r4
  4044cc:	e6a2      	b.n	404214 <_svfprintf_r+0xef8>
  4044ce:	aa25      	add	r2, sp, #148	; 0x94
  4044d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044d4:	f003 feac 	bl	408230 <__ssprint_r>
  4044d8:	2800      	cmp	r0, #0
  4044da:	f47e aff1 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4044de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4044e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044e2:	46c8      	mov	r8, r9
  4044e4:	e5ae      	b.n	404044 <_svfprintf_r+0xd28>
  4044e6:	aa25      	add	r2, sp, #148	; 0x94
  4044e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044ec:	f003 fea0 	bl	408230 <__ssprint_r>
  4044f0:	2800      	cmp	r0, #0
  4044f2:	f47e afe5 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  4044f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4044f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4044fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044fc:	1a9a      	subs	r2, r3, r2
  4044fe:	46c8      	mov	r8, r9
  404500:	e5b8      	b.n	404074 <_svfprintf_r+0xd58>
  404502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404504:	9612      	str	r6, [sp, #72]	; 0x48
  404506:	2b06      	cmp	r3, #6
  404508:	bf28      	it	cs
  40450a:	2306      	movcs	r3, #6
  40450c:	960a      	str	r6, [sp, #40]	; 0x28
  40450e:	4637      	mov	r7, r6
  404510:	9308      	str	r3, [sp, #32]
  404512:	950f      	str	r5, [sp, #60]	; 0x3c
  404514:	f8cd b01c 	str.w	fp, [sp, #28]
  404518:	930e      	str	r3, [sp, #56]	; 0x38
  40451a:	4e74      	ldr	r6, [pc, #464]	; (4046ec <_svfprintf_r+0x13d0>)
  40451c:	f7ff b816 	b.w	40354c <_svfprintf_r+0x230>
  404520:	a823      	add	r0, sp, #140	; 0x8c
  404522:	a920      	add	r1, sp, #128	; 0x80
  404524:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404526:	9004      	str	r0, [sp, #16]
  404528:	9103      	str	r1, [sp, #12]
  40452a:	a81f      	add	r0, sp, #124	; 0x7c
  40452c:	2103      	movs	r1, #3
  40452e:	9002      	str	r0, [sp, #8]
  404530:	9a08      	ldr	r2, [sp, #32]
  404532:	9501      	str	r5, [sp, #4]
  404534:	463b      	mov	r3, r7
  404536:	9100      	str	r1, [sp, #0]
  404538:	980c      	ldr	r0, [sp, #48]	; 0x30
  40453a:	f001 f8f1 	bl	405720 <_dtoa_r>
  40453e:	4606      	mov	r6, r0
  404540:	1944      	adds	r4, r0, r5
  404542:	e72b      	b.n	40439c <_svfprintf_r+0x1080>
  404544:	2306      	movs	r3, #6
  404546:	930a      	str	r3, [sp, #40]	; 0x28
  404548:	e61d      	b.n	404186 <_svfprintf_r+0xe6a>
  40454a:	272d      	movs	r7, #45	; 0x2d
  40454c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404550:	f7ff bacd 	b.w	403aee <_svfprintf_r+0x7d2>
  404554:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404556:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404558:	4413      	add	r3, r2
  40455a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40455c:	930e      	str	r3, [sp, #56]	; 0x38
  40455e:	2a00      	cmp	r2, #0
  404560:	f340 80b0 	ble.w	4046c4 <_svfprintf_r+0x13a8>
  404564:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404568:	9308      	str	r3, [sp, #32]
  40456a:	2367      	movs	r3, #103	; 0x67
  40456c:	9311      	str	r3, [sp, #68]	; 0x44
  40456e:	e671      	b.n	404254 <_svfprintf_r+0xf38>
  404570:	2b00      	cmp	r3, #0
  404572:	f340 80c3 	ble.w	4046fc <_svfprintf_r+0x13e0>
  404576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404578:	2a00      	cmp	r2, #0
  40457a:	f040 8099 	bne.w	4046b0 <_svfprintf_r+0x1394>
  40457e:	f01b 0f01 	tst.w	fp, #1
  404582:	f040 8095 	bne.w	4046b0 <_svfprintf_r+0x1394>
  404586:	9308      	str	r3, [sp, #32]
  404588:	930e      	str	r3, [sp, #56]	; 0x38
  40458a:	e663      	b.n	404254 <_svfprintf_r+0xf38>
  40458c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40458e:	9308      	str	r3, [sp, #32]
  404590:	930e      	str	r3, [sp, #56]	; 0x38
  404592:	900a      	str	r0, [sp, #40]	; 0x28
  404594:	950f      	str	r5, [sp, #60]	; 0x3c
  404596:	f8cd b01c 	str.w	fp, [sp, #28]
  40459a:	9012      	str	r0, [sp, #72]	; 0x48
  40459c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4045a0:	f7fe bfd4 	b.w	40354c <_svfprintf_r+0x230>
  4045a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045a6:	2b47      	cmp	r3, #71	; 0x47
  4045a8:	f47f ae20 	bne.w	4041ec <_svfprintf_r+0xed0>
  4045ac:	f01b 0f01 	tst.w	fp, #1
  4045b0:	f47f aeee 	bne.w	404390 <_svfprintf_r+0x1074>
  4045b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4045b6:	1b9b      	subs	r3, r3, r6
  4045b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4045ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4045bc:	2b47      	cmp	r3, #71	; 0x47
  4045be:	f43f af18 	beq.w	4043f2 <_svfprintf_r+0x10d6>
  4045c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4045c4:	9312      	str	r3, [sp, #72]	; 0x48
  4045c6:	e721      	b.n	40440c <_svfprintf_r+0x10f0>
  4045c8:	424f      	negs	r7, r1
  4045ca:	3110      	adds	r1, #16
  4045cc:	4d48      	ldr	r5, [pc, #288]	; (4046f0 <_svfprintf_r+0x13d4>)
  4045ce:	da2f      	bge.n	404630 <_svfprintf_r+0x1314>
  4045d0:	2410      	movs	r4, #16
  4045d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4045d6:	e004      	b.n	4045e2 <_svfprintf_r+0x12c6>
  4045d8:	f108 0808 	add.w	r8, r8, #8
  4045dc:	3f10      	subs	r7, #16
  4045de:	2f10      	cmp	r7, #16
  4045e0:	dd26      	ble.n	404630 <_svfprintf_r+0x1314>
  4045e2:	3301      	adds	r3, #1
  4045e4:	3210      	adds	r2, #16
  4045e6:	2b07      	cmp	r3, #7
  4045e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4045ea:	9326      	str	r3, [sp, #152]	; 0x98
  4045ec:	f8c8 5000 	str.w	r5, [r8]
  4045f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4045f4:	ddf0      	ble.n	4045d8 <_svfprintf_r+0x12bc>
  4045f6:	aa25      	add	r2, sp, #148	; 0x94
  4045f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045fa:	4658      	mov	r0, fp
  4045fc:	f003 fe18 	bl	408230 <__ssprint_r>
  404600:	2800      	cmp	r0, #0
  404602:	f47e af5d 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  404606:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404608:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40460a:	46c8      	mov	r8, r9
  40460c:	e7e6      	b.n	4045dc <_svfprintf_r+0x12c0>
  40460e:	aa25      	add	r2, sp, #148	; 0x94
  404610:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404612:	980c      	ldr	r0, [sp, #48]	; 0x30
  404614:	f003 fe0c 	bl	408230 <__ssprint_r>
  404618:	2800      	cmp	r0, #0
  40461a:	f47e af51 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  40461e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404620:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404622:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404624:	46c8      	mov	r8, r9
  404626:	e667      	b.n	4042f8 <_svfprintf_r+0xfdc>
  404628:	2000      	movs	r0, #0
  40462a:	900a      	str	r0, [sp, #40]	; 0x28
  40462c:	f7fe bed0 	b.w	4033d0 <_svfprintf_r+0xb4>
  404630:	3301      	adds	r3, #1
  404632:	443a      	add	r2, r7
  404634:	2b07      	cmp	r3, #7
  404636:	e888 00a0 	stmia.w	r8, {r5, r7}
  40463a:	9227      	str	r2, [sp, #156]	; 0x9c
  40463c:	9326      	str	r3, [sp, #152]	; 0x98
  40463e:	f108 0808 	add.w	r8, r8, #8
  404642:	f77f ae5c 	ble.w	4042fe <_svfprintf_r+0xfe2>
  404646:	aa25      	add	r2, sp, #148	; 0x94
  404648:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40464a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40464c:	f003 fdf0 	bl	408230 <__ssprint_r>
  404650:	2800      	cmp	r0, #0
  404652:	f47e af35 	bne.w	4034c0 <_svfprintf_r+0x1a4>
  404656:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404658:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40465a:	46c8      	mov	r8, r9
  40465c:	e64f      	b.n	4042fe <_svfprintf_r+0xfe2>
  40465e:	3330      	adds	r3, #48	; 0x30
  404660:	2230      	movs	r2, #48	; 0x30
  404662:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404666:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40466a:	ab22      	add	r3, sp, #136	; 0x88
  40466c:	e70f      	b.n	40448e <_svfprintf_r+0x1172>
  40466e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404670:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404672:	4413      	add	r3, r2
  404674:	930e      	str	r3, [sp, #56]	; 0x38
  404676:	e775      	b.n	404564 <_svfprintf_r+0x1248>
  404678:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40467a:	e5cb      	b.n	404214 <_svfprintf_r+0xef8>
  40467c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40467e:	4e1d      	ldr	r6, [pc, #116]	; (4046f4 <_svfprintf_r+0x13d8>)
  404680:	2b00      	cmp	r3, #0
  404682:	bfb6      	itet	lt
  404684:	272d      	movlt	r7, #45	; 0x2d
  404686:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40468a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40468e:	4b1a      	ldr	r3, [pc, #104]	; (4046f8 <_svfprintf_r+0x13dc>)
  404690:	f7ff ba2f 	b.w	403af2 <_svfprintf_r+0x7d6>
  404694:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404696:	9808      	ldr	r0, [sp, #32]
  404698:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40469a:	4639      	mov	r1, r7
  40469c:	f004 fc64 	bl	408f68 <__aeabi_dcmpeq>
  4046a0:	2800      	cmp	r0, #0
  4046a2:	f47f ae7f 	bne.w	4043a4 <_svfprintf_r+0x1088>
  4046a6:	f1c5 0501 	rsb	r5, r5, #1
  4046aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4046ac:	442c      	add	r4, r5
  4046ae:	e59e      	b.n	4041ee <_svfprintf_r+0xed2>
  4046b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4046b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4046b4:	4413      	add	r3, r2
  4046b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4046b8:	441a      	add	r2, r3
  4046ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4046be:	920e      	str	r2, [sp, #56]	; 0x38
  4046c0:	9308      	str	r3, [sp, #32]
  4046c2:	e5c7      	b.n	404254 <_svfprintf_r+0xf38>
  4046c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4046c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4046c8:	f1c3 0301 	rsb	r3, r3, #1
  4046cc:	441a      	add	r2, r3
  4046ce:	4613      	mov	r3, r2
  4046d0:	e7d0      	b.n	404674 <_svfprintf_r+0x1358>
  4046d2:	f01b 0301 	ands.w	r3, fp, #1
  4046d6:	9312      	str	r3, [sp, #72]	; 0x48
  4046d8:	f47f aee2 	bne.w	4044a0 <_svfprintf_r+0x1184>
  4046dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4046de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4046e2:	9308      	str	r3, [sp, #32]
  4046e4:	e5b6      	b.n	404254 <_svfprintf_r+0xf38>
  4046e6:	bf00      	nop
  4046e8:	66666667 	.word	0x66666667
  4046ec:	004092d0 	.word	0x004092d0
  4046f0:	004092ec 	.word	0x004092ec
  4046f4:	004092a4 	.word	0x004092a4
  4046f8:	004092a0 	.word	0x004092a0
  4046fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046fe:	b913      	cbnz	r3, 404706 <_svfprintf_r+0x13ea>
  404700:	f01b 0f01 	tst.w	fp, #1
  404704:	d002      	beq.n	40470c <_svfprintf_r+0x13f0>
  404706:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404708:	3301      	adds	r3, #1
  40470a:	e7d4      	b.n	4046b6 <_svfprintf_r+0x139a>
  40470c:	2301      	movs	r3, #1
  40470e:	e73a      	b.n	404586 <_svfprintf_r+0x126a>
  404710:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404712:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404716:	6828      	ldr	r0, [r5, #0]
  404718:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40471c:	900a      	str	r0, [sp, #40]	; 0x28
  40471e:	4628      	mov	r0, r5
  404720:	3004      	adds	r0, #4
  404722:	46a2      	mov	sl, r4
  404724:	900f      	str	r0, [sp, #60]	; 0x3c
  404726:	f7fe be51 	b.w	4033cc <_svfprintf_r+0xb0>
  40472a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40472e:	f7ff b867 	b.w	403800 <_svfprintf_r+0x4e4>
  404732:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404736:	f7ff ba15 	b.w	403b64 <_svfprintf_r+0x848>
  40473a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40473e:	e6a6      	b.n	40448e <_svfprintf_r+0x1172>
  404740:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404744:	f7ff b8eb 	b.w	40391e <_svfprintf_r+0x602>
  404748:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40474a:	230c      	movs	r3, #12
  40474c:	6013      	str	r3, [r2, #0]
  40474e:	f04f 33ff 	mov.w	r3, #4294967295
  404752:	9309      	str	r3, [sp, #36]	; 0x24
  404754:	f7fe bebd 	b.w	4034d2 <_svfprintf_r+0x1b6>
  404758:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40475c:	f7ff b99a 	b.w	403a94 <_svfprintf_r+0x778>
  404760:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404764:	f7ff b976 	b.w	403a54 <_svfprintf_r+0x738>
  404768:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40476c:	f7ff b959 	b.w	403a22 <_svfprintf_r+0x706>
  404770:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404774:	f7ff b912 	b.w	40399c <_svfprintf_r+0x680>

00404778 <__sprint_r.part.0>:
  404778:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40477c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40477e:	049c      	lsls	r4, r3, #18
  404780:	4693      	mov	fp, r2
  404782:	d52f      	bpl.n	4047e4 <__sprint_r.part.0+0x6c>
  404784:	6893      	ldr	r3, [r2, #8]
  404786:	6812      	ldr	r2, [r2, #0]
  404788:	b353      	cbz	r3, 4047e0 <__sprint_r.part.0+0x68>
  40478a:	460e      	mov	r6, r1
  40478c:	4607      	mov	r7, r0
  40478e:	f102 0908 	add.w	r9, r2, #8
  404792:	e919 0420 	ldmdb	r9, {r5, sl}
  404796:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40479a:	d017      	beq.n	4047cc <__sprint_r.part.0+0x54>
  40479c:	3d04      	subs	r5, #4
  40479e:	2400      	movs	r4, #0
  4047a0:	e001      	b.n	4047a6 <__sprint_r.part.0+0x2e>
  4047a2:	45a0      	cmp	r8, r4
  4047a4:	d010      	beq.n	4047c8 <__sprint_r.part.0+0x50>
  4047a6:	4632      	mov	r2, r6
  4047a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4047ac:	4638      	mov	r0, r7
  4047ae:	f002 f87b 	bl	4068a8 <_fputwc_r>
  4047b2:	1c43      	adds	r3, r0, #1
  4047b4:	f104 0401 	add.w	r4, r4, #1
  4047b8:	d1f3      	bne.n	4047a2 <__sprint_r.part.0+0x2a>
  4047ba:	2300      	movs	r3, #0
  4047bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4047c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4047c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4047cc:	f02a 0a03 	bic.w	sl, sl, #3
  4047d0:	eba3 030a 	sub.w	r3, r3, sl
  4047d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4047d8:	f109 0908 	add.w	r9, r9, #8
  4047dc:	2b00      	cmp	r3, #0
  4047de:	d1d8      	bne.n	404792 <__sprint_r.part.0+0x1a>
  4047e0:	2000      	movs	r0, #0
  4047e2:	e7ea      	b.n	4047ba <__sprint_r.part.0+0x42>
  4047e4:	f002 f9ca 	bl	406b7c <__sfvwrite_r>
  4047e8:	2300      	movs	r3, #0
  4047ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4047ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4047f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047f6:	bf00      	nop

004047f8 <_vfiprintf_r>:
  4047f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047fc:	b0ad      	sub	sp, #180	; 0xb4
  4047fe:	461d      	mov	r5, r3
  404800:	468b      	mov	fp, r1
  404802:	4690      	mov	r8, r2
  404804:	9307      	str	r3, [sp, #28]
  404806:	9006      	str	r0, [sp, #24]
  404808:	b118      	cbz	r0, 404812 <_vfiprintf_r+0x1a>
  40480a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40480c:	2b00      	cmp	r3, #0
  40480e:	f000 80f3 	beq.w	4049f8 <_vfiprintf_r+0x200>
  404812:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404816:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40481a:	07df      	lsls	r7, r3, #31
  40481c:	b281      	uxth	r1, r0
  40481e:	d402      	bmi.n	404826 <_vfiprintf_r+0x2e>
  404820:	058e      	lsls	r6, r1, #22
  404822:	f140 80fc 	bpl.w	404a1e <_vfiprintf_r+0x226>
  404826:	048c      	lsls	r4, r1, #18
  404828:	d40a      	bmi.n	404840 <_vfiprintf_r+0x48>
  40482a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40482e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404832:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404836:	f8ab 100c 	strh.w	r1, [fp, #12]
  40483a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40483e:	b289      	uxth	r1, r1
  404840:	0708      	lsls	r0, r1, #28
  404842:	f140 80b3 	bpl.w	4049ac <_vfiprintf_r+0x1b4>
  404846:	f8db 3010 	ldr.w	r3, [fp, #16]
  40484a:	2b00      	cmp	r3, #0
  40484c:	f000 80ae 	beq.w	4049ac <_vfiprintf_r+0x1b4>
  404850:	f001 031a 	and.w	r3, r1, #26
  404854:	2b0a      	cmp	r3, #10
  404856:	f000 80b5 	beq.w	4049c4 <_vfiprintf_r+0x1cc>
  40485a:	2300      	movs	r3, #0
  40485c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404860:	930b      	str	r3, [sp, #44]	; 0x2c
  404862:	9311      	str	r3, [sp, #68]	; 0x44
  404864:	9310      	str	r3, [sp, #64]	; 0x40
  404866:	9303      	str	r3, [sp, #12]
  404868:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40486c:	46ca      	mov	sl, r9
  40486e:	f8cd b010 	str.w	fp, [sp, #16]
  404872:	f898 3000 	ldrb.w	r3, [r8]
  404876:	4644      	mov	r4, r8
  404878:	b1fb      	cbz	r3, 4048ba <_vfiprintf_r+0xc2>
  40487a:	2b25      	cmp	r3, #37	; 0x25
  40487c:	d102      	bne.n	404884 <_vfiprintf_r+0x8c>
  40487e:	e01c      	b.n	4048ba <_vfiprintf_r+0xc2>
  404880:	2b25      	cmp	r3, #37	; 0x25
  404882:	d003      	beq.n	40488c <_vfiprintf_r+0x94>
  404884:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404888:	2b00      	cmp	r3, #0
  40488a:	d1f9      	bne.n	404880 <_vfiprintf_r+0x88>
  40488c:	eba4 0508 	sub.w	r5, r4, r8
  404890:	b19d      	cbz	r5, 4048ba <_vfiprintf_r+0xc2>
  404892:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404894:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404896:	f8ca 8000 	str.w	r8, [sl]
  40489a:	3301      	adds	r3, #1
  40489c:	442a      	add	r2, r5
  40489e:	2b07      	cmp	r3, #7
  4048a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4048a4:	9211      	str	r2, [sp, #68]	; 0x44
  4048a6:	9310      	str	r3, [sp, #64]	; 0x40
  4048a8:	dd7a      	ble.n	4049a0 <_vfiprintf_r+0x1a8>
  4048aa:	2a00      	cmp	r2, #0
  4048ac:	f040 84b0 	bne.w	405210 <_vfiprintf_r+0xa18>
  4048b0:	9b03      	ldr	r3, [sp, #12]
  4048b2:	9210      	str	r2, [sp, #64]	; 0x40
  4048b4:	442b      	add	r3, r5
  4048b6:	46ca      	mov	sl, r9
  4048b8:	9303      	str	r3, [sp, #12]
  4048ba:	7823      	ldrb	r3, [r4, #0]
  4048bc:	2b00      	cmp	r3, #0
  4048be:	f000 83e0 	beq.w	405082 <_vfiprintf_r+0x88a>
  4048c2:	2000      	movs	r0, #0
  4048c4:	f04f 0300 	mov.w	r3, #0
  4048c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4048cc:	f104 0801 	add.w	r8, r4, #1
  4048d0:	7862      	ldrb	r2, [r4, #1]
  4048d2:	4605      	mov	r5, r0
  4048d4:	4606      	mov	r6, r0
  4048d6:	4603      	mov	r3, r0
  4048d8:	f04f 34ff 	mov.w	r4, #4294967295
  4048dc:	f108 0801 	add.w	r8, r8, #1
  4048e0:	f1a2 0120 	sub.w	r1, r2, #32
  4048e4:	2958      	cmp	r1, #88	; 0x58
  4048e6:	f200 82de 	bhi.w	404ea6 <_vfiprintf_r+0x6ae>
  4048ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4048ee:	0221      	.short	0x0221
  4048f0:	02dc02dc 	.word	0x02dc02dc
  4048f4:	02dc0229 	.word	0x02dc0229
  4048f8:	02dc02dc 	.word	0x02dc02dc
  4048fc:	02dc02dc 	.word	0x02dc02dc
  404900:	028902dc 	.word	0x028902dc
  404904:	02dc0295 	.word	0x02dc0295
  404908:	02bd00a2 	.word	0x02bd00a2
  40490c:	019f02dc 	.word	0x019f02dc
  404910:	01a401a4 	.word	0x01a401a4
  404914:	01a401a4 	.word	0x01a401a4
  404918:	01a401a4 	.word	0x01a401a4
  40491c:	01a401a4 	.word	0x01a401a4
  404920:	02dc01a4 	.word	0x02dc01a4
  404924:	02dc02dc 	.word	0x02dc02dc
  404928:	02dc02dc 	.word	0x02dc02dc
  40492c:	02dc02dc 	.word	0x02dc02dc
  404930:	02dc02dc 	.word	0x02dc02dc
  404934:	01b202dc 	.word	0x01b202dc
  404938:	02dc02dc 	.word	0x02dc02dc
  40493c:	02dc02dc 	.word	0x02dc02dc
  404940:	02dc02dc 	.word	0x02dc02dc
  404944:	02dc02dc 	.word	0x02dc02dc
  404948:	02dc02dc 	.word	0x02dc02dc
  40494c:	02dc0197 	.word	0x02dc0197
  404950:	02dc02dc 	.word	0x02dc02dc
  404954:	02dc02dc 	.word	0x02dc02dc
  404958:	02dc019b 	.word	0x02dc019b
  40495c:	025302dc 	.word	0x025302dc
  404960:	02dc02dc 	.word	0x02dc02dc
  404964:	02dc02dc 	.word	0x02dc02dc
  404968:	02dc02dc 	.word	0x02dc02dc
  40496c:	02dc02dc 	.word	0x02dc02dc
  404970:	02dc02dc 	.word	0x02dc02dc
  404974:	021b025a 	.word	0x021b025a
  404978:	02dc02dc 	.word	0x02dc02dc
  40497c:	026e02dc 	.word	0x026e02dc
  404980:	02dc021b 	.word	0x02dc021b
  404984:	027302dc 	.word	0x027302dc
  404988:	01f502dc 	.word	0x01f502dc
  40498c:	02090182 	.word	0x02090182
  404990:	02dc02d7 	.word	0x02dc02d7
  404994:	02dc029a 	.word	0x02dc029a
  404998:	02dc00a7 	.word	0x02dc00a7
  40499c:	022e02dc 	.word	0x022e02dc
  4049a0:	f10a 0a08 	add.w	sl, sl, #8
  4049a4:	9b03      	ldr	r3, [sp, #12]
  4049a6:	442b      	add	r3, r5
  4049a8:	9303      	str	r3, [sp, #12]
  4049aa:	e786      	b.n	4048ba <_vfiprintf_r+0xc2>
  4049ac:	4659      	mov	r1, fp
  4049ae:	9806      	ldr	r0, [sp, #24]
  4049b0:	f000 fdac 	bl	40550c <__swsetup_r>
  4049b4:	bb18      	cbnz	r0, 4049fe <_vfiprintf_r+0x206>
  4049b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4049ba:	f001 031a 	and.w	r3, r1, #26
  4049be:	2b0a      	cmp	r3, #10
  4049c0:	f47f af4b 	bne.w	40485a <_vfiprintf_r+0x62>
  4049c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4049c8:	2b00      	cmp	r3, #0
  4049ca:	f6ff af46 	blt.w	40485a <_vfiprintf_r+0x62>
  4049ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4049d2:	07db      	lsls	r3, r3, #31
  4049d4:	d405      	bmi.n	4049e2 <_vfiprintf_r+0x1ea>
  4049d6:	058f      	lsls	r7, r1, #22
  4049d8:	d403      	bmi.n	4049e2 <_vfiprintf_r+0x1ea>
  4049da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4049de:	f002 fa91 	bl	406f04 <__retarget_lock_release_recursive>
  4049e2:	462b      	mov	r3, r5
  4049e4:	4642      	mov	r2, r8
  4049e6:	4659      	mov	r1, fp
  4049e8:	9806      	ldr	r0, [sp, #24]
  4049ea:	f000 fd4d 	bl	405488 <__sbprintf>
  4049ee:	9003      	str	r0, [sp, #12]
  4049f0:	9803      	ldr	r0, [sp, #12]
  4049f2:	b02d      	add	sp, #180	; 0xb4
  4049f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049f8:	f001 feb4 	bl	406764 <__sinit>
  4049fc:	e709      	b.n	404812 <_vfiprintf_r+0x1a>
  4049fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404a02:	07d9      	lsls	r1, r3, #31
  404a04:	d404      	bmi.n	404a10 <_vfiprintf_r+0x218>
  404a06:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404a0a:	059a      	lsls	r2, r3, #22
  404a0c:	f140 84aa 	bpl.w	405364 <_vfiprintf_r+0xb6c>
  404a10:	f04f 33ff 	mov.w	r3, #4294967295
  404a14:	9303      	str	r3, [sp, #12]
  404a16:	9803      	ldr	r0, [sp, #12]
  404a18:	b02d      	add	sp, #180	; 0xb4
  404a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a1e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404a22:	f002 fa6d 	bl	406f00 <__retarget_lock_acquire_recursive>
  404a26:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404a2a:	b281      	uxth	r1, r0
  404a2c:	e6fb      	b.n	404826 <_vfiprintf_r+0x2e>
  404a2e:	4276      	negs	r6, r6
  404a30:	9207      	str	r2, [sp, #28]
  404a32:	f043 0304 	orr.w	r3, r3, #4
  404a36:	f898 2000 	ldrb.w	r2, [r8]
  404a3a:	e74f      	b.n	4048dc <_vfiprintf_r+0xe4>
  404a3c:	9608      	str	r6, [sp, #32]
  404a3e:	069e      	lsls	r6, r3, #26
  404a40:	f100 8450 	bmi.w	4052e4 <_vfiprintf_r+0xaec>
  404a44:	9907      	ldr	r1, [sp, #28]
  404a46:	06dd      	lsls	r5, r3, #27
  404a48:	460a      	mov	r2, r1
  404a4a:	f100 83ef 	bmi.w	40522c <_vfiprintf_r+0xa34>
  404a4e:	0658      	lsls	r0, r3, #25
  404a50:	f140 83ec 	bpl.w	40522c <_vfiprintf_r+0xa34>
  404a54:	880e      	ldrh	r6, [r1, #0]
  404a56:	3104      	adds	r1, #4
  404a58:	2700      	movs	r7, #0
  404a5a:	2201      	movs	r2, #1
  404a5c:	9107      	str	r1, [sp, #28]
  404a5e:	f04f 0100 	mov.w	r1, #0
  404a62:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404a66:	2500      	movs	r5, #0
  404a68:	1c61      	adds	r1, r4, #1
  404a6a:	f000 8116 	beq.w	404c9a <_vfiprintf_r+0x4a2>
  404a6e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404a72:	9102      	str	r1, [sp, #8]
  404a74:	ea56 0107 	orrs.w	r1, r6, r7
  404a78:	f040 8114 	bne.w	404ca4 <_vfiprintf_r+0x4ac>
  404a7c:	2c00      	cmp	r4, #0
  404a7e:	f040 835c 	bne.w	40513a <_vfiprintf_r+0x942>
  404a82:	2a00      	cmp	r2, #0
  404a84:	f040 83b7 	bne.w	4051f6 <_vfiprintf_r+0x9fe>
  404a88:	f013 0301 	ands.w	r3, r3, #1
  404a8c:	9305      	str	r3, [sp, #20]
  404a8e:	f000 8457 	beq.w	405340 <_vfiprintf_r+0xb48>
  404a92:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404a96:	2330      	movs	r3, #48	; 0x30
  404a98:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404a9c:	9b05      	ldr	r3, [sp, #20]
  404a9e:	42a3      	cmp	r3, r4
  404aa0:	bfb8      	it	lt
  404aa2:	4623      	movlt	r3, r4
  404aa4:	9301      	str	r3, [sp, #4]
  404aa6:	b10d      	cbz	r5, 404aac <_vfiprintf_r+0x2b4>
  404aa8:	3301      	adds	r3, #1
  404aaa:	9301      	str	r3, [sp, #4]
  404aac:	9b02      	ldr	r3, [sp, #8]
  404aae:	f013 0302 	ands.w	r3, r3, #2
  404ab2:	9309      	str	r3, [sp, #36]	; 0x24
  404ab4:	d002      	beq.n	404abc <_vfiprintf_r+0x2c4>
  404ab6:	9b01      	ldr	r3, [sp, #4]
  404ab8:	3302      	adds	r3, #2
  404aba:	9301      	str	r3, [sp, #4]
  404abc:	9b02      	ldr	r3, [sp, #8]
  404abe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404ac2:	930a      	str	r3, [sp, #40]	; 0x28
  404ac4:	f040 8217 	bne.w	404ef6 <_vfiprintf_r+0x6fe>
  404ac8:	9b08      	ldr	r3, [sp, #32]
  404aca:	9a01      	ldr	r2, [sp, #4]
  404acc:	1a9d      	subs	r5, r3, r2
  404ace:	2d00      	cmp	r5, #0
  404ad0:	f340 8211 	ble.w	404ef6 <_vfiprintf_r+0x6fe>
  404ad4:	2d10      	cmp	r5, #16
  404ad6:	f340 8490 	ble.w	4053fa <_vfiprintf_r+0xc02>
  404ada:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404adc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ade:	4ec4      	ldr	r6, [pc, #784]	; (404df0 <_vfiprintf_r+0x5f8>)
  404ae0:	46d6      	mov	lr, sl
  404ae2:	2710      	movs	r7, #16
  404ae4:	46a2      	mov	sl, r4
  404ae6:	4619      	mov	r1, r3
  404ae8:	9c06      	ldr	r4, [sp, #24]
  404aea:	e007      	b.n	404afc <_vfiprintf_r+0x304>
  404aec:	f101 0c02 	add.w	ip, r1, #2
  404af0:	f10e 0e08 	add.w	lr, lr, #8
  404af4:	4601      	mov	r1, r0
  404af6:	3d10      	subs	r5, #16
  404af8:	2d10      	cmp	r5, #16
  404afa:	dd11      	ble.n	404b20 <_vfiprintf_r+0x328>
  404afc:	1c48      	adds	r0, r1, #1
  404afe:	3210      	adds	r2, #16
  404b00:	2807      	cmp	r0, #7
  404b02:	9211      	str	r2, [sp, #68]	; 0x44
  404b04:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404b08:	9010      	str	r0, [sp, #64]	; 0x40
  404b0a:	ddef      	ble.n	404aec <_vfiprintf_r+0x2f4>
  404b0c:	2a00      	cmp	r2, #0
  404b0e:	f040 81e4 	bne.w	404eda <_vfiprintf_r+0x6e2>
  404b12:	3d10      	subs	r5, #16
  404b14:	2d10      	cmp	r5, #16
  404b16:	4611      	mov	r1, r2
  404b18:	f04f 0c01 	mov.w	ip, #1
  404b1c:	46ce      	mov	lr, r9
  404b1e:	dced      	bgt.n	404afc <_vfiprintf_r+0x304>
  404b20:	4654      	mov	r4, sl
  404b22:	4661      	mov	r1, ip
  404b24:	46f2      	mov	sl, lr
  404b26:	442a      	add	r2, r5
  404b28:	2907      	cmp	r1, #7
  404b2a:	9211      	str	r2, [sp, #68]	; 0x44
  404b2c:	f8ca 6000 	str.w	r6, [sl]
  404b30:	f8ca 5004 	str.w	r5, [sl, #4]
  404b34:	9110      	str	r1, [sp, #64]	; 0x40
  404b36:	f300 82ec 	bgt.w	405112 <_vfiprintf_r+0x91a>
  404b3a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404b3e:	f10a 0a08 	add.w	sl, sl, #8
  404b42:	1c48      	adds	r0, r1, #1
  404b44:	2d00      	cmp	r5, #0
  404b46:	f040 81de 	bne.w	404f06 <_vfiprintf_r+0x70e>
  404b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404b4c:	2b00      	cmp	r3, #0
  404b4e:	f000 81f8 	beq.w	404f42 <_vfiprintf_r+0x74a>
  404b52:	3202      	adds	r2, #2
  404b54:	a90e      	add	r1, sp, #56	; 0x38
  404b56:	2302      	movs	r3, #2
  404b58:	2807      	cmp	r0, #7
  404b5a:	9211      	str	r2, [sp, #68]	; 0x44
  404b5c:	9010      	str	r0, [sp, #64]	; 0x40
  404b5e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404b62:	f340 81ea 	ble.w	404f3a <_vfiprintf_r+0x742>
  404b66:	2a00      	cmp	r2, #0
  404b68:	f040 838c 	bne.w	405284 <_vfiprintf_r+0xa8c>
  404b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b6e:	2b80      	cmp	r3, #128	; 0x80
  404b70:	f04f 0001 	mov.w	r0, #1
  404b74:	4611      	mov	r1, r2
  404b76:	46ca      	mov	sl, r9
  404b78:	f040 81e7 	bne.w	404f4a <_vfiprintf_r+0x752>
  404b7c:	9b08      	ldr	r3, [sp, #32]
  404b7e:	9d01      	ldr	r5, [sp, #4]
  404b80:	1b5e      	subs	r6, r3, r5
  404b82:	2e00      	cmp	r6, #0
  404b84:	f340 81e1 	ble.w	404f4a <_vfiprintf_r+0x752>
  404b88:	2e10      	cmp	r6, #16
  404b8a:	4d9a      	ldr	r5, [pc, #616]	; (404df4 <_vfiprintf_r+0x5fc>)
  404b8c:	f340 8450 	ble.w	405430 <_vfiprintf_r+0xc38>
  404b90:	46d4      	mov	ip, sl
  404b92:	2710      	movs	r7, #16
  404b94:	46a2      	mov	sl, r4
  404b96:	9c06      	ldr	r4, [sp, #24]
  404b98:	e007      	b.n	404baa <_vfiprintf_r+0x3b2>
  404b9a:	f101 0e02 	add.w	lr, r1, #2
  404b9e:	f10c 0c08 	add.w	ip, ip, #8
  404ba2:	4601      	mov	r1, r0
  404ba4:	3e10      	subs	r6, #16
  404ba6:	2e10      	cmp	r6, #16
  404ba8:	dd11      	ble.n	404bce <_vfiprintf_r+0x3d6>
  404baa:	1c48      	adds	r0, r1, #1
  404bac:	3210      	adds	r2, #16
  404bae:	2807      	cmp	r0, #7
  404bb0:	9211      	str	r2, [sp, #68]	; 0x44
  404bb2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404bb6:	9010      	str	r0, [sp, #64]	; 0x40
  404bb8:	ddef      	ble.n	404b9a <_vfiprintf_r+0x3a2>
  404bba:	2a00      	cmp	r2, #0
  404bbc:	f040 829d 	bne.w	4050fa <_vfiprintf_r+0x902>
  404bc0:	3e10      	subs	r6, #16
  404bc2:	2e10      	cmp	r6, #16
  404bc4:	f04f 0e01 	mov.w	lr, #1
  404bc8:	4611      	mov	r1, r2
  404bca:	46cc      	mov	ip, r9
  404bcc:	dced      	bgt.n	404baa <_vfiprintf_r+0x3b2>
  404bce:	4654      	mov	r4, sl
  404bd0:	46e2      	mov	sl, ip
  404bd2:	4432      	add	r2, r6
  404bd4:	f1be 0f07 	cmp.w	lr, #7
  404bd8:	9211      	str	r2, [sp, #68]	; 0x44
  404bda:	e88a 0060 	stmia.w	sl, {r5, r6}
  404bde:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404be2:	f300 8369 	bgt.w	4052b8 <_vfiprintf_r+0xac0>
  404be6:	f10a 0a08 	add.w	sl, sl, #8
  404bea:	f10e 0001 	add.w	r0, lr, #1
  404bee:	4671      	mov	r1, lr
  404bf0:	e1ab      	b.n	404f4a <_vfiprintf_r+0x752>
  404bf2:	9608      	str	r6, [sp, #32]
  404bf4:	f013 0220 	ands.w	r2, r3, #32
  404bf8:	f040 838c 	bne.w	405314 <_vfiprintf_r+0xb1c>
  404bfc:	f013 0110 	ands.w	r1, r3, #16
  404c00:	f040 831a 	bne.w	405238 <_vfiprintf_r+0xa40>
  404c04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404c08:	f000 8316 	beq.w	405238 <_vfiprintf_r+0xa40>
  404c0c:	9807      	ldr	r0, [sp, #28]
  404c0e:	460a      	mov	r2, r1
  404c10:	4601      	mov	r1, r0
  404c12:	3104      	adds	r1, #4
  404c14:	8806      	ldrh	r6, [r0, #0]
  404c16:	9107      	str	r1, [sp, #28]
  404c18:	2700      	movs	r7, #0
  404c1a:	e720      	b.n	404a5e <_vfiprintf_r+0x266>
  404c1c:	9608      	str	r6, [sp, #32]
  404c1e:	f043 0310 	orr.w	r3, r3, #16
  404c22:	e7e7      	b.n	404bf4 <_vfiprintf_r+0x3fc>
  404c24:	9608      	str	r6, [sp, #32]
  404c26:	f043 0310 	orr.w	r3, r3, #16
  404c2a:	e708      	b.n	404a3e <_vfiprintf_r+0x246>
  404c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404c30:	f898 2000 	ldrb.w	r2, [r8]
  404c34:	e652      	b.n	4048dc <_vfiprintf_r+0xe4>
  404c36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c3a:	2600      	movs	r6, #0
  404c3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404c40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404c44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404c48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c4c:	2909      	cmp	r1, #9
  404c4e:	d9f5      	bls.n	404c3c <_vfiprintf_r+0x444>
  404c50:	e646      	b.n	4048e0 <_vfiprintf_r+0xe8>
  404c52:	9608      	str	r6, [sp, #32]
  404c54:	2800      	cmp	r0, #0
  404c56:	f040 8408 	bne.w	40546a <_vfiprintf_r+0xc72>
  404c5a:	f043 0310 	orr.w	r3, r3, #16
  404c5e:	069e      	lsls	r6, r3, #26
  404c60:	f100 834c 	bmi.w	4052fc <_vfiprintf_r+0xb04>
  404c64:	06dd      	lsls	r5, r3, #27
  404c66:	f100 82f3 	bmi.w	405250 <_vfiprintf_r+0xa58>
  404c6a:	0658      	lsls	r0, r3, #25
  404c6c:	f140 82f0 	bpl.w	405250 <_vfiprintf_r+0xa58>
  404c70:	9d07      	ldr	r5, [sp, #28]
  404c72:	f9b5 6000 	ldrsh.w	r6, [r5]
  404c76:	462a      	mov	r2, r5
  404c78:	17f7      	asrs	r7, r6, #31
  404c7a:	3204      	adds	r2, #4
  404c7c:	4630      	mov	r0, r6
  404c7e:	4639      	mov	r1, r7
  404c80:	9207      	str	r2, [sp, #28]
  404c82:	2800      	cmp	r0, #0
  404c84:	f171 0200 	sbcs.w	r2, r1, #0
  404c88:	f2c0 835d 	blt.w	405346 <_vfiprintf_r+0xb4e>
  404c8c:	1c61      	adds	r1, r4, #1
  404c8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404c92:	f04f 0201 	mov.w	r2, #1
  404c96:	f47f aeea 	bne.w	404a6e <_vfiprintf_r+0x276>
  404c9a:	ea56 0107 	orrs.w	r1, r6, r7
  404c9e:	f000 824d 	beq.w	40513c <_vfiprintf_r+0x944>
  404ca2:	9302      	str	r3, [sp, #8]
  404ca4:	2a01      	cmp	r2, #1
  404ca6:	f000 828c 	beq.w	4051c2 <_vfiprintf_r+0x9ca>
  404caa:	2a02      	cmp	r2, #2
  404cac:	f040 825c 	bne.w	405168 <_vfiprintf_r+0x970>
  404cb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404cb2:	46cb      	mov	fp, r9
  404cb4:	0933      	lsrs	r3, r6, #4
  404cb6:	f006 010f 	and.w	r1, r6, #15
  404cba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404cbe:	093a      	lsrs	r2, r7, #4
  404cc0:	461e      	mov	r6, r3
  404cc2:	4617      	mov	r7, r2
  404cc4:	5c43      	ldrb	r3, [r0, r1]
  404cc6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404cca:	ea56 0307 	orrs.w	r3, r6, r7
  404cce:	d1f1      	bne.n	404cb4 <_vfiprintf_r+0x4bc>
  404cd0:	eba9 030b 	sub.w	r3, r9, fp
  404cd4:	9305      	str	r3, [sp, #20]
  404cd6:	e6e1      	b.n	404a9c <_vfiprintf_r+0x2a4>
  404cd8:	2800      	cmp	r0, #0
  404cda:	f040 83c0 	bne.w	40545e <_vfiprintf_r+0xc66>
  404cde:	0699      	lsls	r1, r3, #26
  404ce0:	f100 8367 	bmi.w	4053b2 <_vfiprintf_r+0xbba>
  404ce4:	06da      	lsls	r2, r3, #27
  404ce6:	f100 80f1 	bmi.w	404ecc <_vfiprintf_r+0x6d4>
  404cea:	065b      	lsls	r3, r3, #25
  404cec:	f140 80ee 	bpl.w	404ecc <_vfiprintf_r+0x6d4>
  404cf0:	9a07      	ldr	r2, [sp, #28]
  404cf2:	6813      	ldr	r3, [r2, #0]
  404cf4:	3204      	adds	r2, #4
  404cf6:	9207      	str	r2, [sp, #28]
  404cf8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404cfc:	801a      	strh	r2, [r3, #0]
  404cfe:	e5b8      	b.n	404872 <_vfiprintf_r+0x7a>
  404d00:	9807      	ldr	r0, [sp, #28]
  404d02:	4a3d      	ldr	r2, [pc, #244]	; (404df8 <_vfiprintf_r+0x600>)
  404d04:	9608      	str	r6, [sp, #32]
  404d06:	920b      	str	r2, [sp, #44]	; 0x2c
  404d08:	6806      	ldr	r6, [r0, #0]
  404d0a:	2278      	movs	r2, #120	; 0x78
  404d0c:	2130      	movs	r1, #48	; 0x30
  404d0e:	3004      	adds	r0, #4
  404d10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404d14:	f043 0302 	orr.w	r3, r3, #2
  404d18:	9007      	str	r0, [sp, #28]
  404d1a:	2700      	movs	r7, #0
  404d1c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404d20:	2202      	movs	r2, #2
  404d22:	e69c      	b.n	404a5e <_vfiprintf_r+0x266>
  404d24:	9608      	str	r6, [sp, #32]
  404d26:	2800      	cmp	r0, #0
  404d28:	d099      	beq.n	404c5e <_vfiprintf_r+0x466>
  404d2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404d2e:	e796      	b.n	404c5e <_vfiprintf_r+0x466>
  404d30:	f898 2000 	ldrb.w	r2, [r8]
  404d34:	2d00      	cmp	r5, #0
  404d36:	f47f add1 	bne.w	4048dc <_vfiprintf_r+0xe4>
  404d3a:	2001      	movs	r0, #1
  404d3c:	2520      	movs	r5, #32
  404d3e:	e5cd      	b.n	4048dc <_vfiprintf_r+0xe4>
  404d40:	f043 0301 	orr.w	r3, r3, #1
  404d44:	f898 2000 	ldrb.w	r2, [r8]
  404d48:	e5c8      	b.n	4048dc <_vfiprintf_r+0xe4>
  404d4a:	9608      	str	r6, [sp, #32]
  404d4c:	2800      	cmp	r0, #0
  404d4e:	f040 8393 	bne.w	405478 <_vfiprintf_r+0xc80>
  404d52:	4929      	ldr	r1, [pc, #164]	; (404df8 <_vfiprintf_r+0x600>)
  404d54:	910b      	str	r1, [sp, #44]	; 0x2c
  404d56:	069f      	lsls	r7, r3, #26
  404d58:	f100 82e8 	bmi.w	40532c <_vfiprintf_r+0xb34>
  404d5c:	9807      	ldr	r0, [sp, #28]
  404d5e:	06de      	lsls	r6, r3, #27
  404d60:	4601      	mov	r1, r0
  404d62:	f100 8270 	bmi.w	405246 <_vfiprintf_r+0xa4e>
  404d66:	065d      	lsls	r5, r3, #25
  404d68:	f140 826d 	bpl.w	405246 <_vfiprintf_r+0xa4e>
  404d6c:	3104      	adds	r1, #4
  404d6e:	8806      	ldrh	r6, [r0, #0]
  404d70:	9107      	str	r1, [sp, #28]
  404d72:	2700      	movs	r7, #0
  404d74:	07d8      	lsls	r0, r3, #31
  404d76:	f140 8222 	bpl.w	4051be <_vfiprintf_r+0x9c6>
  404d7a:	ea56 0107 	orrs.w	r1, r6, r7
  404d7e:	f000 821e 	beq.w	4051be <_vfiprintf_r+0x9c6>
  404d82:	2130      	movs	r1, #48	; 0x30
  404d84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404d88:	f043 0302 	orr.w	r3, r3, #2
  404d8c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404d90:	2202      	movs	r2, #2
  404d92:	e664      	b.n	404a5e <_vfiprintf_r+0x266>
  404d94:	9608      	str	r6, [sp, #32]
  404d96:	2800      	cmp	r0, #0
  404d98:	f040 836b 	bne.w	405472 <_vfiprintf_r+0xc7a>
  404d9c:	4917      	ldr	r1, [pc, #92]	; (404dfc <_vfiprintf_r+0x604>)
  404d9e:	910b      	str	r1, [sp, #44]	; 0x2c
  404da0:	e7d9      	b.n	404d56 <_vfiprintf_r+0x55e>
  404da2:	9907      	ldr	r1, [sp, #28]
  404da4:	9608      	str	r6, [sp, #32]
  404da6:	680a      	ldr	r2, [r1, #0]
  404da8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404dac:	f04f 0000 	mov.w	r0, #0
  404db0:	460a      	mov	r2, r1
  404db2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404db6:	3204      	adds	r2, #4
  404db8:	2001      	movs	r0, #1
  404dba:	9001      	str	r0, [sp, #4]
  404dbc:	9207      	str	r2, [sp, #28]
  404dbe:	9005      	str	r0, [sp, #20]
  404dc0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404dc4:	9302      	str	r3, [sp, #8]
  404dc6:	2400      	movs	r4, #0
  404dc8:	e670      	b.n	404aac <_vfiprintf_r+0x2b4>
  404dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404dce:	f898 2000 	ldrb.w	r2, [r8]
  404dd2:	e583      	b.n	4048dc <_vfiprintf_r+0xe4>
  404dd4:	f898 2000 	ldrb.w	r2, [r8]
  404dd8:	2a6c      	cmp	r2, #108	; 0x6c
  404dda:	bf03      	ittte	eq
  404ddc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404de0:	f043 0320 	orreq.w	r3, r3, #32
  404de4:	f108 0801 	addeq.w	r8, r8, #1
  404de8:	f043 0310 	orrne.w	r3, r3, #16
  404dec:	e576      	b.n	4048dc <_vfiprintf_r+0xe4>
  404dee:	bf00      	nop
  404df0:	004092fc 	.word	0x004092fc
  404df4:	0040930c 	.word	0x0040930c
  404df8:	004092bc 	.word	0x004092bc
  404dfc:	004092a8 	.word	0x004092a8
  404e00:	9907      	ldr	r1, [sp, #28]
  404e02:	680e      	ldr	r6, [r1, #0]
  404e04:	460a      	mov	r2, r1
  404e06:	2e00      	cmp	r6, #0
  404e08:	f102 0204 	add.w	r2, r2, #4
  404e0c:	f6ff ae0f 	blt.w	404a2e <_vfiprintf_r+0x236>
  404e10:	9207      	str	r2, [sp, #28]
  404e12:	f898 2000 	ldrb.w	r2, [r8]
  404e16:	e561      	b.n	4048dc <_vfiprintf_r+0xe4>
  404e18:	f898 2000 	ldrb.w	r2, [r8]
  404e1c:	2001      	movs	r0, #1
  404e1e:	252b      	movs	r5, #43	; 0x2b
  404e20:	e55c      	b.n	4048dc <_vfiprintf_r+0xe4>
  404e22:	9907      	ldr	r1, [sp, #28]
  404e24:	9608      	str	r6, [sp, #32]
  404e26:	f8d1 b000 	ldr.w	fp, [r1]
  404e2a:	f04f 0200 	mov.w	r2, #0
  404e2e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404e32:	1d0e      	adds	r6, r1, #4
  404e34:	f1bb 0f00 	cmp.w	fp, #0
  404e38:	f000 82e5 	beq.w	405406 <_vfiprintf_r+0xc0e>
  404e3c:	1c67      	adds	r7, r4, #1
  404e3e:	f000 82c4 	beq.w	4053ca <_vfiprintf_r+0xbd2>
  404e42:	4622      	mov	r2, r4
  404e44:	2100      	movs	r1, #0
  404e46:	4658      	mov	r0, fp
  404e48:	9301      	str	r3, [sp, #4]
  404e4a:	f002 fba1 	bl	407590 <memchr>
  404e4e:	9b01      	ldr	r3, [sp, #4]
  404e50:	2800      	cmp	r0, #0
  404e52:	f000 82e5 	beq.w	405420 <_vfiprintf_r+0xc28>
  404e56:	eba0 020b 	sub.w	r2, r0, fp
  404e5a:	9205      	str	r2, [sp, #20]
  404e5c:	9607      	str	r6, [sp, #28]
  404e5e:	9302      	str	r3, [sp, #8]
  404e60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e64:	2400      	movs	r4, #0
  404e66:	e619      	b.n	404a9c <_vfiprintf_r+0x2a4>
  404e68:	f898 2000 	ldrb.w	r2, [r8]
  404e6c:	2a2a      	cmp	r2, #42	; 0x2a
  404e6e:	f108 0701 	add.w	r7, r8, #1
  404e72:	f000 82e9 	beq.w	405448 <_vfiprintf_r+0xc50>
  404e76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404e7a:	2909      	cmp	r1, #9
  404e7c:	46b8      	mov	r8, r7
  404e7e:	f04f 0400 	mov.w	r4, #0
  404e82:	f63f ad2d 	bhi.w	4048e0 <_vfiprintf_r+0xe8>
  404e86:	f818 2b01 	ldrb.w	r2, [r8], #1
  404e8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404e8e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404e92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404e96:	2909      	cmp	r1, #9
  404e98:	d9f5      	bls.n	404e86 <_vfiprintf_r+0x68e>
  404e9a:	e521      	b.n	4048e0 <_vfiprintf_r+0xe8>
  404e9c:	f043 0320 	orr.w	r3, r3, #32
  404ea0:	f898 2000 	ldrb.w	r2, [r8]
  404ea4:	e51a      	b.n	4048dc <_vfiprintf_r+0xe4>
  404ea6:	9608      	str	r6, [sp, #32]
  404ea8:	2800      	cmp	r0, #0
  404eaa:	f040 82db 	bne.w	405464 <_vfiprintf_r+0xc6c>
  404eae:	2a00      	cmp	r2, #0
  404eb0:	f000 80e7 	beq.w	405082 <_vfiprintf_r+0x88a>
  404eb4:	2101      	movs	r1, #1
  404eb6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404eba:	f04f 0200 	mov.w	r2, #0
  404ebe:	9101      	str	r1, [sp, #4]
  404ec0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404ec4:	9105      	str	r1, [sp, #20]
  404ec6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404eca:	e77b      	b.n	404dc4 <_vfiprintf_r+0x5cc>
  404ecc:	9a07      	ldr	r2, [sp, #28]
  404ece:	6813      	ldr	r3, [r2, #0]
  404ed0:	3204      	adds	r2, #4
  404ed2:	9207      	str	r2, [sp, #28]
  404ed4:	9a03      	ldr	r2, [sp, #12]
  404ed6:	601a      	str	r2, [r3, #0]
  404ed8:	e4cb      	b.n	404872 <_vfiprintf_r+0x7a>
  404eda:	aa0f      	add	r2, sp, #60	; 0x3c
  404edc:	9904      	ldr	r1, [sp, #16]
  404ede:	4620      	mov	r0, r4
  404ee0:	f7ff fc4a 	bl	404778 <__sprint_r.part.0>
  404ee4:	2800      	cmp	r0, #0
  404ee6:	f040 8139 	bne.w	40515c <_vfiprintf_r+0x964>
  404eea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404eec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404eee:	f101 0c01 	add.w	ip, r1, #1
  404ef2:	46ce      	mov	lr, r9
  404ef4:	e5ff      	b.n	404af6 <_vfiprintf_r+0x2fe>
  404ef6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ef8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404efa:	1c48      	adds	r0, r1, #1
  404efc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f00:	2d00      	cmp	r5, #0
  404f02:	f43f ae22 	beq.w	404b4a <_vfiprintf_r+0x352>
  404f06:	3201      	adds	r2, #1
  404f08:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404f0c:	2101      	movs	r1, #1
  404f0e:	2807      	cmp	r0, #7
  404f10:	9211      	str	r2, [sp, #68]	; 0x44
  404f12:	9010      	str	r0, [sp, #64]	; 0x40
  404f14:	f8ca 5000 	str.w	r5, [sl]
  404f18:	f8ca 1004 	str.w	r1, [sl, #4]
  404f1c:	f340 8108 	ble.w	405130 <_vfiprintf_r+0x938>
  404f20:	2a00      	cmp	r2, #0
  404f22:	f040 81bc 	bne.w	40529e <_vfiprintf_r+0xaa6>
  404f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f28:	2b00      	cmp	r3, #0
  404f2a:	f43f ae1f 	beq.w	404b6c <_vfiprintf_r+0x374>
  404f2e:	ab0e      	add	r3, sp, #56	; 0x38
  404f30:	2202      	movs	r2, #2
  404f32:	4608      	mov	r0, r1
  404f34:	931c      	str	r3, [sp, #112]	; 0x70
  404f36:	921d      	str	r2, [sp, #116]	; 0x74
  404f38:	46ca      	mov	sl, r9
  404f3a:	4601      	mov	r1, r0
  404f3c:	f10a 0a08 	add.w	sl, sl, #8
  404f40:	3001      	adds	r0, #1
  404f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f44:	2b80      	cmp	r3, #128	; 0x80
  404f46:	f43f ae19 	beq.w	404b7c <_vfiprintf_r+0x384>
  404f4a:	9b05      	ldr	r3, [sp, #20]
  404f4c:	1ae4      	subs	r4, r4, r3
  404f4e:	2c00      	cmp	r4, #0
  404f50:	dd2e      	ble.n	404fb0 <_vfiprintf_r+0x7b8>
  404f52:	2c10      	cmp	r4, #16
  404f54:	4db3      	ldr	r5, [pc, #716]	; (405224 <_vfiprintf_r+0xa2c>)
  404f56:	dd1e      	ble.n	404f96 <_vfiprintf_r+0x79e>
  404f58:	46d6      	mov	lr, sl
  404f5a:	2610      	movs	r6, #16
  404f5c:	9f06      	ldr	r7, [sp, #24]
  404f5e:	f8dd a010 	ldr.w	sl, [sp, #16]
  404f62:	e006      	b.n	404f72 <_vfiprintf_r+0x77a>
  404f64:	1c88      	adds	r0, r1, #2
  404f66:	f10e 0e08 	add.w	lr, lr, #8
  404f6a:	4619      	mov	r1, r3
  404f6c:	3c10      	subs	r4, #16
  404f6e:	2c10      	cmp	r4, #16
  404f70:	dd10      	ble.n	404f94 <_vfiprintf_r+0x79c>
  404f72:	1c4b      	adds	r3, r1, #1
  404f74:	3210      	adds	r2, #16
  404f76:	2b07      	cmp	r3, #7
  404f78:	9211      	str	r2, [sp, #68]	; 0x44
  404f7a:	e88e 0060 	stmia.w	lr, {r5, r6}
  404f7e:	9310      	str	r3, [sp, #64]	; 0x40
  404f80:	ddf0      	ble.n	404f64 <_vfiprintf_r+0x76c>
  404f82:	2a00      	cmp	r2, #0
  404f84:	d165      	bne.n	405052 <_vfiprintf_r+0x85a>
  404f86:	3c10      	subs	r4, #16
  404f88:	2c10      	cmp	r4, #16
  404f8a:	f04f 0001 	mov.w	r0, #1
  404f8e:	4611      	mov	r1, r2
  404f90:	46ce      	mov	lr, r9
  404f92:	dcee      	bgt.n	404f72 <_vfiprintf_r+0x77a>
  404f94:	46f2      	mov	sl, lr
  404f96:	4422      	add	r2, r4
  404f98:	2807      	cmp	r0, #7
  404f9a:	9211      	str	r2, [sp, #68]	; 0x44
  404f9c:	f8ca 5000 	str.w	r5, [sl]
  404fa0:	f8ca 4004 	str.w	r4, [sl, #4]
  404fa4:	9010      	str	r0, [sp, #64]	; 0x40
  404fa6:	f300 8085 	bgt.w	4050b4 <_vfiprintf_r+0x8bc>
  404faa:	f10a 0a08 	add.w	sl, sl, #8
  404fae:	3001      	adds	r0, #1
  404fb0:	9905      	ldr	r1, [sp, #20]
  404fb2:	f8ca b000 	str.w	fp, [sl]
  404fb6:	440a      	add	r2, r1
  404fb8:	2807      	cmp	r0, #7
  404fba:	9211      	str	r2, [sp, #68]	; 0x44
  404fbc:	f8ca 1004 	str.w	r1, [sl, #4]
  404fc0:	9010      	str	r0, [sp, #64]	; 0x40
  404fc2:	f340 8082 	ble.w	4050ca <_vfiprintf_r+0x8d2>
  404fc6:	2a00      	cmp	r2, #0
  404fc8:	f040 8118 	bne.w	4051fc <_vfiprintf_r+0xa04>
  404fcc:	9b02      	ldr	r3, [sp, #8]
  404fce:	9210      	str	r2, [sp, #64]	; 0x40
  404fd0:	0758      	lsls	r0, r3, #29
  404fd2:	d535      	bpl.n	405040 <_vfiprintf_r+0x848>
  404fd4:	9b08      	ldr	r3, [sp, #32]
  404fd6:	9901      	ldr	r1, [sp, #4]
  404fd8:	1a5c      	subs	r4, r3, r1
  404fda:	2c00      	cmp	r4, #0
  404fdc:	f340 80e7 	ble.w	4051ae <_vfiprintf_r+0x9b6>
  404fe0:	46ca      	mov	sl, r9
  404fe2:	2c10      	cmp	r4, #16
  404fe4:	f340 8218 	ble.w	405418 <_vfiprintf_r+0xc20>
  404fe8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404fea:	4e8f      	ldr	r6, [pc, #572]	; (405228 <_vfiprintf_r+0xa30>)
  404fec:	9f06      	ldr	r7, [sp, #24]
  404fee:	f8dd b010 	ldr.w	fp, [sp, #16]
  404ff2:	2510      	movs	r5, #16
  404ff4:	e006      	b.n	405004 <_vfiprintf_r+0x80c>
  404ff6:	1c88      	adds	r0, r1, #2
  404ff8:	f10a 0a08 	add.w	sl, sl, #8
  404ffc:	4619      	mov	r1, r3
  404ffe:	3c10      	subs	r4, #16
  405000:	2c10      	cmp	r4, #16
  405002:	dd11      	ble.n	405028 <_vfiprintf_r+0x830>
  405004:	1c4b      	adds	r3, r1, #1
  405006:	3210      	adds	r2, #16
  405008:	2b07      	cmp	r3, #7
  40500a:	9211      	str	r2, [sp, #68]	; 0x44
  40500c:	f8ca 6000 	str.w	r6, [sl]
  405010:	f8ca 5004 	str.w	r5, [sl, #4]
  405014:	9310      	str	r3, [sp, #64]	; 0x40
  405016:	ddee      	ble.n	404ff6 <_vfiprintf_r+0x7fe>
  405018:	bb42      	cbnz	r2, 40506c <_vfiprintf_r+0x874>
  40501a:	3c10      	subs	r4, #16
  40501c:	2c10      	cmp	r4, #16
  40501e:	f04f 0001 	mov.w	r0, #1
  405022:	4611      	mov	r1, r2
  405024:	46ca      	mov	sl, r9
  405026:	dced      	bgt.n	405004 <_vfiprintf_r+0x80c>
  405028:	4422      	add	r2, r4
  40502a:	2807      	cmp	r0, #7
  40502c:	9211      	str	r2, [sp, #68]	; 0x44
  40502e:	f8ca 6000 	str.w	r6, [sl]
  405032:	f8ca 4004 	str.w	r4, [sl, #4]
  405036:	9010      	str	r0, [sp, #64]	; 0x40
  405038:	dd51      	ble.n	4050de <_vfiprintf_r+0x8e6>
  40503a:	2a00      	cmp	r2, #0
  40503c:	f040 819b 	bne.w	405376 <_vfiprintf_r+0xb7e>
  405040:	9b03      	ldr	r3, [sp, #12]
  405042:	9a08      	ldr	r2, [sp, #32]
  405044:	9901      	ldr	r1, [sp, #4]
  405046:	428a      	cmp	r2, r1
  405048:	bfac      	ite	ge
  40504a:	189b      	addge	r3, r3, r2
  40504c:	185b      	addlt	r3, r3, r1
  40504e:	9303      	str	r3, [sp, #12]
  405050:	e04e      	b.n	4050f0 <_vfiprintf_r+0x8f8>
  405052:	aa0f      	add	r2, sp, #60	; 0x3c
  405054:	4651      	mov	r1, sl
  405056:	4638      	mov	r0, r7
  405058:	f7ff fb8e 	bl	404778 <__sprint_r.part.0>
  40505c:	2800      	cmp	r0, #0
  40505e:	f040 813f 	bne.w	4052e0 <_vfiprintf_r+0xae8>
  405062:	9910      	ldr	r1, [sp, #64]	; 0x40
  405064:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405066:	1c48      	adds	r0, r1, #1
  405068:	46ce      	mov	lr, r9
  40506a:	e77f      	b.n	404f6c <_vfiprintf_r+0x774>
  40506c:	aa0f      	add	r2, sp, #60	; 0x3c
  40506e:	4659      	mov	r1, fp
  405070:	4638      	mov	r0, r7
  405072:	f7ff fb81 	bl	404778 <__sprint_r.part.0>
  405076:	b960      	cbnz	r0, 405092 <_vfiprintf_r+0x89a>
  405078:	9910      	ldr	r1, [sp, #64]	; 0x40
  40507a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40507c:	1c48      	adds	r0, r1, #1
  40507e:	46ca      	mov	sl, r9
  405080:	e7bd      	b.n	404ffe <_vfiprintf_r+0x806>
  405082:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405084:	f8dd b010 	ldr.w	fp, [sp, #16]
  405088:	2b00      	cmp	r3, #0
  40508a:	f040 81d4 	bne.w	405436 <_vfiprintf_r+0xc3e>
  40508e:	2300      	movs	r3, #0
  405090:	9310      	str	r3, [sp, #64]	; 0x40
  405092:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405096:	f013 0f01 	tst.w	r3, #1
  40509a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40509e:	d102      	bne.n	4050a6 <_vfiprintf_r+0x8ae>
  4050a0:	059a      	lsls	r2, r3, #22
  4050a2:	f140 80de 	bpl.w	405262 <_vfiprintf_r+0xa6a>
  4050a6:	065b      	lsls	r3, r3, #25
  4050a8:	f53f acb2 	bmi.w	404a10 <_vfiprintf_r+0x218>
  4050ac:	9803      	ldr	r0, [sp, #12]
  4050ae:	b02d      	add	sp, #180	; 0xb4
  4050b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050b4:	2a00      	cmp	r2, #0
  4050b6:	f040 8106 	bne.w	4052c6 <_vfiprintf_r+0xace>
  4050ba:	9a05      	ldr	r2, [sp, #20]
  4050bc:	921d      	str	r2, [sp, #116]	; 0x74
  4050be:	2301      	movs	r3, #1
  4050c0:	9211      	str	r2, [sp, #68]	; 0x44
  4050c2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4050c6:	9310      	str	r3, [sp, #64]	; 0x40
  4050c8:	46ca      	mov	sl, r9
  4050ca:	f10a 0a08 	add.w	sl, sl, #8
  4050ce:	9b02      	ldr	r3, [sp, #8]
  4050d0:	0759      	lsls	r1, r3, #29
  4050d2:	d504      	bpl.n	4050de <_vfiprintf_r+0x8e6>
  4050d4:	9b08      	ldr	r3, [sp, #32]
  4050d6:	9901      	ldr	r1, [sp, #4]
  4050d8:	1a5c      	subs	r4, r3, r1
  4050da:	2c00      	cmp	r4, #0
  4050dc:	dc81      	bgt.n	404fe2 <_vfiprintf_r+0x7ea>
  4050de:	9b03      	ldr	r3, [sp, #12]
  4050e0:	9908      	ldr	r1, [sp, #32]
  4050e2:	9801      	ldr	r0, [sp, #4]
  4050e4:	4281      	cmp	r1, r0
  4050e6:	bfac      	ite	ge
  4050e8:	185b      	addge	r3, r3, r1
  4050ea:	181b      	addlt	r3, r3, r0
  4050ec:	9303      	str	r3, [sp, #12]
  4050ee:	bb72      	cbnz	r2, 40514e <_vfiprintf_r+0x956>
  4050f0:	2300      	movs	r3, #0
  4050f2:	9310      	str	r3, [sp, #64]	; 0x40
  4050f4:	46ca      	mov	sl, r9
  4050f6:	f7ff bbbc 	b.w	404872 <_vfiprintf_r+0x7a>
  4050fa:	aa0f      	add	r2, sp, #60	; 0x3c
  4050fc:	9904      	ldr	r1, [sp, #16]
  4050fe:	4620      	mov	r0, r4
  405100:	f7ff fb3a 	bl	404778 <__sprint_r.part.0>
  405104:	bb50      	cbnz	r0, 40515c <_vfiprintf_r+0x964>
  405106:	9910      	ldr	r1, [sp, #64]	; 0x40
  405108:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40510a:	f101 0e01 	add.w	lr, r1, #1
  40510e:	46cc      	mov	ip, r9
  405110:	e548      	b.n	404ba4 <_vfiprintf_r+0x3ac>
  405112:	2a00      	cmp	r2, #0
  405114:	f040 8140 	bne.w	405398 <_vfiprintf_r+0xba0>
  405118:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40511c:	2900      	cmp	r1, #0
  40511e:	f000 811b 	beq.w	405358 <_vfiprintf_r+0xb60>
  405122:	2201      	movs	r2, #1
  405124:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405128:	4610      	mov	r0, r2
  40512a:	921d      	str	r2, [sp, #116]	; 0x74
  40512c:	911c      	str	r1, [sp, #112]	; 0x70
  40512e:	46ca      	mov	sl, r9
  405130:	4601      	mov	r1, r0
  405132:	f10a 0a08 	add.w	sl, sl, #8
  405136:	3001      	adds	r0, #1
  405138:	e507      	b.n	404b4a <_vfiprintf_r+0x352>
  40513a:	9b02      	ldr	r3, [sp, #8]
  40513c:	2a01      	cmp	r2, #1
  40513e:	f000 8098 	beq.w	405272 <_vfiprintf_r+0xa7a>
  405142:	2a02      	cmp	r2, #2
  405144:	d10d      	bne.n	405162 <_vfiprintf_r+0x96a>
  405146:	9302      	str	r3, [sp, #8]
  405148:	2600      	movs	r6, #0
  40514a:	2700      	movs	r7, #0
  40514c:	e5b0      	b.n	404cb0 <_vfiprintf_r+0x4b8>
  40514e:	aa0f      	add	r2, sp, #60	; 0x3c
  405150:	9904      	ldr	r1, [sp, #16]
  405152:	9806      	ldr	r0, [sp, #24]
  405154:	f7ff fb10 	bl	404778 <__sprint_r.part.0>
  405158:	2800      	cmp	r0, #0
  40515a:	d0c9      	beq.n	4050f0 <_vfiprintf_r+0x8f8>
  40515c:	f8dd b010 	ldr.w	fp, [sp, #16]
  405160:	e797      	b.n	405092 <_vfiprintf_r+0x89a>
  405162:	9302      	str	r3, [sp, #8]
  405164:	2600      	movs	r6, #0
  405166:	2700      	movs	r7, #0
  405168:	4649      	mov	r1, r9
  40516a:	e000      	b.n	40516e <_vfiprintf_r+0x976>
  40516c:	4659      	mov	r1, fp
  40516e:	08f2      	lsrs	r2, r6, #3
  405170:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405174:	08f8      	lsrs	r0, r7, #3
  405176:	f006 0307 	and.w	r3, r6, #7
  40517a:	4607      	mov	r7, r0
  40517c:	4616      	mov	r6, r2
  40517e:	3330      	adds	r3, #48	; 0x30
  405180:	ea56 0207 	orrs.w	r2, r6, r7
  405184:	f801 3c01 	strb.w	r3, [r1, #-1]
  405188:	f101 3bff 	add.w	fp, r1, #4294967295
  40518c:	d1ee      	bne.n	40516c <_vfiprintf_r+0x974>
  40518e:	9a02      	ldr	r2, [sp, #8]
  405190:	07d6      	lsls	r6, r2, #31
  405192:	f57f ad9d 	bpl.w	404cd0 <_vfiprintf_r+0x4d8>
  405196:	2b30      	cmp	r3, #48	; 0x30
  405198:	f43f ad9a 	beq.w	404cd0 <_vfiprintf_r+0x4d8>
  40519c:	3902      	subs	r1, #2
  40519e:	2330      	movs	r3, #48	; 0x30
  4051a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4051a4:	eba9 0301 	sub.w	r3, r9, r1
  4051a8:	9305      	str	r3, [sp, #20]
  4051aa:	468b      	mov	fp, r1
  4051ac:	e476      	b.n	404a9c <_vfiprintf_r+0x2a4>
  4051ae:	9b03      	ldr	r3, [sp, #12]
  4051b0:	9a08      	ldr	r2, [sp, #32]
  4051b2:	428a      	cmp	r2, r1
  4051b4:	bfac      	ite	ge
  4051b6:	189b      	addge	r3, r3, r2
  4051b8:	185b      	addlt	r3, r3, r1
  4051ba:	9303      	str	r3, [sp, #12]
  4051bc:	e798      	b.n	4050f0 <_vfiprintf_r+0x8f8>
  4051be:	2202      	movs	r2, #2
  4051c0:	e44d      	b.n	404a5e <_vfiprintf_r+0x266>
  4051c2:	2f00      	cmp	r7, #0
  4051c4:	bf08      	it	eq
  4051c6:	2e0a      	cmpeq	r6, #10
  4051c8:	d352      	bcc.n	405270 <_vfiprintf_r+0xa78>
  4051ca:	46cb      	mov	fp, r9
  4051cc:	4630      	mov	r0, r6
  4051ce:	4639      	mov	r1, r7
  4051d0:	220a      	movs	r2, #10
  4051d2:	2300      	movs	r3, #0
  4051d4:	f7fd fda6 	bl	402d24 <__aeabi_uldivmod>
  4051d8:	3230      	adds	r2, #48	; 0x30
  4051da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4051de:	4630      	mov	r0, r6
  4051e0:	4639      	mov	r1, r7
  4051e2:	2300      	movs	r3, #0
  4051e4:	220a      	movs	r2, #10
  4051e6:	f7fd fd9d 	bl	402d24 <__aeabi_uldivmod>
  4051ea:	4606      	mov	r6, r0
  4051ec:	460f      	mov	r7, r1
  4051ee:	ea56 0307 	orrs.w	r3, r6, r7
  4051f2:	d1eb      	bne.n	4051cc <_vfiprintf_r+0x9d4>
  4051f4:	e56c      	b.n	404cd0 <_vfiprintf_r+0x4d8>
  4051f6:	9405      	str	r4, [sp, #20]
  4051f8:	46cb      	mov	fp, r9
  4051fa:	e44f      	b.n	404a9c <_vfiprintf_r+0x2a4>
  4051fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4051fe:	9904      	ldr	r1, [sp, #16]
  405200:	9806      	ldr	r0, [sp, #24]
  405202:	f7ff fab9 	bl	404778 <__sprint_r.part.0>
  405206:	2800      	cmp	r0, #0
  405208:	d1a8      	bne.n	40515c <_vfiprintf_r+0x964>
  40520a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40520c:	46ca      	mov	sl, r9
  40520e:	e75e      	b.n	4050ce <_vfiprintf_r+0x8d6>
  405210:	aa0f      	add	r2, sp, #60	; 0x3c
  405212:	9904      	ldr	r1, [sp, #16]
  405214:	9806      	ldr	r0, [sp, #24]
  405216:	f7ff faaf 	bl	404778 <__sprint_r.part.0>
  40521a:	2800      	cmp	r0, #0
  40521c:	d19e      	bne.n	40515c <_vfiprintf_r+0x964>
  40521e:	46ca      	mov	sl, r9
  405220:	f7ff bbc0 	b.w	4049a4 <_vfiprintf_r+0x1ac>
  405224:	0040930c 	.word	0x0040930c
  405228:	004092fc 	.word	0x004092fc
  40522c:	3104      	adds	r1, #4
  40522e:	6816      	ldr	r6, [r2, #0]
  405230:	9107      	str	r1, [sp, #28]
  405232:	2201      	movs	r2, #1
  405234:	2700      	movs	r7, #0
  405236:	e412      	b.n	404a5e <_vfiprintf_r+0x266>
  405238:	9807      	ldr	r0, [sp, #28]
  40523a:	4601      	mov	r1, r0
  40523c:	3104      	adds	r1, #4
  40523e:	6806      	ldr	r6, [r0, #0]
  405240:	9107      	str	r1, [sp, #28]
  405242:	2700      	movs	r7, #0
  405244:	e40b      	b.n	404a5e <_vfiprintf_r+0x266>
  405246:	680e      	ldr	r6, [r1, #0]
  405248:	3104      	adds	r1, #4
  40524a:	9107      	str	r1, [sp, #28]
  40524c:	2700      	movs	r7, #0
  40524e:	e591      	b.n	404d74 <_vfiprintf_r+0x57c>
  405250:	9907      	ldr	r1, [sp, #28]
  405252:	680e      	ldr	r6, [r1, #0]
  405254:	460a      	mov	r2, r1
  405256:	17f7      	asrs	r7, r6, #31
  405258:	3204      	adds	r2, #4
  40525a:	9207      	str	r2, [sp, #28]
  40525c:	4630      	mov	r0, r6
  40525e:	4639      	mov	r1, r7
  405260:	e50f      	b.n	404c82 <_vfiprintf_r+0x48a>
  405262:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405266:	f001 fe4d 	bl	406f04 <__retarget_lock_release_recursive>
  40526a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40526e:	e71a      	b.n	4050a6 <_vfiprintf_r+0x8ae>
  405270:	9b02      	ldr	r3, [sp, #8]
  405272:	9302      	str	r3, [sp, #8]
  405274:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405278:	3630      	adds	r6, #48	; 0x30
  40527a:	2301      	movs	r3, #1
  40527c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405280:	9305      	str	r3, [sp, #20]
  405282:	e40b      	b.n	404a9c <_vfiprintf_r+0x2a4>
  405284:	aa0f      	add	r2, sp, #60	; 0x3c
  405286:	9904      	ldr	r1, [sp, #16]
  405288:	9806      	ldr	r0, [sp, #24]
  40528a:	f7ff fa75 	bl	404778 <__sprint_r.part.0>
  40528e:	2800      	cmp	r0, #0
  405290:	f47f af64 	bne.w	40515c <_vfiprintf_r+0x964>
  405294:	9910      	ldr	r1, [sp, #64]	; 0x40
  405296:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405298:	1c48      	adds	r0, r1, #1
  40529a:	46ca      	mov	sl, r9
  40529c:	e651      	b.n	404f42 <_vfiprintf_r+0x74a>
  40529e:	aa0f      	add	r2, sp, #60	; 0x3c
  4052a0:	9904      	ldr	r1, [sp, #16]
  4052a2:	9806      	ldr	r0, [sp, #24]
  4052a4:	f7ff fa68 	bl	404778 <__sprint_r.part.0>
  4052a8:	2800      	cmp	r0, #0
  4052aa:	f47f af57 	bne.w	40515c <_vfiprintf_r+0x964>
  4052ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052b2:	1c48      	adds	r0, r1, #1
  4052b4:	46ca      	mov	sl, r9
  4052b6:	e448      	b.n	404b4a <_vfiprintf_r+0x352>
  4052b8:	2a00      	cmp	r2, #0
  4052ba:	f040 8091 	bne.w	4053e0 <_vfiprintf_r+0xbe8>
  4052be:	2001      	movs	r0, #1
  4052c0:	4611      	mov	r1, r2
  4052c2:	46ca      	mov	sl, r9
  4052c4:	e641      	b.n	404f4a <_vfiprintf_r+0x752>
  4052c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4052c8:	9904      	ldr	r1, [sp, #16]
  4052ca:	9806      	ldr	r0, [sp, #24]
  4052cc:	f7ff fa54 	bl	404778 <__sprint_r.part.0>
  4052d0:	2800      	cmp	r0, #0
  4052d2:	f47f af43 	bne.w	40515c <_vfiprintf_r+0x964>
  4052d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4052d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052da:	3001      	adds	r0, #1
  4052dc:	46ca      	mov	sl, r9
  4052de:	e667      	b.n	404fb0 <_vfiprintf_r+0x7b8>
  4052e0:	46d3      	mov	fp, sl
  4052e2:	e6d6      	b.n	405092 <_vfiprintf_r+0x89a>
  4052e4:	9e07      	ldr	r6, [sp, #28]
  4052e6:	3607      	adds	r6, #7
  4052e8:	f026 0207 	bic.w	r2, r6, #7
  4052ec:	f102 0108 	add.w	r1, r2, #8
  4052f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4052f4:	9107      	str	r1, [sp, #28]
  4052f6:	2201      	movs	r2, #1
  4052f8:	f7ff bbb1 	b.w	404a5e <_vfiprintf_r+0x266>
  4052fc:	9e07      	ldr	r6, [sp, #28]
  4052fe:	3607      	adds	r6, #7
  405300:	f026 0607 	bic.w	r6, r6, #7
  405304:	e9d6 0100 	ldrd	r0, r1, [r6]
  405308:	f106 0208 	add.w	r2, r6, #8
  40530c:	9207      	str	r2, [sp, #28]
  40530e:	4606      	mov	r6, r0
  405310:	460f      	mov	r7, r1
  405312:	e4b6      	b.n	404c82 <_vfiprintf_r+0x48a>
  405314:	9e07      	ldr	r6, [sp, #28]
  405316:	3607      	adds	r6, #7
  405318:	f026 0207 	bic.w	r2, r6, #7
  40531c:	f102 0108 	add.w	r1, r2, #8
  405320:	e9d2 6700 	ldrd	r6, r7, [r2]
  405324:	9107      	str	r1, [sp, #28]
  405326:	2200      	movs	r2, #0
  405328:	f7ff bb99 	b.w	404a5e <_vfiprintf_r+0x266>
  40532c:	9e07      	ldr	r6, [sp, #28]
  40532e:	3607      	adds	r6, #7
  405330:	f026 0107 	bic.w	r1, r6, #7
  405334:	f101 0008 	add.w	r0, r1, #8
  405338:	9007      	str	r0, [sp, #28]
  40533a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40533e:	e519      	b.n	404d74 <_vfiprintf_r+0x57c>
  405340:	46cb      	mov	fp, r9
  405342:	f7ff bbab 	b.w	404a9c <_vfiprintf_r+0x2a4>
  405346:	252d      	movs	r5, #45	; 0x2d
  405348:	4276      	negs	r6, r6
  40534a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40534e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405352:	2201      	movs	r2, #1
  405354:	f7ff bb88 	b.w	404a68 <_vfiprintf_r+0x270>
  405358:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40535a:	b9b3      	cbnz	r3, 40538a <_vfiprintf_r+0xb92>
  40535c:	4611      	mov	r1, r2
  40535e:	2001      	movs	r0, #1
  405360:	46ca      	mov	sl, r9
  405362:	e5f2      	b.n	404f4a <_vfiprintf_r+0x752>
  405364:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405368:	f001 fdcc 	bl	406f04 <__retarget_lock_release_recursive>
  40536c:	f04f 33ff 	mov.w	r3, #4294967295
  405370:	9303      	str	r3, [sp, #12]
  405372:	f7ff bb50 	b.w	404a16 <_vfiprintf_r+0x21e>
  405376:	aa0f      	add	r2, sp, #60	; 0x3c
  405378:	9904      	ldr	r1, [sp, #16]
  40537a:	9806      	ldr	r0, [sp, #24]
  40537c:	f7ff f9fc 	bl	404778 <__sprint_r.part.0>
  405380:	2800      	cmp	r0, #0
  405382:	f47f aeeb 	bne.w	40515c <_vfiprintf_r+0x964>
  405386:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405388:	e6a9      	b.n	4050de <_vfiprintf_r+0x8e6>
  40538a:	ab0e      	add	r3, sp, #56	; 0x38
  40538c:	2202      	movs	r2, #2
  40538e:	931c      	str	r3, [sp, #112]	; 0x70
  405390:	921d      	str	r2, [sp, #116]	; 0x74
  405392:	2001      	movs	r0, #1
  405394:	46ca      	mov	sl, r9
  405396:	e5d0      	b.n	404f3a <_vfiprintf_r+0x742>
  405398:	aa0f      	add	r2, sp, #60	; 0x3c
  40539a:	9904      	ldr	r1, [sp, #16]
  40539c:	9806      	ldr	r0, [sp, #24]
  40539e:	f7ff f9eb 	bl	404778 <__sprint_r.part.0>
  4053a2:	2800      	cmp	r0, #0
  4053a4:	f47f aeda 	bne.w	40515c <_vfiprintf_r+0x964>
  4053a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053ac:	1c48      	adds	r0, r1, #1
  4053ae:	46ca      	mov	sl, r9
  4053b0:	e5a4      	b.n	404efc <_vfiprintf_r+0x704>
  4053b2:	9a07      	ldr	r2, [sp, #28]
  4053b4:	9903      	ldr	r1, [sp, #12]
  4053b6:	6813      	ldr	r3, [r2, #0]
  4053b8:	17cd      	asrs	r5, r1, #31
  4053ba:	4608      	mov	r0, r1
  4053bc:	3204      	adds	r2, #4
  4053be:	4629      	mov	r1, r5
  4053c0:	9207      	str	r2, [sp, #28]
  4053c2:	e9c3 0100 	strd	r0, r1, [r3]
  4053c6:	f7ff ba54 	b.w	404872 <_vfiprintf_r+0x7a>
  4053ca:	4658      	mov	r0, fp
  4053cc:	9607      	str	r6, [sp, #28]
  4053ce:	9302      	str	r3, [sp, #8]
  4053d0:	f7fd ff36 	bl	403240 <strlen>
  4053d4:	2400      	movs	r4, #0
  4053d6:	9005      	str	r0, [sp, #20]
  4053d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4053dc:	f7ff bb5e 	b.w	404a9c <_vfiprintf_r+0x2a4>
  4053e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4053e2:	9904      	ldr	r1, [sp, #16]
  4053e4:	9806      	ldr	r0, [sp, #24]
  4053e6:	f7ff f9c7 	bl	404778 <__sprint_r.part.0>
  4053ea:	2800      	cmp	r0, #0
  4053ec:	f47f aeb6 	bne.w	40515c <_vfiprintf_r+0x964>
  4053f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053f4:	1c48      	adds	r0, r1, #1
  4053f6:	46ca      	mov	sl, r9
  4053f8:	e5a7      	b.n	404f4a <_vfiprintf_r+0x752>
  4053fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053fe:	4e20      	ldr	r6, [pc, #128]	; (405480 <_vfiprintf_r+0xc88>)
  405400:	3101      	adds	r1, #1
  405402:	f7ff bb90 	b.w	404b26 <_vfiprintf_r+0x32e>
  405406:	2c06      	cmp	r4, #6
  405408:	bf28      	it	cs
  40540a:	2406      	movcs	r4, #6
  40540c:	9405      	str	r4, [sp, #20]
  40540e:	9607      	str	r6, [sp, #28]
  405410:	9401      	str	r4, [sp, #4]
  405412:	f8df b070 	ldr.w	fp, [pc, #112]	; 405484 <_vfiprintf_r+0xc8c>
  405416:	e4d5      	b.n	404dc4 <_vfiprintf_r+0x5cc>
  405418:	9810      	ldr	r0, [sp, #64]	; 0x40
  40541a:	4e19      	ldr	r6, [pc, #100]	; (405480 <_vfiprintf_r+0xc88>)
  40541c:	3001      	adds	r0, #1
  40541e:	e603      	b.n	405028 <_vfiprintf_r+0x830>
  405420:	9405      	str	r4, [sp, #20]
  405422:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405426:	9607      	str	r6, [sp, #28]
  405428:	9302      	str	r3, [sp, #8]
  40542a:	4604      	mov	r4, r0
  40542c:	f7ff bb36 	b.w	404a9c <_vfiprintf_r+0x2a4>
  405430:	4686      	mov	lr, r0
  405432:	f7ff bbce 	b.w	404bd2 <_vfiprintf_r+0x3da>
  405436:	9806      	ldr	r0, [sp, #24]
  405438:	aa0f      	add	r2, sp, #60	; 0x3c
  40543a:	4659      	mov	r1, fp
  40543c:	f7ff f99c 	bl	404778 <__sprint_r.part.0>
  405440:	2800      	cmp	r0, #0
  405442:	f43f ae24 	beq.w	40508e <_vfiprintf_r+0x896>
  405446:	e624      	b.n	405092 <_vfiprintf_r+0x89a>
  405448:	9907      	ldr	r1, [sp, #28]
  40544a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40544e:	680c      	ldr	r4, [r1, #0]
  405450:	3104      	adds	r1, #4
  405452:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405456:	46b8      	mov	r8, r7
  405458:	9107      	str	r1, [sp, #28]
  40545a:	f7ff ba3f 	b.w	4048dc <_vfiprintf_r+0xe4>
  40545e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405462:	e43c      	b.n	404cde <_vfiprintf_r+0x4e6>
  405464:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405468:	e521      	b.n	404eae <_vfiprintf_r+0x6b6>
  40546a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40546e:	f7ff bbf4 	b.w	404c5a <_vfiprintf_r+0x462>
  405472:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405476:	e491      	b.n	404d9c <_vfiprintf_r+0x5a4>
  405478:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40547c:	e469      	b.n	404d52 <_vfiprintf_r+0x55a>
  40547e:	bf00      	nop
  405480:	004092fc 	.word	0x004092fc
  405484:	004092d0 	.word	0x004092d0

00405488 <__sbprintf>:
  405488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40548c:	460c      	mov	r4, r1
  40548e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405492:	8989      	ldrh	r1, [r1, #12]
  405494:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405496:	89e5      	ldrh	r5, [r4, #14]
  405498:	9619      	str	r6, [sp, #100]	; 0x64
  40549a:	f021 0102 	bic.w	r1, r1, #2
  40549e:	4606      	mov	r6, r0
  4054a0:	69e0      	ldr	r0, [r4, #28]
  4054a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4054a6:	4617      	mov	r7, r2
  4054a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4054ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4054ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4054b2:	4698      	mov	r8, r3
  4054b4:	ad1a      	add	r5, sp, #104	; 0x68
  4054b6:	2300      	movs	r3, #0
  4054b8:	9007      	str	r0, [sp, #28]
  4054ba:	a816      	add	r0, sp, #88	; 0x58
  4054bc:	9209      	str	r2, [sp, #36]	; 0x24
  4054be:	9306      	str	r3, [sp, #24]
  4054c0:	9500      	str	r5, [sp, #0]
  4054c2:	9504      	str	r5, [sp, #16]
  4054c4:	9102      	str	r1, [sp, #8]
  4054c6:	9105      	str	r1, [sp, #20]
  4054c8:	f001 fd16 	bl	406ef8 <__retarget_lock_init_recursive>
  4054cc:	4643      	mov	r3, r8
  4054ce:	463a      	mov	r2, r7
  4054d0:	4669      	mov	r1, sp
  4054d2:	4630      	mov	r0, r6
  4054d4:	f7ff f990 	bl	4047f8 <_vfiprintf_r>
  4054d8:	1e05      	subs	r5, r0, #0
  4054da:	db07      	blt.n	4054ec <__sbprintf+0x64>
  4054dc:	4630      	mov	r0, r6
  4054de:	4669      	mov	r1, sp
  4054e0:	f001 f8e8 	bl	4066b4 <_fflush_r>
  4054e4:	2800      	cmp	r0, #0
  4054e6:	bf18      	it	ne
  4054e8:	f04f 35ff 	movne.w	r5, #4294967295
  4054ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4054f0:	065b      	lsls	r3, r3, #25
  4054f2:	d503      	bpl.n	4054fc <__sbprintf+0x74>
  4054f4:	89a3      	ldrh	r3, [r4, #12]
  4054f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054fa:	81a3      	strh	r3, [r4, #12]
  4054fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4054fe:	f001 fcfd 	bl	406efc <__retarget_lock_close_recursive>
  405502:	4628      	mov	r0, r5
  405504:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040550c <__swsetup_r>:
  40550c:	b538      	push	{r3, r4, r5, lr}
  40550e:	4b30      	ldr	r3, [pc, #192]	; (4055d0 <__swsetup_r+0xc4>)
  405510:	681b      	ldr	r3, [r3, #0]
  405512:	4605      	mov	r5, r0
  405514:	460c      	mov	r4, r1
  405516:	b113      	cbz	r3, 40551e <__swsetup_r+0x12>
  405518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40551a:	2a00      	cmp	r2, #0
  40551c:	d038      	beq.n	405590 <__swsetup_r+0x84>
  40551e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405522:	b293      	uxth	r3, r2
  405524:	0718      	lsls	r0, r3, #28
  405526:	d50c      	bpl.n	405542 <__swsetup_r+0x36>
  405528:	6920      	ldr	r0, [r4, #16]
  40552a:	b1a8      	cbz	r0, 405558 <__swsetup_r+0x4c>
  40552c:	f013 0201 	ands.w	r2, r3, #1
  405530:	d01e      	beq.n	405570 <__swsetup_r+0x64>
  405532:	6963      	ldr	r3, [r4, #20]
  405534:	2200      	movs	r2, #0
  405536:	425b      	negs	r3, r3
  405538:	61a3      	str	r3, [r4, #24]
  40553a:	60a2      	str	r2, [r4, #8]
  40553c:	b1f0      	cbz	r0, 40557c <__swsetup_r+0x70>
  40553e:	2000      	movs	r0, #0
  405540:	bd38      	pop	{r3, r4, r5, pc}
  405542:	06d9      	lsls	r1, r3, #27
  405544:	d53c      	bpl.n	4055c0 <__swsetup_r+0xb4>
  405546:	0758      	lsls	r0, r3, #29
  405548:	d426      	bmi.n	405598 <__swsetup_r+0x8c>
  40554a:	6920      	ldr	r0, [r4, #16]
  40554c:	f042 0308 	orr.w	r3, r2, #8
  405550:	81a3      	strh	r3, [r4, #12]
  405552:	b29b      	uxth	r3, r3
  405554:	2800      	cmp	r0, #0
  405556:	d1e9      	bne.n	40552c <__swsetup_r+0x20>
  405558:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40555c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405560:	d0e4      	beq.n	40552c <__swsetup_r+0x20>
  405562:	4628      	mov	r0, r5
  405564:	4621      	mov	r1, r4
  405566:	f001 fcfd 	bl	406f64 <__smakebuf_r>
  40556a:	89a3      	ldrh	r3, [r4, #12]
  40556c:	6920      	ldr	r0, [r4, #16]
  40556e:	e7dd      	b.n	40552c <__swsetup_r+0x20>
  405570:	0799      	lsls	r1, r3, #30
  405572:	bf58      	it	pl
  405574:	6962      	ldrpl	r2, [r4, #20]
  405576:	60a2      	str	r2, [r4, #8]
  405578:	2800      	cmp	r0, #0
  40557a:	d1e0      	bne.n	40553e <__swsetup_r+0x32>
  40557c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405580:	061a      	lsls	r2, r3, #24
  405582:	d5dd      	bpl.n	405540 <__swsetup_r+0x34>
  405584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405588:	81a3      	strh	r3, [r4, #12]
  40558a:	f04f 30ff 	mov.w	r0, #4294967295
  40558e:	bd38      	pop	{r3, r4, r5, pc}
  405590:	4618      	mov	r0, r3
  405592:	f001 f8e7 	bl	406764 <__sinit>
  405596:	e7c2      	b.n	40551e <__swsetup_r+0x12>
  405598:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40559a:	b151      	cbz	r1, 4055b2 <__swsetup_r+0xa6>
  40559c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4055a0:	4299      	cmp	r1, r3
  4055a2:	d004      	beq.n	4055ae <__swsetup_r+0xa2>
  4055a4:	4628      	mov	r0, r5
  4055a6:	f001 fa03 	bl	4069b0 <_free_r>
  4055aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4055ae:	2300      	movs	r3, #0
  4055b0:	6323      	str	r3, [r4, #48]	; 0x30
  4055b2:	2300      	movs	r3, #0
  4055b4:	6920      	ldr	r0, [r4, #16]
  4055b6:	6063      	str	r3, [r4, #4]
  4055b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4055bc:	6020      	str	r0, [r4, #0]
  4055be:	e7c5      	b.n	40554c <__swsetup_r+0x40>
  4055c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4055c4:	2309      	movs	r3, #9
  4055c6:	602b      	str	r3, [r5, #0]
  4055c8:	f04f 30ff 	mov.w	r0, #4294967295
  4055cc:	81a2      	strh	r2, [r4, #12]
  4055ce:	bd38      	pop	{r3, r4, r5, pc}
  4055d0:	20400014 	.word	0x20400014

004055d4 <register_fini>:
  4055d4:	4b02      	ldr	r3, [pc, #8]	; (4055e0 <register_fini+0xc>)
  4055d6:	b113      	cbz	r3, 4055de <register_fini+0xa>
  4055d8:	4802      	ldr	r0, [pc, #8]	; (4055e4 <register_fini+0x10>)
  4055da:	f000 b805 	b.w	4055e8 <atexit>
  4055de:	4770      	bx	lr
  4055e0:	00000000 	.word	0x00000000
  4055e4:	004067d5 	.word	0x004067d5

004055e8 <atexit>:
  4055e8:	2300      	movs	r3, #0
  4055ea:	4601      	mov	r1, r0
  4055ec:	461a      	mov	r2, r3
  4055ee:	4618      	mov	r0, r3
  4055f0:	f002 bf42 	b.w	408478 <__register_exitproc>

004055f4 <quorem>:
  4055f4:	6902      	ldr	r2, [r0, #16]
  4055f6:	690b      	ldr	r3, [r1, #16]
  4055f8:	4293      	cmp	r3, r2
  4055fa:	f300 808d 	bgt.w	405718 <quorem+0x124>
  4055fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405602:	f103 38ff 	add.w	r8, r3, #4294967295
  405606:	f101 0714 	add.w	r7, r1, #20
  40560a:	f100 0b14 	add.w	fp, r0, #20
  40560e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405612:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405616:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40561a:	b083      	sub	sp, #12
  40561c:	3201      	adds	r2, #1
  40561e:	fbb3 f9f2 	udiv	r9, r3, r2
  405622:	eb0b 0304 	add.w	r3, fp, r4
  405626:	9400      	str	r4, [sp, #0]
  405628:	eb07 0a04 	add.w	sl, r7, r4
  40562c:	9301      	str	r3, [sp, #4]
  40562e:	f1b9 0f00 	cmp.w	r9, #0
  405632:	d039      	beq.n	4056a8 <quorem+0xb4>
  405634:	2500      	movs	r5, #0
  405636:	462e      	mov	r6, r5
  405638:	46bc      	mov	ip, r7
  40563a:	46de      	mov	lr, fp
  40563c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405640:	f8de 3000 	ldr.w	r3, [lr]
  405644:	b2a2      	uxth	r2, r4
  405646:	fb09 5502 	mla	r5, r9, r2, r5
  40564a:	0c22      	lsrs	r2, r4, #16
  40564c:	0c2c      	lsrs	r4, r5, #16
  40564e:	fb09 4202 	mla	r2, r9, r2, r4
  405652:	b2ad      	uxth	r5, r5
  405654:	1b75      	subs	r5, r6, r5
  405656:	b296      	uxth	r6, r2
  405658:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40565c:	fa15 f383 	uxtah	r3, r5, r3
  405660:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405664:	b29b      	uxth	r3, r3
  405666:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40566a:	45e2      	cmp	sl, ip
  40566c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405670:	f84e 3b04 	str.w	r3, [lr], #4
  405674:	ea4f 4626 	mov.w	r6, r6, asr #16
  405678:	d2e0      	bcs.n	40563c <quorem+0x48>
  40567a:	9b00      	ldr	r3, [sp, #0]
  40567c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405680:	b993      	cbnz	r3, 4056a8 <quorem+0xb4>
  405682:	9c01      	ldr	r4, [sp, #4]
  405684:	1f23      	subs	r3, r4, #4
  405686:	459b      	cmp	fp, r3
  405688:	d20c      	bcs.n	4056a4 <quorem+0xb0>
  40568a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40568e:	b94b      	cbnz	r3, 4056a4 <quorem+0xb0>
  405690:	f1a4 0308 	sub.w	r3, r4, #8
  405694:	e002      	b.n	40569c <quorem+0xa8>
  405696:	681a      	ldr	r2, [r3, #0]
  405698:	3b04      	subs	r3, #4
  40569a:	b91a      	cbnz	r2, 4056a4 <quorem+0xb0>
  40569c:	459b      	cmp	fp, r3
  40569e:	f108 38ff 	add.w	r8, r8, #4294967295
  4056a2:	d3f8      	bcc.n	405696 <quorem+0xa2>
  4056a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4056a8:	4604      	mov	r4, r0
  4056aa:	f002 fac9 	bl	407c40 <__mcmp>
  4056ae:	2800      	cmp	r0, #0
  4056b0:	db2e      	blt.n	405710 <quorem+0x11c>
  4056b2:	f109 0901 	add.w	r9, r9, #1
  4056b6:	465d      	mov	r5, fp
  4056b8:	2300      	movs	r3, #0
  4056ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4056be:	6828      	ldr	r0, [r5, #0]
  4056c0:	b28a      	uxth	r2, r1
  4056c2:	1a9a      	subs	r2, r3, r2
  4056c4:	0c0b      	lsrs	r3, r1, #16
  4056c6:	fa12 f280 	uxtah	r2, r2, r0
  4056ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4056ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4056d2:	b292      	uxth	r2, r2
  4056d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4056d8:	45ba      	cmp	sl, r7
  4056da:	f845 2b04 	str.w	r2, [r5], #4
  4056de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4056e2:	d2ea      	bcs.n	4056ba <quorem+0xc6>
  4056e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4056e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4056ec:	b982      	cbnz	r2, 405710 <quorem+0x11c>
  4056ee:	1f1a      	subs	r2, r3, #4
  4056f0:	4593      	cmp	fp, r2
  4056f2:	d20b      	bcs.n	40570c <quorem+0x118>
  4056f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4056f8:	b942      	cbnz	r2, 40570c <quorem+0x118>
  4056fa:	3b08      	subs	r3, #8
  4056fc:	e002      	b.n	405704 <quorem+0x110>
  4056fe:	681a      	ldr	r2, [r3, #0]
  405700:	3b04      	subs	r3, #4
  405702:	b91a      	cbnz	r2, 40570c <quorem+0x118>
  405704:	459b      	cmp	fp, r3
  405706:	f108 38ff 	add.w	r8, r8, #4294967295
  40570a:	d3f8      	bcc.n	4056fe <quorem+0x10a>
  40570c:	f8c4 8010 	str.w	r8, [r4, #16]
  405710:	4648      	mov	r0, r9
  405712:	b003      	add	sp, #12
  405714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405718:	2000      	movs	r0, #0
  40571a:	4770      	bx	lr
  40571c:	0000      	movs	r0, r0
	...

00405720 <_dtoa_r>:
  405720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405724:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405726:	b09b      	sub	sp, #108	; 0x6c
  405728:	4604      	mov	r4, r0
  40572a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40572c:	4692      	mov	sl, r2
  40572e:	469b      	mov	fp, r3
  405730:	b141      	cbz	r1, 405744 <_dtoa_r+0x24>
  405732:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405734:	604a      	str	r2, [r1, #4]
  405736:	2301      	movs	r3, #1
  405738:	4093      	lsls	r3, r2
  40573a:	608b      	str	r3, [r1, #8]
  40573c:	f002 f8a8 	bl	407890 <_Bfree>
  405740:	2300      	movs	r3, #0
  405742:	6423      	str	r3, [r4, #64]	; 0x40
  405744:	f1bb 0f00 	cmp.w	fp, #0
  405748:	465d      	mov	r5, fp
  40574a:	db35      	blt.n	4057b8 <_dtoa_r+0x98>
  40574c:	2300      	movs	r3, #0
  40574e:	6033      	str	r3, [r6, #0]
  405750:	4b9d      	ldr	r3, [pc, #628]	; (4059c8 <_dtoa_r+0x2a8>)
  405752:	43ab      	bics	r3, r5
  405754:	d015      	beq.n	405782 <_dtoa_r+0x62>
  405756:	4650      	mov	r0, sl
  405758:	4659      	mov	r1, fp
  40575a:	2200      	movs	r2, #0
  40575c:	2300      	movs	r3, #0
  40575e:	f003 fc03 	bl	408f68 <__aeabi_dcmpeq>
  405762:	4680      	mov	r8, r0
  405764:	2800      	cmp	r0, #0
  405766:	d02d      	beq.n	4057c4 <_dtoa_r+0xa4>
  405768:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40576a:	2301      	movs	r3, #1
  40576c:	6013      	str	r3, [r2, #0]
  40576e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405770:	2b00      	cmp	r3, #0
  405772:	f000 80bd 	beq.w	4058f0 <_dtoa_r+0x1d0>
  405776:	4895      	ldr	r0, [pc, #596]	; (4059cc <_dtoa_r+0x2ac>)
  405778:	6018      	str	r0, [r3, #0]
  40577a:	3801      	subs	r0, #1
  40577c:	b01b      	add	sp, #108	; 0x6c
  40577e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405782:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405784:	f242 730f 	movw	r3, #9999	; 0x270f
  405788:	6013      	str	r3, [r2, #0]
  40578a:	f1ba 0f00 	cmp.w	sl, #0
  40578e:	d10d      	bne.n	4057ac <_dtoa_r+0x8c>
  405790:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405794:	b955      	cbnz	r5, 4057ac <_dtoa_r+0x8c>
  405796:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405798:	488d      	ldr	r0, [pc, #564]	; (4059d0 <_dtoa_r+0x2b0>)
  40579a:	2b00      	cmp	r3, #0
  40579c:	d0ee      	beq.n	40577c <_dtoa_r+0x5c>
  40579e:	f100 0308 	add.w	r3, r0, #8
  4057a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4057a4:	6013      	str	r3, [r2, #0]
  4057a6:	b01b      	add	sp, #108	; 0x6c
  4057a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4057ae:	4889      	ldr	r0, [pc, #548]	; (4059d4 <_dtoa_r+0x2b4>)
  4057b0:	2b00      	cmp	r3, #0
  4057b2:	d0e3      	beq.n	40577c <_dtoa_r+0x5c>
  4057b4:	1cc3      	adds	r3, r0, #3
  4057b6:	e7f4      	b.n	4057a2 <_dtoa_r+0x82>
  4057b8:	2301      	movs	r3, #1
  4057ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4057be:	6033      	str	r3, [r6, #0]
  4057c0:	46ab      	mov	fp, r5
  4057c2:	e7c5      	b.n	405750 <_dtoa_r+0x30>
  4057c4:	aa18      	add	r2, sp, #96	; 0x60
  4057c6:	ab19      	add	r3, sp, #100	; 0x64
  4057c8:	9201      	str	r2, [sp, #4]
  4057ca:	9300      	str	r3, [sp, #0]
  4057cc:	4652      	mov	r2, sl
  4057ce:	465b      	mov	r3, fp
  4057d0:	4620      	mov	r0, r4
  4057d2:	f002 fad5 	bl	407d80 <__d2b>
  4057d6:	0d2b      	lsrs	r3, r5, #20
  4057d8:	4681      	mov	r9, r0
  4057da:	d071      	beq.n	4058c0 <_dtoa_r+0x1a0>
  4057dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4057e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4057e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4057e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4057ea:	4650      	mov	r0, sl
  4057ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4057f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057f4:	2200      	movs	r2, #0
  4057f6:	4b78      	ldr	r3, [pc, #480]	; (4059d8 <_dtoa_r+0x2b8>)
  4057f8:	f002 ff9a 	bl	408730 <__aeabi_dsub>
  4057fc:	a36c      	add	r3, pc, #432	; (adr r3, 4059b0 <_dtoa_r+0x290>)
  4057fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405802:	f003 f949 	bl	408a98 <__aeabi_dmul>
  405806:	a36c      	add	r3, pc, #432	; (adr r3, 4059b8 <_dtoa_r+0x298>)
  405808:	e9d3 2300 	ldrd	r2, r3, [r3]
  40580c:	f002 ff92 	bl	408734 <__adddf3>
  405810:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405814:	4630      	mov	r0, r6
  405816:	f003 f8d9 	bl	4089cc <__aeabi_i2d>
  40581a:	a369      	add	r3, pc, #420	; (adr r3, 4059c0 <_dtoa_r+0x2a0>)
  40581c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405820:	f003 f93a 	bl	408a98 <__aeabi_dmul>
  405824:	4602      	mov	r2, r0
  405826:	460b      	mov	r3, r1
  405828:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40582c:	f002 ff82 	bl	408734 <__adddf3>
  405830:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405834:	f003 fbe0 	bl	408ff8 <__aeabi_d2iz>
  405838:	2200      	movs	r2, #0
  40583a:	9002      	str	r0, [sp, #8]
  40583c:	2300      	movs	r3, #0
  40583e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405842:	f003 fb9b 	bl	408f7c <__aeabi_dcmplt>
  405846:	2800      	cmp	r0, #0
  405848:	f040 8173 	bne.w	405b32 <_dtoa_r+0x412>
  40584c:	9d02      	ldr	r5, [sp, #8]
  40584e:	2d16      	cmp	r5, #22
  405850:	f200 815d 	bhi.w	405b0e <_dtoa_r+0x3ee>
  405854:	4b61      	ldr	r3, [pc, #388]	; (4059dc <_dtoa_r+0x2bc>)
  405856:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40585a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40585e:	4652      	mov	r2, sl
  405860:	465b      	mov	r3, fp
  405862:	f003 fba9 	bl	408fb8 <__aeabi_dcmpgt>
  405866:	2800      	cmp	r0, #0
  405868:	f000 81c5 	beq.w	405bf6 <_dtoa_r+0x4d6>
  40586c:	1e6b      	subs	r3, r5, #1
  40586e:	9302      	str	r3, [sp, #8]
  405870:	2300      	movs	r3, #0
  405872:	930e      	str	r3, [sp, #56]	; 0x38
  405874:	1bbf      	subs	r7, r7, r6
  405876:	1e7b      	subs	r3, r7, #1
  405878:	9306      	str	r3, [sp, #24]
  40587a:	f100 8154 	bmi.w	405b26 <_dtoa_r+0x406>
  40587e:	2300      	movs	r3, #0
  405880:	9308      	str	r3, [sp, #32]
  405882:	9b02      	ldr	r3, [sp, #8]
  405884:	2b00      	cmp	r3, #0
  405886:	f2c0 8145 	blt.w	405b14 <_dtoa_r+0x3f4>
  40588a:	9a06      	ldr	r2, [sp, #24]
  40588c:	930d      	str	r3, [sp, #52]	; 0x34
  40588e:	4611      	mov	r1, r2
  405890:	4419      	add	r1, r3
  405892:	2300      	movs	r3, #0
  405894:	9106      	str	r1, [sp, #24]
  405896:	930c      	str	r3, [sp, #48]	; 0x30
  405898:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40589a:	2b09      	cmp	r3, #9
  40589c:	d82a      	bhi.n	4058f4 <_dtoa_r+0x1d4>
  40589e:	2b05      	cmp	r3, #5
  4058a0:	f340 865b 	ble.w	40655a <_dtoa_r+0xe3a>
  4058a4:	3b04      	subs	r3, #4
  4058a6:	9324      	str	r3, [sp, #144]	; 0x90
  4058a8:	2500      	movs	r5, #0
  4058aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058ac:	3b02      	subs	r3, #2
  4058ae:	2b03      	cmp	r3, #3
  4058b0:	f200 8642 	bhi.w	406538 <_dtoa_r+0xe18>
  4058b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4058b8:	02c903d4 	.word	0x02c903d4
  4058bc:	046103df 	.word	0x046103df
  4058c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4058c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4058c4:	443e      	add	r6, r7
  4058c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4058ca:	2b20      	cmp	r3, #32
  4058cc:	f340 818e 	ble.w	405bec <_dtoa_r+0x4cc>
  4058d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4058d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4058d8:	409d      	lsls	r5, r3
  4058da:	fa2a f000 	lsr.w	r0, sl, r0
  4058de:	4328      	orrs	r0, r5
  4058e0:	f003 f864 	bl	4089ac <__aeabi_ui2d>
  4058e4:	2301      	movs	r3, #1
  4058e6:	3e01      	subs	r6, #1
  4058e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4058ec:	9314      	str	r3, [sp, #80]	; 0x50
  4058ee:	e781      	b.n	4057f4 <_dtoa_r+0xd4>
  4058f0:	483b      	ldr	r0, [pc, #236]	; (4059e0 <_dtoa_r+0x2c0>)
  4058f2:	e743      	b.n	40577c <_dtoa_r+0x5c>
  4058f4:	2100      	movs	r1, #0
  4058f6:	6461      	str	r1, [r4, #68]	; 0x44
  4058f8:	4620      	mov	r0, r4
  4058fa:	9125      	str	r1, [sp, #148]	; 0x94
  4058fc:	f001 ffa2 	bl	407844 <_Balloc>
  405900:	f04f 33ff 	mov.w	r3, #4294967295
  405904:	930a      	str	r3, [sp, #40]	; 0x28
  405906:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405908:	930f      	str	r3, [sp, #60]	; 0x3c
  40590a:	2301      	movs	r3, #1
  40590c:	9004      	str	r0, [sp, #16]
  40590e:	6420      	str	r0, [r4, #64]	; 0x40
  405910:	9224      	str	r2, [sp, #144]	; 0x90
  405912:	930b      	str	r3, [sp, #44]	; 0x2c
  405914:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405916:	2b00      	cmp	r3, #0
  405918:	f2c0 80d9 	blt.w	405ace <_dtoa_r+0x3ae>
  40591c:	9a02      	ldr	r2, [sp, #8]
  40591e:	2a0e      	cmp	r2, #14
  405920:	f300 80d5 	bgt.w	405ace <_dtoa_r+0x3ae>
  405924:	4b2d      	ldr	r3, [pc, #180]	; (4059dc <_dtoa_r+0x2bc>)
  405926:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40592a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40592e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405932:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405934:	2b00      	cmp	r3, #0
  405936:	f2c0 83ba 	blt.w	4060ae <_dtoa_r+0x98e>
  40593a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40593e:	4650      	mov	r0, sl
  405940:	462a      	mov	r2, r5
  405942:	4633      	mov	r3, r6
  405944:	4659      	mov	r1, fp
  405946:	f003 f9d1 	bl	408cec <__aeabi_ddiv>
  40594a:	f003 fb55 	bl	408ff8 <__aeabi_d2iz>
  40594e:	4680      	mov	r8, r0
  405950:	f003 f83c 	bl	4089cc <__aeabi_i2d>
  405954:	462a      	mov	r2, r5
  405956:	4633      	mov	r3, r6
  405958:	f003 f89e 	bl	408a98 <__aeabi_dmul>
  40595c:	460b      	mov	r3, r1
  40595e:	4602      	mov	r2, r0
  405960:	4659      	mov	r1, fp
  405962:	4650      	mov	r0, sl
  405964:	f002 fee4 	bl	408730 <__aeabi_dsub>
  405968:	9d04      	ldr	r5, [sp, #16]
  40596a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40596e:	702b      	strb	r3, [r5, #0]
  405970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405972:	2b01      	cmp	r3, #1
  405974:	4606      	mov	r6, r0
  405976:	460f      	mov	r7, r1
  405978:	f105 0501 	add.w	r5, r5, #1
  40597c:	d068      	beq.n	405a50 <_dtoa_r+0x330>
  40597e:	2200      	movs	r2, #0
  405980:	4b18      	ldr	r3, [pc, #96]	; (4059e4 <_dtoa_r+0x2c4>)
  405982:	f003 f889 	bl	408a98 <__aeabi_dmul>
  405986:	2200      	movs	r2, #0
  405988:	2300      	movs	r3, #0
  40598a:	4606      	mov	r6, r0
  40598c:	460f      	mov	r7, r1
  40598e:	f003 faeb 	bl	408f68 <__aeabi_dcmpeq>
  405992:	2800      	cmp	r0, #0
  405994:	f040 8088 	bne.w	405aa8 <_dtoa_r+0x388>
  405998:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40599c:	f04f 0a00 	mov.w	sl, #0
  4059a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4059e4 <_dtoa_r+0x2c4>
  4059a4:	940c      	str	r4, [sp, #48]	; 0x30
  4059a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4059aa:	e028      	b.n	4059fe <_dtoa_r+0x2de>
  4059ac:	f3af 8000 	nop.w
  4059b0:	636f4361 	.word	0x636f4361
  4059b4:	3fd287a7 	.word	0x3fd287a7
  4059b8:	8b60c8b3 	.word	0x8b60c8b3
  4059bc:	3fc68a28 	.word	0x3fc68a28
  4059c0:	509f79fb 	.word	0x509f79fb
  4059c4:	3fd34413 	.word	0x3fd34413
  4059c8:	7ff00000 	.word	0x7ff00000
  4059cc:	004092d9 	.word	0x004092d9
  4059d0:	0040931c 	.word	0x0040931c
  4059d4:	00409328 	.word	0x00409328
  4059d8:	3ff80000 	.word	0x3ff80000
  4059dc:	00409368 	.word	0x00409368
  4059e0:	004092d8 	.word	0x004092d8
  4059e4:	40240000 	.word	0x40240000
  4059e8:	f003 f856 	bl	408a98 <__aeabi_dmul>
  4059ec:	2200      	movs	r2, #0
  4059ee:	2300      	movs	r3, #0
  4059f0:	4606      	mov	r6, r0
  4059f2:	460f      	mov	r7, r1
  4059f4:	f003 fab8 	bl	408f68 <__aeabi_dcmpeq>
  4059f8:	2800      	cmp	r0, #0
  4059fa:	f040 83c1 	bne.w	406180 <_dtoa_r+0xa60>
  4059fe:	4642      	mov	r2, r8
  405a00:	464b      	mov	r3, r9
  405a02:	4630      	mov	r0, r6
  405a04:	4639      	mov	r1, r7
  405a06:	f003 f971 	bl	408cec <__aeabi_ddiv>
  405a0a:	f003 faf5 	bl	408ff8 <__aeabi_d2iz>
  405a0e:	4604      	mov	r4, r0
  405a10:	f002 ffdc 	bl	4089cc <__aeabi_i2d>
  405a14:	4642      	mov	r2, r8
  405a16:	464b      	mov	r3, r9
  405a18:	f003 f83e 	bl	408a98 <__aeabi_dmul>
  405a1c:	4602      	mov	r2, r0
  405a1e:	460b      	mov	r3, r1
  405a20:	4630      	mov	r0, r6
  405a22:	4639      	mov	r1, r7
  405a24:	f002 fe84 	bl	408730 <__aeabi_dsub>
  405a28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405a2c:	9e04      	ldr	r6, [sp, #16]
  405a2e:	f805 eb01 	strb.w	lr, [r5], #1
  405a32:	eba5 0e06 	sub.w	lr, r5, r6
  405a36:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405a38:	45b6      	cmp	lr, r6
  405a3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405a3e:	4652      	mov	r2, sl
  405a40:	465b      	mov	r3, fp
  405a42:	d1d1      	bne.n	4059e8 <_dtoa_r+0x2c8>
  405a44:	46a0      	mov	r8, r4
  405a46:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405a4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405a4c:	4606      	mov	r6, r0
  405a4e:	460f      	mov	r7, r1
  405a50:	4632      	mov	r2, r6
  405a52:	463b      	mov	r3, r7
  405a54:	4630      	mov	r0, r6
  405a56:	4639      	mov	r1, r7
  405a58:	f002 fe6c 	bl	408734 <__adddf3>
  405a5c:	4606      	mov	r6, r0
  405a5e:	460f      	mov	r7, r1
  405a60:	4602      	mov	r2, r0
  405a62:	460b      	mov	r3, r1
  405a64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a68:	f003 fa88 	bl	408f7c <__aeabi_dcmplt>
  405a6c:	b948      	cbnz	r0, 405a82 <_dtoa_r+0x362>
  405a6e:	4632      	mov	r2, r6
  405a70:	463b      	mov	r3, r7
  405a72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a76:	f003 fa77 	bl	408f68 <__aeabi_dcmpeq>
  405a7a:	b1a8      	cbz	r0, 405aa8 <_dtoa_r+0x388>
  405a7c:	f018 0f01 	tst.w	r8, #1
  405a80:	d012      	beq.n	405aa8 <_dtoa_r+0x388>
  405a82:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a86:	9a04      	ldr	r2, [sp, #16]
  405a88:	1e6b      	subs	r3, r5, #1
  405a8a:	e004      	b.n	405a96 <_dtoa_r+0x376>
  405a8c:	429a      	cmp	r2, r3
  405a8e:	f000 8401 	beq.w	406294 <_dtoa_r+0xb74>
  405a92:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405a96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405a9a:	f103 0501 	add.w	r5, r3, #1
  405a9e:	d0f5      	beq.n	405a8c <_dtoa_r+0x36c>
  405aa0:	f108 0801 	add.w	r8, r8, #1
  405aa4:	f883 8000 	strb.w	r8, [r3]
  405aa8:	4649      	mov	r1, r9
  405aaa:	4620      	mov	r0, r4
  405aac:	f001 fef0 	bl	407890 <_Bfree>
  405ab0:	2200      	movs	r2, #0
  405ab2:	9b02      	ldr	r3, [sp, #8]
  405ab4:	702a      	strb	r2, [r5, #0]
  405ab6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405ab8:	3301      	adds	r3, #1
  405aba:	6013      	str	r3, [r2, #0]
  405abc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405abe:	2b00      	cmp	r3, #0
  405ac0:	f000 839e 	beq.w	406200 <_dtoa_r+0xae0>
  405ac4:	9804      	ldr	r0, [sp, #16]
  405ac6:	601d      	str	r5, [r3, #0]
  405ac8:	b01b      	add	sp, #108	; 0x6c
  405aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ace:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405ad0:	2a00      	cmp	r2, #0
  405ad2:	d03e      	beq.n	405b52 <_dtoa_r+0x432>
  405ad4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405ad6:	2a01      	cmp	r2, #1
  405ad8:	f340 8311 	ble.w	4060fe <_dtoa_r+0x9de>
  405adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ae0:	1e5f      	subs	r7, r3, #1
  405ae2:	42ba      	cmp	r2, r7
  405ae4:	f2c0 838f 	blt.w	406206 <_dtoa_r+0xae6>
  405ae8:	1bd7      	subs	r7, r2, r7
  405aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405aec:	2b00      	cmp	r3, #0
  405aee:	f2c0 848b 	blt.w	406408 <_dtoa_r+0xce8>
  405af2:	9d08      	ldr	r5, [sp, #32]
  405af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405af6:	9a08      	ldr	r2, [sp, #32]
  405af8:	441a      	add	r2, r3
  405afa:	9208      	str	r2, [sp, #32]
  405afc:	9a06      	ldr	r2, [sp, #24]
  405afe:	2101      	movs	r1, #1
  405b00:	441a      	add	r2, r3
  405b02:	4620      	mov	r0, r4
  405b04:	9206      	str	r2, [sp, #24]
  405b06:	f001 ff5d 	bl	4079c4 <__i2b>
  405b0a:	4606      	mov	r6, r0
  405b0c:	e024      	b.n	405b58 <_dtoa_r+0x438>
  405b0e:	2301      	movs	r3, #1
  405b10:	930e      	str	r3, [sp, #56]	; 0x38
  405b12:	e6af      	b.n	405874 <_dtoa_r+0x154>
  405b14:	9a08      	ldr	r2, [sp, #32]
  405b16:	9b02      	ldr	r3, [sp, #8]
  405b18:	1ad2      	subs	r2, r2, r3
  405b1a:	425b      	negs	r3, r3
  405b1c:	930c      	str	r3, [sp, #48]	; 0x30
  405b1e:	2300      	movs	r3, #0
  405b20:	9208      	str	r2, [sp, #32]
  405b22:	930d      	str	r3, [sp, #52]	; 0x34
  405b24:	e6b8      	b.n	405898 <_dtoa_r+0x178>
  405b26:	f1c7 0301 	rsb	r3, r7, #1
  405b2a:	9308      	str	r3, [sp, #32]
  405b2c:	2300      	movs	r3, #0
  405b2e:	9306      	str	r3, [sp, #24]
  405b30:	e6a7      	b.n	405882 <_dtoa_r+0x162>
  405b32:	9d02      	ldr	r5, [sp, #8]
  405b34:	4628      	mov	r0, r5
  405b36:	f002 ff49 	bl	4089cc <__aeabi_i2d>
  405b3a:	4602      	mov	r2, r0
  405b3c:	460b      	mov	r3, r1
  405b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b42:	f003 fa11 	bl	408f68 <__aeabi_dcmpeq>
  405b46:	2800      	cmp	r0, #0
  405b48:	f47f ae80 	bne.w	40584c <_dtoa_r+0x12c>
  405b4c:	1e6b      	subs	r3, r5, #1
  405b4e:	9302      	str	r3, [sp, #8]
  405b50:	e67c      	b.n	40584c <_dtoa_r+0x12c>
  405b52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405b54:	9d08      	ldr	r5, [sp, #32]
  405b56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405b58:	2d00      	cmp	r5, #0
  405b5a:	dd0c      	ble.n	405b76 <_dtoa_r+0x456>
  405b5c:	9906      	ldr	r1, [sp, #24]
  405b5e:	2900      	cmp	r1, #0
  405b60:	460b      	mov	r3, r1
  405b62:	dd08      	ble.n	405b76 <_dtoa_r+0x456>
  405b64:	42a9      	cmp	r1, r5
  405b66:	9a08      	ldr	r2, [sp, #32]
  405b68:	bfa8      	it	ge
  405b6a:	462b      	movge	r3, r5
  405b6c:	1ad2      	subs	r2, r2, r3
  405b6e:	1aed      	subs	r5, r5, r3
  405b70:	1acb      	subs	r3, r1, r3
  405b72:	9208      	str	r2, [sp, #32]
  405b74:	9306      	str	r3, [sp, #24]
  405b76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b78:	b1d3      	cbz	r3, 405bb0 <_dtoa_r+0x490>
  405b7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b7c:	2b00      	cmp	r3, #0
  405b7e:	f000 82b7 	beq.w	4060f0 <_dtoa_r+0x9d0>
  405b82:	2f00      	cmp	r7, #0
  405b84:	dd10      	ble.n	405ba8 <_dtoa_r+0x488>
  405b86:	4631      	mov	r1, r6
  405b88:	463a      	mov	r2, r7
  405b8a:	4620      	mov	r0, r4
  405b8c:	f001 ffb6 	bl	407afc <__pow5mult>
  405b90:	464a      	mov	r2, r9
  405b92:	4601      	mov	r1, r0
  405b94:	4606      	mov	r6, r0
  405b96:	4620      	mov	r0, r4
  405b98:	f001 ff1e 	bl	4079d8 <__multiply>
  405b9c:	4649      	mov	r1, r9
  405b9e:	4680      	mov	r8, r0
  405ba0:	4620      	mov	r0, r4
  405ba2:	f001 fe75 	bl	407890 <_Bfree>
  405ba6:	46c1      	mov	r9, r8
  405ba8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405baa:	1bda      	subs	r2, r3, r7
  405bac:	f040 82a1 	bne.w	4060f2 <_dtoa_r+0x9d2>
  405bb0:	2101      	movs	r1, #1
  405bb2:	4620      	mov	r0, r4
  405bb4:	f001 ff06 	bl	4079c4 <__i2b>
  405bb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405bba:	2b00      	cmp	r3, #0
  405bbc:	4680      	mov	r8, r0
  405bbe:	dd1c      	ble.n	405bfa <_dtoa_r+0x4da>
  405bc0:	4601      	mov	r1, r0
  405bc2:	461a      	mov	r2, r3
  405bc4:	4620      	mov	r0, r4
  405bc6:	f001 ff99 	bl	407afc <__pow5mult>
  405bca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bcc:	2b01      	cmp	r3, #1
  405bce:	4680      	mov	r8, r0
  405bd0:	f340 8254 	ble.w	40607c <_dtoa_r+0x95c>
  405bd4:	2300      	movs	r3, #0
  405bd6:	930c      	str	r3, [sp, #48]	; 0x30
  405bd8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405bdc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405be0:	6918      	ldr	r0, [r3, #16]
  405be2:	f001 fe9f 	bl	407924 <__hi0bits>
  405be6:	f1c0 0020 	rsb	r0, r0, #32
  405bea:	e010      	b.n	405c0e <_dtoa_r+0x4ee>
  405bec:	f1c3 0520 	rsb	r5, r3, #32
  405bf0:	fa0a f005 	lsl.w	r0, sl, r5
  405bf4:	e674      	b.n	4058e0 <_dtoa_r+0x1c0>
  405bf6:	900e      	str	r0, [sp, #56]	; 0x38
  405bf8:	e63c      	b.n	405874 <_dtoa_r+0x154>
  405bfa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bfc:	2b01      	cmp	r3, #1
  405bfe:	f340 8287 	ble.w	406110 <_dtoa_r+0x9f0>
  405c02:	2300      	movs	r3, #0
  405c04:	930c      	str	r3, [sp, #48]	; 0x30
  405c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405c08:	2001      	movs	r0, #1
  405c0a:	2b00      	cmp	r3, #0
  405c0c:	d1e4      	bne.n	405bd8 <_dtoa_r+0x4b8>
  405c0e:	9a06      	ldr	r2, [sp, #24]
  405c10:	4410      	add	r0, r2
  405c12:	f010 001f 	ands.w	r0, r0, #31
  405c16:	f000 80a1 	beq.w	405d5c <_dtoa_r+0x63c>
  405c1a:	f1c0 0320 	rsb	r3, r0, #32
  405c1e:	2b04      	cmp	r3, #4
  405c20:	f340 849e 	ble.w	406560 <_dtoa_r+0xe40>
  405c24:	9b08      	ldr	r3, [sp, #32]
  405c26:	f1c0 001c 	rsb	r0, r0, #28
  405c2a:	4403      	add	r3, r0
  405c2c:	9308      	str	r3, [sp, #32]
  405c2e:	4613      	mov	r3, r2
  405c30:	4403      	add	r3, r0
  405c32:	4405      	add	r5, r0
  405c34:	9306      	str	r3, [sp, #24]
  405c36:	9b08      	ldr	r3, [sp, #32]
  405c38:	2b00      	cmp	r3, #0
  405c3a:	dd05      	ble.n	405c48 <_dtoa_r+0x528>
  405c3c:	4649      	mov	r1, r9
  405c3e:	461a      	mov	r2, r3
  405c40:	4620      	mov	r0, r4
  405c42:	f001 ffab 	bl	407b9c <__lshift>
  405c46:	4681      	mov	r9, r0
  405c48:	9b06      	ldr	r3, [sp, #24]
  405c4a:	2b00      	cmp	r3, #0
  405c4c:	dd05      	ble.n	405c5a <_dtoa_r+0x53a>
  405c4e:	4641      	mov	r1, r8
  405c50:	461a      	mov	r2, r3
  405c52:	4620      	mov	r0, r4
  405c54:	f001 ffa2 	bl	407b9c <__lshift>
  405c58:	4680      	mov	r8, r0
  405c5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405c5c:	2b00      	cmp	r3, #0
  405c5e:	f040 8086 	bne.w	405d6e <_dtoa_r+0x64e>
  405c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c64:	2b00      	cmp	r3, #0
  405c66:	f340 8266 	ble.w	406136 <_dtoa_r+0xa16>
  405c6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c6c:	2b00      	cmp	r3, #0
  405c6e:	f000 8098 	beq.w	405da2 <_dtoa_r+0x682>
  405c72:	2d00      	cmp	r5, #0
  405c74:	dd05      	ble.n	405c82 <_dtoa_r+0x562>
  405c76:	4631      	mov	r1, r6
  405c78:	462a      	mov	r2, r5
  405c7a:	4620      	mov	r0, r4
  405c7c:	f001 ff8e 	bl	407b9c <__lshift>
  405c80:	4606      	mov	r6, r0
  405c82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c84:	2b00      	cmp	r3, #0
  405c86:	f040 8337 	bne.w	4062f8 <_dtoa_r+0xbd8>
  405c8a:	9606      	str	r6, [sp, #24]
  405c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c8e:	9a04      	ldr	r2, [sp, #16]
  405c90:	f8dd b018 	ldr.w	fp, [sp, #24]
  405c94:	3b01      	subs	r3, #1
  405c96:	18d3      	adds	r3, r2, r3
  405c98:	930b      	str	r3, [sp, #44]	; 0x2c
  405c9a:	f00a 0301 	and.w	r3, sl, #1
  405c9e:	930c      	str	r3, [sp, #48]	; 0x30
  405ca0:	4617      	mov	r7, r2
  405ca2:	46c2      	mov	sl, r8
  405ca4:	4651      	mov	r1, sl
  405ca6:	4648      	mov	r0, r9
  405ca8:	f7ff fca4 	bl	4055f4 <quorem>
  405cac:	4631      	mov	r1, r6
  405cae:	4605      	mov	r5, r0
  405cb0:	4648      	mov	r0, r9
  405cb2:	f001 ffc5 	bl	407c40 <__mcmp>
  405cb6:	465a      	mov	r2, fp
  405cb8:	900a      	str	r0, [sp, #40]	; 0x28
  405cba:	4651      	mov	r1, sl
  405cbc:	4620      	mov	r0, r4
  405cbe:	f001 ffdb 	bl	407c78 <__mdiff>
  405cc2:	68c2      	ldr	r2, [r0, #12]
  405cc4:	4680      	mov	r8, r0
  405cc6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405cca:	2a00      	cmp	r2, #0
  405ccc:	f040 822b 	bne.w	406126 <_dtoa_r+0xa06>
  405cd0:	4601      	mov	r1, r0
  405cd2:	4648      	mov	r0, r9
  405cd4:	9308      	str	r3, [sp, #32]
  405cd6:	f001 ffb3 	bl	407c40 <__mcmp>
  405cda:	4641      	mov	r1, r8
  405cdc:	9006      	str	r0, [sp, #24]
  405cde:	4620      	mov	r0, r4
  405ce0:	f001 fdd6 	bl	407890 <_Bfree>
  405ce4:	9a06      	ldr	r2, [sp, #24]
  405ce6:	9b08      	ldr	r3, [sp, #32]
  405ce8:	b932      	cbnz	r2, 405cf8 <_dtoa_r+0x5d8>
  405cea:	9924      	ldr	r1, [sp, #144]	; 0x90
  405cec:	b921      	cbnz	r1, 405cf8 <_dtoa_r+0x5d8>
  405cee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405cf0:	2a00      	cmp	r2, #0
  405cf2:	f000 83ef 	beq.w	4064d4 <_dtoa_r+0xdb4>
  405cf6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405cf8:	990a      	ldr	r1, [sp, #40]	; 0x28
  405cfa:	2900      	cmp	r1, #0
  405cfc:	f2c0 829f 	blt.w	40623e <_dtoa_r+0xb1e>
  405d00:	d105      	bne.n	405d0e <_dtoa_r+0x5ee>
  405d02:	9924      	ldr	r1, [sp, #144]	; 0x90
  405d04:	b919      	cbnz	r1, 405d0e <_dtoa_r+0x5ee>
  405d06:	990c      	ldr	r1, [sp, #48]	; 0x30
  405d08:	2900      	cmp	r1, #0
  405d0a:	f000 8298 	beq.w	40623e <_dtoa_r+0xb1e>
  405d0e:	2a00      	cmp	r2, #0
  405d10:	f300 8306 	bgt.w	406320 <_dtoa_r+0xc00>
  405d14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405d16:	703b      	strb	r3, [r7, #0]
  405d18:	f107 0801 	add.w	r8, r7, #1
  405d1c:	4297      	cmp	r7, r2
  405d1e:	4645      	mov	r5, r8
  405d20:	f000 830c 	beq.w	40633c <_dtoa_r+0xc1c>
  405d24:	4649      	mov	r1, r9
  405d26:	2300      	movs	r3, #0
  405d28:	220a      	movs	r2, #10
  405d2a:	4620      	mov	r0, r4
  405d2c:	f001 fdba 	bl	4078a4 <__multadd>
  405d30:	455e      	cmp	r6, fp
  405d32:	4681      	mov	r9, r0
  405d34:	4631      	mov	r1, r6
  405d36:	f04f 0300 	mov.w	r3, #0
  405d3a:	f04f 020a 	mov.w	r2, #10
  405d3e:	4620      	mov	r0, r4
  405d40:	f000 81eb 	beq.w	40611a <_dtoa_r+0x9fa>
  405d44:	f001 fdae 	bl	4078a4 <__multadd>
  405d48:	4659      	mov	r1, fp
  405d4a:	4606      	mov	r6, r0
  405d4c:	2300      	movs	r3, #0
  405d4e:	220a      	movs	r2, #10
  405d50:	4620      	mov	r0, r4
  405d52:	f001 fda7 	bl	4078a4 <__multadd>
  405d56:	4647      	mov	r7, r8
  405d58:	4683      	mov	fp, r0
  405d5a:	e7a3      	b.n	405ca4 <_dtoa_r+0x584>
  405d5c:	201c      	movs	r0, #28
  405d5e:	9b08      	ldr	r3, [sp, #32]
  405d60:	4403      	add	r3, r0
  405d62:	9308      	str	r3, [sp, #32]
  405d64:	9b06      	ldr	r3, [sp, #24]
  405d66:	4403      	add	r3, r0
  405d68:	4405      	add	r5, r0
  405d6a:	9306      	str	r3, [sp, #24]
  405d6c:	e763      	b.n	405c36 <_dtoa_r+0x516>
  405d6e:	4641      	mov	r1, r8
  405d70:	4648      	mov	r0, r9
  405d72:	f001 ff65 	bl	407c40 <__mcmp>
  405d76:	2800      	cmp	r0, #0
  405d78:	f6bf af73 	bge.w	405c62 <_dtoa_r+0x542>
  405d7c:	9f02      	ldr	r7, [sp, #8]
  405d7e:	4649      	mov	r1, r9
  405d80:	2300      	movs	r3, #0
  405d82:	220a      	movs	r2, #10
  405d84:	4620      	mov	r0, r4
  405d86:	3f01      	subs	r7, #1
  405d88:	9702      	str	r7, [sp, #8]
  405d8a:	f001 fd8b 	bl	4078a4 <__multadd>
  405d8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d90:	4681      	mov	r9, r0
  405d92:	2b00      	cmp	r3, #0
  405d94:	f040 83b6 	bne.w	406504 <_dtoa_r+0xde4>
  405d98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405d9a:	2b00      	cmp	r3, #0
  405d9c:	f340 83bf 	ble.w	40651e <_dtoa_r+0xdfe>
  405da0:	930a      	str	r3, [sp, #40]	; 0x28
  405da2:	f8dd b010 	ldr.w	fp, [sp, #16]
  405da6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405da8:	465d      	mov	r5, fp
  405daa:	e002      	b.n	405db2 <_dtoa_r+0x692>
  405dac:	f001 fd7a 	bl	4078a4 <__multadd>
  405db0:	4681      	mov	r9, r0
  405db2:	4641      	mov	r1, r8
  405db4:	4648      	mov	r0, r9
  405db6:	f7ff fc1d 	bl	4055f4 <quorem>
  405dba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405dbe:	f805 ab01 	strb.w	sl, [r5], #1
  405dc2:	eba5 030b 	sub.w	r3, r5, fp
  405dc6:	42bb      	cmp	r3, r7
  405dc8:	f04f 020a 	mov.w	r2, #10
  405dcc:	f04f 0300 	mov.w	r3, #0
  405dd0:	4649      	mov	r1, r9
  405dd2:	4620      	mov	r0, r4
  405dd4:	dbea      	blt.n	405dac <_dtoa_r+0x68c>
  405dd6:	9b04      	ldr	r3, [sp, #16]
  405dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405dda:	2a01      	cmp	r2, #1
  405ddc:	bfac      	ite	ge
  405dde:	189b      	addge	r3, r3, r2
  405de0:	3301      	addlt	r3, #1
  405de2:	461d      	mov	r5, r3
  405de4:	f04f 0b00 	mov.w	fp, #0
  405de8:	4649      	mov	r1, r9
  405dea:	2201      	movs	r2, #1
  405dec:	4620      	mov	r0, r4
  405dee:	f001 fed5 	bl	407b9c <__lshift>
  405df2:	4641      	mov	r1, r8
  405df4:	4681      	mov	r9, r0
  405df6:	f001 ff23 	bl	407c40 <__mcmp>
  405dfa:	2800      	cmp	r0, #0
  405dfc:	f340 823d 	ble.w	40627a <_dtoa_r+0xb5a>
  405e00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405e04:	9904      	ldr	r1, [sp, #16]
  405e06:	1e6b      	subs	r3, r5, #1
  405e08:	e004      	b.n	405e14 <_dtoa_r+0x6f4>
  405e0a:	428b      	cmp	r3, r1
  405e0c:	f000 81ae 	beq.w	40616c <_dtoa_r+0xa4c>
  405e10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405e14:	2a39      	cmp	r2, #57	; 0x39
  405e16:	f103 0501 	add.w	r5, r3, #1
  405e1a:	d0f6      	beq.n	405e0a <_dtoa_r+0x6ea>
  405e1c:	3201      	adds	r2, #1
  405e1e:	701a      	strb	r2, [r3, #0]
  405e20:	4641      	mov	r1, r8
  405e22:	4620      	mov	r0, r4
  405e24:	f001 fd34 	bl	407890 <_Bfree>
  405e28:	2e00      	cmp	r6, #0
  405e2a:	f43f ae3d 	beq.w	405aa8 <_dtoa_r+0x388>
  405e2e:	f1bb 0f00 	cmp.w	fp, #0
  405e32:	d005      	beq.n	405e40 <_dtoa_r+0x720>
  405e34:	45b3      	cmp	fp, r6
  405e36:	d003      	beq.n	405e40 <_dtoa_r+0x720>
  405e38:	4659      	mov	r1, fp
  405e3a:	4620      	mov	r0, r4
  405e3c:	f001 fd28 	bl	407890 <_Bfree>
  405e40:	4631      	mov	r1, r6
  405e42:	4620      	mov	r0, r4
  405e44:	f001 fd24 	bl	407890 <_Bfree>
  405e48:	e62e      	b.n	405aa8 <_dtoa_r+0x388>
  405e4a:	2300      	movs	r3, #0
  405e4c:	930b      	str	r3, [sp, #44]	; 0x2c
  405e4e:	9b02      	ldr	r3, [sp, #8]
  405e50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405e52:	4413      	add	r3, r2
  405e54:	930f      	str	r3, [sp, #60]	; 0x3c
  405e56:	3301      	adds	r3, #1
  405e58:	2b01      	cmp	r3, #1
  405e5a:	461f      	mov	r7, r3
  405e5c:	461e      	mov	r6, r3
  405e5e:	930a      	str	r3, [sp, #40]	; 0x28
  405e60:	bfb8      	it	lt
  405e62:	2701      	movlt	r7, #1
  405e64:	2100      	movs	r1, #0
  405e66:	2f17      	cmp	r7, #23
  405e68:	6461      	str	r1, [r4, #68]	; 0x44
  405e6a:	d90a      	bls.n	405e82 <_dtoa_r+0x762>
  405e6c:	2201      	movs	r2, #1
  405e6e:	2304      	movs	r3, #4
  405e70:	005b      	lsls	r3, r3, #1
  405e72:	f103 0014 	add.w	r0, r3, #20
  405e76:	4287      	cmp	r7, r0
  405e78:	4611      	mov	r1, r2
  405e7a:	f102 0201 	add.w	r2, r2, #1
  405e7e:	d2f7      	bcs.n	405e70 <_dtoa_r+0x750>
  405e80:	6461      	str	r1, [r4, #68]	; 0x44
  405e82:	4620      	mov	r0, r4
  405e84:	f001 fcde 	bl	407844 <_Balloc>
  405e88:	2e0e      	cmp	r6, #14
  405e8a:	9004      	str	r0, [sp, #16]
  405e8c:	6420      	str	r0, [r4, #64]	; 0x40
  405e8e:	f63f ad41 	bhi.w	405914 <_dtoa_r+0x1f4>
  405e92:	2d00      	cmp	r5, #0
  405e94:	f43f ad3e 	beq.w	405914 <_dtoa_r+0x1f4>
  405e98:	9902      	ldr	r1, [sp, #8]
  405e9a:	2900      	cmp	r1, #0
  405e9c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405ea0:	f340 8202 	ble.w	4062a8 <_dtoa_r+0xb88>
  405ea4:	4bb8      	ldr	r3, [pc, #736]	; (406188 <_dtoa_r+0xa68>)
  405ea6:	f001 020f 	and.w	r2, r1, #15
  405eaa:	110d      	asrs	r5, r1, #4
  405eac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405eb0:	06e9      	lsls	r1, r5, #27
  405eb2:	e9d3 6700 	ldrd	r6, r7, [r3]
  405eb6:	f140 81ae 	bpl.w	406216 <_dtoa_r+0xaf6>
  405eba:	4bb4      	ldr	r3, [pc, #720]	; (40618c <_dtoa_r+0xa6c>)
  405ebc:	4650      	mov	r0, sl
  405ebe:	4659      	mov	r1, fp
  405ec0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405ec4:	f002 ff12 	bl	408cec <__aeabi_ddiv>
  405ec8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405ecc:	f005 050f 	and.w	r5, r5, #15
  405ed0:	f04f 0a03 	mov.w	sl, #3
  405ed4:	b18d      	cbz	r5, 405efa <_dtoa_r+0x7da>
  405ed6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40618c <_dtoa_r+0xa6c>
  405eda:	07ea      	lsls	r2, r5, #31
  405edc:	d509      	bpl.n	405ef2 <_dtoa_r+0x7d2>
  405ede:	4630      	mov	r0, r6
  405ee0:	4639      	mov	r1, r7
  405ee2:	e9d8 2300 	ldrd	r2, r3, [r8]
  405ee6:	f002 fdd7 	bl	408a98 <__aeabi_dmul>
  405eea:	f10a 0a01 	add.w	sl, sl, #1
  405eee:	4606      	mov	r6, r0
  405ef0:	460f      	mov	r7, r1
  405ef2:	106d      	asrs	r5, r5, #1
  405ef4:	f108 0808 	add.w	r8, r8, #8
  405ef8:	d1ef      	bne.n	405eda <_dtoa_r+0x7ba>
  405efa:	463b      	mov	r3, r7
  405efc:	4632      	mov	r2, r6
  405efe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405f02:	f002 fef3 	bl	408cec <__aeabi_ddiv>
  405f06:	4607      	mov	r7, r0
  405f08:	4688      	mov	r8, r1
  405f0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f0c:	b143      	cbz	r3, 405f20 <_dtoa_r+0x800>
  405f0e:	2200      	movs	r2, #0
  405f10:	4b9f      	ldr	r3, [pc, #636]	; (406190 <_dtoa_r+0xa70>)
  405f12:	4638      	mov	r0, r7
  405f14:	4641      	mov	r1, r8
  405f16:	f003 f831 	bl	408f7c <__aeabi_dcmplt>
  405f1a:	2800      	cmp	r0, #0
  405f1c:	f040 8286 	bne.w	40642c <_dtoa_r+0xd0c>
  405f20:	4650      	mov	r0, sl
  405f22:	f002 fd53 	bl	4089cc <__aeabi_i2d>
  405f26:	463a      	mov	r2, r7
  405f28:	4643      	mov	r3, r8
  405f2a:	f002 fdb5 	bl	408a98 <__aeabi_dmul>
  405f2e:	4b99      	ldr	r3, [pc, #612]	; (406194 <_dtoa_r+0xa74>)
  405f30:	2200      	movs	r2, #0
  405f32:	f002 fbff 	bl	408734 <__adddf3>
  405f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f38:	4605      	mov	r5, r0
  405f3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f3e:	2b00      	cmp	r3, #0
  405f40:	f000 813e 	beq.w	4061c0 <_dtoa_r+0xaa0>
  405f44:	9b02      	ldr	r3, [sp, #8]
  405f46:	9315      	str	r3, [sp, #84]	; 0x54
  405f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f4a:	9312      	str	r3, [sp, #72]	; 0x48
  405f4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405f4e:	2b00      	cmp	r3, #0
  405f50:	f000 81fa 	beq.w	406348 <_dtoa_r+0xc28>
  405f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405f56:	4b8c      	ldr	r3, [pc, #560]	; (406188 <_dtoa_r+0xa68>)
  405f58:	498f      	ldr	r1, [pc, #572]	; (406198 <_dtoa_r+0xa78>)
  405f5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405f62:	2000      	movs	r0, #0
  405f64:	f002 fec2 	bl	408cec <__aeabi_ddiv>
  405f68:	462a      	mov	r2, r5
  405f6a:	4633      	mov	r3, r6
  405f6c:	f002 fbe0 	bl	408730 <__aeabi_dsub>
  405f70:	4682      	mov	sl, r0
  405f72:	468b      	mov	fp, r1
  405f74:	4638      	mov	r0, r7
  405f76:	4641      	mov	r1, r8
  405f78:	f003 f83e 	bl	408ff8 <__aeabi_d2iz>
  405f7c:	4605      	mov	r5, r0
  405f7e:	f002 fd25 	bl	4089cc <__aeabi_i2d>
  405f82:	4602      	mov	r2, r0
  405f84:	460b      	mov	r3, r1
  405f86:	4638      	mov	r0, r7
  405f88:	4641      	mov	r1, r8
  405f8a:	f002 fbd1 	bl	408730 <__aeabi_dsub>
  405f8e:	3530      	adds	r5, #48	; 0x30
  405f90:	fa5f f885 	uxtb.w	r8, r5
  405f94:	9d04      	ldr	r5, [sp, #16]
  405f96:	4606      	mov	r6, r0
  405f98:	460f      	mov	r7, r1
  405f9a:	f885 8000 	strb.w	r8, [r5]
  405f9e:	4602      	mov	r2, r0
  405fa0:	460b      	mov	r3, r1
  405fa2:	4650      	mov	r0, sl
  405fa4:	4659      	mov	r1, fp
  405fa6:	3501      	adds	r5, #1
  405fa8:	f003 f806 	bl	408fb8 <__aeabi_dcmpgt>
  405fac:	2800      	cmp	r0, #0
  405fae:	d154      	bne.n	40605a <_dtoa_r+0x93a>
  405fb0:	4632      	mov	r2, r6
  405fb2:	463b      	mov	r3, r7
  405fb4:	2000      	movs	r0, #0
  405fb6:	4976      	ldr	r1, [pc, #472]	; (406190 <_dtoa_r+0xa70>)
  405fb8:	f002 fbba 	bl	408730 <__aeabi_dsub>
  405fbc:	4602      	mov	r2, r0
  405fbe:	460b      	mov	r3, r1
  405fc0:	4650      	mov	r0, sl
  405fc2:	4659      	mov	r1, fp
  405fc4:	f002 fff8 	bl	408fb8 <__aeabi_dcmpgt>
  405fc8:	2800      	cmp	r0, #0
  405fca:	f040 8270 	bne.w	4064ae <_dtoa_r+0xd8e>
  405fce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405fd0:	2a01      	cmp	r2, #1
  405fd2:	f000 8111 	beq.w	4061f8 <_dtoa_r+0xad8>
  405fd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fd8:	9a04      	ldr	r2, [sp, #16]
  405fda:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405fde:	4413      	add	r3, r2
  405fe0:	4699      	mov	r9, r3
  405fe2:	e00d      	b.n	406000 <_dtoa_r+0x8e0>
  405fe4:	2000      	movs	r0, #0
  405fe6:	496a      	ldr	r1, [pc, #424]	; (406190 <_dtoa_r+0xa70>)
  405fe8:	f002 fba2 	bl	408730 <__aeabi_dsub>
  405fec:	4652      	mov	r2, sl
  405fee:	465b      	mov	r3, fp
  405ff0:	f002 ffc4 	bl	408f7c <__aeabi_dcmplt>
  405ff4:	2800      	cmp	r0, #0
  405ff6:	f040 8258 	bne.w	4064aa <_dtoa_r+0xd8a>
  405ffa:	454d      	cmp	r5, r9
  405ffc:	f000 80fa 	beq.w	4061f4 <_dtoa_r+0xad4>
  406000:	4650      	mov	r0, sl
  406002:	4659      	mov	r1, fp
  406004:	2200      	movs	r2, #0
  406006:	4b65      	ldr	r3, [pc, #404]	; (40619c <_dtoa_r+0xa7c>)
  406008:	f002 fd46 	bl	408a98 <__aeabi_dmul>
  40600c:	2200      	movs	r2, #0
  40600e:	4b63      	ldr	r3, [pc, #396]	; (40619c <_dtoa_r+0xa7c>)
  406010:	4682      	mov	sl, r0
  406012:	468b      	mov	fp, r1
  406014:	4630      	mov	r0, r6
  406016:	4639      	mov	r1, r7
  406018:	f002 fd3e 	bl	408a98 <__aeabi_dmul>
  40601c:	460f      	mov	r7, r1
  40601e:	4606      	mov	r6, r0
  406020:	f002 ffea 	bl	408ff8 <__aeabi_d2iz>
  406024:	4680      	mov	r8, r0
  406026:	f002 fcd1 	bl	4089cc <__aeabi_i2d>
  40602a:	4602      	mov	r2, r0
  40602c:	460b      	mov	r3, r1
  40602e:	4630      	mov	r0, r6
  406030:	4639      	mov	r1, r7
  406032:	f002 fb7d 	bl	408730 <__aeabi_dsub>
  406036:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40603a:	fa5f f888 	uxtb.w	r8, r8
  40603e:	4652      	mov	r2, sl
  406040:	465b      	mov	r3, fp
  406042:	f805 8b01 	strb.w	r8, [r5], #1
  406046:	4606      	mov	r6, r0
  406048:	460f      	mov	r7, r1
  40604a:	f002 ff97 	bl	408f7c <__aeabi_dcmplt>
  40604e:	4632      	mov	r2, r6
  406050:	463b      	mov	r3, r7
  406052:	2800      	cmp	r0, #0
  406054:	d0c6      	beq.n	405fe4 <_dtoa_r+0x8c4>
  406056:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40605a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40605c:	9302      	str	r3, [sp, #8]
  40605e:	e523      	b.n	405aa8 <_dtoa_r+0x388>
  406060:	2300      	movs	r3, #0
  406062:	930b      	str	r3, [sp, #44]	; 0x2c
  406064:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406066:	2b00      	cmp	r3, #0
  406068:	f340 80dc 	ble.w	406224 <_dtoa_r+0xb04>
  40606c:	461f      	mov	r7, r3
  40606e:	461e      	mov	r6, r3
  406070:	930f      	str	r3, [sp, #60]	; 0x3c
  406072:	930a      	str	r3, [sp, #40]	; 0x28
  406074:	e6f6      	b.n	405e64 <_dtoa_r+0x744>
  406076:	2301      	movs	r3, #1
  406078:	930b      	str	r3, [sp, #44]	; 0x2c
  40607a:	e7f3      	b.n	406064 <_dtoa_r+0x944>
  40607c:	f1ba 0f00 	cmp.w	sl, #0
  406080:	f47f ada8 	bne.w	405bd4 <_dtoa_r+0x4b4>
  406084:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406088:	2b00      	cmp	r3, #0
  40608a:	f47f adba 	bne.w	405c02 <_dtoa_r+0x4e2>
  40608e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406092:	0d3f      	lsrs	r7, r7, #20
  406094:	053f      	lsls	r7, r7, #20
  406096:	2f00      	cmp	r7, #0
  406098:	f000 820d 	beq.w	4064b6 <_dtoa_r+0xd96>
  40609c:	9b08      	ldr	r3, [sp, #32]
  40609e:	3301      	adds	r3, #1
  4060a0:	9308      	str	r3, [sp, #32]
  4060a2:	9b06      	ldr	r3, [sp, #24]
  4060a4:	3301      	adds	r3, #1
  4060a6:	9306      	str	r3, [sp, #24]
  4060a8:	2301      	movs	r3, #1
  4060aa:	930c      	str	r3, [sp, #48]	; 0x30
  4060ac:	e5ab      	b.n	405c06 <_dtoa_r+0x4e6>
  4060ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060b0:	2b00      	cmp	r3, #0
  4060b2:	f73f ac42 	bgt.w	40593a <_dtoa_r+0x21a>
  4060b6:	f040 8221 	bne.w	4064fc <_dtoa_r+0xddc>
  4060ba:	2200      	movs	r2, #0
  4060bc:	4b38      	ldr	r3, [pc, #224]	; (4061a0 <_dtoa_r+0xa80>)
  4060be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4060c2:	f002 fce9 	bl	408a98 <__aeabi_dmul>
  4060c6:	4652      	mov	r2, sl
  4060c8:	465b      	mov	r3, fp
  4060ca:	f002 ff6b 	bl	408fa4 <__aeabi_dcmpge>
  4060ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4060d2:	4646      	mov	r6, r8
  4060d4:	2800      	cmp	r0, #0
  4060d6:	d041      	beq.n	40615c <_dtoa_r+0xa3c>
  4060d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060da:	9d04      	ldr	r5, [sp, #16]
  4060dc:	43db      	mvns	r3, r3
  4060de:	9302      	str	r3, [sp, #8]
  4060e0:	4641      	mov	r1, r8
  4060e2:	4620      	mov	r0, r4
  4060e4:	f001 fbd4 	bl	407890 <_Bfree>
  4060e8:	2e00      	cmp	r6, #0
  4060ea:	f43f acdd 	beq.w	405aa8 <_dtoa_r+0x388>
  4060ee:	e6a7      	b.n	405e40 <_dtoa_r+0x720>
  4060f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4060f2:	4649      	mov	r1, r9
  4060f4:	4620      	mov	r0, r4
  4060f6:	f001 fd01 	bl	407afc <__pow5mult>
  4060fa:	4681      	mov	r9, r0
  4060fc:	e558      	b.n	405bb0 <_dtoa_r+0x490>
  4060fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406100:	2a00      	cmp	r2, #0
  406102:	f000 8187 	beq.w	406414 <_dtoa_r+0xcf4>
  406106:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40610a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40610c:	9d08      	ldr	r5, [sp, #32]
  40610e:	e4f2      	b.n	405af6 <_dtoa_r+0x3d6>
  406110:	f1ba 0f00 	cmp.w	sl, #0
  406114:	f47f ad75 	bne.w	405c02 <_dtoa_r+0x4e2>
  406118:	e7b4      	b.n	406084 <_dtoa_r+0x964>
  40611a:	f001 fbc3 	bl	4078a4 <__multadd>
  40611e:	4647      	mov	r7, r8
  406120:	4606      	mov	r6, r0
  406122:	4683      	mov	fp, r0
  406124:	e5be      	b.n	405ca4 <_dtoa_r+0x584>
  406126:	4601      	mov	r1, r0
  406128:	4620      	mov	r0, r4
  40612a:	9306      	str	r3, [sp, #24]
  40612c:	f001 fbb0 	bl	407890 <_Bfree>
  406130:	2201      	movs	r2, #1
  406132:	9b06      	ldr	r3, [sp, #24]
  406134:	e5e0      	b.n	405cf8 <_dtoa_r+0x5d8>
  406136:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406138:	2b02      	cmp	r3, #2
  40613a:	f77f ad96 	ble.w	405c6a <_dtoa_r+0x54a>
  40613e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406140:	2b00      	cmp	r3, #0
  406142:	d1c9      	bne.n	4060d8 <_dtoa_r+0x9b8>
  406144:	4641      	mov	r1, r8
  406146:	2205      	movs	r2, #5
  406148:	4620      	mov	r0, r4
  40614a:	f001 fbab 	bl	4078a4 <__multadd>
  40614e:	4601      	mov	r1, r0
  406150:	4680      	mov	r8, r0
  406152:	4648      	mov	r0, r9
  406154:	f001 fd74 	bl	407c40 <__mcmp>
  406158:	2800      	cmp	r0, #0
  40615a:	ddbd      	ble.n	4060d8 <_dtoa_r+0x9b8>
  40615c:	9a02      	ldr	r2, [sp, #8]
  40615e:	9904      	ldr	r1, [sp, #16]
  406160:	2331      	movs	r3, #49	; 0x31
  406162:	3201      	adds	r2, #1
  406164:	9202      	str	r2, [sp, #8]
  406166:	700b      	strb	r3, [r1, #0]
  406168:	1c4d      	adds	r5, r1, #1
  40616a:	e7b9      	b.n	4060e0 <_dtoa_r+0x9c0>
  40616c:	9a02      	ldr	r2, [sp, #8]
  40616e:	3201      	adds	r2, #1
  406170:	9202      	str	r2, [sp, #8]
  406172:	9a04      	ldr	r2, [sp, #16]
  406174:	2331      	movs	r3, #49	; 0x31
  406176:	7013      	strb	r3, [r2, #0]
  406178:	e652      	b.n	405e20 <_dtoa_r+0x700>
  40617a:	2301      	movs	r3, #1
  40617c:	930b      	str	r3, [sp, #44]	; 0x2c
  40617e:	e666      	b.n	405e4e <_dtoa_r+0x72e>
  406180:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406184:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406186:	e48f      	b.n	405aa8 <_dtoa_r+0x388>
  406188:	00409368 	.word	0x00409368
  40618c:	00409340 	.word	0x00409340
  406190:	3ff00000 	.word	0x3ff00000
  406194:	401c0000 	.word	0x401c0000
  406198:	3fe00000 	.word	0x3fe00000
  40619c:	40240000 	.word	0x40240000
  4061a0:	40140000 	.word	0x40140000
  4061a4:	4650      	mov	r0, sl
  4061a6:	f002 fc11 	bl	4089cc <__aeabi_i2d>
  4061aa:	463a      	mov	r2, r7
  4061ac:	4643      	mov	r3, r8
  4061ae:	f002 fc73 	bl	408a98 <__aeabi_dmul>
  4061b2:	2200      	movs	r2, #0
  4061b4:	4bc1      	ldr	r3, [pc, #772]	; (4064bc <_dtoa_r+0xd9c>)
  4061b6:	f002 fabd 	bl	408734 <__adddf3>
  4061ba:	4605      	mov	r5, r0
  4061bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4061c0:	4641      	mov	r1, r8
  4061c2:	2200      	movs	r2, #0
  4061c4:	4bbe      	ldr	r3, [pc, #760]	; (4064c0 <_dtoa_r+0xda0>)
  4061c6:	4638      	mov	r0, r7
  4061c8:	f002 fab2 	bl	408730 <__aeabi_dsub>
  4061cc:	462a      	mov	r2, r5
  4061ce:	4633      	mov	r3, r6
  4061d0:	4682      	mov	sl, r0
  4061d2:	468b      	mov	fp, r1
  4061d4:	f002 fef0 	bl	408fb8 <__aeabi_dcmpgt>
  4061d8:	4680      	mov	r8, r0
  4061da:	2800      	cmp	r0, #0
  4061dc:	f040 8110 	bne.w	406400 <_dtoa_r+0xce0>
  4061e0:	462a      	mov	r2, r5
  4061e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4061e6:	4650      	mov	r0, sl
  4061e8:	4659      	mov	r1, fp
  4061ea:	f002 fec7 	bl	408f7c <__aeabi_dcmplt>
  4061ee:	b118      	cbz	r0, 4061f8 <_dtoa_r+0xad8>
  4061f0:	4646      	mov	r6, r8
  4061f2:	e771      	b.n	4060d8 <_dtoa_r+0x9b8>
  4061f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4061f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4061fc:	f7ff bb8a 	b.w	405914 <_dtoa_r+0x1f4>
  406200:	9804      	ldr	r0, [sp, #16]
  406202:	f7ff babb 	b.w	40577c <_dtoa_r+0x5c>
  406206:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406208:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40620a:	970c      	str	r7, [sp, #48]	; 0x30
  40620c:	1afb      	subs	r3, r7, r3
  40620e:	441a      	add	r2, r3
  406210:	920d      	str	r2, [sp, #52]	; 0x34
  406212:	2700      	movs	r7, #0
  406214:	e469      	b.n	405aea <_dtoa_r+0x3ca>
  406216:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40621a:	f04f 0a02 	mov.w	sl, #2
  40621e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406222:	e657      	b.n	405ed4 <_dtoa_r+0x7b4>
  406224:	2100      	movs	r1, #0
  406226:	2301      	movs	r3, #1
  406228:	6461      	str	r1, [r4, #68]	; 0x44
  40622a:	4620      	mov	r0, r4
  40622c:	9325      	str	r3, [sp, #148]	; 0x94
  40622e:	f001 fb09 	bl	407844 <_Balloc>
  406232:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406234:	9004      	str	r0, [sp, #16]
  406236:	6420      	str	r0, [r4, #64]	; 0x40
  406238:	930a      	str	r3, [sp, #40]	; 0x28
  40623a:	930f      	str	r3, [sp, #60]	; 0x3c
  40623c:	e629      	b.n	405e92 <_dtoa_r+0x772>
  40623e:	2a00      	cmp	r2, #0
  406240:	46d0      	mov	r8, sl
  406242:	f8cd b018 	str.w	fp, [sp, #24]
  406246:	469a      	mov	sl, r3
  406248:	dd11      	ble.n	40626e <_dtoa_r+0xb4e>
  40624a:	4649      	mov	r1, r9
  40624c:	2201      	movs	r2, #1
  40624e:	4620      	mov	r0, r4
  406250:	f001 fca4 	bl	407b9c <__lshift>
  406254:	4641      	mov	r1, r8
  406256:	4681      	mov	r9, r0
  406258:	f001 fcf2 	bl	407c40 <__mcmp>
  40625c:	2800      	cmp	r0, #0
  40625e:	f340 8146 	ble.w	4064ee <_dtoa_r+0xdce>
  406262:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406266:	f000 8106 	beq.w	406476 <_dtoa_r+0xd56>
  40626a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40626e:	46b3      	mov	fp, r6
  406270:	f887 a000 	strb.w	sl, [r7]
  406274:	1c7d      	adds	r5, r7, #1
  406276:	9e06      	ldr	r6, [sp, #24]
  406278:	e5d2      	b.n	405e20 <_dtoa_r+0x700>
  40627a:	d104      	bne.n	406286 <_dtoa_r+0xb66>
  40627c:	f01a 0f01 	tst.w	sl, #1
  406280:	d001      	beq.n	406286 <_dtoa_r+0xb66>
  406282:	e5bd      	b.n	405e00 <_dtoa_r+0x6e0>
  406284:	4615      	mov	r5, r2
  406286:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40628a:	2b30      	cmp	r3, #48	; 0x30
  40628c:	f105 32ff 	add.w	r2, r5, #4294967295
  406290:	d0f8      	beq.n	406284 <_dtoa_r+0xb64>
  406292:	e5c5      	b.n	405e20 <_dtoa_r+0x700>
  406294:	9904      	ldr	r1, [sp, #16]
  406296:	2230      	movs	r2, #48	; 0x30
  406298:	700a      	strb	r2, [r1, #0]
  40629a:	9a02      	ldr	r2, [sp, #8]
  40629c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4062a0:	3201      	adds	r2, #1
  4062a2:	9202      	str	r2, [sp, #8]
  4062a4:	f7ff bbfc 	b.w	405aa0 <_dtoa_r+0x380>
  4062a8:	f000 80bb 	beq.w	406422 <_dtoa_r+0xd02>
  4062ac:	9b02      	ldr	r3, [sp, #8]
  4062ae:	425d      	negs	r5, r3
  4062b0:	4b84      	ldr	r3, [pc, #528]	; (4064c4 <_dtoa_r+0xda4>)
  4062b2:	f005 020f 	and.w	r2, r5, #15
  4062b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4062ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4062c2:	f002 fbe9 	bl	408a98 <__aeabi_dmul>
  4062c6:	112d      	asrs	r5, r5, #4
  4062c8:	4607      	mov	r7, r0
  4062ca:	4688      	mov	r8, r1
  4062cc:	f000 812c 	beq.w	406528 <_dtoa_r+0xe08>
  4062d0:	4e7d      	ldr	r6, [pc, #500]	; (4064c8 <_dtoa_r+0xda8>)
  4062d2:	f04f 0a02 	mov.w	sl, #2
  4062d6:	07eb      	lsls	r3, r5, #31
  4062d8:	d509      	bpl.n	4062ee <_dtoa_r+0xbce>
  4062da:	4638      	mov	r0, r7
  4062dc:	4641      	mov	r1, r8
  4062de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4062e2:	f002 fbd9 	bl	408a98 <__aeabi_dmul>
  4062e6:	f10a 0a01 	add.w	sl, sl, #1
  4062ea:	4607      	mov	r7, r0
  4062ec:	4688      	mov	r8, r1
  4062ee:	106d      	asrs	r5, r5, #1
  4062f0:	f106 0608 	add.w	r6, r6, #8
  4062f4:	d1ef      	bne.n	4062d6 <_dtoa_r+0xbb6>
  4062f6:	e608      	b.n	405f0a <_dtoa_r+0x7ea>
  4062f8:	6871      	ldr	r1, [r6, #4]
  4062fa:	4620      	mov	r0, r4
  4062fc:	f001 faa2 	bl	407844 <_Balloc>
  406300:	6933      	ldr	r3, [r6, #16]
  406302:	3302      	adds	r3, #2
  406304:	009a      	lsls	r2, r3, #2
  406306:	4605      	mov	r5, r0
  406308:	f106 010c 	add.w	r1, r6, #12
  40630c:	300c      	adds	r0, #12
  40630e:	f001 f98f 	bl	407630 <memcpy>
  406312:	4629      	mov	r1, r5
  406314:	2201      	movs	r2, #1
  406316:	4620      	mov	r0, r4
  406318:	f001 fc40 	bl	407b9c <__lshift>
  40631c:	9006      	str	r0, [sp, #24]
  40631e:	e4b5      	b.n	405c8c <_dtoa_r+0x56c>
  406320:	2b39      	cmp	r3, #57	; 0x39
  406322:	f8cd b018 	str.w	fp, [sp, #24]
  406326:	46d0      	mov	r8, sl
  406328:	f000 80a5 	beq.w	406476 <_dtoa_r+0xd56>
  40632c:	f103 0a01 	add.w	sl, r3, #1
  406330:	46b3      	mov	fp, r6
  406332:	f887 a000 	strb.w	sl, [r7]
  406336:	1c7d      	adds	r5, r7, #1
  406338:	9e06      	ldr	r6, [sp, #24]
  40633a:	e571      	b.n	405e20 <_dtoa_r+0x700>
  40633c:	465a      	mov	r2, fp
  40633e:	46d0      	mov	r8, sl
  406340:	46b3      	mov	fp, r6
  406342:	469a      	mov	sl, r3
  406344:	4616      	mov	r6, r2
  406346:	e54f      	b.n	405de8 <_dtoa_r+0x6c8>
  406348:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40634a:	495e      	ldr	r1, [pc, #376]	; (4064c4 <_dtoa_r+0xda4>)
  40634c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406350:	462a      	mov	r2, r5
  406352:	4633      	mov	r3, r6
  406354:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406358:	f002 fb9e 	bl	408a98 <__aeabi_dmul>
  40635c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406360:	4638      	mov	r0, r7
  406362:	4641      	mov	r1, r8
  406364:	f002 fe48 	bl	408ff8 <__aeabi_d2iz>
  406368:	4605      	mov	r5, r0
  40636a:	f002 fb2f 	bl	4089cc <__aeabi_i2d>
  40636e:	460b      	mov	r3, r1
  406370:	4602      	mov	r2, r0
  406372:	4641      	mov	r1, r8
  406374:	4638      	mov	r0, r7
  406376:	f002 f9db 	bl	408730 <__aeabi_dsub>
  40637a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40637c:	460f      	mov	r7, r1
  40637e:	9904      	ldr	r1, [sp, #16]
  406380:	3530      	adds	r5, #48	; 0x30
  406382:	2b01      	cmp	r3, #1
  406384:	700d      	strb	r5, [r1, #0]
  406386:	4606      	mov	r6, r0
  406388:	f101 0501 	add.w	r5, r1, #1
  40638c:	d026      	beq.n	4063dc <_dtoa_r+0xcbc>
  40638e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406390:	9a04      	ldr	r2, [sp, #16]
  406392:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4064d0 <_dtoa_r+0xdb0>
  406396:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40639a:	4413      	add	r3, r2
  40639c:	f04f 0a00 	mov.w	sl, #0
  4063a0:	4699      	mov	r9, r3
  4063a2:	4652      	mov	r2, sl
  4063a4:	465b      	mov	r3, fp
  4063a6:	4630      	mov	r0, r6
  4063a8:	4639      	mov	r1, r7
  4063aa:	f002 fb75 	bl	408a98 <__aeabi_dmul>
  4063ae:	460f      	mov	r7, r1
  4063b0:	4606      	mov	r6, r0
  4063b2:	f002 fe21 	bl	408ff8 <__aeabi_d2iz>
  4063b6:	4680      	mov	r8, r0
  4063b8:	f002 fb08 	bl	4089cc <__aeabi_i2d>
  4063bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4063c0:	4602      	mov	r2, r0
  4063c2:	460b      	mov	r3, r1
  4063c4:	4630      	mov	r0, r6
  4063c6:	4639      	mov	r1, r7
  4063c8:	f002 f9b2 	bl	408730 <__aeabi_dsub>
  4063cc:	f805 8b01 	strb.w	r8, [r5], #1
  4063d0:	454d      	cmp	r5, r9
  4063d2:	4606      	mov	r6, r0
  4063d4:	460f      	mov	r7, r1
  4063d6:	d1e4      	bne.n	4063a2 <_dtoa_r+0xc82>
  4063d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4063dc:	4b3b      	ldr	r3, [pc, #236]	; (4064cc <_dtoa_r+0xdac>)
  4063de:	2200      	movs	r2, #0
  4063e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4063e4:	f002 f9a6 	bl	408734 <__adddf3>
  4063e8:	4632      	mov	r2, r6
  4063ea:	463b      	mov	r3, r7
  4063ec:	f002 fdc6 	bl	408f7c <__aeabi_dcmplt>
  4063f0:	2800      	cmp	r0, #0
  4063f2:	d046      	beq.n	406482 <_dtoa_r+0xd62>
  4063f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4063f6:	9302      	str	r3, [sp, #8]
  4063f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4063fc:	f7ff bb43 	b.w	405a86 <_dtoa_r+0x366>
  406400:	f04f 0800 	mov.w	r8, #0
  406404:	4646      	mov	r6, r8
  406406:	e6a9      	b.n	40615c <_dtoa_r+0xa3c>
  406408:	9b08      	ldr	r3, [sp, #32]
  40640a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40640c:	1a9d      	subs	r5, r3, r2
  40640e:	2300      	movs	r3, #0
  406410:	f7ff bb71 	b.w	405af6 <_dtoa_r+0x3d6>
  406414:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406416:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406418:	9d08      	ldr	r5, [sp, #32]
  40641a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40641e:	f7ff bb6a 	b.w	405af6 <_dtoa_r+0x3d6>
  406422:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406426:	f04f 0a02 	mov.w	sl, #2
  40642a:	e56e      	b.n	405f0a <_dtoa_r+0x7ea>
  40642c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40642e:	2b00      	cmp	r3, #0
  406430:	f43f aeb8 	beq.w	4061a4 <_dtoa_r+0xa84>
  406434:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406436:	2b00      	cmp	r3, #0
  406438:	f77f aede 	ble.w	4061f8 <_dtoa_r+0xad8>
  40643c:	2200      	movs	r2, #0
  40643e:	4b24      	ldr	r3, [pc, #144]	; (4064d0 <_dtoa_r+0xdb0>)
  406440:	4638      	mov	r0, r7
  406442:	4641      	mov	r1, r8
  406444:	f002 fb28 	bl	408a98 <__aeabi_dmul>
  406448:	4607      	mov	r7, r0
  40644a:	4688      	mov	r8, r1
  40644c:	f10a 0001 	add.w	r0, sl, #1
  406450:	f002 fabc 	bl	4089cc <__aeabi_i2d>
  406454:	463a      	mov	r2, r7
  406456:	4643      	mov	r3, r8
  406458:	f002 fb1e 	bl	408a98 <__aeabi_dmul>
  40645c:	2200      	movs	r2, #0
  40645e:	4b17      	ldr	r3, [pc, #92]	; (4064bc <_dtoa_r+0xd9c>)
  406460:	f002 f968 	bl	408734 <__adddf3>
  406464:	9a02      	ldr	r2, [sp, #8]
  406466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406468:	9312      	str	r3, [sp, #72]	; 0x48
  40646a:	3a01      	subs	r2, #1
  40646c:	4605      	mov	r5, r0
  40646e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406472:	9215      	str	r2, [sp, #84]	; 0x54
  406474:	e56a      	b.n	405f4c <_dtoa_r+0x82c>
  406476:	2239      	movs	r2, #57	; 0x39
  406478:	46b3      	mov	fp, r6
  40647a:	703a      	strb	r2, [r7, #0]
  40647c:	9e06      	ldr	r6, [sp, #24]
  40647e:	1c7d      	adds	r5, r7, #1
  406480:	e4c0      	b.n	405e04 <_dtoa_r+0x6e4>
  406482:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406486:	2000      	movs	r0, #0
  406488:	4910      	ldr	r1, [pc, #64]	; (4064cc <_dtoa_r+0xdac>)
  40648a:	f002 f951 	bl	408730 <__aeabi_dsub>
  40648e:	4632      	mov	r2, r6
  406490:	463b      	mov	r3, r7
  406492:	f002 fd91 	bl	408fb8 <__aeabi_dcmpgt>
  406496:	b908      	cbnz	r0, 40649c <_dtoa_r+0xd7c>
  406498:	e6ae      	b.n	4061f8 <_dtoa_r+0xad8>
  40649a:	4615      	mov	r5, r2
  40649c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4064a0:	2b30      	cmp	r3, #48	; 0x30
  4064a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4064a6:	d0f8      	beq.n	40649a <_dtoa_r+0xd7a>
  4064a8:	e5d7      	b.n	40605a <_dtoa_r+0x93a>
  4064aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4064ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4064b0:	9302      	str	r3, [sp, #8]
  4064b2:	f7ff bae8 	b.w	405a86 <_dtoa_r+0x366>
  4064b6:	970c      	str	r7, [sp, #48]	; 0x30
  4064b8:	f7ff bba5 	b.w	405c06 <_dtoa_r+0x4e6>
  4064bc:	401c0000 	.word	0x401c0000
  4064c0:	40140000 	.word	0x40140000
  4064c4:	00409368 	.word	0x00409368
  4064c8:	00409340 	.word	0x00409340
  4064cc:	3fe00000 	.word	0x3fe00000
  4064d0:	40240000 	.word	0x40240000
  4064d4:	2b39      	cmp	r3, #57	; 0x39
  4064d6:	f8cd b018 	str.w	fp, [sp, #24]
  4064da:	46d0      	mov	r8, sl
  4064dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4064e0:	469a      	mov	sl, r3
  4064e2:	d0c8      	beq.n	406476 <_dtoa_r+0xd56>
  4064e4:	f1bb 0f00 	cmp.w	fp, #0
  4064e8:	f73f aebf 	bgt.w	40626a <_dtoa_r+0xb4a>
  4064ec:	e6bf      	b.n	40626e <_dtoa_r+0xb4e>
  4064ee:	f47f aebe 	bne.w	40626e <_dtoa_r+0xb4e>
  4064f2:	f01a 0f01 	tst.w	sl, #1
  4064f6:	f43f aeba 	beq.w	40626e <_dtoa_r+0xb4e>
  4064fa:	e6b2      	b.n	406262 <_dtoa_r+0xb42>
  4064fc:	f04f 0800 	mov.w	r8, #0
  406500:	4646      	mov	r6, r8
  406502:	e5e9      	b.n	4060d8 <_dtoa_r+0x9b8>
  406504:	4631      	mov	r1, r6
  406506:	2300      	movs	r3, #0
  406508:	220a      	movs	r2, #10
  40650a:	4620      	mov	r0, r4
  40650c:	f001 f9ca 	bl	4078a4 <__multadd>
  406510:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406512:	2b00      	cmp	r3, #0
  406514:	4606      	mov	r6, r0
  406516:	dd0a      	ble.n	40652e <_dtoa_r+0xe0e>
  406518:	930a      	str	r3, [sp, #40]	; 0x28
  40651a:	f7ff bbaa 	b.w	405c72 <_dtoa_r+0x552>
  40651e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406520:	2b02      	cmp	r3, #2
  406522:	dc23      	bgt.n	40656c <_dtoa_r+0xe4c>
  406524:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406526:	e43b      	b.n	405da0 <_dtoa_r+0x680>
  406528:	f04f 0a02 	mov.w	sl, #2
  40652c:	e4ed      	b.n	405f0a <_dtoa_r+0x7ea>
  40652e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406530:	2b02      	cmp	r3, #2
  406532:	dc1b      	bgt.n	40656c <_dtoa_r+0xe4c>
  406534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406536:	e7ef      	b.n	406518 <_dtoa_r+0xdf8>
  406538:	2500      	movs	r5, #0
  40653a:	6465      	str	r5, [r4, #68]	; 0x44
  40653c:	4629      	mov	r1, r5
  40653e:	4620      	mov	r0, r4
  406540:	f001 f980 	bl	407844 <_Balloc>
  406544:	f04f 33ff 	mov.w	r3, #4294967295
  406548:	930a      	str	r3, [sp, #40]	; 0x28
  40654a:	930f      	str	r3, [sp, #60]	; 0x3c
  40654c:	2301      	movs	r3, #1
  40654e:	9004      	str	r0, [sp, #16]
  406550:	9525      	str	r5, [sp, #148]	; 0x94
  406552:	6420      	str	r0, [r4, #64]	; 0x40
  406554:	930b      	str	r3, [sp, #44]	; 0x2c
  406556:	f7ff b9dd 	b.w	405914 <_dtoa_r+0x1f4>
  40655a:	2501      	movs	r5, #1
  40655c:	f7ff b9a5 	b.w	4058aa <_dtoa_r+0x18a>
  406560:	f43f ab69 	beq.w	405c36 <_dtoa_r+0x516>
  406564:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406568:	f7ff bbf9 	b.w	405d5e <_dtoa_r+0x63e>
  40656c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40656e:	930a      	str	r3, [sp, #40]	; 0x28
  406570:	e5e5      	b.n	40613e <_dtoa_r+0xa1e>
  406572:	bf00      	nop

00406574 <__sflush_r>:
  406574:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406578:	b29a      	uxth	r2, r3
  40657a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40657e:	460d      	mov	r5, r1
  406580:	0711      	lsls	r1, r2, #28
  406582:	4680      	mov	r8, r0
  406584:	d43a      	bmi.n	4065fc <__sflush_r+0x88>
  406586:	686a      	ldr	r2, [r5, #4]
  406588:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40658c:	2a00      	cmp	r2, #0
  40658e:	81ab      	strh	r3, [r5, #12]
  406590:	dd6f      	ble.n	406672 <__sflush_r+0xfe>
  406592:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406594:	2c00      	cmp	r4, #0
  406596:	d049      	beq.n	40662c <__sflush_r+0xb8>
  406598:	2200      	movs	r2, #0
  40659a:	b29b      	uxth	r3, r3
  40659c:	f8d8 6000 	ldr.w	r6, [r8]
  4065a0:	f8c8 2000 	str.w	r2, [r8]
  4065a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4065a8:	d067      	beq.n	40667a <__sflush_r+0x106>
  4065aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4065ac:	075f      	lsls	r7, r3, #29
  4065ae:	d505      	bpl.n	4065bc <__sflush_r+0x48>
  4065b0:	6869      	ldr	r1, [r5, #4]
  4065b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4065b4:	1a52      	subs	r2, r2, r1
  4065b6:	b10b      	cbz	r3, 4065bc <__sflush_r+0x48>
  4065b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4065ba:	1ad2      	subs	r2, r2, r3
  4065bc:	2300      	movs	r3, #0
  4065be:	69e9      	ldr	r1, [r5, #28]
  4065c0:	4640      	mov	r0, r8
  4065c2:	47a0      	blx	r4
  4065c4:	1c44      	adds	r4, r0, #1
  4065c6:	d03c      	beq.n	406642 <__sflush_r+0xce>
  4065c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4065cc:	692a      	ldr	r2, [r5, #16]
  4065ce:	602a      	str	r2, [r5, #0]
  4065d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4065d4:	2200      	movs	r2, #0
  4065d6:	81ab      	strh	r3, [r5, #12]
  4065d8:	04db      	lsls	r3, r3, #19
  4065da:	606a      	str	r2, [r5, #4]
  4065dc:	d447      	bmi.n	40666e <__sflush_r+0xfa>
  4065de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4065e0:	f8c8 6000 	str.w	r6, [r8]
  4065e4:	b311      	cbz	r1, 40662c <__sflush_r+0xb8>
  4065e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4065ea:	4299      	cmp	r1, r3
  4065ec:	d002      	beq.n	4065f4 <__sflush_r+0x80>
  4065ee:	4640      	mov	r0, r8
  4065f0:	f000 f9de 	bl	4069b0 <_free_r>
  4065f4:	2000      	movs	r0, #0
  4065f6:	6328      	str	r0, [r5, #48]	; 0x30
  4065f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065fc:	692e      	ldr	r6, [r5, #16]
  4065fe:	b1ae      	cbz	r6, 40662c <__sflush_r+0xb8>
  406600:	682c      	ldr	r4, [r5, #0]
  406602:	602e      	str	r6, [r5, #0]
  406604:	0791      	lsls	r1, r2, #30
  406606:	bf0c      	ite	eq
  406608:	696b      	ldreq	r3, [r5, #20]
  40660a:	2300      	movne	r3, #0
  40660c:	1ba4      	subs	r4, r4, r6
  40660e:	60ab      	str	r3, [r5, #8]
  406610:	e00a      	b.n	406628 <__sflush_r+0xb4>
  406612:	4623      	mov	r3, r4
  406614:	4632      	mov	r2, r6
  406616:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406618:	69e9      	ldr	r1, [r5, #28]
  40661a:	4640      	mov	r0, r8
  40661c:	47b8      	blx	r7
  40661e:	2800      	cmp	r0, #0
  406620:	eba4 0400 	sub.w	r4, r4, r0
  406624:	4406      	add	r6, r0
  406626:	dd04      	ble.n	406632 <__sflush_r+0xbe>
  406628:	2c00      	cmp	r4, #0
  40662a:	dcf2      	bgt.n	406612 <__sflush_r+0x9e>
  40662c:	2000      	movs	r0, #0
  40662e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406632:	89ab      	ldrh	r3, [r5, #12]
  406634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406638:	81ab      	strh	r3, [r5, #12]
  40663a:	f04f 30ff 	mov.w	r0, #4294967295
  40663e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406642:	f8d8 4000 	ldr.w	r4, [r8]
  406646:	2c1d      	cmp	r4, #29
  406648:	d8f3      	bhi.n	406632 <__sflush_r+0xbe>
  40664a:	4b19      	ldr	r3, [pc, #100]	; (4066b0 <__sflush_r+0x13c>)
  40664c:	40e3      	lsrs	r3, r4
  40664e:	43db      	mvns	r3, r3
  406650:	f013 0301 	ands.w	r3, r3, #1
  406654:	d1ed      	bne.n	406632 <__sflush_r+0xbe>
  406656:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40665a:	606b      	str	r3, [r5, #4]
  40665c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406660:	6929      	ldr	r1, [r5, #16]
  406662:	81ab      	strh	r3, [r5, #12]
  406664:	04da      	lsls	r2, r3, #19
  406666:	6029      	str	r1, [r5, #0]
  406668:	d5b9      	bpl.n	4065de <__sflush_r+0x6a>
  40666a:	2c00      	cmp	r4, #0
  40666c:	d1b7      	bne.n	4065de <__sflush_r+0x6a>
  40666e:	6528      	str	r0, [r5, #80]	; 0x50
  406670:	e7b5      	b.n	4065de <__sflush_r+0x6a>
  406672:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406674:	2a00      	cmp	r2, #0
  406676:	dc8c      	bgt.n	406592 <__sflush_r+0x1e>
  406678:	e7d8      	b.n	40662c <__sflush_r+0xb8>
  40667a:	2301      	movs	r3, #1
  40667c:	69e9      	ldr	r1, [r5, #28]
  40667e:	4640      	mov	r0, r8
  406680:	47a0      	blx	r4
  406682:	1c43      	adds	r3, r0, #1
  406684:	4602      	mov	r2, r0
  406686:	d002      	beq.n	40668e <__sflush_r+0x11a>
  406688:	89ab      	ldrh	r3, [r5, #12]
  40668a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40668c:	e78e      	b.n	4065ac <__sflush_r+0x38>
  40668e:	f8d8 3000 	ldr.w	r3, [r8]
  406692:	2b00      	cmp	r3, #0
  406694:	d0f8      	beq.n	406688 <__sflush_r+0x114>
  406696:	2b1d      	cmp	r3, #29
  406698:	d001      	beq.n	40669e <__sflush_r+0x12a>
  40669a:	2b16      	cmp	r3, #22
  40669c:	d102      	bne.n	4066a4 <__sflush_r+0x130>
  40669e:	f8c8 6000 	str.w	r6, [r8]
  4066a2:	e7c3      	b.n	40662c <__sflush_r+0xb8>
  4066a4:	89ab      	ldrh	r3, [r5, #12]
  4066a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4066aa:	81ab      	strh	r3, [r5, #12]
  4066ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066b0:	20400001 	.word	0x20400001

004066b4 <_fflush_r>:
  4066b4:	b538      	push	{r3, r4, r5, lr}
  4066b6:	460d      	mov	r5, r1
  4066b8:	4604      	mov	r4, r0
  4066ba:	b108      	cbz	r0, 4066c0 <_fflush_r+0xc>
  4066bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4066be:	b1bb      	cbz	r3, 4066f0 <_fflush_r+0x3c>
  4066c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4066c4:	b188      	cbz	r0, 4066ea <_fflush_r+0x36>
  4066c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4066c8:	07db      	lsls	r3, r3, #31
  4066ca:	d401      	bmi.n	4066d0 <_fflush_r+0x1c>
  4066cc:	0581      	lsls	r1, r0, #22
  4066ce:	d517      	bpl.n	406700 <_fflush_r+0x4c>
  4066d0:	4620      	mov	r0, r4
  4066d2:	4629      	mov	r1, r5
  4066d4:	f7ff ff4e 	bl	406574 <__sflush_r>
  4066d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4066da:	07da      	lsls	r2, r3, #31
  4066dc:	4604      	mov	r4, r0
  4066de:	d402      	bmi.n	4066e6 <_fflush_r+0x32>
  4066e0:	89ab      	ldrh	r3, [r5, #12]
  4066e2:	059b      	lsls	r3, r3, #22
  4066e4:	d507      	bpl.n	4066f6 <_fflush_r+0x42>
  4066e6:	4620      	mov	r0, r4
  4066e8:	bd38      	pop	{r3, r4, r5, pc}
  4066ea:	4604      	mov	r4, r0
  4066ec:	4620      	mov	r0, r4
  4066ee:	bd38      	pop	{r3, r4, r5, pc}
  4066f0:	f000 f838 	bl	406764 <__sinit>
  4066f4:	e7e4      	b.n	4066c0 <_fflush_r+0xc>
  4066f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4066f8:	f000 fc04 	bl	406f04 <__retarget_lock_release_recursive>
  4066fc:	4620      	mov	r0, r4
  4066fe:	bd38      	pop	{r3, r4, r5, pc}
  406700:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406702:	f000 fbfd 	bl	406f00 <__retarget_lock_acquire_recursive>
  406706:	e7e3      	b.n	4066d0 <_fflush_r+0x1c>

00406708 <_cleanup_r>:
  406708:	4901      	ldr	r1, [pc, #4]	; (406710 <_cleanup_r+0x8>)
  40670a:	f000 bbaf 	b.w	406e6c <_fwalk_reent>
  40670e:	bf00      	nop
  406710:	004085c1 	.word	0x004085c1

00406714 <std.isra.0>:
  406714:	b510      	push	{r4, lr}
  406716:	2300      	movs	r3, #0
  406718:	4604      	mov	r4, r0
  40671a:	8181      	strh	r1, [r0, #12]
  40671c:	81c2      	strh	r2, [r0, #14]
  40671e:	6003      	str	r3, [r0, #0]
  406720:	6043      	str	r3, [r0, #4]
  406722:	6083      	str	r3, [r0, #8]
  406724:	6643      	str	r3, [r0, #100]	; 0x64
  406726:	6103      	str	r3, [r0, #16]
  406728:	6143      	str	r3, [r0, #20]
  40672a:	6183      	str	r3, [r0, #24]
  40672c:	4619      	mov	r1, r3
  40672e:	2208      	movs	r2, #8
  406730:	305c      	adds	r0, #92	; 0x5c
  406732:	f7fc fcbb 	bl	4030ac <memset>
  406736:	4807      	ldr	r0, [pc, #28]	; (406754 <std.isra.0+0x40>)
  406738:	4907      	ldr	r1, [pc, #28]	; (406758 <std.isra.0+0x44>)
  40673a:	4a08      	ldr	r2, [pc, #32]	; (40675c <std.isra.0+0x48>)
  40673c:	4b08      	ldr	r3, [pc, #32]	; (406760 <std.isra.0+0x4c>)
  40673e:	6220      	str	r0, [r4, #32]
  406740:	61e4      	str	r4, [r4, #28]
  406742:	6261      	str	r1, [r4, #36]	; 0x24
  406744:	62a2      	str	r2, [r4, #40]	; 0x28
  406746:	62e3      	str	r3, [r4, #44]	; 0x2c
  406748:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40674c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406750:	f000 bbd2 	b.w	406ef8 <__retarget_lock_init_recursive>
  406754:	004081a9 	.word	0x004081a9
  406758:	004081cd 	.word	0x004081cd
  40675c:	00408209 	.word	0x00408209
  406760:	00408229 	.word	0x00408229

00406764 <__sinit>:
  406764:	b510      	push	{r4, lr}
  406766:	4604      	mov	r4, r0
  406768:	4812      	ldr	r0, [pc, #72]	; (4067b4 <__sinit+0x50>)
  40676a:	f000 fbc9 	bl	406f00 <__retarget_lock_acquire_recursive>
  40676e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406770:	b9d2      	cbnz	r2, 4067a8 <__sinit+0x44>
  406772:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406776:	4810      	ldr	r0, [pc, #64]	; (4067b8 <__sinit+0x54>)
  406778:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40677c:	2103      	movs	r1, #3
  40677e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406782:	63e0      	str	r0, [r4, #60]	; 0x3c
  406784:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406788:	6860      	ldr	r0, [r4, #4]
  40678a:	2104      	movs	r1, #4
  40678c:	f7ff ffc2 	bl	406714 <std.isra.0>
  406790:	2201      	movs	r2, #1
  406792:	2109      	movs	r1, #9
  406794:	68a0      	ldr	r0, [r4, #8]
  406796:	f7ff ffbd 	bl	406714 <std.isra.0>
  40679a:	2202      	movs	r2, #2
  40679c:	2112      	movs	r1, #18
  40679e:	68e0      	ldr	r0, [r4, #12]
  4067a0:	f7ff ffb8 	bl	406714 <std.isra.0>
  4067a4:	2301      	movs	r3, #1
  4067a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4067a8:	4802      	ldr	r0, [pc, #8]	; (4067b4 <__sinit+0x50>)
  4067aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4067ae:	f000 bba9 	b.w	406f04 <__retarget_lock_release_recursive>
  4067b2:	bf00      	nop
  4067b4:	20400bd4 	.word	0x20400bd4
  4067b8:	00406709 	.word	0x00406709

004067bc <__sfp_lock_acquire>:
  4067bc:	4801      	ldr	r0, [pc, #4]	; (4067c4 <__sfp_lock_acquire+0x8>)
  4067be:	f000 bb9f 	b.w	406f00 <__retarget_lock_acquire_recursive>
  4067c2:	bf00      	nop
  4067c4:	20400be8 	.word	0x20400be8

004067c8 <__sfp_lock_release>:
  4067c8:	4801      	ldr	r0, [pc, #4]	; (4067d0 <__sfp_lock_release+0x8>)
  4067ca:	f000 bb9b 	b.w	406f04 <__retarget_lock_release_recursive>
  4067ce:	bf00      	nop
  4067d0:	20400be8 	.word	0x20400be8

004067d4 <__libc_fini_array>:
  4067d4:	b538      	push	{r3, r4, r5, lr}
  4067d6:	4c0a      	ldr	r4, [pc, #40]	; (406800 <__libc_fini_array+0x2c>)
  4067d8:	4d0a      	ldr	r5, [pc, #40]	; (406804 <__libc_fini_array+0x30>)
  4067da:	1b64      	subs	r4, r4, r5
  4067dc:	10a4      	asrs	r4, r4, #2
  4067de:	d00a      	beq.n	4067f6 <__libc_fini_array+0x22>
  4067e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4067e4:	3b01      	subs	r3, #1
  4067e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4067ea:	3c01      	subs	r4, #1
  4067ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4067f0:	4798      	blx	r3
  4067f2:	2c00      	cmp	r4, #0
  4067f4:	d1f9      	bne.n	4067ea <__libc_fini_array+0x16>
  4067f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4067fa:	f002 beab 	b.w	409554 <_fini>
  4067fe:	bf00      	nop
  406800:	00409564 	.word	0x00409564
  406804:	00409560 	.word	0x00409560

00406808 <__fputwc>:
  406808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40680c:	b082      	sub	sp, #8
  40680e:	4680      	mov	r8, r0
  406810:	4689      	mov	r9, r1
  406812:	4614      	mov	r4, r2
  406814:	f000 fb54 	bl	406ec0 <__locale_mb_cur_max>
  406818:	2801      	cmp	r0, #1
  40681a:	d036      	beq.n	40688a <__fputwc+0x82>
  40681c:	464a      	mov	r2, r9
  40681e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406822:	a901      	add	r1, sp, #4
  406824:	4640      	mov	r0, r8
  406826:	f001 fdd9 	bl	4083dc <_wcrtomb_r>
  40682a:	1c42      	adds	r2, r0, #1
  40682c:	4606      	mov	r6, r0
  40682e:	d025      	beq.n	40687c <__fputwc+0x74>
  406830:	b3a8      	cbz	r0, 40689e <__fputwc+0x96>
  406832:	f89d e004 	ldrb.w	lr, [sp, #4]
  406836:	2500      	movs	r5, #0
  406838:	f10d 0a04 	add.w	sl, sp, #4
  40683c:	e009      	b.n	406852 <__fputwc+0x4a>
  40683e:	6823      	ldr	r3, [r4, #0]
  406840:	1c5a      	adds	r2, r3, #1
  406842:	6022      	str	r2, [r4, #0]
  406844:	f883 e000 	strb.w	lr, [r3]
  406848:	3501      	adds	r5, #1
  40684a:	42b5      	cmp	r5, r6
  40684c:	d227      	bcs.n	40689e <__fputwc+0x96>
  40684e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406852:	68a3      	ldr	r3, [r4, #8]
  406854:	3b01      	subs	r3, #1
  406856:	2b00      	cmp	r3, #0
  406858:	60a3      	str	r3, [r4, #8]
  40685a:	daf0      	bge.n	40683e <__fputwc+0x36>
  40685c:	69a7      	ldr	r7, [r4, #24]
  40685e:	42bb      	cmp	r3, r7
  406860:	4671      	mov	r1, lr
  406862:	4622      	mov	r2, r4
  406864:	4640      	mov	r0, r8
  406866:	db02      	blt.n	40686e <__fputwc+0x66>
  406868:	f1be 0f0a 	cmp.w	lr, #10
  40686c:	d1e7      	bne.n	40683e <__fputwc+0x36>
  40686e:	f001 fd5d 	bl	40832c <__swbuf_r>
  406872:	1c43      	adds	r3, r0, #1
  406874:	d1e8      	bne.n	406848 <__fputwc+0x40>
  406876:	b002      	add	sp, #8
  406878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40687c:	89a3      	ldrh	r3, [r4, #12]
  40687e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406882:	81a3      	strh	r3, [r4, #12]
  406884:	b002      	add	sp, #8
  406886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40688a:	f109 33ff 	add.w	r3, r9, #4294967295
  40688e:	2bfe      	cmp	r3, #254	; 0xfe
  406890:	d8c4      	bhi.n	40681c <__fputwc+0x14>
  406892:	fa5f fe89 	uxtb.w	lr, r9
  406896:	4606      	mov	r6, r0
  406898:	f88d e004 	strb.w	lr, [sp, #4]
  40689c:	e7cb      	b.n	406836 <__fputwc+0x2e>
  40689e:	4648      	mov	r0, r9
  4068a0:	b002      	add	sp, #8
  4068a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4068a6:	bf00      	nop

004068a8 <_fputwc_r>:
  4068a8:	b530      	push	{r4, r5, lr}
  4068aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4068ac:	f013 0f01 	tst.w	r3, #1
  4068b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4068b4:	4614      	mov	r4, r2
  4068b6:	b083      	sub	sp, #12
  4068b8:	4605      	mov	r5, r0
  4068ba:	b29a      	uxth	r2, r3
  4068bc:	d101      	bne.n	4068c2 <_fputwc_r+0x1a>
  4068be:	0590      	lsls	r0, r2, #22
  4068c0:	d51c      	bpl.n	4068fc <_fputwc_r+0x54>
  4068c2:	0490      	lsls	r0, r2, #18
  4068c4:	d406      	bmi.n	4068d4 <_fputwc_r+0x2c>
  4068c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4068c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4068cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4068d0:	81a3      	strh	r3, [r4, #12]
  4068d2:	6662      	str	r2, [r4, #100]	; 0x64
  4068d4:	4628      	mov	r0, r5
  4068d6:	4622      	mov	r2, r4
  4068d8:	f7ff ff96 	bl	406808 <__fputwc>
  4068dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4068de:	07da      	lsls	r2, r3, #31
  4068e0:	4605      	mov	r5, r0
  4068e2:	d402      	bmi.n	4068ea <_fputwc_r+0x42>
  4068e4:	89a3      	ldrh	r3, [r4, #12]
  4068e6:	059b      	lsls	r3, r3, #22
  4068e8:	d502      	bpl.n	4068f0 <_fputwc_r+0x48>
  4068ea:	4628      	mov	r0, r5
  4068ec:	b003      	add	sp, #12
  4068ee:	bd30      	pop	{r4, r5, pc}
  4068f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4068f2:	f000 fb07 	bl	406f04 <__retarget_lock_release_recursive>
  4068f6:	4628      	mov	r0, r5
  4068f8:	b003      	add	sp, #12
  4068fa:	bd30      	pop	{r4, r5, pc}
  4068fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4068fe:	9101      	str	r1, [sp, #4]
  406900:	f000 fafe 	bl	406f00 <__retarget_lock_acquire_recursive>
  406904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406908:	9901      	ldr	r1, [sp, #4]
  40690a:	b29a      	uxth	r2, r3
  40690c:	e7d9      	b.n	4068c2 <_fputwc_r+0x1a>
  40690e:	bf00      	nop

00406910 <_malloc_trim_r>:
  406910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406912:	4f24      	ldr	r7, [pc, #144]	; (4069a4 <_malloc_trim_r+0x94>)
  406914:	460c      	mov	r4, r1
  406916:	4606      	mov	r6, r0
  406918:	f000 ff88 	bl	40782c <__malloc_lock>
  40691c:	68bb      	ldr	r3, [r7, #8]
  40691e:	685d      	ldr	r5, [r3, #4]
  406920:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406924:	310f      	adds	r1, #15
  406926:	f025 0503 	bic.w	r5, r5, #3
  40692a:	4429      	add	r1, r5
  40692c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406930:	f021 010f 	bic.w	r1, r1, #15
  406934:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406938:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40693c:	db07      	blt.n	40694e <_malloc_trim_r+0x3e>
  40693e:	2100      	movs	r1, #0
  406940:	4630      	mov	r0, r6
  406942:	f001 fc1f 	bl	408184 <_sbrk_r>
  406946:	68bb      	ldr	r3, [r7, #8]
  406948:	442b      	add	r3, r5
  40694a:	4298      	cmp	r0, r3
  40694c:	d004      	beq.n	406958 <_malloc_trim_r+0x48>
  40694e:	4630      	mov	r0, r6
  406950:	f000 ff72 	bl	407838 <__malloc_unlock>
  406954:	2000      	movs	r0, #0
  406956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406958:	4261      	negs	r1, r4
  40695a:	4630      	mov	r0, r6
  40695c:	f001 fc12 	bl	408184 <_sbrk_r>
  406960:	3001      	adds	r0, #1
  406962:	d00d      	beq.n	406980 <_malloc_trim_r+0x70>
  406964:	4b10      	ldr	r3, [pc, #64]	; (4069a8 <_malloc_trim_r+0x98>)
  406966:	68ba      	ldr	r2, [r7, #8]
  406968:	6819      	ldr	r1, [r3, #0]
  40696a:	1b2d      	subs	r5, r5, r4
  40696c:	f045 0501 	orr.w	r5, r5, #1
  406970:	4630      	mov	r0, r6
  406972:	1b09      	subs	r1, r1, r4
  406974:	6055      	str	r5, [r2, #4]
  406976:	6019      	str	r1, [r3, #0]
  406978:	f000 ff5e 	bl	407838 <__malloc_unlock>
  40697c:	2001      	movs	r0, #1
  40697e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406980:	2100      	movs	r1, #0
  406982:	4630      	mov	r0, r6
  406984:	f001 fbfe 	bl	408184 <_sbrk_r>
  406988:	68ba      	ldr	r2, [r7, #8]
  40698a:	1a83      	subs	r3, r0, r2
  40698c:	2b0f      	cmp	r3, #15
  40698e:	ddde      	ble.n	40694e <_malloc_trim_r+0x3e>
  406990:	4c06      	ldr	r4, [pc, #24]	; (4069ac <_malloc_trim_r+0x9c>)
  406992:	4905      	ldr	r1, [pc, #20]	; (4069a8 <_malloc_trim_r+0x98>)
  406994:	6824      	ldr	r4, [r4, #0]
  406996:	f043 0301 	orr.w	r3, r3, #1
  40699a:	1b00      	subs	r0, r0, r4
  40699c:	6053      	str	r3, [r2, #4]
  40699e:	6008      	str	r0, [r1, #0]
  4069a0:	e7d5      	b.n	40694e <_malloc_trim_r+0x3e>
  4069a2:	bf00      	nop
  4069a4:	204005b0 	.word	0x204005b0
  4069a8:	20400a7c 	.word	0x20400a7c
  4069ac:	204009b8 	.word	0x204009b8

004069b0 <_free_r>:
  4069b0:	2900      	cmp	r1, #0
  4069b2:	d044      	beq.n	406a3e <_free_r+0x8e>
  4069b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069b8:	460d      	mov	r5, r1
  4069ba:	4680      	mov	r8, r0
  4069bc:	f000 ff36 	bl	40782c <__malloc_lock>
  4069c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4069c4:	4969      	ldr	r1, [pc, #420]	; (406b6c <_free_r+0x1bc>)
  4069c6:	f027 0301 	bic.w	r3, r7, #1
  4069ca:	f1a5 0408 	sub.w	r4, r5, #8
  4069ce:	18e2      	adds	r2, r4, r3
  4069d0:	688e      	ldr	r6, [r1, #8]
  4069d2:	6850      	ldr	r0, [r2, #4]
  4069d4:	42b2      	cmp	r2, r6
  4069d6:	f020 0003 	bic.w	r0, r0, #3
  4069da:	d05e      	beq.n	406a9a <_free_r+0xea>
  4069dc:	07fe      	lsls	r6, r7, #31
  4069de:	6050      	str	r0, [r2, #4]
  4069e0:	d40b      	bmi.n	4069fa <_free_r+0x4a>
  4069e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4069e6:	1be4      	subs	r4, r4, r7
  4069e8:	f101 0e08 	add.w	lr, r1, #8
  4069ec:	68a5      	ldr	r5, [r4, #8]
  4069ee:	4575      	cmp	r5, lr
  4069f0:	443b      	add	r3, r7
  4069f2:	d06d      	beq.n	406ad0 <_free_r+0x120>
  4069f4:	68e7      	ldr	r7, [r4, #12]
  4069f6:	60ef      	str	r7, [r5, #12]
  4069f8:	60bd      	str	r5, [r7, #8]
  4069fa:	1815      	adds	r5, r2, r0
  4069fc:	686d      	ldr	r5, [r5, #4]
  4069fe:	07ed      	lsls	r5, r5, #31
  406a00:	d53e      	bpl.n	406a80 <_free_r+0xd0>
  406a02:	f043 0201 	orr.w	r2, r3, #1
  406a06:	6062      	str	r2, [r4, #4]
  406a08:	50e3      	str	r3, [r4, r3]
  406a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406a0e:	d217      	bcs.n	406a40 <_free_r+0x90>
  406a10:	08db      	lsrs	r3, r3, #3
  406a12:	1c58      	adds	r0, r3, #1
  406a14:	109a      	asrs	r2, r3, #2
  406a16:	684d      	ldr	r5, [r1, #4]
  406a18:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406a1c:	60a7      	str	r7, [r4, #8]
  406a1e:	2301      	movs	r3, #1
  406a20:	4093      	lsls	r3, r2
  406a22:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406a26:	432b      	orrs	r3, r5
  406a28:	3a08      	subs	r2, #8
  406a2a:	60e2      	str	r2, [r4, #12]
  406a2c:	604b      	str	r3, [r1, #4]
  406a2e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406a32:	60fc      	str	r4, [r7, #12]
  406a34:	4640      	mov	r0, r8
  406a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406a3a:	f000 befd 	b.w	407838 <__malloc_unlock>
  406a3e:	4770      	bx	lr
  406a40:	0a5a      	lsrs	r2, r3, #9
  406a42:	2a04      	cmp	r2, #4
  406a44:	d852      	bhi.n	406aec <_free_r+0x13c>
  406a46:	099a      	lsrs	r2, r3, #6
  406a48:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406a4c:	00ff      	lsls	r7, r7, #3
  406a4e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406a52:	19c8      	adds	r0, r1, r7
  406a54:	59ca      	ldr	r2, [r1, r7]
  406a56:	3808      	subs	r0, #8
  406a58:	4290      	cmp	r0, r2
  406a5a:	d04f      	beq.n	406afc <_free_r+0x14c>
  406a5c:	6851      	ldr	r1, [r2, #4]
  406a5e:	f021 0103 	bic.w	r1, r1, #3
  406a62:	428b      	cmp	r3, r1
  406a64:	d232      	bcs.n	406acc <_free_r+0x11c>
  406a66:	6892      	ldr	r2, [r2, #8]
  406a68:	4290      	cmp	r0, r2
  406a6a:	d1f7      	bne.n	406a5c <_free_r+0xac>
  406a6c:	68c3      	ldr	r3, [r0, #12]
  406a6e:	60a0      	str	r0, [r4, #8]
  406a70:	60e3      	str	r3, [r4, #12]
  406a72:	609c      	str	r4, [r3, #8]
  406a74:	60c4      	str	r4, [r0, #12]
  406a76:	4640      	mov	r0, r8
  406a78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406a7c:	f000 bedc 	b.w	407838 <__malloc_unlock>
  406a80:	6895      	ldr	r5, [r2, #8]
  406a82:	4f3b      	ldr	r7, [pc, #236]	; (406b70 <_free_r+0x1c0>)
  406a84:	42bd      	cmp	r5, r7
  406a86:	4403      	add	r3, r0
  406a88:	d040      	beq.n	406b0c <_free_r+0x15c>
  406a8a:	68d0      	ldr	r0, [r2, #12]
  406a8c:	60e8      	str	r0, [r5, #12]
  406a8e:	f043 0201 	orr.w	r2, r3, #1
  406a92:	6085      	str	r5, [r0, #8]
  406a94:	6062      	str	r2, [r4, #4]
  406a96:	50e3      	str	r3, [r4, r3]
  406a98:	e7b7      	b.n	406a0a <_free_r+0x5a>
  406a9a:	07ff      	lsls	r7, r7, #31
  406a9c:	4403      	add	r3, r0
  406a9e:	d407      	bmi.n	406ab0 <_free_r+0x100>
  406aa0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406aa4:	1aa4      	subs	r4, r4, r2
  406aa6:	4413      	add	r3, r2
  406aa8:	68a0      	ldr	r0, [r4, #8]
  406aaa:	68e2      	ldr	r2, [r4, #12]
  406aac:	60c2      	str	r2, [r0, #12]
  406aae:	6090      	str	r0, [r2, #8]
  406ab0:	4a30      	ldr	r2, [pc, #192]	; (406b74 <_free_r+0x1c4>)
  406ab2:	6812      	ldr	r2, [r2, #0]
  406ab4:	f043 0001 	orr.w	r0, r3, #1
  406ab8:	4293      	cmp	r3, r2
  406aba:	6060      	str	r0, [r4, #4]
  406abc:	608c      	str	r4, [r1, #8]
  406abe:	d3b9      	bcc.n	406a34 <_free_r+0x84>
  406ac0:	4b2d      	ldr	r3, [pc, #180]	; (406b78 <_free_r+0x1c8>)
  406ac2:	4640      	mov	r0, r8
  406ac4:	6819      	ldr	r1, [r3, #0]
  406ac6:	f7ff ff23 	bl	406910 <_malloc_trim_r>
  406aca:	e7b3      	b.n	406a34 <_free_r+0x84>
  406acc:	4610      	mov	r0, r2
  406ace:	e7cd      	b.n	406a6c <_free_r+0xbc>
  406ad0:	1811      	adds	r1, r2, r0
  406ad2:	6849      	ldr	r1, [r1, #4]
  406ad4:	07c9      	lsls	r1, r1, #31
  406ad6:	d444      	bmi.n	406b62 <_free_r+0x1b2>
  406ad8:	6891      	ldr	r1, [r2, #8]
  406ada:	68d2      	ldr	r2, [r2, #12]
  406adc:	60ca      	str	r2, [r1, #12]
  406ade:	4403      	add	r3, r0
  406ae0:	f043 0001 	orr.w	r0, r3, #1
  406ae4:	6091      	str	r1, [r2, #8]
  406ae6:	6060      	str	r0, [r4, #4]
  406ae8:	50e3      	str	r3, [r4, r3]
  406aea:	e7a3      	b.n	406a34 <_free_r+0x84>
  406aec:	2a14      	cmp	r2, #20
  406aee:	d816      	bhi.n	406b1e <_free_r+0x16e>
  406af0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406af4:	00ff      	lsls	r7, r7, #3
  406af6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406afa:	e7aa      	b.n	406a52 <_free_r+0xa2>
  406afc:	10aa      	asrs	r2, r5, #2
  406afe:	2301      	movs	r3, #1
  406b00:	684d      	ldr	r5, [r1, #4]
  406b02:	4093      	lsls	r3, r2
  406b04:	432b      	orrs	r3, r5
  406b06:	604b      	str	r3, [r1, #4]
  406b08:	4603      	mov	r3, r0
  406b0a:	e7b0      	b.n	406a6e <_free_r+0xbe>
  406b0c:	f043 0201 	orr.w	r2, r3, #1
  406b10:	614c      	str	r4, [r1, #20]
  406b12:	610c      	str	r4, [r1, #16]
  406b14:	60e5      	str	r5, [r4, #12]
  406b16:	60a5      	str	r5, [r4, #8]
  406b18:	6062      	str	r2, [r4, #4]
  406b1a:	50e3      	str	r3, [r4, r3]
  406b1c:	e78a      	b.n	406a34 <_free_r+0x84>
  406b1e:	2a54      	cmp	r2, #84	; 0x54
  406b20:	d806      	bhi.n	406b30 <_free_r+0x180>
  406b22:	0b1a      	lsrs	r2, r3, #12
  406b24:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406b28:	00ff      	lsls	r7, r7, #3
  406b2a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406b2e:	e790      	b.n	406a52 <_free_r+0xa2>
  406b30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406b34:	d806      	bhi.n	406b44 <_free_r+0x194>
  406b36:	0bda      	lsrs	r2, r3, #15
  406b38:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406b3c:	00ff      	lsls	r7, r7, #3
  406b3e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406b42:	e786      	b.n	406a52 <_free_r+0xa2>
  406b44:	f240 5054 	movw	r0, #1364	; 0x554
  406b48:	4282      	cmp	r2, r0
  406b4a:	d806      	bhi.n	406b5a <_free_r+0x1aa>
  406b4c:	0c9a      	lsrs	r2, r3, #18
  406b4e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406b52:	00ff      	lsls	r7, r7, #3
  406b54:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406b58:	e77b      	b.n	406a52 <_free_r+0xa2>
  406b5a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406b5e:	257e      	movs	r5, #126	; 0x7e
  406b60:	e777      	b.n	406a52 <_free_r+0xa2>
  406b62:	f043 0101 	orr.w	r1, r3, #1
  406b66:	6061      	str	r1, [r4, #4]
  406b68:	6013      	str	r3, [r2, #0]
  406b6a:	e763      	b.n	406a34 <_free_r+0x84>
  406b6c:	204005b0 	.word	0x204005b0
  406b70:	204005b8 	.word	0x204005b8
  406b74:	204009bc 	.word	0x204009bc
  406b78:	20400aac 	.word	0x20400aac

00406b7c <__sfvwrite_r>:
  406b7c:	6893      	ldr	r3, [r2, #8]
  406b7e:	2b00      	cmp	r3, #0
  406b80:	d073      	beq.n	406c6a <__sfvwrite_r+0xee>
  406b82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b86:	898b      	ldrh	r3, [r1, #12]
  406b88:	b083      	sub	sp, #12
  406b8a:	460c      	mov	r4, r1
  406b8c:	0719      	lsls	r1, r3, #28
  406b8e:	9000      	str	r0, [sp, #0]
  406b90:	4616      	mov	r6, r2
  406b92:	d526      	bpl.n	406be2 <__sfvwrite_r+0x66>
  406b94:	6922      	ldr	r2, [r4, #16]
  406b96:	b322      	cbz	r2, 406be2 <__sfvwrite_r+0x66>
  406b98:	f013 0002 	ands.w	r0, r3, #2
  406b9c:	6835      	ldr	r5, [r6, #0]
  406b9e:	d02c      	beq.n	406bfa <__sfvwrite_r+0x7e>
  406ba0:	f04f 0900 	mov.w	r9, #0
  406ba4:	4fb0      	ldr	r7, [pc, #704]	; (406e68 <__sfvwrite_r+0x2ec>)
  406ba6:	46c8      	mov	r8, r9
  406ba8:	46b2      	mov	sl, r6
  406baa:	45b8      	cmp	r8, r7
  406bac:	4643      	mov	r3, r8
  406bae:	464a      	mov	r2, r9
  406bb0:	bf28      	it	cs
  406bb2:	463b      	movcs	r3, r7
  406bb4:	9800      	ldr	r0, [sp, #0]
  406bb6:	f1b8 0f00 	cmp.w	r8, #0
  406bba:	d050      	beq.n	406c5e <__sfvwrite_r+0xe2>
  406bbc:	69e1      	ldr	r1, [r4, #28]
  406bbe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406bc0:	47b0      	blx	r6
  406bc2:	2800      	cmp	r0, #0
  406bc4:	dd58      	ble.n	406c78 <__sfvwrite_r+0xfc>
  406bc6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406bca:	1a1b      	subs	r3, r3, r0
  406bcc:	4481      	add	r9, r0
  406bce:	eba8 0800 	sub.w	r8, r8, r0
  406bd2:	f8ca 3008 	str.w	r3, [sl, #8]
  406bd6:	2b00      	cmp	r3, #0
  406bd8:	d1e7      	bne.n	406baa <__sfvwrite_r+0x2e>
  406bda:	2000      	movs	r0, #0
  406bdc:	b003      	add	sp, #12
  406bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406be2:	4621      	mov	r1, r4
  406be4:	9800      	ldr	r0, [sp, #0]
  406be6:	f7fe fc91 	bl	40550c <__swsetup_r>
  406bea:	2800      	cmp	r0, #0
  406bec:	f040 8133 	bne.w	406e56 <__sfvwrite_r+0x2da>
  406bf0:	89a3      	ldrh	r3, [r4, #12]
  406bf2:	6835      	ldr	r5, [r6, #0]
  406bf4:	f013 0002 	ands.w	r0, r3, #2
  406bf8:	d1d2      	bne.n	406ba0 <__sfvwrite_r+0x24>
  406bfa:	f013 0901 	ands.w	r9, r3, #1
  406bfe:	d145      	bne.n	406c8c <__sfvwrite_r+0x110>
  406c00:	464f      	mov	r7, r9
  406c02:	9601      	str	r6, [sp, #4]
  406c04:	b337      	cbz	r7, 406c54 <__sfvwrite_r+0xd8>
  406c06:	059a      	lsls	r2, r3, #22
  406c08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406c0c:	f140 8083 	bpl.w	406d16 <__sfvwrite_r+0x19a>
  406c10:	4547      	cmp	r7, r8
  406c12:	46c3      	mov	fp, r8
  406c14:	f0c0 80ab 	bcc.w	406d6e <__sfvwrite_r+0x1f2>
  406c18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406c1c:	f040 80ac 	bne.w	406d78 <__sfvwrite_r+0x1fc>
  406c20:	6820      	ldr	r0, [r4, #0]
  406c22:	46ba      	mov	sl, r7
  406c24:	465a      	mov	r2, fp
  406c26:	4649      	mov	r1, r9
  406c28:	f000 fd9c 	bl	407764 <memmove>
  406c2c:	68a2      	ldr	r2, [r4, #8]
  406c2e:	6823      	ldr	r3, [r4, #0]
  406c30:	eba2 0208 	sub.w	r2, r2, r8
  406c34:	445b      	add	r3, fp
  406c36:	60a2      	str	r2, [r4, #8]
  406c38:	6023      	str	r3, [r4, #0]
  406c3a:	9a01      	ldr	r2, [sp, #4]
  406c3c:	6893      	ldr	r3, [r2, #8]
  406c3e:	eba3 030a 	sub.w	r3, r3, sl
  406c42:	44d1      	add	r9, sl
  406c44:	eba7 070a 	sub.w	r7, r7, sl
  406c48:	6093      	str	r3, [r2, #8]
  406c4a:	2b00      	cmp	r3, #0
  406c4c:	d0c5      	beq.n	406bda <__sfvwrite_r+0x5e>
  406c4e:	89a3      	ldrh	r3, [r4, #12]
  406c50:	2f00      	cmp	r7, #0
  406c52:	d1d8      	bne.n	406c06 <__sfvwrite_r+0x8a>
  406c54:	f8d5 9000 	ldr.w	r9, [r5]
  406c58:	686f      	ldr	r7, [r5, #4]
  406c5a:	3508      	adds	r5, #8
  406c5c:	e7d2      	b.n	406c04 <__sfvwrite_r+0x88>
  406c5e:	f8d5 9000 	ldr.w	r9, [r5]
  406c62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406c66:	3508      	adds	r5, #8
  406c68:	e79f      	b.n	406baa <__sfvwrite_r+0x2e>
  406c6a:	2000      	movs	r0, #0
  406c6c:	4770      	bx	lr
  406c6e:	4621      	mov	r1, r4
  406c70:	9800      	ldr	r0, [sp, #0]
  406c72:	f7ff fd1f 	bl	4066b4 <_fflush_r>
  406c76:	b370      	cbz	r0, 406cd6 <__sfvwrite_r+0x15a>
  406c78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406c80:	f04f 30ff 	mov.w	r0, #4294967295
  406c84:	81a3      	strh	r3, [r4, #12]
  406c86:	b003      	add	sp, #12
  406c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c8c:	4681      	mov	r9, r0
  406c8e:	4633      	mov	r3, r6
  406c90:	464e      	mov	r6, r9
  406c92:	46a8      	mov	r8, r5
  406c94:	469a      	mov	sl, r3
  406c96:	464d      	mov	r5, r9
  406c98:	b34e      	cbz	r6, 406cee <__sfvwrite_r+0x172>
  406c9a:	b380      	cbz	r0, 406cfe <__sfvwrite_r+0x182>
  406c9c:	6820      	ldr	r0, [r4, #0]
  406c9e:	6923      	ldr	r3, [r4, #16]
  406ca0:	6962      	ldr	r2, [r4, #20]
  406ca2:	45b1      	cmp	r9, r6
  406ca4:	46cb      	mov	fp, r9
  406ca6:	bf28      	it	cs
  406ca8:	46b3      	movcs	fp, r6
  406caa:	4298      	cmp	r0, r3
  406cac:	465f      	mov	r7, fp
  406cae:	d904      	bls.n	406cba <__sfvwrite_r+0x13e>
  406cb0:	68a3      	ldr	r3, [r4, #8]
  406cb2:	4413      	add	r3, r2
  406cb4:	459b      	cmp	fp, r3
  406cb6:	f300 80a6 	bgt.w	406e06 <__sfvwrite_r+0x28a>
  406cba:	4593      	cmp	fp, r2
  406cbc:	db4b      	blt.n	406d56 <__sfvwrite_r+0x1da>
  406cbe:	4613      	mov	r3, r2
  406cc0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406cc2:	69e1      	ldr	r1, [r4, #28]
  406cc4:	9800      	ldr	r0, [sp, #0]
  406cc6:	462a      	mov	r2, r5
  406cc8:	47b8      	blx	r7
  406cca:	1e07      	subs	r7, r0, #0
  406ccc:	ddd4      	ble.n	406c78 <__sfvwrite_r+0xfc>
  406cce:	ebb9 0907 	subs.w	r9, r9, r7
  406cd2:	d0cc      	beq.n	406c6e <__sfvwrite_r+0xf2>
  406cd4:	2001      	movs	r0, #1
  406cd6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406cda:	1bdb      	subs	r3, r3, r7
  406cdc:	443d      	add	r5, r7
  406cde:	1bf6      	subs	r6, r6, r7
  406ce0:	f8ca 3008 	str.w	r3, [sl, #8]
  406ce4:	2b00      	cmp	r3, #0
  406ce6:	f43f af78 	beq.w	406bda <__sfvwrite_r+0x5e>
  406cea:	2e00      	cmp	r6, #0
  406cec:	d1d5      	bne.n	406c9a <__sfvwrite_r+0x11e>
  406cee:	f108 0308 	add.w	r3, r8, #8
  406cf2:	e913 0060 	ldmdb	r3, {r5, r6}
  406cf6:	4698      	mov	r8, r3
  406cf8:	3308      	adds	r3, #8
  406cfa:	2e00      	cmp	r6, #0
  406cfc:	d0f9      	beq.n	406cf2 <__sfvwrite_r+0x176>
  406cfe:	4632      	mov	r2, r6
  406d00:	210a      	movs	r1, #10
  406d02:	4628      	mov	r0, r5
  406d04:	f000 fc44 	bl	407590 <memchr>
  406d08:	2800      	cmp	r0, #0
  406d0a:	f000 80a1 	beq.w	406e50 <__sfvwrite_r+0x2d4>
  406d0e:	3001      	adds	r0, #1
  406d10:	eba0 0905 	sub.w	r9, r0, r5
  406d14:	e7c2      	b.n	406c9c <__sfvwrite_r+0x120>
  406d16:	6820      	ldr	r0, [r4, #0]
  406d18:	6923      	ldr	r3, [r4, #16]
  406d1a:	4298      	cmp	r0, r3
  406d1c:	d802      	bhi.n	406d24 <__sfvwrite_r+0x1a8>
  406d1e:	6963      	ldr	r3, [r4, #20]
  406d20:	429f      	cmp	r7, r3
  406d22:	d25d      	bcs.n	406de0 <__sfvwrite_r+0x264>
  406d24:	45b8      	cmp	r8, r7
  406d26:	bf28      	it	cs
  406d28:	46b8      	movcs	r8, r7
  406d2a:	4642      	mov	r2, r8
  406d2c:	4649      	mov	r1, r9
  406d2e:	f000 fd19 	bl	407764 <memmove>
  406d32:	68a3      	ldr	r3, [r4, #8]
  406d34:	6822      	ldr	r2, [r4, #0]
  406d36:	eba3 0308 	sub.w	r3, r3, r8
  406d3a:	4442      	add	r2, r8
  406d3c:	60a3      	str	r3, [r4, #8]
  406d3e:	6022      	str	r2, [r4, #0]
  406d40:	b10b      	cbz	r3, 406d46 <__sfvwrite_r+0x1ca>
  406d42:	46c2      	mov	sl, r8
  406d44:	e779      	b.n	406c3a <__sfvwrite_r+0xbe>
  406d46:	4621      	mov	r1, r4
  406d48:	9800      	ldr	r0, [sp, #0]
  406d4a:	f7ff fcb3 	bl	4066b4 <_fflush_r>
  406d4e:	2800      	cmp	r0, #0
  406d50:	d192      	bne.n	406c78 <__sfvwrite_r+0xfc>
  406d52:	46c2      	mov	sl, r8
  406d54:	e771      	b.n	406c3a <__sfvwrite_r+0xbe>
  406d56:	465a      	mov	r2, fp
  406d58:	4629      	mov	r1, r5
  406d5a:	f000 fd03 	bl	407764 <memmove>
  406d5e:	68a2      	ldr	r2, [r4, #8]
  406d60:	6823      	ldr	r3, [r4, #0]
  406d62:	eba2 020b 	sub.w	r2, r2, fp
  406d66:	445b      	add	r3, fp
  406d68:	60a2      	str	r2, [r4, #8]
  406d6a:	6023      	str	r3, [r4, #0]
  406d6c:	e7af      	b.n	406cce <__sfvwrite_r+0x152>
  406d6e:	6820      	ldr	r0, [r4, #0]
  406d70:	46b8      	mov	r8, r7
  406d72:	46ba      	mov	sl, r7
  406d74:	46bb      	mov	fp, r7
  406d76:	e755      	b.n	406c24 <__sfvwrite_r+0xa8>
  406d78:	6962      	ldr	r2, [r4, #20]
  406d7a:	6820      	ldr	r0, [r4, #0]
  406d7c:	6921      	ldr	r1, [r4, #16]
  406d7e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406d82:	eba0 0a01 	sub.w	sl, r0, r1
  406d86:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406d8a:	f10a 0001 	add.w	r0, sl, #1
  406d8e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406d92:	4438      	add	r0, r7
  406d94:	4540      	cmp	r0, r8
  406d96:	4642      	mov	r2, r8
  406d98:	bf84      	itt	hi
  406d9a:	4680      	movhi	r8, r0
  406d9c:	4642      	movhi	r2, r8
  406d9e:	055b      	lsls	r3, r3, #21
  406da0:	d544      	bpl.n	406e2c <__sfvwrite_r+0x2b0>
  406da2:	4611      	mov	r1, r2
  406da4:	9800      	ldr	r0, [sp, #0]
  406da6:	f000 f927 	bl	406ff8 <_malloc_r>
  406daa:	4683      	mov	fp, r0
  406dac:	2800      	cmp	r0, #0
  406dae:	d055      	beq.n	406e5c <__sfvwrite_r+0x2e0>
  406db0:	4652      	mov	r2, sl
  406db2:	6921      	ldr	r1, [r4, #16]
  406db4:	f000 fc3c 	bl	407630 <memcpy>
  406db8:	89a3      	ldrh	r3, [r4, #12]
  406dba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406dbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406dc2:	81a3      	strh	r3, [r4, #12]
  406dc4:	eb0b 000a 	add.w	r0, fp, sl
  406dc8:	eba8 030a 	sub.w	r3, r8, sl
  406dcc:	f8c4 b010 	str.w	fp, [r4, #16]
  406dd0:	f8c4 8014 	str.w	r8, [r4, #20]
  406dd4:	6020      	str	r0, [r4, #0]
  406dd6:	60a3      	str	r3, [r4, #8]
  406dd8:	46b8      	mov	r8, r7
  406dda:	46ba      	mov	sl, r7
  406ddc:	46bb      	mov	fp, r7
  406dde:	e721      	b.n	406c24 <__sfvwrite_r+0xa8>
  406de0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406de4:	42b9      	cmp	r1, r7
  406de6:	bf28      	it	cs
  406de8:	4639      	movcs	r1, r7
  406dea:	464a      	mov	r2, r9
  406dec:	fb91 f1f3 	sdiv	r1, r1, r3
  406df0:	9800      	ldr	r0, [sp, #0]
  406df2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406df4:	fb03 f301 	mul.w	r3, r3, r1
  406df8:	69e1      	ldr	r1, [r4, #28]
  406dfa:	47b0      	blx	r6
  406dfc:	f1b0 0a00 	subs.w	sl, r0, #0
  406e00:	f73f af1b 	bgt.w	406c3a <__sfvwrite_r+0xbe>
  406e04:	e738      	b.n	406c78 <__sfvwrite_r+0xfc>
  406e06:	461a      	mov	r2, r3
  406e08:	4629      	mov	r1, r5
  406e0a:	9301      	str	r3, [sp, #4]
  406e0c:	f000 fcaa 	bl	407764 <memmove>
  406e10:	6822      	ldr	r2, [r4, #0]
  406e12:	9b01      	ldr	r3, [sp, #4]
  406e14:	9800      	ldr	r0, [sp, #0]
  406e16:	441a      	add	r2, r3
  406e18:	6022      	str	r2, [r4, #0]
  406e1a:	4621      	mov	r1, r4
  406e1c:	f7ff fc4a 	bl	4066b4 <_fflush_r>
  406e20:	9b01      	ldr	r3, [sp, #4]
  406e22:	2800      	cmp	r0, #0
  406e24:	f47f af28 	bne.w	406c78 <__sfvwrite_r+0xfc>
  406e28:	461f      	mov	r7, r3
  406e2a:	e750      	b.n	406cce <__sfvwrite_r+0x152>
  406e2c:	9800      	ldr	r0, [sp, #0]
  406e2e:	f001 f803 	bl	407e38 <_realloc_r>
  406e32:	4683      	mov	fp, r0
  406e34:	2800      	cmp	r0, #0
  406e36:	d1c5      	bne.n	406dc4 <__sfvwrite_r+0x248>
  406e38:	9d00      	ldr	r5, [sp, #0]
  406e3a:	6921      	ldr	r1, [r4, #16]
  406e3c:	4628      	mov	r0, r5
  406e3e:	f7ff fdb7 	bl	4069b0 <_free_r>
  406e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e46:	220c      	movs	r2, #12
  406e48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406e4c:	602a      	str	r2, [r5, #0]
  406e4e:	e715      	b.n	406c7c <__sfvwrite_r+0x100>
  406e50:	f106 0901 	add.w	r9, r6, #1
  406e54:	e722      	b.n	406c9c <__sfvwrite_r+0x120>
  406e56:	f04f 30ff 	mov.w	r0, #4294967295
  406e5a:	e6bf      	b.n	406bdc <__sfvwrite_r+0x60>
  406e5c:	9a00      	ldr	r2, [sp, #0]
  406e5e:	230c      	movs	r3, #12
  406e60:	6013      	str	r3, [r2, #0]
  406e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e66:	e709      	b.n	406c7c <__sfvwrite_r+0x100>
  406e68:	7ffffc00 	.word	0x7ffffc00

00406e6c <_fwalk_reent>:
  406e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406e70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406e74:	d01f      	beq.n	406eb6 <_fwalk_reent+0x4a>
  406e76:	4688      	mov	r8, r1
  406e78:	4606      	mov	r6, r0
  406e7a:	f04f 0900 	mov.w	r9, #0
  406e7e:	687d      	ldr	r5, [r7, #4]
  406e80:	68bc      	ldr	r4, [r7, #8]
  406e82:	3d01      	subs	r5, #1
  406e84:	d411      	bmi.n	406eaa <_fwalk_reent+0x3e>
  406e86:	89a3      	ldrh	r3, [r4, #12]
  406e88:	2b01      	cmp	r3, #1
  406e8a:	f105 35ff 	add.w	r5, r5, #4294967295
  406e8e:	d908      	bls.n	406ea2 <_fwalk_reent+0x36>
  406e90:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406e94:	3301      	adds	r3, #1
  406e96:	4621      	mov	r1, r4
  406e98:	4630      	mov	r0, r6
  406e9a:	d002      	beq.n	406ea2 <_fwalk_reent+0x36>
  406e9c:	47c0      	blx	r8
  406e9e:	ea49 0900 	orr.w	r9, r9, r0
  406ea2:	1c6b      	adds	r3, r5, #1
  406ea4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406ea8:	d1ed      	bne.n	406e86 <_fwalk_reent+0x1a>
  406eaa:	683f      	ldr	r7, [r7, #0]
  406eac:	2f00      	cmp	r7, #0
  406eae:	d1e6      	bne.n	406e7e <_fwalk_reent+0x12>
  406eb0:	4648      	mov	r0, r9
  406eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406eb6:	46b9      	mov	r9, r7
  406eb8:	4648      	mov	r0, r9
  406eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406ebe:	bf00      	nop

00406ec0 <__locale_mb_cur_max>:
  406ec0:	4b04      	ldr	r3, [pc, #16]	; (406ed4 <__locale_mb_cur_max+0x14>)
  406ec2:	4a05      	ldr	r2, [pc, #20]	; (406ed8 <__locale_mb_cur_max+0x18>)
  406ec4:	681b      	ldr	r3, [r3, #0]
  406ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406ec8:	2b00      	cmp	r3, #0
  406eca:	bf08      	it	eq
  406ecc:	4613      	moveq	r3, r2
  406ece:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406ed2:	4770      	bx	lr
  406ed4:	20400014 	.word	0x20400014
  406ed8:	20400444 	.word	0x20400444

00406edc <_localeconv_r>:
  406edc:	4a04      	ldr	r2, [pc, #16]	; (406ef0 <_localeconv_r+0x14>)
  406ede:	4b05      	ldr	r3, [pc, #20]	; (406ef4 <_localeconv_r+0x18>)
  406ee0:	6812      	ldr	r2, [r2, #0]
  406ee2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406ee4:	2800      	cmp	r0, #0
  406ee6:	bf08      	it	eq
  406ee8:	4618      	moveq	r0, r3
  406eea:	30f0      	adds	r0, #240	; 0xf0
  406eec:	4770      	bx	lr
  406eee:	bf00      	nop
  406ef0:	20400014 	.word	0x20400014
  406ef4:	20400444 	.word	0x20400444

00406ef8 <__retarget_lock_init_recursive>:
  406ef8:	4770      	bx	lr
  406efa:	bf00      	nop

00406efc <__retarget_lock_close_recursive>:
  406efc:	4770      	bx	lr
  406efe:	bf00      	nop

00406f00 <__retarget_lock_acquire_recursive>:
  406f00:	4770      	bx	lr
  406f02:	bf00      	nop

00406f04 <__retarget_lock_release_recursive>:
  406f04:	4770      	bx	lr
  406f06:	bf00      	nop

00406f08 <__swhatbuf_r>:
  406f08:	b570      	push	{r4, r5, r6, lr}
  406f0a:	460c      	mov	r4, r1
  406f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406f10:	2900      	cmp	r1, #0
  406f12:	b090      	sub	sp, #64	; 0x40
  406f14:	4615      	mov	r5, r2
  406f16:	461e      	mov	r6, r3
  406f18:	db14      	blt.n	406f44 <__swhatbuf_r+0x3c>
  406f1a:	aa01      	add	r2, sp, #4
  406f1c:	f001 fbb2 	bl	408684 <_fstat_r>
  406f20:	2800      	cmp	r0, #0
  406f22:	db0f      	blt.n	406f44 <__swhatbuf_r+0x3c>
  406f24:	9a02      	ldr	r2, [sp, #8]
  406f26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406f2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406f2e:	fab2 f282 	clz	r2, r2
  406f32:	0952      	lsrs	r2, r2, #5
  406f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406f38:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406f3c:	6032      	str	r2, [r6, #0]
  406f3e:	602b      	str	r3, [r5, #0]
  406f40:	b010      	add	sp, #64	; 0x40
  406f42:	bd70      	pop	{r4, r5, r6, pc}
  406f44:	89a2      	ldrh	r2, [r4, #12]
  406f46:	2300      	movs	r3, #0
  406f48:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406f4c:	6033      	str	r3, [r6, #0]
  406f4e:	d004      	beq.n	406f5a <__swhatbuf_r+0x52>
  406f50:	2240      	movs	r2, #64	; 0x40
  406f52:	4618      	mov	r0, r3
  406f54:	602a      	str	r2, [r5, #0]
  406f56:	b010      	add	sp, #64	; 0x40
  406f58:	bd70      	pop	{r4, r5, r6, pc}
  406f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406f5e:	602b      	str	r3, [r5, #0]
  406f60:	b010      	add	sp, #64	; 0x40
  406f62:	bd70      	pop	{r4, r5, r6, pc}

00406f64 <__smakebuf_r>:
  406f64:	898a      	ldrh	r2, [r1, #12]
  406f66:	0792      	lsls	r2, r2, #30
  406f68:	460b      	mov	r3, r1
  406f6a:	d506      	bpl.n	406f7a <__smakebuf_r+0x16>
  406f6c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406f70:	2101      	movs	r1, #1
  406f72:	601a      	str	r2, [r3, #0]
  406f74:	611a      	str	r2, [r3, #16]
  406f76:	6159      	str	r1, [r3, #20]
  406f78:	4770      	bx	lr
  406f7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406f7c:	b083      	sub	sp, #12
  406f7e:	ab01      	add	r3, sp, #4
  406f80:	466a      	mov	r2, sp
  406f82:	460c      	mov	r4, r1
  406f84:	4606      	mov	r6, r0
  406f86:	f7ff ffbf 	bl	406f08 <__swhatbuf_r>
  406f8a:	9900      	ldr	r1, [sp, #0]
  406f8c:	4605      	mov	r5, r0
  406f8e:	4630      	mov	r0, r6
  406f90:	f000 f832 	bl	406ff8 <_malloc_r>
  406f94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406f98:	b1d8      	cbz	r0, 406fd2 <__smakebuf_r+0x6e>
  406f9a:	9a01      	ldr	r2, [sp, #4]
  406f9c:	4f15      	ldr	r7, [pc, #84]	; (406ff4 <__smakebuf_r+0x90>)
  406f9e:	9900      	ldr	r1, [sp, #0]
  406fa0:	63f7      	str	r7, [r6, #60]	; 0x3c
  406fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406fa6:	81a3      	strh	r3, [r4, #12]
  406fa8:	6020      	str	r0, [r4, #0]
  406faa:	6120      	str	r0, [r4, #16]
  406fac:	6161      	str	r1, [r4, #20]
  406fae:	b91a      	cbnz	r2, 406fb8 <__smakebuf_r+0x54>
  406fb0:	432b      	orrs	r3, r5
  406fb2:	81a3      	strh	r3, [r4, #12]
  406fb4:	b003      	add	sp, #12
  406fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406fb8:	4630      	mov	r0, r6
  406fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406fbe:	f001 fb75 	bl	4086ac <_isatty_r>
  406fc2:	b1a0      	cbz	r0, 406fee <__smakebuf_r+0x8a>
  406fc4:	89a3      	ldrh	r3, [r4, #12]
  406fc6:	f023 0303 	bic.w	r3, r3, #3
  406fca:	f043 0301 	orr.w	r3, r3, #1
  406fce:	b21b      	sxth	r3, r3
  406fd0:	e7ee      	b.n	406fb0 <__smakebuf_r+0x4c>
  406fd2:	059a      	lsls	r2, r3, #22
  406fd4:	d4ee      	bmi.n	406fb4 <__smakebuf_r+0x50>
  406fd6:	f023 0303 	bic.w	r3, r3, #3
  406fda:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406fde:	f043 0302 	orr.w	r3, r3, #2
  406fe2:	2101      	movs	r1, #1
  406fe4:	81a3      	strh	r3, [r4, #12]
  406fe6:	6022      	str	r2, [r4, #0]
  406fe8:	6122      	str	r2, [r4, #16]
  406fea:	6161      	str	r1, [r4, #20]
  406fec:	e7e2      	b.n	406fb4 <__smakebuf_r+0x50>
  406fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ff2:	e7dd      	b.n	406fb0 <__smakebuf_r+0x4c>
  406ff4:	00406709 	.word	0x00406709

00406ff8 <_malloc_r>:
  406ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ffc:	f101 060b 	add.w	r6, r1, #11
  407000:	2e16      	cmp	r6, #22
  407002:	b083      	sub	sp, #12
  407004:	4605      	mov	r5, r0
  407006:	f240 809e 	bls.w	407146 <_malloc_r+0x14e>
  40700a:	f036 0607 	bics.w	r6, r6, #7
  40700e:	f100 80bd 	bmi.w	40718c <_malloc_r+0x194>
  407012:	42b1      	cmp	r1, r6
  407014:	f200 80ba 	bhi.w	40718c <_malloc_r+0x194>
  407018:	f000 fc08 	bl	40782c <__malloc_lock>
  40701c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407020:	f0c0 8293 	bcc.w	40754a <_malloc_r+0x552>
  407024:	0a73      	lsrs	r3, r6, #9
  407026:	f000 80b8 	beq.w	40719a <_malloc_r+0x1a2>
  40702a:	2b04      	cmp	r3, #4
  40702c:	f200 8179 	bhi.w	407322 <_malloc_r+0x32a>
  407030:	09b3      	lsrs	r3, r6, #6
  407032:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407036:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40703a:	00c3      	lsls	r3, r0, #3
  40703c:	4fbf      	ldr	r7, [pc, #764]	; (40733c <_malloc_r+0x344>)
  40703e:	443b      	add	r3, r7
  407040:	f1a3 0108 	sub.w	r1, r3, #8
  407044:	685c      	ldr	r4, [r3, #4]
  407046:	42a1      	cmp	r1, r4
  407048:	d106      	bne.n	407058 <_malloc_r+0x60>
  40704a:	e00c      	b.n	407066 <_malloc_r+0x6e>
  40704c:	2a00      	cmp	r2, #0
  40704e:	f280 80aa 	bge.w	4071a6 <_malloc_r+0x1ae>
  407052:	68e4      	ldr	r4, [r4, #12]
  407054:	42a1      	cmp	r1, r4
  407056:	d006      	beq.n	407066 <_malloc_r+0x6e>
  407058:	6863      	ldr	r3, [r4, #4]
  40705a:	f023 0303 	bic.w	r3, r3, #3
  40705e:	1b9a      	subs	r2, r3, r6
  407060:	2a0f      	cmp	r2, #15
  407062:	ddf3      	ble.n	40704c <_malloc_r+0x54>
  407064:	4670      	mov	r0, lr
  407066:	693c      	ldr	r4, [r7, #16]
  407068:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407350 <_malloc_r+0x358>
  40706c:	4574      	cmp	r4, lr
  40706e:	f000 81ab 	beq.w	4073c8 <_malloc_r+0x3d0>
  407072:	6863      	ldr	r3, [r4, #4]
  407074:	f023 0303 	bic.w	r3, r3, #3
  407078:	1b9a      	subs	r2, r3, r6
  40707a:	2a0f      	cmp	r2, #15
  40707c:	f300 8190 	bgt.w	4073a0 <_malloc_r+0x3a8>
  407080:	2a00      	cmp	r2, #0
  407082:	f8c7 e014 	str.w	lr, [r7, #20]
  407086:	f8c7 e010 	str.w	lr, [r7, #16]
  40708a:	f280 809d 	bge.w	4071c8 <_malloc_r+0x1d0>
  40708e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407092:	f080 8161 	bcs.w	407358 <_malloc_r+0x360>
  407096:	08db      	lsrs	r3, r3, #3
  407098:	f103 0c01 	add.w	ip, r3, #1
  40709c:	1099      	asrs	r1, r3, #2
  40709e:	687a      	ldr	r2, [r7, #4]
  4070a0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4070a4:	f8c4 8008 	str.w	r8, [r4, #8]
  4070a8:	2301      	movs	r3, #1
  4070aa:	408b      	lsls	r3, r1
  4070ac:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4070b0:	4313      	orrs	r3, r2
  4070b2:	3908      	subs	r1, #8
  4070b4:	60e1      	str	r1, [r4, #12]
  4070b6:	607b      	str	r3, [r7, #4]
  4070b8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4070bc:	f8c8 400c 	str.w	r4, [r8, #12]
  4070c0:	1082      	asrs	r2, r0, #2
  4070c2:	2401      	movs	r4, #1
  4070c4:	4094      	lsls	r4, r2
  4070c6:	429c      	cmp	r4, r3
  4070c8:	f200 808b 	bhi.w	4071e2 <_malloc_r+0x1ea>
  4070cc:	421c      	tst	r4, r3
  4070ce:	d106      	bne.n	4070de <_malloc_r+0xe6>
  4070d0:	f020 0003 	bic.w	r0, r0, #3
  4070d4:	0064      	lsls	r4, r4, #1
  4070d6:	421c      	tst	r4, r3
  4070d8:	f100 0004 	add.w	r0, r0, #4
  4070dc:	d0fa      	beq.n	4070d4 <_malloc_r+0xdc>
  4070de:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4070e2:	46cc      	mov	ip, r9
  4070e4:	4680      	mov	r8, r0
  4070e6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4070ea:	459c      	cmp	ip, r3
  4070ec:	d107      	bne.n	4070fe <_malloc_r+0x106>
  4070ee:	e16d      	b.n	4073cc <_malloc_r+0x3d4>
  4070f0:	2a00      	cmp	r2, #0
  4070f2:	f280 817b 	bge.w	4073ec <_malloc_r+0x3f4>
  4070f6:	68db      	ldr	r3, [r3, #12]
  4070f8:	459c      	cmp	ip, r3
  4070fa:	f000 8167 	beq.w	4073cc <_malloc_r+0x3d4>
  4070fe:	6859      	ldr	r1, [r3, #4]
  407100:	f021 0103 	bic.w	r1, r1, #3
  407104:	1b8a      	subs	r2, r1, r6
  407106:	2a0f      	cmp	r2, #15
  407108:	ddf2      	ble.n	4070f0 <_malloc_r+0xf8>
  40710a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40710e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407112:	9300      	str	r3, [sp, #0]
  407114:	199c      	adds	r4, r3, r6
  407116:	4628      	mov	r0, r5
  407118:	f046 0601 	orr.w	r6, r6, #1
  40711c:	f042 0501 	orr.w	r5, r2, #1
  407120:	605e      	str	r6, [r3, #4]
  407122:	f8c8 c00c 	str.w	ip, [r8, #12]
  407126:	f8cc 8008 	str.w	r8, [ip, #8]
  40712a:	617c      	str	r4, [r7, #20]
  40712c:	613c      	str	r4, [r7, #16]
  40712e:	f8c4 e00c 	str.w	lr, [r4, #12]
  407132:	f8c4 e008 	str.w	lr, [r4, #8]
  407136:	6065      	str	r5, [r4, #4]
  407138:	505a      	str	r2, [r3, r1]
  40713a:	f000 fb7d 	bl	407838 <__malloc_unlock>
  40713e:	9b00      	ldr	r3, [sp, #0]
  407140:	f103 0408 	add.w	r4, r3, #8
  407144:	e01e      	b.n	407184 <_malloc_r+0x18c>
  407146:	2910      	cmp	r1, #16
  407148:	d820      	bhi.n	40718c <_malloc_r+0x194>
  40714a:	f000 fb6f 	bl	40782c <__malloc_lock>
  40714e:	2610      	movs	r6, #16
  407150:	2318      	movs	r3, #24
  407152:	2002      	movs	r0, #2
  407154:	4f79      	ldr	r7, [pc, #484]	; (40733c <_malloc_r+0x344>)
  407156:	443b      	add	r3, r7
  407158:	f1a3 0208 	sub.w	r2, r3, #8
  40715c:	685c      	ldr	r4, [r3, #4]
  40715e:	4294      	cmp	r4, r2
  407160:	f000 813d 	beq.w	4073de <_malloc_r+0x3e6>
  407164:	6863      	ldr	r3, [r4, #4]
  407166:	68e1      	ldr	r1, [r4, #12]
  407168:	68a6      	ldr	r6, [r4, #8]
  40716a:	f023 0303 	bic.w	r3, r3, #3
  40716e:	4423      	add	r3, r4
  407170:	4628      	mov	r0, r5
  407172:	685a      	ldr	r2, [r3, #4]
  407174:	60f1      	str	r1, [r6, #12]
  407176:	f042 0201 	orr.w	r2, r2, #1
  40717a:	608e      	str	r6, [r1, #8]
  40717c:	605a      	str	r2, [r3, #4]
  40717e:	f000 fb5b 	bl	407838 <__malloc_unlock>
  407182:	3408      	adds	r4, #8
  407184:	4620      	mov	r0, r4
  407186:	b003      	add	sp, #12
  407188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40718c:	2400      	movs	r4, #0
  40718e:	230c      	movs	r3, #12
  407190:	4620      	mov	r0, r4
  407192:	602b      	str	r3, [r5, #0]
  407194:	b003      	add	sp, #12
  407196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40719a:	2040      	movs	r0, #64	; 0x40
  40719c:	f44f 7300 	mov.w	r3, #512	; 0x200
  4071a0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4071a4:	e74a      	b.n	40703c <_malloc_r+0x44>
  4071a6:	4423      	add	r3, r4
  4071a8:	68e1      	ldr	r1, [r4, #12]
  4071aa:	685a      	ldr	r2, [r3, #4]
  4071ac:	68a6      	ldr	r6, [r4, #8]
  4071ae:	f042 0201 	orr.w	r2, r2, #1
  4071b2:	60f1      	str	r1, [r6, #12]
  4071b4:	4628      	mov	r0, r5
  4071b6:	608e      	str	r6, [r1, #8]
  4071b8:	605a      	str	r2, [r3, #4]
  4071ba:	f000 fb3d 	bl	407838 <__malloc_unlock>
  4071be:	3408      	adds	r4, #8
  4071c0:	4620      	mov	r0, r4
  4071c2:	b003      	add	sp, #12
  4071c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071c8:	4423      	add	r3, r4
  4071ca:	4628      	mov	r0, r5
  4071cc:	685a      	ldr	r2, [r3, #4]
  4071ce:	f042 0201 	orr.w	r2, r2, #1
  4071d2:	605a      	str	r2, [r3, #4]
  4071d4:	f000 fb30 	bl	407838 <__malloc_unlock>
  4071d8:	3408      	adds	r4, #8
  4071da:	4620      	mov	r0, r4
  4071dc:	b003      	add	sp, #12
  4071de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071e2:	68bc      	ldr	r4, [r7, #8]
  4071e4:	6863      	ldr	r3, [r4, #4]
  4071e6:	f023 0803 	bic.w	r8, r3, #3
  4071ea:	45b0      	cmp	r8, r6
  4071ec:	d304      	bcc.n	4071f8 <_malloc_r+0x200>
  4071ee:	eba8 0306 	sub.w	r3, r8, r6
  4071f2:	2b0f      	cmp	r3, #15
  4071f4:	f300 8085 	bgt.w	407302 <_malloc_r+0x30a>
  4071f8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407354 <_malloc_r+0x35c>
  4071fc:	4b50      	ldr	r3, [pc, #320]	; (407340 <_malloc_r+0x348>)
  4071fe:	f8d9 2000 	ldr.w	r2, [r9]
  407202:	681b      	ldr	r3, [r3, #0]
  407204:	3201      	adds	r2, #1
  407206:	4433      	add	r3, r6
  407208:	eb04 0a08 	add.w	sl, r4, r8
  40720c:	f000 8155 	beq.w	4074ba <_malloc_r+0x4c2>
  407210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407214:	330f      	adds	r3, #15
  407216:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40721a:	f02b 0b0f 	bic.w	fp, fp, #15
  40721e:	4659      	mov	r1, fp
  407220:	4628      	mov	r0, r5
  407222:	f000 ffaf 	bl	408184 <_sbrk_r>
  407226:	1c41      	adds	r1, r0, #1
  407228:	4602      	mov	r2, r0
  40722a:	f000 80fc 	beq.w	407426 <_malloc_r+0x42e>
  40722e:	4582      	cmp	sl, r0
  407230:	f200 80f7 	bhi.w	407422 <_malloc_r+0x42a>
  407234:	4b43      	ldr	r3, [pc, #268]	; (407344 <_malloc_r+0x34c>)
  407236:	6819      	ldr	r1, [r3, #0]
  407238:	4459      	add	r1, fp
  40723a:	6019      	str	r1, [r3, #0]
  40723c:	f000 814d 	beq.w	4074da <_malloc_r+0x4e2>
  407240:	f8d9 0000 	ldr.w	r0, [r9]
  407244:	3001      	adds	r0, #1
  407246:	bf1b      	ittet	ne
  407248:	eba2 0a0a 	subne.w	sl, r2, sl
  40724c:	4451      	addne	r1, sl
  40724e:	f8c9 2000 	streq.w	r2, [r9]
  407252:	6019      	strne	r1, [r3, #0]
  407254:	f012 0107 	ands.w	r1, r2, #7
  407258:	f000 8115 	beq.w	407486 <_malloc_r+0x48e>
  40725c:	f1c1 0008 	rsb	r0, r1, #8
  407260:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407264:	4402      	add	r2, r0
  407266:	3108      	adds	r1, #8
  407268:	eb02 090b 	add.w	r9, r2, fp
  40726c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407270:	eba1 0909 	sub.w	r9, r1, r9
  407274:	4649      	mov	r1, r9
  407276:	4628      	mov	r0, r5
  407278:	9301      	str	r3, [sp, #4]
  40727a:	9200      	str	r2, [sp, #0]
  40727c:	f000 ff82 	bl	408184 <_sbrk_r>
  407280:	1c43      	adds	r3, r0, #1
  407282:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407286:	f000 8143 	beq.w	407510 <_malloc_r+0x518>
  40728a:	1a80      	subs	r0, r0, r2
  40728c:	4448      	add	r0, r9
  40728e:	f040 0001 	orr.w	r0, r0, #1
  407292:	6819      	ldr	r1, [r3, #0]
  407294:	60ba      	str	r2, [r7, #8]
  407296:	4449      	add	r1, r9
  407298:	42bc      	cmp	r4, r7
  40729a:	6050      	str	r0, [r2, #4]
  40729c:	6019      	str	r1, [r3, #0]
  40729e:	d017      	beq.n	4072d0 <_malloc_r+0x2d8>
  4072a0:	f1b8 0f0f 	cmp.w	r8, #15
  4072a4:	f240 80fb 	bls.w	40749e <_malloc_r+0x4a6>
  4072a8:	6860      	ldr	r0, [r4, #4]
  4072aa:	f1a8 020c 	sub.w	r2, r8, #12
  4072ae:	f022 0207 	bic.w	r2, r2, #7
  4072b2:	eb04 0e02 	add.w	lr, r4, r2
  4072b6:	f000 0001 	and.w	r0, r0, #1
  4072ba:	f04f 0c05 	mov.w	ip, #5
  4072be:	4310      	orrs	r0, r2
  4072c0:	2a0f      	cmp	r2, #15
  4072c2:	6060      	str	r0, [r4, #4]
  4072c4:	f8ce c004 	str.w	ip, [lr, #4]
  4072c8:	f8ce c008 	str.w	ip, [lr, #8]
  4072cc:	f200 8117 	bhi.w	4074fe <_malloc_r+0x506>
  4072d0:	4b1d      	ldr	r3, [pc, #116]	; (407348 <_malloc_r+0x350>)
  4072d2:	68bc      	ldr	r4, [r7, #8]
  4072d4:	681a      	ldr	r2, [r3, #0]
  4072d6:	4291      	cmp	r1, r2
  4072d8:	bf88      	it	hi
  4072da:	6019      	strhi	r1, [r3, #0]
  4072dc:	4b1b      	ldr	r3, [pc, #108]	; (40734c <_malloc_r+0x354>)
  4072de:	681a      	ldr	r2, [r3, #0]
  4072e0:	4291      	cmp	r1, r2
  4072e2:	6862      	ldr	r2, [r4, #4]
  4072e4:	bf88      	it	hi
  4072e6:	6019      	strhi	r1, [r3, #0]
  4072e8:	f022 0203 	bic.w	r2, r2, #3
  4072ec:	4296      	cmp	r6, r2
  4072ee:	eba2 0306 	sub.w	r3, r2, r6
  4072f2:	d801      	bhi.n	4072f8 <_malloc_r+0x300>
  4072f4:	2b0f      	cmp	r3, #15
  4072f6:	dc04      	bgt.n	407302 <_malloc_r+0x30a>
  4072f8:	4628      	mov	r0, r5
  4072fa:	f000 fa9d 	bl	407838 <__malloc_unlock>
  4072fe:	2400      	movs	r4, #0
  407300:	e740      	b.n	407184 <_malloc_r+0x18c>
  407302:	19a2      	adds	r2, r4, r6
  407304:	f043 0301 	orr.w	r3, r3, #1
  407308:	f046 0601 	orr.w	r6, r6, #1
  40730c:	6066      	str	r6, [r4, #4]
  40730e:	4628      	mov	r0, r5
  407310:	60ba      	str	r2, [r7, #8]
  407312:	6053      	str	r3, [r2, #4]
  407314:	f000 fa90 	bl	407838 <__malloc_unlock>
  407318:	3408      	adds	r4, #8
  40731a:	4620      	mov	r0, r4
  40731c:	b003      	add	sp, #12
  40731e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407322:	2b14      	cmp	r3, #20
  407324:	d971      	bls.n	40740a <_malloc_r+0x412>
  407326:	2b54      	cmp	r3, #84	; 0x54
  407328:	f200 80a3 	bhi.w	407472 <_malloc_r+0x47a>
  40732c:	0b33      	lsrs	r3, r6, #12
  40732e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407332:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407336:	00c3      	lsls	r3, r0, #3
  407338:	e680      	b.n	40703c <_malloc_r+0x44>
  40733a:	bf00      	nop
  40733c:	204005b0 	.word	0x204005b0
  407340:	20400aac 	.word	0x20400aac
  407344:	20400a7c 	.word	0x20400a7c
  407348:	20400aa4 	.word	0x20400aa4
  40734c:	20400aa8 	.word	0x20400aa8
  407350:	204005b8 	.word	0x204005b8
  407354:	204009b8 	.word	0x204009b8
  407358:	0a5a      	lsrs	r2, r3, #9
  40735a:	2a04      	cmp	r2, #4
  40735c:	d95b      	bls.n	407416 <_malloc_r+0x41e>
  40735e:	2a14      	cmp	r2, #20
  407360:	f200 80ae 	bhi.w	4074c0 <_malloc_r+0x4c8>
  407364:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407368:	00c9      	lsls	r1, r1, #3
  40736a:	325b      	adds	r2, #91	; 0x5b
  40736c:	eb07 0c01 	add.w	ip, r7, r1
  407370:	5879      	ldr	r1, [r7, r1]
  407372:	f1ac 0c08 	sub.w	ip, ip, #8
  407376:	458c      	cmp	ip, r1
  407378:	f000 8088 	beq.w	40748c <_malloc_r+0x494>
  40737c:	684a      	ldr	r2, [r1, #4]
  40737e:	f022 0203 	bic.w	r2, r2, #3
  407382:	4293      	cmp	r3, r2
  407384:	d273      	bcs.n	40746e <_malloc_r+0x476>
  407386:	6889      	ldr	r1, [r1, #8]
  407388:	458c      	cmp	ip, r1
  40738a:	d1f7      	bne.n	40737c <_malloc_r+0x384>
  40738c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407390:	687b      	ldr	r3, [r7, #4]
  407392:	60e2      	str	r2, [r4, #12]
  407394:	f8c4 c008 	str.w	ip, [r4, #8]
  407398:	6094      	str	r4, [r2, #8]
  40739a:	f8cc 400c 	str.w	r4, [ip, #12]
  40739e:	e68f      	b.n	4070c0 <_malloc_r+0xc8>
  4073a0:	19a1      	adds	r1, r4, r6
  4073a2:	f046 0c01 	orr.w	ip, r6, #1
  4073a6:	f042 0601 	orr.w	r6, r2, #1
  4073aa:	f8c4 c004 	str.w	ip, [r4, #4]
  4073ae:	4628      	mov	r0, r5
  4073b0:	6179      	str	r1, [r7, #20]
  4073b2:	6139      	str	r1, [r7, #16]
  4073b4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4073b8:	f8c1 e008 	str.w	lr, [r1, #8]
  4073bc:	604e      	str	r6, [r1, #4]
  4073be:	50e2      	str	r2, [r4, r3]
  4073c0:	f000 fa3a 	bl	407838 <__malloc_unlock>
  4073c4:	3408      	adds	r4, #8
  4073c6:	e6dd      	b.n	407184 <_malloc_r+0x18c>
  4073c8:	687b      	ldr	r3, [r7, #4]
  4073ca:	e679      	b.n	4070c0 <_malloc_r+0xc8>
  4073cc:	f108 0801 	add.w	r8, r8, #1
  4073d0:	f018 0f03 	tst.w	r8, #3
  4073d4:	f10c 0c08 	add.w	ip, ip, #8
  4073d8:	f47f ae85 	bne.w	4070e6 <_malloc_r+0xee>
  4073dc:	e02d      	b.n	40743a <_malloc_r+0x442>
  4073de:	68dc      	ldr	r4, [r3, #12]
  4073e0:	42a3      	cmp	r3, r4
  4073e2:	bf08      	it	eq
  4073e4:	3002      	addeq	r0, #2
  4073e6:	f43f ae3e 	beq.w	407066 <_malloc_r+0x6e>
  4073ea:	e6bb      	b.n	407164 <_malloc_r+0x16c>
  4073ec:	4419      	add	r1, r3
  4073ee:	461c      	mov	r4, r3
  4073f0:	684a      	ldr	r2, [r1, #4]
  4073f2:	68db      	ldr	r3, [r3, #12]
  4073f4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4073f8:	f042 0201 	orr.w	r2, r2, #1
  4073fc:	604a      	str	r2, [r1, #4]
  4073fe:	4628      	mov	r0, r5
  407400:	60f3      	str	r3, [r6, #12]
  407402:	609e      	str	r6, [r3, #8]
  407404:	f000 fa18 	bl	407838 <__malloc_unlock>
  407408:	e6bc      	b.n	407184 <_malloc_r+0x18c>
  40740a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40740e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407412:	00c3      	lsls	r3, r0, #3
  407414:	e612      	b.n	40703c <_malloc_r+0x44>
  407416:	099a      	lsrs	r2, r3, #6
  407418:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40741c:	00c9      	lsls	r1, r1, #3
  40741e:	3238      	adds	r2, #56	; 0x38
  407420:	e7a4      	b.n	40736c <_malloc_r+0x374>
  407422:	42bc      	cmp	r4, r7
  407424:	d054      	beq.n	4074d0 <_malloc_r+0x4d8>
  407426:	68bc      	ldr	r4, [r7, #8]
  407428:	6862      	ldr	r2, [r4, #4]
  40742a:	f022 0203 	bic.w	r2, r2, #3
  40742e:	e75d      	b.n	4072ec <_malloc_r+0x2f4>
  407430:	f859 3908 	ldr.w	r3, [r9], #-8
  407434:	4599      	cmp	r9, r3
  407436:	f040 8086 	bne.w	407546 <_malloc_r+0x54e>
  40743a:	f010 0f03 	tst.w	r0, #3
  40743e:	f100 30ff 	add.w	r0, r0, #4294967295
  407442:	d1f5      	bne.n	407430 <_malloc_r+0x438>
  407444:	687b      	ldr	r3, [r7, #4]
  407446:	ea23 0304 	bic.w	r3, r3, r4
  40744a:	607b      	str	r3, [r7, #4]
  40744c:	0064      	lsls	r4, r4, #1
  40744e:	429c      	cmp	r4, r3
  407450:	f63f aec7 	bhi.w	4071e2 <_malloc_r+0x1ea>
  407454:	2c00      	cmp	r4, #0
  407456:	f43f aec4 	beq.w	4071e2 <_malloc_r+0x1ea>
  40745a:	421c      	tst	r4, r3
  40745c:	4640      	mov	r0, r8
  40745e:	f47f ae3e 	bne.w	4070de <_malloc_r+0xe6>
  407462:	0064      	lsls	r4, r4, #1
  407464:	421c      	tst	r4, r3
  407466:	f100 0004 	add.w	r0, r0, #4
  40746a:	d0fa      	beq.n	407462 <_malloc_r+0x46a>
  40746c:	e637      	b.n	4070de <_malloc_r+0xe6>
  40746e:	468c      	mov	ip, r1
  407470:	e78c      	b.n	40738c <_malloc_r+0x394>
  407472:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407476:	d815      	bhi.n	4074a4 <_malloc_r+0x4ac>
  407478:	0bf3      	lsrs	r3, r6, #15
  40747a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40747e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407482:	00c3      	lsls	r3, r0, #3
  407484:	e5da      	b.n	40703c <_malloc_r+0x44>
  407486:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40748a:	e6ed      	b.n	407268 <_malloc_r+0x270>
  40748c:	687b      	ldr	r3, [r7, #4]
  40748e:	1092      	asrs	r2, r2, #2
  407490:	2101      	movs	r1, #1
  407492:	fa01 f202 	lsl.w	r2, r1, r2
  407496:	4313      	orrs	r3, r2
  407498:	607b      	str	r3, [r7, #4]
  40749a:	4662      	mov	r2, ip
  40749c:	e779      	b.n	407392 <_malloc_r+0x39a>
  40749e:	2301      	movs	r3, #1
  4074a0:	6053      	str	r3, [r2, #4]
  4074a2:	e729      	b.n	4072f8 <_malloc_r+0x300>
  4074a4:	f240 5254 	movw	r2, #1364	; 0x554
  4074a8:	4293      	cmp	r3, r2
  4074aa:	d822      	bhi.n	4074f2 <_malloc_r+0x4fa>
  4074ac:	0cb3      	lsrs	r3, r6, #18
  4074ae:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4074b2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4074b6:	00c3      	lsls	r3, r0, #3
  4074b8:	e5c0      	b.n	40703c <_malloc_r+0x44>
  4074ba:	f103 0b10 	add.w	fp, r3, #16
  4074be:	e6ae      	b.n	40721e <_malloc_r+0x226>
  4074c0:	2a54      	cmp	r2, #84	; 0x54
  4074c2:	d829      	bhi.n	407518 <_malloc_r+0x520>
  4074c4:	0b1a      	lsrs	r2, r3, #12
  4074c6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4074ca:	00c9      	lsls	r1, r1, #3
  4074cc:	326e      	adds	r2, #110	; 0x6e
  4074ce:	e74d      	b.n	40736c <_malloc_r+0x374>
  4074d0:	4b20      	ldr	r3, [pc, #128]	; (407554 <_malloc_r+0x55c>)
  4074d2:	6819      	ldr	r1, [r3, #0]
  4074d4:	4459      	add	r1, fp
  4074d6:	6019      	str	r1, [r3, #0]
  4074d8:	e6b2      	b.n	407240 <_malloc_r+0x248>
  4074da:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4074de:	2800      	cmp	r0, #0
  4074e0:	f47f aeae 	bne.w	407240 <_malloc_r+0x248>
  4074e4:	eb08 030b 	add.w	r3, r8, fp
  4074e8:	68ba      	ldr	r2, [r7, #8]
  4074ea:	f043 0301 	orr.w	r3, r3, #1
  4074ee:	6053      	str	r3, [r2, #4]
  4074f0:	e6ee      	b.n	4072d0 <_malloc_r+0x2d8>
  4074f2:	207f      	movs	r0, #127	; 0x7f
  4074f4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4074f8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4074fc:	e59e      	b.n	40703c <_malloc_r+0x44>
  4074fe:	f104 0108 	add.w	r1, r4, #8
  407502:	4628      	mov	r0, r5
  407504:	9300      	str	r3, [sp, #0]
  407506:	f7ff fa53 	bl	4069b0 <_free_r>
  40750a:	9b00      	ldr	r3, [sp, #0]
  40750c:	6819      	ldr	r1, [r3, #0]
  40750e:	e6df      	b.n	4072d0 <_malloc_r+0x2d8>
  407510:	2001      	movs	r0, #1
  407512:	f04f 0900 	mov.w	r9, #0
  407516:	e6bc      	b.n	407292 <_malloc_r+0x29a>
  407518:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40751c:	d805      	bhi.n	40752a <_malloc_r+0x532>
  40751e:	0bda      	lsrs	r2, r3, #15
  407520:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407524:	00c9      	lsls	r1, r1, #3
  407526:	3277      	adds	r2, #119	; 0x77
  407528:	e720      	b.n	40736c <_malloc_r+0x374>
  40752a:	f240 5154 	movw	r1, #1364	; 0x554
  40752e:	428a      	cmp	r2, r1
  407530:	d805      	bhi.n	40753e <_malloc_r+0x546>
  407532:	0c9a      	lsrs	r2, r3, #18
  407534:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407538:	00c9      	lsls	r1, r1, #3
  40753a:	327c      	adds	r2, #124	; 0x7c
  40753c:	e716      	b.n	40736c <_malloc_r+0x374>
  40753e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407542:	227e      	movs	r2, #126	; 0x7e
  407544:	e712      	b.n	40736c <_malloc_r+0x374>
  407546:	687b      	ldr	r3, [r7, #4]
  407548:	e780      	b.n	40744c <_malloc_r+0x454>
  40754a:	08f0      	lsrs	r0, r6, #3
  40754c:	f106 0308 	add.w	r3, r6, #8
  407550:	e600      	b.n	407154 <_malloc_r+0x15c>
  407552:	bf00      	nop
  407554:	20400a7c 	.word	0x20400a7c

00407558 <__ascii_mbtowc>:
  407558:	b082      	sub	sp, #8
  40755a:	b149      	cbz	r1, 407570 <__ascii_mbtowc+0x18>
  40755c:	b15a      	cbz	r2, 407576 <__ascii_mbtowc+0x1e>
  40755e:	b16b      	cbz	r3, 40757c <__ascii_mbtowc+0x24>
  407560:	7813      	ldrb	r3, [r2, #0]
  407562:	600b      	str	r3, [r1, #0]
  407564:	7812      	ldrb	r2, [r2, #0]
  407566:	1c10      	adds	r0, r2, #0
  407568:	bf18      	it	ne
  40756a:	2001      	movne	r0, #1
  40756c:	b002      	add	sp, #8
  40756e:	4770      	bx	lr
  407570:	a901      	add	r1, sp, #4
  407572:	2a00      	cmp	r2, #0
  407574:	d1f3      	bne.n	40755e <__ascii_mbtowc+0x6>
  407576:	4610      	mov	r0, r2
  407578:	b002      	add	sp, #8
  40757a:	4770      	bx	lr
  40757c:	f06f 0001 	mvn.w	r0, #1
  407580:	e7f4      	b.n	40756c <__ascii_mbtowc+0x14>
  407582:	bf00      	nop
	...

00407590 <memchr>:
  407590:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407594:	2a10      	cmp	r2, #16
  407596:	db2b      	blt.n	4075f0 <memchr+0x60>
  407598:	f010 0f07 	tst.w	r0, #7
  40759c:	d008      	beq.n	4075b0 <memchr+0x20>
  40759e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4075a2:	3a01      	subs	r2, #1
  4075a4:	428b      	cmp	r3, r1
  4075a6:	d02d      	beq.n	407604 <memchr+0x74>
  4075a8:	f010 0f07 	tst.w	r0, #7
  4075ac:	b342      	cbz	r2, 407600 <memchr+0x70>
  4075ae:	d1f6      	bne.n	40759e <memchr+0xe>
  4075b0:	b4f0      	push	{r4, r5, r6, r7}
  4075b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4075b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4075ba:	f022 0407 	bic.w	r4, r2, #7
  4075be:	f07f 0700 	mvns.w	r7, #0
  4075c2:	2300      	movs	r3, #0
  4075c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4075c8:	3c08      	subs	r4, #8
  4075ca:	ea85 0501 	eor.w	r5, r5, r1
  4075ce:	ea86 0601 	eor.w	r6, r6, r1
  4075d2:	fa85 f547 	uadd8	r5, r5, r7
  4075d6:	faa3 f587 	sel	r5, r3, r7
  4075da:	fa86 f647 	uadd8	r6, r6, r7
  4075de:	faa5 f687 	sel	r6, r5, r7
  4075e2:	b98e      	cbnz	r6, 407608 <memchr+0x78>
  4075e4:	d1ee      	bne.n	4075c4 <memchr+0x34>
  4075e6:	bcf0      	pop	{r4, r5, r6, r7}
  4075e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4075ec:	f002 0207 	and.w	r2, r2, #7
  4075f0:	b132      	cbz	r2, 407600 <memchr+0x70>
  4075f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4075f6:	3a01      	subs	r2, #1
  4075f8:	ea83 0301 	eor.w	r3, r3, r1
  4075fc:	b113      	cbz	r3, 407604 <memchr+0x74>
  4075fe:	d1f8      	bne.n	4075f2 <memchr+0x62>
  407600:	2000      	movs	r0, #0
  407602:	4770      	bx	lr
  407604:	3801      	subs	r0, #1
  407606:	4770      	bx	lr
  407608:	2d00      	cmp	r5, #0
  40760a:	bf06      	itte	eq
  40760c:	4635      	moveq	r5, r6
  40760e:	3803      	subeq	r0, #3
  407610:	3807      	subne	r0, #7
  407612:	f015 0f01 	tst.w	r5, #1
  407616:	d107      	bne.n	407628 <memchr+0x98>
  407618:	3001      	adds	r0, #1
  40761a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40761e:	bf02      	ittt	eq
  407620:	3001      	addeq	r0, #1
  407622:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407626:	3001      	addeq	r0, #1
  407628:	bcf0      	pop	{r4, r5, r6, r7}
  40762a:	3801      	subs	r0, #1
  40762c:	4770      	bx	lr
  40762e:	bf00      	nop

00407630 <memcpy>:
  407630:	4684      	mov	ip, r0
  407632:	ea41 0300 	orr.w	r3, r1, r0
  407636:	f013 0303 	ands.w	r3, r3, #3
  40763a:	d16d      	bne.n	407718 <memcpy+0xe8>
  40763c:	3a40      	subs	r2, #64	; 0x40
  40763e:	d341      	bcc.n	4076c4 <memcpy+0x94>
  407640:	f851 3b04 	ldr.w	r3, [r1], #4
  407644:	f840 3b04 	str.w	r3, [r0], #4
  407648:	f851 3b04 	ldr.w	r3, [r1], #4
  40764c:	f840 3b04 	str.w	r3, [r0], #4
  407650:	f851 3b04 	ldr.w	r3, [r1], #4
  407654:	f840 3b04 	str.w	r3, [r0], #4
  407658:	f851 3b04 	ldr.w	r3, [r1], #4
  40765c:	f840 3b04 	str.w	r3, [r0], #4
  407660:	f851 3b04 	ldr.w	r3, [r1], #4
  407664:	f840 3b04 	str.w	r3, [r0], #4
  407668:	f851 3b04 	ldr.w	r3, [r1], #4
  40766c:	f840 3b04 	str.w	r3, [r0], #4
  407670:	f851 3b04 	ldr.w	r3, [r1], #4
  407674:	f840 3b04 	str.w	r3, [r0], #4
  407678:	f851 3b04 	ldr.w	r3, [r1], #4
  40767c:	f840 3b04 	str.w	r3, [r0], #4
  407680:	f851 3b04 	ldr.w	r3, [r1], #4
  407684:	f840 3b04 	str.w	r3, [r0], #4
  407688:	f851 3b04 	ldr.w	r3, [r1], #4
  40768c:	f840 3b04 	str.w	r3, [r0], #4
  407690:	f851 3b04 	ldr.w	r3, [r1], #4
  407694:	f840 3b04 	str.w	r3, [r0], #4
  407698:	f851 3b04 	ldr.w	r3, [r1], #4
  40769c:	f840 3b04 	str.w	r3, [r0], #4
  4076a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076a4:	f840 3b04 	str.w	r3, [r0], #4
  4076a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4076ac:	f840 3b04 	str.w	r3, [r0], #4
  4076b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076b4:	f840 3b04 	str.w	r3, [r0], #4
  4076b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4076bc:	f840 3b04 	str.w	r3, [r0], #4
  4076c0:	3a40      	subs	r2, #64	; 0x40
  4076c2:	d2bd      	bcs.n	407640 <memcpy+0x10>
  4076c4:	3230      	adds	r2, #48	; 0x30
  4076c6:	d311      	bcc.n	4076ec <memcpy+0xbc>
  4076c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4076cc:	f840 3b04 	str.w	r3, [r0], #4
  4076d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076d4:	f840 3b04 	str.w	r3, [r0], #4
  4076d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4076dc:	f840 3b04 	str.w	r3, [r0], #4
  4076e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076e4:	f840 3b04 	str.w	r3, [r0], #4
  4076e8:	3a10      	subs	r2, #16
  4076ea:	d2ed      	bcs.n	4076c8 <memcpy+0x98>
  4076ec:	320c      	adds	r2, #12
  4076ee:	d305      	bcc.n	4076fc <memcpy+0xcc>
  4076f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076f4:	f840 3b04 	str.w	r3, [r0], #4
  4076f8:	3a04      	subs	r2, #4
  4076fa:	d2f9      	bcs.n	4076f0 <memcpy+0xc0>
  4076fc:	3204      	adds	r2, #4
  4076fe:	d008      	beq.n	407712 <memcpy+0xe2>
  407700:	07d2      	lsls	r2, r2, #31
  407702:	bf1c      	itt	ne
  407704:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407708:	f800 3b01 	strbne.w	r3, [r0], #1
  40770c:	d301      	bcc.n	407712 <memcpy+0xe2>
  40770e:	880b      	ldrh	r3, [r1, #0]
  407710:	8003      	strh	r3, [r0, #0]
  407712:	4660      	mov	r0, ip
  407714:	4770      	bx	lr
  407716:	bf00      	nop
  407718:	2a08      	cmp	r2, #8
  40771a:	d313      	bcc.n	407744 <memcpy+0x114>
  40771c:	078b      	lsls	r3, r1, #30
  40771e:	d08d      	beq.n	40763c <memcpy+0xc>
  407720:	f010 0303 	ands.w	r3, r0, #3
  407724:	d08a      	beq.n	40763c <memcpy+0xc>
  407726:	f1c3 0304 	rsb	r3, r3, #4
  40772a:	1ad2      	subs	r2, r2, r3
  40772c:	07db      	lsls	r3, r3, #31
  40772e:	bf1c      	itt	ne
  407730:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407734:	f800 3b01 	strbne.w	r3, [r0], #1
  407738:	d380      	bcc.n	40763c <memcpy+0xc>
  40773a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40773e:	f820 3b02 	strh.w	r3, [r0], #2
  407742:	e77b      	b.n	40763c <memcpy+0xc>
  407744:	3a04      	subs	r2, #4
  407746:	d3d9      	bcc.n	4076fc <memcpy+0xcc>
  407748:	3a01      	subs	r2, #1
  40774a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40774e:	f800 3b01 	strb.w	r3, [r0], #1
  407752:	d2f9      	bcs.n	407748 <memcpy+0x118>
  407754:	780b      	ldrb	r3, [r1, #0]
  407756:	7003      	strb	r3, [r0, #0]
  407758:	784b      	ldrb	r3, [r1, #1]
  40775a:	7043      	strb	r3, [r0, #1]
  40775c:	788b      	ldrb	r3, [r1, #2]
  40775e:	7083      	strb	r3, [r0, #2]
  407760:	4660      	mov	r0, ip
  407762:	4770      	bx	lr

00407764 <memmove>:
  407764:	4288      	cmp	r0, r1
  407766:	b5f0      	push	{r4, r5, r6, r7, lr}
  407768:	d90d      	bls.n	407786 <memmove+0x22>
  40776a:	188b      	adds	r3, r1, r2
  40776c:	4298      	cmp	r0, r3
  40776e:	d20a      	bcs.n	407786 <memmove+0x22>
  407770:	1884      	adds	r4, r0, r2
  407772:	2a00      	cmp	r2, #0
  407774:	d051      	beq.n	40781a <memmove+0xb6>
  407776:	4622      	mov	r2, r4
  407778:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40777c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407780:	4299      	cmp	r1, r3
  407782:	d1f9      	bne.n	407778 <memmove+0x14>
  407784:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407786:	2a0f      	cmp	r2, #15
  407788:	d948      	bls.n	40781c <memmove+0xb8>
  40778a:	ea41 0300 	orr.w	r3, r1, r0
  40778e:	079b      	lsls	r3, r3, #30
  407790:	d146      	bne.n	407820 <memmove+0xbc>
  407792:	f100 0410 	add.w	r4, r0, #16
  407796:	f101 0310 	add.w	r3, r1, #16
  40779a:	4615      	mov	r5, r2
  40779c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4077a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4077a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4077a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4077ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4077b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4077b4:	3d10      	subs	r5, #16
  4077b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4077ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4077be:	2d0f      	cmp	r5, #15
  4077c0:	f103 0310 	add.w	r3, r3, #16
  4077c4:	f104 0410 	add.w	r4, r4, #16
  4077c8:	d8e8      	bhi.n	40779c <memmove+0x38>
  4077ca:	f1a2 0310 	sub.w	r3, r2, #16
  4077ce:	f023 030f 	bic.w	r3, r3, #15
  4077d2:	f002 0e0f 	and.w	lr, r2, #15
  4077d6:	3310      	adds	r3, #16
  4077d8:	f1be 0f03 	cmp.w	lr, #3
  4077dc:	4419      	add	r1, r3
  4077de:	4403      	add	r3, r0
  4077e0:	d921      	bls.n	407826 <memmove+0xc2>
  4077e2:	1f1e      	subs	r6, r3, #4
  4077e4:	460d      	mov	r5, r1
  4077e6:	4674      	mov	r4, lr
  4077e8:	3c04      	subs	r4, #4
  4077ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4077ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4077f2:	2c03      	cmp	r4, #3
  4077f4:	d8f8      	bhi.n	4077e8 <memmove+0x84>
  4077f6:	f1ae 0404 	sub.w	r4, lr, #4
  4077fa:	f024 0403 	bic.w	r4, r4, #3
  4077fe:	3404      	adds	r4, #4
  407800:	4421      	add	r1, r4
  407802:	4423      	add	r3, r4
  407804:	f002 0203 	and.w	r2, r2, #3
  407808:	b162      	cbz	r2, 407824 <memmove+0xc0>
  40780a:	3b01      	subs	r3, #1
  40780c:	440a      	add	r2, r1
  40780e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407812:	f803 4f01 	strb.w	r4, [r3, #1]!
  407816:	428a      	cmp	r2, r1
  407818:	d1f9      	bne.n	40780e <memmove+0xaa>
  40781a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40781c:	4603      	mov	r3, r0
  40781e:	e7f3      	b.n	407808 <memmove+0xa4>
  407820:	4603      	mov	r3, r0
  407822:	e7f2      	b.n	40780a <memmove+0xa6>
  407824:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407826:	4672      	mov	r2, lr
  407828:	e7ee      	b.n	407808 <memmove+0xa4>
  40782a:	bf00      	nop

0040782c <__malloc_lock>:
  40782c:	4801      	ldr	r0, [pc, #4]	; (407834 <__malloc_lock+0x8>)
  40782e:	f7ff bb67 	b.w	406f00 <__retarget_lock_acquire_recursive>
  407832:	bf00      	nop
  407834:	20400bd8 	.word	0x20400bd8

00407838 <__malloc_unlock>:
  407838:	4801      	ldr	r0, [pc, #4]	; (407840 <__malloc_unlock+0x8>)
  40783a:	f7ff bb63 	b.w	406f04 <__retarget_lock_release_recursive>
  40783e:	bf00      	nop
  407840:	20400bd8 	.word	0x20400bd8

00407844 <_Balloc>:
  407844:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407846:	b570      	push	{r4, r5, r6, lr}
  407848:	4605      	mov	r5, r0
  40784a:	460c      	mov	r4, r1
  40784c:	b14b      	cbz	r3, 407862 <_Balloc+0x1e>
  40784e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407852:	b180      	cbz	r0, 407876 <_Balloc+0x32>
  407854:	6802      	ldr	r2, [r0, #0]
  407856:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40785a:	2300      	movs	r3, #0
  40785c:	6103      	str	r3, [r0, #16]
  40785e:	60c3      	str	r3, [r0, #12]
  407860:	bd70      	pop	{r4, r5, r6, pc}
  407862:	2221      	movs	r2, #33	; 0x21
  407864:	2104      	movs	r1, #4
  407866:	f000 fe69 	bl	40853c <_calloc_r>
  40786a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40786c:	4603      	mov	r3, r0
  40786e:	2800      	cmp	r0, #0
  407870:	d1ed      	bne.n	40784e <_Balloc+0xa>
  407872:	2000      	movs	r0, #0
  407874:	bd70      	pop	{r4, r5, r6, pc}
  407876:	2101      	movs	r1, #1
  407878:	fa01 f604 	lsl.w	r6, r1, r4
  40787c:	1d72      	adds	r2, r6, #5
  40787e:	4628      	mov	r0, r5
  407880:	0092      	lsls	r2, r2, #2
  407882:	f000 fe5b 	bl	40853c <_calloc_r>
  407886:	2800      	cmp	r0, #0
  407888:	d0f3      	beq.n	407872 <_Balloc+0x2e>
  40788a:	6044      	str	r4, [r0, #4]
  40788c:	6086      	str	r6, [r0, #8]
  40788e:	e7e4      	b.n	40785a <_Balloc+0x16>

00407890 <_Bfree>:
  407890:	b131      	cbz	r1, 4078a0 <_Bfree+0x10>
  407892:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407894:	684a      	ldr	r2, [r1, #4]
  407896:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40789a:	6008      	str	r0, [r1, #0]
  40789c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4078a0:	4770      	bx	lr
  4078a2:	bf00      	nop

004078a4 <__multadd>:
  4078a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4078a6:	690c      	ldr	r4, [r1, #16]
  4078a8:	b083      	sub	sp, #12
  4078aa:	460d      	mov	r5, r1
  4078ac:	4606      	mov	r6, r0
  4078ae:	f101 0e14 	add.w	lr, r1, #20
  4078b2:	2700      	movs	r7, #0
  4078b4:	f8de 0000 	ldr.w	r0, [lr]
  4078b8:	b281      	uxth	r1, r0
  4078ba:	fb02 3301 	mla	r3, r2, r1, r3
  4078be:	0c01      	lsrs	r1, r0, #16
  4078c0:	0c18      	lsrs	r0, r3, #16
  4078c2:	fb02 0101 	mla	r1, r2, r1, r0
  4078c6:	b29b      	uxth	r3, r3
  4078c8:	3701      	adds	r7, #1
  4078ca:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4078ce:	42bc      	cmp	r4, r7
  4078d0:	f84e 3b04 	str.w	r3, [lr], #4
  4078d4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4078d8:	dcec      	bgt.n	4078b4 <__multadd+0x10>
  4078da:	b13b      	cbz	r3, 4078ec <__multadd+0x48>
  4078dc:	68aa      	ldr	r2, [r5, #8]
  4078de:	4294      	cmp	r4, r2
  4078e0:	da07      	bge.n	4078f2 <__multadd+0x4e>
  4078e2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4078e6:	3401      	adds	r4, #1
  4078e8:	6153      	str	r3, [r2, #20]
  4078ea:	612c      	str	r4, [r5, #16]
  4078ec:	4628      	mov	r0, r5
  4078ee:	b003      	add	sp, #12
  4078f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4078f2:	6869      	ldr	r1, [r5, #4]
  4078f4:	9301      	str	r3, [sp, #4]
  4078f6:	3101      	adds	r1, #1
  4078f8:	4630      	mov	r0, r6
  4078fa:	f7ff ffa3 	bl	407844 <_Balloc>
  4078fe:	692a      	ldr	r2, [r5, #16]
  407900:	3202      	adds	r2, #2
  407902:	f105 010c 	add.w	r1, r5, #12
  407906:	4607      	mov	r7, r0
  407908:	0092      	lsls	r2, r2, #2
  40790a:	300c      	adds	r0, #12
  40790c:	f7ff fe90 	bl	407630 <memcpy>
  407910:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407912:	6869      	ldr	r1, [r5, #4]
  407914:	9b01      	ldr	r3, [sp, #4]
  407916:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40791a:	6028      	str	r0, [r5, #0]
  40791c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407920:	463d      	mov	r5, r7
  407922:	e7de      	b.n	4078e2 <__multadd+0x3e>

00407924 <__hi0bits>:
  407924:	0c02      	lsrs	r2, r0, #16
  407926:	0412      	lsls	r2, r2, #16
  407928:	4603      	mov	r3, r0
  40792a:	b9b2      	cbnz	r2, 40795a <__hi0bits+0x36>
  40792c:	0403      	lsls	r3, r0, #16
  40792e:	2010      	movs	r0, #16
  407930:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407934:	bf04      	itt	eq
  407936:	021b      	lsleq	r3, r3, #8
  407938:	3008      	addeq	r0, #8
  40793a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40793e:	bf04      	itt	eq
  407940:	011b      	lsleq	r3, r3, #4
  407942:	3004      	addeq	r0, #4
  407944:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407948:	bf04      	itt	eq
  40794a:	009b      	lsleq	r3, r3, #2
  40794c:	3002      	addeq	r0, #2
  40794e:	2b00      	cmp	r3, #0
  407950:	db02      	blt.n	407958 <__hi0bits+0x34>
  407952:	005b      	lsls	r3, r3, #1
  407954:	d403      	bmi.n	40795e <__hi0bits+0x3a>
  407956:	2020      	movs	r0, #32
  407958:	4770      	bx	lr
  40795a:	2000      	movs	r0, #0
  40795c:	e7e8      	b.n	407930 <__hi0bits+0xc>
  40795e:	3001      	adds	r0, #1
  407960:	4770      	bx	lr
  407962:	bf00      	nop

00407964 <__lo0bits>:
  407964:	6803      	ldr	r3, [r0, #0]
  407966:	f013 0207 	ands.w	r2, r3, #7
  40796a:	4601      	mov	r1, r0
  40796c:	d007      	beq.n	40797e <__lo0bits+0x1a>
  40796e:	07da      	lsls	r2, r3, #31
  407970:	d421      	bmi.n	4079b6 <__lo0bits+0x52>
  407972:	0798      	lsls	r0, r3, #30
  407974:	d421      	bmi.n	4079ba <__lo0bits+0x56>
  407976:	089b      	lsrs	r3, r3, #2
  407978:	600b      	str	r3, [r1, #0]
  40797a:	2002      	movs	r0, #2
  40797c:	4770      	bx	lr
  40797e:	b298      	uxth	r0, r3
  407980:	b198      	cbz	r0, 4079aa <__lo0bits+0x46>
  407982:	4610      	mov	r0, r2
  407984:	f013 0fff 	tst.w	r3, #255	; 0xff
  407988:	bf04      	itt	eq
  40798a:	0a1b      	lsreq	r3, r3, #8
  40798c:	3008      	addeq	r0, #8
  40798e:	071a      	lsls	r2, r3, #28
  407990:	bf04      	itt	eq
  407992:	091b      	lsreq	r3, r3, #4
  407994:	3004      	addeq	r0, #4
  407996:	079a      	lsls	r2, r3, #30
  407998:	bf04      	itt	eq
  40799a:	089b      	lsreq	r3, r3, #2
  40799c:	3002      	addeq	r0, #2
  40799e:	07da      	lsls	r2, r3, #31
  4079a0:	d407      	bmi.n	4079b2 <__lo0bits+0x4e>
  4079a2:	085b      	lsrs	r3, r3, #1
  4079a4:	d104      	bne.n	4079b0 <__lo0bits+0x4c>
  4079a6:	2020      	movs	r0, #32
  4079a8:	4770      	bx	lr
  4079aa:	0c1b      	lsrs	r3, r3, #16
  4079ac:	2010      	movs	r0, #16
  4079ae:	e7e9      	b.n	407984 <__lo0bits+0x20>
  4079b0:	3001      	adds	r0, #1
  4079b2:	600b      	str	r3, [r1, #0]
  4079b4:	4770      	bx	lr
  4079b6:	2000      	movs	r0, #0
  4079b8:	4770      	bx	lr
  4079ba:	085b      	lsrs	r3, r3, #1
  4079bc:	600b      	str	r3, [r1, #0]
  4079be:	2001      	movs	r0, #1
  4079c0:	4770      	bx	lr
  4079c2:	bf00      	nop

004079c4 <__i2b>:
  4079c4:	b510      	push	{r4, lr}
  4079c6:	460c      	mov	r4, r1
  4079c8:	2101      	movs	r1, #1
  4079ca:	f7ff ff3b 	bl	407844 <_Balloc>
  4079ce:	2201      	movs	r2, #1
  4079d0:	6144      	str	r4, [r0, #20]
  4079d2:	6102      	str	r2, [r0, #16]
  4079d4:	bd10      	pop	{r4, pc}
  4079d6:	bf00      	nop

004079d8 <__multiply>:
  4079d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079dc:	690c      	ldr	r4, [r1, #16]
  4079de:	6915      	ldr	r5, [r2, #16]
  4079e0:	42ac      	cmp	r4, r5
  4079e2:	b083      	sub	sp, #12
  4079e4:	468b      	mov	fp, r1
  4079e6:	4616      	mov	r6, r2
  4079e8:	da04      	bge.n	4079f4 <__multiply+0x1c>
  4079ea:	4622      	mov	r2, r4
  4079ec:	46b3      	mov	fp, r6
  4079ee:	462c      	mov	r4, r5
  4079f0:	460e      	mov	r6, r1
  4079f2:	4615      	mov	r5, r2
  4079f4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4079f8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4079fc:	eb04 0805 	add.w	r8, r4, r5
  407a00:	4598      	cmp	r8, r3
  407a02:	bfc8      	it	gt
  407a04:	3101      	addgt	r1, #1
  407a06:	f7ff ff1d 	bl	407844 <_Balloc>
  407a0a:	f100 0914 	add.w	r9, r0, #20
  407a0e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407a12:	45d1      	cmp	r9, sl
  407a14:	9000      	str	r0, [sp, #0]
  407a16:	d205      	bcs.n	407a24 <__multiply+0x4c>
  407a18:	464b      	mov	r3, r9
  407a1a:	2100      	movs	r1, #0
  407a1c:	f843 1b04 	str.w	r1, [r3], #4
  407a20:	459a      	cmp	sl, r3
  407a22:	d8fb      	bhi.n	407a1c <__multiply+0x44>
  407a24:	f106 0c14 	add.w	ip, r6, #20
  407a28:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407a2c:	f10b 0b14 	add.w	fp, fp, #20
  407a30:	459c      	cmp	ip, r3
  407a32:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407a36:	d24c      	bcs.n	407ad2 <__multiply+0xfa>
  407a38:	f8cd a004 	str.w	sl, [sp, #4]
  407a3c:	469a      	mov	sl, r3
  407a3e:	f8dc 5000 	ldr.w	r5, [ip]
  407a42:	b2af      	uxth	r7, r5
  407a44:	b1ef      	cbz	r7, 407a82 <__multiply+0xaa>
  407a46:	2100      	movs	r1, #0
  407a48:	464d      	mov	r5, r9
  407a4a:	465e      	mov	r6, fp
  407a4c:	460c      	mov	r4, r1
  407a4e:	f856 2b04 	ldr.w	r2, [r6], #4
  407a52:	6828      	ldr	r0, [r5, #0]
  407a54:	b293      	uxth	r3, r2
  407a56:	b281      	uxth	r1, r0
  407a58:	fb07 1303 	mla	r3, r7, r3, r1
  407a5c:	0c12      	lsrs	r2, r2, #16
  407a5e:	0c01      	lsrs	r1, r0, #16
  407a60:	4423      	add	r3, r4
  407a62:	fb07 1102 	mla	r1, r7, r2, r1
  407a66:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407a6a:	b29b      	uxth	r3, r3
  407a6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407a70:	45b6      	cmp	lr, r6
  407a72:	f845 3b04 	str.w	r3, [r5], #4
  407a76:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407a7a:	d8e8      	bhi.n	407a4e <__multiply+0x76>
  407a7c:	602c      	str	r4, [r5, #0]
  407a7e:	f8dc 5000 	ldr.w	r5, [ip]
  407a82:	0c2d      	lsrs	r5, r5, #16
  407a84:	d01d      	beq.n	407ac2 <__multiply+0xea>
  407a86:	f8d9 3000 	ldr.w	r3, [r9]
  407a8a:	4648      	mov	r0, r9
  407a8c:	461c      	mov	r4, r3
  407a8e:	4659      	mov	r1, fp
  407a90:	2200      	movs	r2, #0
  407a92:	880e      	ldrh	r6, [r1, #0]
  407a94:	0c24      	lsrs	r4, r4, #16
  407a96:	fb05 4406 	mla	r4, r5, r6, r4
  407a9a:	4422      	add	r2, r4
  407a9c:	b29b      	uxth	r3, r3
  407a9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407aa2:	f840 3b04 	str.w	r3, [r0], #4
  407aa6:	f851 3b04 	ldr.w	r3, [r1], #4
  407aaa:	6804      	ldr	r4, [r0, #0]
  407aac:	0c1b      	lsrs	r3, r3, #16
  407aae:	b2a6      	uxth	r6, r4
  407ab0:	fb05 6303 	mla	r3, r5, r3, r6
  407ab4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407ab8:	458e      	cmp	lr, r1
  407aba:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407abe:	d8e8      	bhi.n	407a92 <__multiply+0xba>
  407ac0:	6003      	str	r3, [r0, #0]
  407ac2:	f10c 0c04 	add.w	ip, ip, #4
  407ac6:	45e2      	cmp	sl, ip
  407ac8:	f109 0904 	add.w	r9, r9, #4
  407acc:	d8b7      	bhi.n	407a3e <__multiply+0x66>
  407ace:	f8dd a004 	ldr.w	sl, [sp, #4]
  407ad2:	f1b8 0f00 	cmp.w	r8, #0
  407ad6:	dd0b      	ble.n	407af0 <__multiply+0x118>
  407ad8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407adc:	f1aa 0a04 	sub.w	sl, sl, #4
  407ae0:	b11b      	cbz	r3, 407aea <__multiply+0x112>
  407ae2:	e005      	b.n	407af0 <__multiply+0x118>
  407ae4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407ae8:	b913      	cbnz	r3, 407af0 <__multiply+0x118>
  407aea:	f1b8 0801 	subs.w	r8, r8, #1
  407aee:	d1f9      	bne.n	407ae4 <__multiply+0x10c>
  407af0:	9800      	ldr	r0, [sp, #0]
  407af2:	f8c0 8010 	str.w	r8, [r0, #16]
  407af6:	b003      	add	sp, #12
  407af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407afc <__pow5mult>:
  407afc:	f012 0303 	ands.w	r3, r2, #3
  407b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407b04:	4614      	mov	r4, r2
  407b06:	4607      	mov	r7, r0
  407b08:	d12e      	bne.n	407b68 <__pow5mult+0x6c>
  407b0a:	460d      	mov	r5, r1
  407b0c:	10a4      	asrs	r4, r4, #2
  407b0e:	d01c      	beq.n	407b4a <__pow5mult+0x4e>
  407b10:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407b12:	b396      	cbz	r6, 407b7a <__pow5mult+0x7e>
  407b14:	07e3      	lsls	r3, r4, #31
  407b16:	f04f 0800 	mov.w	r8, #0
  407b1a:	d406      	bmi.n	407b2a <__pow5mult+0x2e>
  407b1c:	1064      	asrs	r4, r4, #1
  407b1e:	d014      	beq.n	407b4a <__pow5mult+0x4e>
  407b20:	6830      	ldr	r0, [r6, #0]
  407b22:	b1a8      	cbz	r0, 407b50 <__pow5mult+0x54>
  407b24:	4606      	mov	r6, r0
  407b26:	07e3      	lsls	r3, r4, #31
  407b28:	d5f8      	bpl.n	407b1c <__pow5mult+0x20>
  407b2a:	4632      	mov	r2, r6
  407b2c:	4629      	mov	r1, r5
  407b2e:	4638      	mov	r0, r7
  407b30:	f7ff ff52 	bl	4079d8 <__multiply>
  407b34:	b1b5      	cbz	r5, 407b64 <__pow5mult+0x68>
  407b36:	686a      	ldr	r2, [r5, #4]
  407b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407b3a:	1064      	asrs	r4, r4, #1
  407b3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407b40:	6029      	str	r1, [r5, #0]
  407b42:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407b46:	4605      	mov	r5, r0
  407b48:	d1ea      	bne.n	407b20 <__pow5mult+0x24>
  407b4a:	4628      	mov	r0, r5
  407b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b50:	4632      	mov	r2, r6
  407b52:	4631      	mov	r1, r6
  407b54:	4638      	mov	r0, r7
  407b56:	f7ff ff3f 	bl	4079d8 <__multiply>
  407b5a:	6030      	str	r0, [r6, #0]
  407b5c:	f8c0 8000 	str.w	r8, [r0]
  407b60:	4606      	mov	r6, r0
  407b62:	e7e0      	b.n	407b26 <__pow5mult+0x2a>
  407b64:	4605      	mov	r5, r0
  407b66:	e7d9      	b.n	407b1c <__pow5mult+0x20>
  407b68:	1e5a      	subs	r2, r3, #1
  407b6a:	4d0b      	ldr	r5, [pc, #44]	; (407b98 <__pow5mult+0x9c>)
  407b6c:	2300      	movs	r3, #0
  407b6e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407b72:	f7ff fe97 	bl	4078a4 <__multadd>
  407b76:	4605      	mov	r5, r0
  407b78:	e7c8      	b.n	407b0c <__pow5mult+0x10>
  407b7a:	2101      	movs	r1, #1
  407b7c:	4638      	mov	r0, r7
  407b7e:	f7ff fe61 	bl	407844 <_Balloc>
  407b82:	f240 2171 	movw	r1, #625	; 0x271
  407b86:	2201      	movs	r2, #1
  407b88:	2300      	movs	r3, #0
  407b8a:	6141      	str	r1, [r0, #20]
  407b8c:	6102      	str	r2, [r0, #16]
  407b8e:	4606      	mov	r6, r0
  407b90:	64b8      	str	r0, [r7, #72]	; 0x48
  407b92:	6003      	str	r3, [r0, #0]
  407b94:	e7be      	b.n	407b14 <__pow5mult+0x18>
  407b96:	bf00      	nop
  407b98:	00409430 	.word	0x00409430

00407b9c <__lshift>:
  407b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407ba0:	4691      	mov	r9, r2
  407ba2:	690a      	ldr	r2, [r1, #16]
  407ba4:	688b      	ldr	r3, [r1, #8]
  407ba6:	ea4f 1469 	mov.w	r4, r9, asr #5
  407baa:	eb04 0802 	add.w	r8, r4, r2
  407bae:	f108 0501 	add.w	r5, r8, #1
  407bb2:	429d      	cmp	r5, r3
  407bb4:	460e      	mov	r6, r1
  407bb6:	4607      	mov	r7, r0
  407bb8:	6849      	ldr	r1, [r1, #4]
  407bba:	dd04      	ble.n	407bc6 <__lshift+0x2a>
  407bbc:	005b      	lsls	r3, r3, #1
  407bbe:	429d      	cmp	r5, r3
  407bc0:	f101 0101 	add.w	r1, r1, #1
  407bc4:	dcfa      	bgt.n	407bbc <__lshift+0x20>
  407bc6:	4638      	mov	r0, r7
  407bc8:	f7ff fe3c 	bl	407844 <_Balloc>
  407bcc:	2c00      	cmp	r4, #0
  407bce:	f100 0314 	add.w	r3, r0, #20
  407bd2:	dd06      	ble.n	407be2 <__lshift+0x46>
  407bd4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407bd8:	2100      	movs	r1, #0
  407bda:	f843 1b04 	str.w	r1, [r3], #4
  407bde:	429a      	cmp	r2, r3
  407be0:	d1fb      	bne.n	407bda <__lshift+0x3e>
  407be2:	6934      	ldr	r4, [r6, #16]
  407be4:	f106 0114 	add.w	r1, r6, #20
  407be8:	f019 091f 	ands.w	r9, r9, #31
  407bec:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407bf0:	d01d      	beq.n	407c2e <__lshift+0x92>
  407bf2:	f1c9 0c20 	rsb	ip, r9, #32
  407bf6:	2200      	movs	r2, #0
  407bf8:	680c      	ldr	r4, [r1, #0]
  407bfa:	fa04 f409 	lsl.w	r4, r4, r9
  407bfe:	4314      	orrs	r4, r2
  407c00:	f843 4b04 	str.w	r4, [r3], #4
  407c04:	f851 2b04 	ldr.w	r2, [r1], #4
  407c08:	458e      	cmp	lr, r1
  407c0a:	fa22 f20c 	lsr.w	r2, r2, ip
  407c0e:	d8f3      	bhi.n	407bf8 <__lshift+0x5c>
  407c10:	601a      	str	r2, [r3, #0]
  407c12:	b10a      	cbz	r2, 407c18 <__lshift+0x7c>
  407c14:	f108 0502 	add.w	r5, r8, #2
  407c18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407c1a:	6872      	ldr	r2, [r6, #4]
  407c1c:	3d01      	subs	r5, #1
  407c1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407c22:	6105      	str	r5, [r0, #16]
  407c24:	6031      	str	r1, [r6, #0]
  407c26:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407c2e:	3b04      	subs	r3, #4
  407c30:	f851 2b04 	ldr.w	r2, [r1], #4
  407c34:	f843 2f04 	str.w	r2, [r3, #4]!
  407c38:	458e      	cmp	lr, r1
  407c3a:	d8f9      	bhi.n	407c30 <__lshift+0x94>
  407c3c:	e7ec      	b.n	407c18 <__lshift+0x7c>
  407c3e:	bf00      	nop

00407c40 <__mcmp>:
  407c40:	b430      	push	{r4, r5}
  407c42:	690b      	ldr	r3, [r1, #16]
  407c44:	4605      	mov	r5, r0
  407c46:	6900      	ldr	r0, [r0, #16]
  407c48:	1ac0      	subs	r0, r0, r3
  407c4a:	d10f      	bne.n	407c6c <__mcmp+0x2c>
  407c4c:	009b      	lsls	r3, r3, #2
  407c4e:	3514      	adds	r5, #20
  407c50:	3114      	adds	r1, #20
  407c52:	4419      	add	r1, r3
  407c54:	442b      	add	r3, r5
  407c56:	e001      	b.n	407c5c <__mcmp+0x1c>
  407c58:	429d      	cmp	r5, r3
  407c5a:	d207      	bcs.n	407c6c <__mcmp+0x2c>
  407c5c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407c60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407c64:	4294      	cmp	r4, r2
  407c66:	d0f7      	beq.n	407c58 <__mcmp+0x18>
  407c68:	d302      	bcc.n	407c70 <__mcmp+0x30>
  407c6a:	2001      	movs	r0, #1
  407c6c:	bc30      	pop	{r4, r5}
  407c6e:	4770      	bx	lr
  407c70:	f04f 30ff 	mov.w	r0, #4294967295
  407c74:	e7fa      	b.n	407c6c <__mcmp+0x2c>
  407c76:	bf00      	nop

00407c78 <__mdiff>:
  407c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c7c:	690f      	ldr	r7, [r1, #16]
  407c7e:	460e      	mov	r6, r1
  407c80:	6911      	ldr	r1, [r2, #16]
  407c82:	1a7f      	subs	r7, r7, r1
  407c84:	2f00      	cmp	r7, #0
  407c86:	4690      	mov	r8, r2
  407c88:	d117      	bne.n	407cba <__mdiff+0x42>
  407c8a:	0089      	lsls	r1, r1, #2
  407c8c:	f106 0514 	add.w	r5, r6, #20
  407c90:	f102 0e14 	add.w	lr, r2, #20
  407c94:	186b      	adds	r3, r5, r1
  407c96:	4471      	add	r1, lr
  407c98:	e001      	b.n	407c9e <__mdiff+0x26>
  407c9a:	429d      	cmp	r5, r3
  407c9c:	d25c      	bcs.n	407d58 <__mdiff+0xe0>
  407c9e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407ca2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407ca6:	42a2      	cmp	r2, r4
  407ca8:	d0f7      	beq.n	407c9a <__mdiff+0x22>
  407caa:	d25e      	bcs.n	407d6a <__mdiff+0xf2>
  407cac:	4633      	mov	r3, r6
  407cae:	462c      	mov	r4, r5
  407cb0:	4646      	mov	r6, r8
  407cb2:	4675      	mov	r5, lr
  407cb4:	4698      	mov	r8, r3
  407cb6:	2701      	movs	r7, #1
  407cb8:	e005      	b.n	407cc6 <__mdiff+0x4e>
  407cba:	db58      	blt.n	407d6e <__mdiff+0xf6>
  407cbc:	f106 0514 	add.w	r5, r6, #20
  407cc0:	f108 0414 	add.w	r4, r8, #20
  407cc4:	2700      	movs	r7, #0
  407cc6:	6871      	ldr	r1, [r6, #4]
  407cc8:	f7ff fdbc 	bl	407844 <_Balloc>
  407ccc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407cd0:	6936      	ldr	r6, [r6, #16]
  407cd2:	60c7      	str	r7, [r0, #12]
  407cd4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407cd8:	46a6      	mov	lr, r4
  407cda:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407cde:	f100 0414 	add.w	r4, r0, #20
  407ce2:	2300      	movs	r3, #0
  407ce4:	f85e 1b04 	ldr.w	r1, [lr], #4
  407ce8:	f855 8b04 	ldr.w	r8, [r5], #4
  407cec:	b28a      	uxth	r2, r1
  407cee:	fa13 f388 	uxtah	r3, r3, r8
  407cf2:	0c09      	lsrs	r1, r1, #16
  407cf4:	1a9a      	subs	r2, r3, r2
  407cf6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407cfa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407cfe:	b292      	uxth	r2, r2
  407d00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407d04:	45f4      	cmp	ip, lr
  407d06:	f844 2b04 	str.w	r2, [r4], #4
  407d0a:	ea4f 4323 	mov.w	r3, r3, asr #16
  407d0e:	d8e9      	bhi.n	407ce4 <__mdiff+0x6c>
  407d10:	42af      	cmp	r7, r5
  407d12:	d917      	bls.n	407d44 <__mdiff+0xcc>
  407d14:	46a4      	mov	ip, r4
  407d16:	46ae      	mov	lr, r5
  407d18:	f85e 2b04 	ldr.w	r2, [lr], #4
  407d1c:	fa13 f382 	uxtah	r3, r3, r2
  407d20:	1419      	asrs	r1, r3, #16
  407d22:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407d26:	b29b      	uxth	r3, r3
  407d28:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407d2c:	4577      	cmp	r7, lr
  407d2e:	f84c 2b04 	str.w	r2, [ip], #4
  407d32:	ea4f 4321 	mov.w	r3, r1, asr #16
  407d36:	d8ef      	bhi.n	407d18 <__mdiff+0xa0>
  407d38:	43ed      	mvns	r5, r5
  407d3a:	442f      	add	r7, r5
  407d3c:	f027 0703 	bic.w	r7, r7, #3
  407d40:	3704      	adds	r7, #4
  407d42:	443c      	add	r4, r7
  407d44:	3c04      	subs	r4, #4
  407d46:	b922      	cbnz	r2, 407d52 <__mdiff+0xda>
  407d48:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407d4c:	3e01      	subs	r6, #1
  407d4e:	2b00      	cmp	r3, #0
  407d50:	d0fa      	beq.n	407d48 <__mdiff+0xd0>
  407d52:	6106      	str	r6, [r0, #16]
  407d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d58:	2100      	movs	r1, #0
  407d5a:	f7ff fd73 	bl	407844 <_Balloc>
  407d5e:	2201      	movs	r2, #1
  407d60:	2300      	movs	r3, #0
  407d62:	6102      	str	r2, [r0, #16]
  407d64:	6143      	str	r3, [r0, #20]
  407d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d6a:	4674      	mov	r4, lr
  407d6c:	e7ab      	b.n	407cc6 <__mdiff+0x4e>
  407d6e:	4633      	mov	r3, r6
  407d70:	f106 0414 	add.w	r4, r6, #20
  407d74:	f102 0514 	add.w	r5, r2, #20
  407d78:	4616      	mov	r6, r2
  407d7a:	2701      	movs	r7, #1
  407d7c:	4698      	mov	r8, r3
  407d7e:	e7a2      	b.n	407cc6 <__mdiff+0x4e>

00407d80 <__d2b>:
  407d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d84:	b082      	sub	sp, #8
  407d86:	2101      	movs	r1, #1
  407d88:	461c      	mov	r4, r3
  407d8a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407d8e:	4615      	mov	r5, r2
  407d90:	9e08      	ldr	r6, [sp, #32]
  407d92:	f7ff fd57 	bl	407844 <_Balloc>
  407d96:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407d9a:	4680      	mov	r8, r0
  407d9c:	b10f      	cbz	r7, 407da2 <__d2b+0x22>
  407d9e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407da2:	9401      	str	r4, [sp, #4]
  407da4:	b31d      	cbz	r5, 407dee <__d2b+0x6e>
  407da6:	a802      	add	r0, sp, #8
  407da8:	f840 5d08 	str.w	r5, [r0, #-8]!
  407dac:	f7ff fdda 	bl	407964 <__lo0bits>
  407db0:	2800      	cmp	r0, #0
  407db2:	d134      	bne.n	407e1e <__d2b+0x9e>
  407db4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407db8:	f8c8 2014 	str.w	r2, [r8, #20]
  407dbc:	2b00      	cmp	r3, #0
  407dbe:	bf0c      	ite	eq
  407dc0:	2101      	moveq	r1, #1
  407dc2:	2102      	movne	r1, #2
  407dc4:	f8c8 3018 	str.w	r3, [r8, #24]
  407dc8:	f8c8 1010 	str.w	r1, [r8, #16]
  407dcc:	b9df      	cbnz	r7, 407e06 <__d2b+0x86>
  407dce:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407dd2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407dd6:	6030      	str	r0, [r6, #0]
  407dd8:	6918      	ldr	r0, [r3, #16]
  407dda:	f7ff fda3 	bl	407924 <__hi0bits>
  407dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407de0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407de4:	6018      	str	r0, [r3, #0]
  407de6:	4640      	mov	r0, r8
  407de8:	b002      	add	sp, #8
  407dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407dee:	a801      	add	r0, sp, #4
  407df0:	f7ff fdb8 	bl	407964 <__lo0bits>
  407df4:	9b01      	ldr	r3, [sp, #4]
  407df6:	f8c8 3014 	str.w	r3, [r8, #20]
  407dfa:	2101      	movs	r1, #1
  407dfc:	3020      	adds	r0, #32
  407dfe:	f8c8 1010 	str.w	r1, [r8, #16]
  407e02:	2f00      	cmp	r7, #0
  407e04:	d0e3      	beq.n	407dce <__d2b+0x4e>
  407e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e08:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407e0c:	4407      	add	r7, r0
  407e0e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407e12:	6037      	str	r7, [r6, #0]
  407e14:	6018      	str	r0, [r3, #0]
  407e16:	4640      	mov	r0, r8
  407e18:	b002      	add	sp, #8
  407e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e1e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407e22:	f1c0 0220 	rsb	r2, r0, #32
  407e26:	fa03 f202 	lsl.w	r2, r3, r2
  407e2a:	430a      	orrs	r2, r1
  407e2c:	40c3      	lsrs	r3, r0
  407e2e:	9301      	str	r3, [sp, #4]
  407e30:	f8c8 2014 	str.w	r2, [r8, #20]
  407e34:	e7c2      	b.n	407dbc <__d2b+0x3c>
  407e36:	bf00      	nop

00407e38 <_realloc_r>:
  407e38:	2900      	cmp	r1, #0
  407e3a:	f000 8095 	beq.w	407f68 <_realloc_r+0x130>
  407e3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e42:	460d      	mov	r5, r1
  407e44:	4616      	mov	r6, r2
  407e46:	b083      	sub	sp, #12
  407e48:	4680      	mov	r8, r0
  407e4a:	f106 070b 	add.w	r7, r6, #11
  407e4e:	f7ff fced 	bl	40782c <__malloc_lock>
  407e52:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407e56:	2f16      	cmp	r7, #22
  407e58:	f02e 0403 	bic.w	r4, lr, #3
  407e5c:	f1a5 0908 	sub.w	r9, r5, #8
  407e60:	d83c      	bhi.n	407edc <_realloc_r+0xa4>
  407e62:	2210      	movs	r2, #16
  407e64:	4617      	mov	r7, r2
  407e66:	42be      	cmp	r6, r7
  407e68:	d83d      	bhi.n	407ee6 <_realloc_r+0xae>
  407e6a:	4294      	cmp	r4, r2
  407e6c:	da43      	bge.n	407ef6 <_realloc_r+0xbe>
  407e6e:	4bc4      	ldr	r3, [pc, #784]	; (408180 <_realloc_r+0x348>)
  407e70:	6899      	ldr	r1, [r3, #8]
  407e72:	eb09 0004 	add.w	r0, r9, r4
  407e76:	4288      	cmp	r0, r1
  407e78:	f000 80b4 	beq.w	407fe4 <_realloc_r+0x1ac>
  407e7c:	6843      	ldr	r3, [r0, #4]
  407e7e:	f023 0101 	bic.w	r1, r3, #1
  407e82:	4401      	add	r1, r0
  407e84:	6849      	ldr	r1, [r1, #4]
  407e86:	07c9      	lsls	r1, r1, #31
  407e88:	d54c      	bpl.n	407f24 <_realloc_r+0xec>
  407e8a:	f01e 0f01 	tst.w	lr, #1
  407e8e:	f000 809b 	beq.w	407fc8 <_realloc_r+0x190>
  407e92:	4631      	mov	r1, r6
  407e94:	4640      	mov	r0, r8
  407e96:	f7ff f8af 	bl	406ff8 <_malloc_r>
  407e9a:	4606      	mov	r6, r0
  407e9c:	2800      	cmp	r0, #0
  407e9e:	d03a      	beq.n	407f16 <_realloc_r+0xde>
  407ea0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407ea4:	f023 0301 	bic.w	r3, r3, #1
  407ea8:	444b      	add	r3, r9
  407eaa:	f1a0 0208 	sub.w	r2, r0, #8
  407eae:	429a      	cmp	r2, r3
  407eb0:	f000 8121 	beq.w	4080f6 <_realloc_r+0x2be>
  407eb4:	1f22      	subs	r2, r4, #4
  407eb6:	2a24      	cmp	r2, #36	; 0x24
  407eb8:	f200 8107 	bhi.w	4080ca <_realloc_r+0x292>
  407ebc:	2a13      	cmp	r2, #19
  407ebe:	f200 80db 	bhi.w	408078 <_realloc_r+0x240>
  407ec2:	4603      	mov	r3, r0
  407ec4:	462a      	mov	r2, r5
  407ec6:	6811      	ldr	r1, [r2, #0]
  407ec8:	6019      	str	r1, [r3, #0]
  407eca:	6851      	ldr	r1, [r2, #4]
  407ecc:	6059      	str	r1, [r3, #4]
  407ece:	6892      	ldr	r2, [r2, #8]
  407ed0:	609a      	str	r2, [r3, #8]
  407ed2:	4629      	mov	r1, r5
  407ed4:	4640      	mov	r0, r8
  407ed6:	f7fe fd6b 	bl	4069b0 <_free_r>
  407eda:	e01c      	b.n	407f16 <_realloc_r+0xde>
  407edc:	f027 0707 	bic.w	r7, r7, #7
  407ee0:	2f00      	cmp	r7, #0
  407ee2:	463a      	mov	r2, r7
  407ee4:	dabf      	bge.n	407e66 <_realloc_r+0x2e>
  407ee6:	2600      	movs	r6, #0
  407ee8:	230c      	movs	r3, #12
  407eea:	4630      	mov	r0, r6
  407eec:	f8c8 3000 	str.w	r3, [r8]
  407ef0:	b003      	add	sp, #12
  407ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ef6:	462e      	mov	r6, r5
  407ef8:	1be3      	subs	r3, r4, r7
  407efa:	2b0f      	cmp	r3, #15
  407efc:	d81e      	bhi.n	407f3c <_realloc_r+0x104>
  407efe:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407f02:	f003 0301 	and.w	r3, r3, #1
  407f06:	4323      	orrs	r3, r4
  407f08:	444c      	add	r4, r9
  407f0a:	f8c9 3004 	str.w	r3, [r9, #4]
  407f0e:	6863      	ldr	r3, [r4, #4]
  407f10:	f043 0301 	orr.w	r3, r3, #1
  407f14:	6063      	str	r3, [r4, #4]
  407f16:	4640      	mov	r0, r8
  407f18:	f7ff fc8e 	bl	407838 <__malloc_unlock>
  407f1c:	4630      	mov	r0, r6
  407f1e:	b003      	add	sp, #12
  407f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f24:	f023 0303 	bic.w	r3, r3, #3
  407f28:	18e1      	adds	r1, r4, r3
  407f2a:	4291      	cmp	r1, r2
  407f2c:	db1f      	blt.n	407f6e <_realloc_r+0x136>
  407f2e:	68c3      	ldr	r3, [r0, #12]
  407f30:	6882      	ldr	r2, [r0, #8]
  407f32:	462e      	mov	r6, r5
  407f34:	60d3      	str	r3, [r2, #12]
  407f36:	460c      	mov	r4, r1
  407f38:	609a      	str	r2, [r3, #8]
  407f3a:	e7dd      	b.n	407ef8 <_realloc_r+0xc0>
  407f3c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407f40:	eb09 0107 	add.w	r1, r9, r7
  407f44:	f002 0201 	and.w	r2, r2, #1
  407f48:	444c      	add	r4, r9
  407f4a:	f043 0301 	orr.w	r3, r3, #1
  407f4e:	4317      	orrs	r7, r2
  407f50:	f8c9 7004 	str.w	r7, [r9, #4]
  407f54:	604b      	str	r3, [r1, #4]
  407f56:	6863      	ldr	r3, [r4, #4]
  407f58:	f043 0301 	orr.w	r3, r3, #1
  407f5c:	3108      	adds	r1, #8
  407f5e:	6063      	str	r3, [r4, #4]
  407f60:	4640      	mov	r0, r8
  407f62:	f7fe fd25 	bl	4069b0 <_free_r>
  407f66:	e7d6      	b.n	407f16 <_realloc_r+0xde>
  407f68:	4611      	mov	r1, r2
  407f6a:	f7ff b845 	b.w	406ff8 <_malloc_r>
  407f6e:	f01e 0f01 	tst.w	lr, #1
  407f72:	d18e      	bne.n	407e92 <_realloc_r+0x5a>
  407f74:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407f78:	eba9 0a01 	sub.w	sl, r9, r1
  407f7c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407f80:	f021 0103 	bic.w	r1, r1, #3
  407f84:	440b      	add	r3, r1
  407f86:	4423      	add	r3, r4
  407f88:	4293      	cmp	r3, r2
  407f8a:	db25      	blt.n	407fd8 <_realloc_r+0x1a0>
  407f8c:	68c2      	ldr	r2, [r0, #12]
  407f8e:	6881      	ldr	r1, [r0, #8]
  407f90:	4656      	mov	r6, sl
  407f92:	60ca      	str	r2, [r1, #12]
  407f94:	6091      	str	r1, [r2, #8]
  407f96:	f8da 100c 	ldr.w	r1, [sl, #12]
  407f9a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407f9e:	1f22      	subs	r2, r4, #4
  407fa0:	2a24      	cmp	r2, #36	; 0x24
  407fa2:	60c1      	str	r1, [r0, #12]
  407fa4:	6088      	str	r0, [r1, #8]
  407fa6:	f200 8094 	bhi.w	4080d2 <_realloc_r+0x29a>
  407faa:	2a13      	cmp	r2, #19
  407fac:	d96f      	bls.n	40808e <_realloc_r+0x256>
  407fae:	6829      	ldr	r1, [r5, #0]
  407fb0:	f8ca 1008 	str.w	r1, [sl, #8]
  407fb4:	6869      	ldr	r1, [r5, #4]
  407fb6:	f8ca 100c 	str.w	r1, [sl, #12]
  407fba:	2a1b      	cmp	r2, #27
  407fbc:	f200 80a2 	bhi.w	408104 <_realloc_r+0x2cc>
  407fc0:	3508      	adds	r5, #8
  407fc2:	f10a 0210 	add.w	r2, sl, #16
  407fc6:	e063      	b.n	408090 <_realloc_r+0x258>
  407fc8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407fcc:	eba9 0a03 	sub.w	sl, r9, r3
  407fd0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407fd4:	f021 0103 	bic.w	r1, r1, #3
  407fd8:	1863      	adds	r3, r4, r1
  407fda:	4293      	cmp	r3, r2
  407fdc:	f6ff af59 	blt.w	407e92 <_realloc_r+0x5a>
  407fe0:	4656      	mov	r6, sl
  407fe2:	e7d8      	b.n	407f96 <_realloc_r+0x15e>
  407fe4:	6841      	ldr	r1, [r0, #4]
  407fe6:	f021 0b03 	bic.w	fp, r1, #3
  407fea:	44a3      	add	fp, r4
  407fec:	f107 0010 	add.w	r0, r7, #16
  407ff0:	4583      	cmp	fp, r0
  407ff2:	da56      	bge.n	4080a2 <_realloc_r+0x26a>
  407ff4:	f01e 0f01 	tst.w	lr, #1
  407ff8:	f47f af4b 	bne.w	407e92 <_realloc_r+0x5a>
  407ffc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408000:	eba9 0a01 	sub.w	sl, r9, r1
  408004:	f8da 1004 	ldr.w	r1, [sl, #4]
  408008:	f021 0103 	bic.w	r1, r1, #3
  40800c:	448b      	add	fp, r1
  40800e:	4558      	cmp	r0, fp
  408010:	dce2      	bgt.n	407fd8 <_realloc_r+0x1a0>
  408012:	4656      	mov	r6, sl
  408014:	f8da 100c 	ldr.w	r1, [sl, #12]
  408018:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40801c:	1f22      	subs	r2, r4, #4
  40801e:	2a24      	cmp	r2, #36	; 0x24
  408020:	60c1      	str	r1, [r0, #12]
  408022:	6088      	str	r0, [r1, #8]
  408024:	f200 808f 	bhi.w	408146 <_realloc_r+0x30e>
  408028:	2a13      	cmp	r2, #19
  40802a:	f240 808a 	bls.w	408142 <_realloc_r+0x30a>
  40802e:	6829      	ldr	r1, [r5, #0]
  408030:	f8ca 1008 	str.w	r1, [sl, #8]
  408034:	6869      	ldr	r1, [r5, #4]
  408036:	f8ca 100c 	str.w	r1, [sl, #12]
  40803a:	2a1b      	cmp	r2, #27
  40803c:	f200 808a 	bhi.w	408154 <_realloc_r+0x31c>
  408040:	3508      	adds	r5, #8
  408042:	f10a 0210 	add.w	r2, sl, #16
  408046:	6829      	ldr	r1, [r5, #0]
  408048:	6011      	str	r1, [r2, #0]
  40804a:	6869      	ldr	r1, [r5, #4]
  40804c:	6051      	str	r1, [r2, #4]
  40804e:	68a9      	ldr	r1, [r5, #8]
  408050:	6091      	str	r1, [r2, #8]
  408052:	eb0a 0107 	add.w	r1, sl, r7
  408056:	ebab 0207 	sub.w	r2, fp, r7
  40805a:	f042 0201 	orr.w	r2, r2, #1
  40805e:	6099      	str	r1, [r3, #8]
  408060:	604a      	str	r2, [r1, #4]
  408062:	f8da 3004 	ldr.w	r3, [sl, #4]
  408066:	f003 0301 	and.w	r3, r3, #1
  40806a:	431f      	orrs	r7, r3
  40806c:	4640      	mov	r0, r8
  40806e:	f8ca 7004 	str.w	r7, [sl, #4]
  408072:	f7ff fbe1 	bl	407838 <__malloc_unlock>
  408076:	e751      	b.n	407f1c <_realloc_r+0xe4>
  408078:	682b      	ldr	r3, [r5, #0]
  40807a:	6003      	str	r3, [r0, #0]
  40807c:	686b      	ldr	r3, [r5, #4]
  40807e:	6043      	str	r3, [r0, #4]
  408080:	2a1b      	cmp	r2, #27
  408082:	d82d      	bhi.n	4080e0 <_realloc_r+0x2a8>
  408084:	f100 0308 	add.w	r3, r0, #8
  408088:	f105 0208 	add.w	r2, r5, #8
  40808c:	e71b      	b.n	407ec6 <_realloc_r+0x8e>
  40808e:	4632      	mov	r2, r6
  408090:	6829      	ldr	r1, [r5, #0]
  408092:	6011      	str	r1, [r2, #0]
  408094:	6869      	ldr	r1, [r5, #4]
  408096:	6051      	str	r1, [r2, #4]
  408098:	68a9      	ldr	r1, [r5, #8]
  40809a:	6091      	str	r1, [r2, #8]
  40809c:	461c      	mov	r4, r3
  40809e:	46d1      	mov	r9, sl
  4080a0:	e72a      	b.n	407ef8 <_realloc_r+0xc0>
  4080a2:	eb09 0107 	add.w	r1, r9, r7
  4080a6:	ebab 0b07 	sub.w	fp, fp, r7
  4080aa:	f04b 0201 	orr.w	r2, fp, #1
  4080ae:	6099      	str	r1, [r3, #8]
  4080b0:	604a      	str	r2, [r1, #4]
  4080b2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4080b6:	f003 0301 	and.w	r3, r3, #1
  4080ba:	431f      	orrs	r7, r3
  4080bc:	4640      	mov	r0, r8
  4080be:	f845 7c04 	str.w	r7, [r5, #-4]
  4080c2:	f7ff fbb9 	bl	407838 <__malloc_unlock>
  4080c6:	462e      	mov	r6, r5
  4080c8:	e728      	b.n	407f1c <_realloc_r+0xe4>
  4080ca:	4629      	mov	r1, r5
  4080cc:	f7ff fb4a 	bl	407764 <memmove>
  4080d0:	e6ff      	b.n	407ed2 <_realloc_r+0x9a>
  4080d2:	4629      	mov	r1, r5
  4080d4:	4630      	mov	r0, r6
  4080d6:	461c      	mov	r4, r3
  4080d8:	46d1      	mov	r9, sl
  4080da:	f7ff fb43 	bl	407764 <memmove>
  4080de:	e70b      	b.n	407ef8 <_realloc_r+0xc0>
  4080e0:	68ab      	ldr	r3, [r5, #8]
  4080e2:	6083      	str	r3, [r0, #8]
  4080e4:	68eb      	ldr	r3, [r5, #12]
  4080e6:	60c3      	str	r3, [r0, #12]
  4080e8:	2a24      	cmp	r2, #36	; 0x24
  4080ea:	d017      	beq.n	40811c <_realloc_r+0x2e4>
  4080ec:	f100 0310 	add.w	r3, r0, #16
  4080f0:	f105 0210 	add.w	r2, r5, #16
  4080f4:	e6e7      	b.n	407ec6 <_realloc_r+0x8e>
  4080f6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4080fa:	f023 0303 	bic.w	r3, r3, #3
  4080fe:	441c      	add	r4, r3
  408100:	462e      	mov	r6, r5
  408102:	e6f9      	b.n	407ef8 <_realloc_r+0xc0>
  408104:	68a9      	ldr	r1, [r5, #8]
  408106:	f8ca 1010 	str.w	r1, [sl, #16]
  40810a:	68e9      	ldr	r1, [r5, #12]
  40810c:	f8ca 1014 	str.w	r1, [sl, #20]
  408110:	2a24      	cmp	r2, #36	; 0x24
  408112:	d00c      	beq.n	40812e <_realloc_r+0x2f6>
  408114:	3510      	adds	r5, #16
  408116:	f10a 0218 	add.w	r2, sl, #24
  40811a:	e7b9      	b.n	408090 <_realloc_r+0x258>
  40811c:	692b      	ldr	r3, [r5, #16]
  40811e:	6103      	str	r3, [r0, #16]
  408120:	696b      	ldr	r3, [r5, #20]
  408122:	6143      	str	r3, [r0, #20]
  408124:	f105 0218 	add.w	r2, r5, #24
  408128:	f100 0318 	add.w	r3, r0, #24
  40812c:	e6cb      	b.n	407ec6 <_realloc_r+0x8e>
  40812e:	692a      	ldr	r2, [r5, #16]
  408130:	f8ca 2018 	str.w	r2, [sl, #24]
  408134:	696a      	ldr	r2, [r5, #20]
  408136:	f8ca 201c 	str.w	r2, [sl, #28]
  40813a:	3518      	adds	r5, #24
  40813c:	f10a 0220 	add.w	r2, sl, #32
  408140:	e7a6      	b.n	408090 <_realloc_r+0x258>
  408142:	4632      	mov	r2, r6
  408144:	e77f      	b.n	408046 <_realloc_r+0x20e>
  408146:	4629      	mov	r1, r5
  408148:	4630      	mov	r0, r6
  40814a:	9301      	str	r3, [sp, #4]
  40814c:	f7ff fb0a 	bl	407764 <memmove>
  408150:	9b01      	ldr	r3, [sp, #4]
  408152:	e77e      	b.n	408052 <_realloc_r+0x21a>
  408154:	68a9      	ldr	r1, [r5, #8]
  408156:	f8ca 1010 	str.w	r1, [sl, #16]
  40815a:	68e9      	ldr	r1, [r5, #12]
  40815c:	f8ca 1014 	str.w	r1, [sl, #20]
  408160:	2a24      	cmp	r2, #36	; 0x24
  408162:	d003      	beq.n	40816c <_realloc_r+0x334>
  408164:	3510      	adds	r5, #16
  408166:	f10a 0218 	add.w	r2, sl, #24
  40816a:	e76c      	b.n	408046 <_realloc_r+0x20e>
  40816c:	692a      	ldr	r2, [r5, #16]
  40816e:	f8ca 2018 	str.w	r2, [sl, #24]
  408172:	696a      	ldr	r2, [r5, #20]
  408174:	f8ca 201c 	str.w	r2, [sl, #28]
  408178:	3518      	adds	r5, #24
  40817a:	f10a 0220 	add.w	r2, sl, #32
  40817e:	e762      	b.n	408046 <_realloc_r+0x20e>
  408180:	204005b0 	.word	0x204005b0

00408184 <_sbrk_r>:
  408184:	b538      	push	{r3, r4, r5, lr}
  408186:	4c07      	ldr	r4, [pc, #28]	; (4081a4 <_sbrk_r+0x20>)
  408188:	2300      	movs	r3, #0
  40818a:	4605      	mov	r5, r0
  40818c:	4608      	mov	r0, r1
  40818e:	6023      	str	r3, [r4, #0]
  408190:	f7fa f828 	bl	4021e4 <_sbrk>
  408194:	1c43      	adds	r3, r0, #1
  408196:	d000      	beq.n	40819a <_sbrk_r+0x16>
  408198:	bd38      	pop	{r3, r4, r5, pc}
  40819a:	6823      	ldr	r3, [r4, #0]
  40819c:	2b00      	cmp	r3, #0
  40819e:	d0fb      	beq.n	408198 <_sbrk_r+0x14>
  4081a0:	602b      	str	r3, [r5, #0]
  4081a2:	bd38      	pop	{r3, r4, r5, pc}
  4081a4:	20400bec 	.word	0x20400bec

004081a8 <__sread>:
  4081a8:	b510      	push	{r4, lr}
  4081aa:	460c      	mov	r4, r1
  4081ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4081b0:	f000 faa4 	bl	4086fc <_read_r>
  4081b4:	2800      	cmp	r0, #0
  4081b6:	db03      	blt.n	4081c0 <__sread+0x18>
  4081b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4081ba:	4403      	add	r3, r0
  4081bc:	6523      	str	r3, [r4, #80]	; 0x50
  4081be:	bd10      	pop	{r4, pc}
  4081c0:	89a3      	ldrh	r3, [r4, #12]
  4081c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4081c6:	81a3      	strh	r3, [r4, #12]
  4081c8:	bd10      	pop	{r4, pc}
  4081ca:	bf00      	nop

004081cc <__swrite>:
  4081cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4081d0:	4616      	mov	r6, r2
  4081d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4081d6:	461f      	mov	r7, r3
  4081d8:	05d3      	lsls	r3, r2, #23
  4081da:	460c      	mov	r4, r1
  4081dc:	4605      	mov	r5, r0
  4081de:	d507      	bpl.n	4081f0 <__swrite+0x24>
  4081e0:	2200      	movs	r2, #0
  4081e2:	2302      	movs	r3, #2
  4081e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4081e8:	f000 fa72 	bl	4086d0 <_lseek_r>
  4081ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4081f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4081f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4081f8:	81a2      	strh	r2, [r4, #12]
  4081fa:	463b      	mov	r3, r7
  4081fc:	4632      	mov	r2, r6
  4081fe:	4628      	mov	r0, r5
  408200:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408204:	f000 b922 	b.w	40844c <_write_r>

00408208 <__sseek>:
  408208:	b510      	push	{r4, lr}
  40820a:	460c      	mov	r4, r1
  40820c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408210:	f000 fa5e 	bl	4086d0 <_lseek_r>
  408214:	89a3      	ldrh	r3, [r4, #12]
  408216:	1c42      	adds	r2, r0, #1
  408218:	bf0e      	itee	eq
  40821a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40821e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408222:	6520      	strne	r0, [r4, #80]	; 0x50
  408224:	81a3      	strh	r3, [r4, #12]
  408226:	bd10      	pop	{r4, pc}

00408228 <__sclose>:
  408228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40822c:	f000 b9b6 	b.w	40859c <_close_r>

00408230 <__ssprint_r>:
  408230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408234:	6893      	ldr	r3, [r2, #8]
  408236:	b083      	sub	sp, #12
  408238:	4690      	mov	r8, r2
  40823a:	2b00      	cmp	r3, #0
  40823c:	d070      	beq.n	408320 <__ssprint_r+0xf0>
  40823e:	4682      	mov	sl, r0
  408240:	460c      	mov	r4, r1
  408242:	6817      	ldr	r7, [r2, #0]
  408244:	688d      	ldr	r5, [r1, #8]
  408246:	6808      	ldr	r0, [r1, #0]
  408248:	e042      	b.n	4082d0 <__ssprint_r+0xa0>
  40824a:	89a3      	ldrh	r3, [r4, #12]
  40824c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408250:	d02e      	beq.n	4082b0 <__ssprint_r+0x80>
  408252:	6965      	ldr	r5, [r4, #20]
  408254:	6921      	ldr	r1, [r4, #16]
  408256:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40825a:	eba0 0b01 	sub.w	fp, r0, r1
  40825e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  408262:	f10b 0001 	add.w	r0, fp, #1
  408266:	106d      	asrs	r5, r5, #1
  408268:	4430      	add	r0, r6
  40826a:	42a8      	cmp	r0, r5
  40826c:	462a      	mov	r2, r5
  40826e:	bf84      	itt	hi
  408270:	4605      	movhi	r5, r0
  408272:	462a      	movhi	r2, r5
  408274:	055b      	lsls	r3, r3, #21
  408276:	d538      	bpl.n	4082ea <__ssprint_r+0xba>
  408278:	4611      	mov	r1, r2
  40827a:	4650      	mov	r0, sl
  40827c:	f7fe febc 	bl	406ff8 <_malloc_r>
  408280:	2800      	cmp	r0, #0
  408282:	d03c      	beq.n	4082fe <__ssprint_r+0xce>
  408284:	465a      	mov	r2, fp
  408286:	6921      	ldr	r1, [r4, #16]
  408288:	9001      	str	r0, [sp, #4]
  40828a:	f7ff f9d1 	bl	407630 <memcpy>
  40828e:	89a2      	ldrh	r2, [r4, #12]
  408290:	9b01      	ldr	r3, [sp, #4]
  408292:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408296:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40829a:	81a2      	strh	r2, [r4, #12]
  40829c:	eba5 020b 	sub.w	r2, r5, fp
  4082a0:	eb03 000b 	add.w	r0, r3, fp
  4082a4:	6165      	str	r5, [r4, #20]
  4082a6:	6123      	str	r3, [r4, #16]
  4082a8:	6020      	str	r0, [r4, #0]
  4082aa:	60a2      	str	r2, [r4, #8]
  4082ac:	4635      	mov	r5, r6
  4082ae:	46b3      	mov	fp, r6
  4082b0:	465a      	mov	r2, fp
  4082b2:	4649      	mov	r1, r9
  4082b4:	f7ff fa56 	bl	407764 <memmove>
  4082b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4082bc:	68a2      	ldr	r2, [r4, #8]
  4082be:	6820      	ldr	r0, [r4, #0]
  4082c0:	1b55      	subs	r5, r2, r5
  4082c2:	4458      	add	r0, fp
  4082c4:	1b9e      	subs	r6, r3, r6
  4082c6:	60a5      	str	r5, [r4, #8]
  4082c8:	6020      	str	r0, [r4, #0]
  4082ca:	f8c8 6008 	str.w	r6, [r8, #8]
  4082ce:	b33e      	cbz	r6, 408320 <__ssprint_r+0xf0>
  4082d0:	687e      	ldr	r6, [r7, #4]
  4082d2:	463b      	mov	r3, r7
  4082d4:	3708      	adds	r7, #8
  4082d6:	2e00      	cmp	r6, #0
  4082d8:	d0fa      	beq.n	4082d0 <__ssprint_r+0xa0>
  4082da:	42ae      	cmp	r6, r5
  4082dc:	f8d3 9000 	ldr.w	r9, [r3]
  4082e0:	46ab      	mov	fp, r5
  4082e2:	d2b2      	bcs.n	40824a <__ssprint_r+0x1a>
  4082e4:	4635      	mov	r5, r6
  4082e6:	46b3      	mov	fp, r6
  4082e8:	e7e2      	b.n	4082b0 <__ssprint_r+0x80>
  4082ea:	4650      	mov	r0, sl
  4082ec:	f7ff fda4 	bl	407e38 <_realloc_r>
  4082f0:	4603      	mov	r3, r0
  4082f2:	2800      	cmp	r0, #0
  4082f4:	d1d2      	bne.n	40829c <__ssprint_r+0x6c>
  4082f6:	6921      	ldr	r1, [r4, #16]
  4082f8:	4650      	mov	r0, sl
  4082fa:	f7fe fb59 	bl	4069b0 <_free_r>
  4082fe:	230c      	movs	r3, #12
  408300:	f8ca 3000 	str.w	r3, [sl]
  408304:	89a3      	ldrh	r3, [r4, #12]
  408306:	2200      	movs	r2, #0
  408308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40830c:	f04f 30ff 	mov.w	r0, #4294967295
  408310:	81a3      	strh	r3, [r4, #12]
  408312:	f8c8 2008 	str.w	r2, [r8, #8]
  408316:	f8c8 2004 	str.w	r2, [r8, #4]
  40831a:	b003      	add	sp, #12
  40831c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408320:	2000      	movs	r0, #0
  408322:	f8c8 0004 	str.w	r0, [r8, #4]
  408326:	b003      	add	sp, #12
  408328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040832c <__swbuf_r>:
  40832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40832e:	460d      	mov	r5, r1
  408330:	4614      	mov	r4, r2
  408332:	4606      	mov	r6, r0
  408334:	b110      	cbz	r0, 40833c <__swbuf_r+0x10>
  408336:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408338:	2b00      	cmp	r3, #0
  40833a:	d04b      	beq.n	4083d4 <__swbuf_r+0xa8>
  40833c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408340:	69a3      	ldr	r3, [r4, #24]
  408342:	60a3      	str	r3, [r4, #8]
  408344:	b291      	uxth	r1, r2
  408346:	0708      	lsls	r0, r1, #28
  408348:	d539      	bpl.n	4083be <__swbuf_r+0x92>
  40834a:	6923      	ldr	r3, [r4, #16]
  40834c:	2b00      	cmp	r3, #0
  40834e:	d036      	beq.n	4083be <__swbuf_r+0x92>
  408350:	b2ed      	uxtb	r5, r5
  408352:	0489      	lsls	r1, r1, #18
  408354:	462f      	mov	r7, r5
  408356:	d515      	bpl.n	408384 <__swbuf_r+0x58>
  408358:	6822      	ldr	r2, [r4, #0]
  40835a:	6961      	ldr	r1, [r4, #20]
  40835c:	1ad3      	subs	r3, r2, r3
  40835e:	428b      	cmp	r3, r1
  408360:	da1c      	bge.n	40839c <__swbuf_r+0x70>
  408362:	3301      	adds	r3, #1
  408364:	68a1      	ldr	r1, [r4, #8]
  408366:	1c50      	adds	r0, r2, #1
  408368:	3901      	subs	r1, #1
  40836a:	60a1      	str	r1, [r4, #8]
  40836c:	6020      	str	r0, [r4, #0]
  40836e:	7015      	strb	r5, [r2, #0]
  408370:	6962      	ldr	r2, [r4, #20]
  408372:	429a      	cmp	r2, r3
  408374:	d01a      	beq.n	4083ac <__swbuf_r+0x80>
  408376:	89a3      	ldrh	r3, [r4, #12]
  408378:	07db      	lsls	r3, r3, #31
  40837a:	d501      	bpl.n	408380 <__swbuf_r+0x54>
  40837c:	2d0a      	cmp	r5, #10
  40837e:	d015      	beq.n	4083ac <__swbuf_r+0x80>
  408380:	4638      	mov	r0, r7
  408382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408384:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408386:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40838a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40838e:	81a2      	strh	r2, [r4, #12]
  408390:	6822      	ldr	r2, [r4, #0]
  408392:	6661      	str	r1, [r4, #100]	; 0x64
  408394:	6961      	ldr	r1, [r4, #20]
  408396:	1ad3      	subs	r3, r2, r3
  408398:	428b      	cmp	r3, r1
  40839a:	dbe2      	blt.n	408362 <__swbuf_r+0x36>
  40839c:	4621      	mov	r1, r4
  40839e:	4630      	mov	r0, r6
  4083a0:	f7fe f988 	bl	4066b4 <_fflush_r>
  4083a4:	b940      	cbnz	r0, 4083b8 <__swbuf_r+0x8c>
  4083a6:	6822      	ldr	r2, [r4, #0]
  4083a8:	2301      	movs	r3, #1
  4083aa:	e7db      	b.n	408364 <__swbuf_r+0x38>
  4083ac:	4621      	mov	r1, r4
  4083ae:	4630      	mov	r0, r6
  4083b0:	f7fe f980 	bl	4066b4 <_fflush_r>
  4083b4:	2800      	cmp	r0, #0
  4083b6:	d0e3      	beq.n	408380 <__swbuf_r+0x54>
  4083b8:	f04f 37ff 	mov.w	r7, #4294967295
  4083bc:	e7e0      	b.n	408380 <__swbuf_r+0x54>
  4083be:	4621      	mov	r1, r4
  4083c0:	4630      	mov	r0, r6
  4083c2:	f7fd f8a3 	bl	40550c <__swsetup_r>
  4083c6:	2800      	cmp	r0, #0
  4083c8:	d1f6      	bne.n	4083b8 <__swbuf_r+0x8c>
  4083ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4083ce:	6923      	ldr	r3, [r4, #16]
  4083d0:	b291      	uxth	r1, r2
  4083d2:	e7bd      	b.n	408350 <__swbuf_r+0x24>
  4083d4:	f7fe f9c6 	bl	406764 <__sinit>
  4083d8:	e7b0      	b.n	40833c <__swbuf_r+0x10>
  4083da:	bf00      	nop

004083dc <_wcrtomb_r>:
  4083dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4083de:	4606      	mov	r6, r0
  4083e0:	b085      	sub	sp, #20
  4083e2:	461f      	mov	r7, r3
  4083e4:	b189      	cbz	r1, 40840a <_wcrtomb_r+0x2e>
  4083e6:	4c10      	ldr	r4, [pc, #64]	; (408428 <_wcrtomb_r+0x4c>)
  4083e8:	4d10      	ldr	r5, [pc, #64]	; (40842c <_wcrtomb_r+0x50>)
  4083ea:	6824      	ldr	r4, [r4, #0]
  4083ec:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4083ee:	2c00      	cmp	r4, #0
  4083f0:	bf08      	it	eq
  4083f2:	462c      	moveq	r4, r5
  4083f4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4083f8:	47a0      	blx	r4
  4083fa:	1c43      	adds	r3, r0, #1
  4083fc:	d103      	bne.n	408406 <_wcrtomb_r+0x2a>
  4083fe:	2200      	movs	r2, #0
  408400:	238a      	movs	r3, #138	; 0x8a
  408402:	603a      	str	r2, [r7, #0]
  408404:	6033      	str	r3, [r6, #0]
  408406:	b005      	add	sp, #20
  408408:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40840a:	460c      	mov	r4, r1
  40840c:	4906      	ldr	r1, [pc, #24]	; (408428 <_wcrtomb_r+0x4c>)
  40840e:	4a07      	ldr	r2, [pc, #28]	; (40842c <_wcrtomb_r+0x50>)
  408410:	6809      	ldr	r1, [r1, #0]
  408412:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408414:	2900      	cmp	r1, #0
  408416:	bf08      	it	eq
  408418:	4611      	moveq	r1, r2
  40841a:	4622      	mov	r2, r4
  40841c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  408420:	a901      	add	r1, sp, #4
  408422:	47a0      	blx	r4
  408424:	e7e9      	b.n	4083fa <_wcrtomb_r+0x1e>
  408426:	bf00      	nop
  408428:	20400014 	.word	0x20400014
  40842c:	20400444 	.word	0x20400444

00408430 <__ascii_wctomb>:
  408430:	b121      	cbz	r1, 40843c <__ascii_wctomb+0xc>
  408432:	2aff      	cmp	r2, #255	; 0xff
  408434:	d804      	bhi.n	408440 <__ascii_wctomb+0x10>
  408436:	700a      	strb	r2, [r1, #0]
  408438:	2001      	movs	r0, #1
  40843a:	4770      	bx	lr
  40843c:	4608      	mov	r0, r1
  40843e:	4770      	bx	lr
  408440:	238a      	movs	r3, #138	; 0x8a
  408442:	6003      	str	r3, [r0, #0]
  408444:	f04f 30ff 	mov.w	r0, #4294967295
  408448:	4770      	bx	lr
  40844a:	bf00      	nop

0040844c <_write_r>:
  40844c:	b570      	push	{r4, r5, r6, lr}
  40844e:	460d      	mov	r5, r1
  408450:	4c08      	ldr	r4, [pc, #32]	; (408474 <_write_r+0x28>)
  408452:	4611      	mov	r1, r2
  408454:	4606      	mov	r6, r0
  408456:	461a      	mov	r2, r3
  408458:	4628      	mov	r0, r5
  40845a:	2300      	movs	r3, #0
  40845c:	6023      	str	r3, [r4, #0]
  40845e:	f7f7 fecf 	bl	400200 <_write>
  408462:	1c43      	adds	r3, r0, #1
  408464:	d000      	beq.n	408468 <_write_r+0x1c>
  408466:	bd70      	pop	{r4, r5, r6, pc}
  408468:	6823      	ldr	r3, [r4, #0]
  40846a:	2b00      	cmp	r3, #0
  40846c:	d0fb      	beq.n	408466 <_write_r+0x1a>
  40846e:	6033      	str	r3, [r6, #0]
  408470:	bd70      	pop	{r4, r5, r6, pc}
  408472:	bf00      	nop
  408474:	20400bec 	.word	0x20400bec

00408478 <__register_exitproc>:
  408478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40847c:	4d2c      	ldr	r5, [pc, #176]	; (408530 <__register_exitproc+0xb8>)
  40847e:	4606      	mov	r6, r0
  408480:	6828      	ldr	r0, [r5, #0]
  408482:	4698      	mov	r8, r3
  408484:	460f      	mov	r7, r1
  408486:	4691      	mov	r9, r2
  408488:	f7fe fd3a 	bl	406f00 <__retarget_lock_acquire_recursive>
  40848c:	4b29      	ldr	r3, [pc, #164]	; (408534 <__register_exitproc+0xbc>)
  40848e:	681c      	ldr	r4, [r3, #0]
  408490:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  408494:	2b00      	cmp	r3, #0
  408496:	d03e      	beq.n	408516 <__register_exitproc+0x9e>
  408498:	685a      	ldr	r2, [r3, #4]
  40849a:	2a1f      	cmp	r2, #31
  40849c:	dc1c      	bgt.n	4084d8 <__register_exitproc+0x60>
  40849e:	f102 0e01 	add.w	lr, r2, #1
  4084a2:	b176      	cbz	r6, 4084c2 <__register_exitproc+0x4a>
  4084a4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4084a8:	2401      	movs	r4, #1
  4084aa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4084ae:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4084b2:	4094      	lsls	r4, r2
  4084b4:	4320      	orrs	r0, r4
  4084b6:	2e02      	cmp	r6, #2
  4084b8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4084bc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4084c0:	d023      	beq.n	40850a <__register_exitproc+0x92>
  4084c2:	3202      	adds	r2, #2
  4084c4:	f8c3 e004 	str.w	lr, [r3, #4]
  4084c8:	6828      	ldr	r0, [r5, #0]
  4084ca:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4084ce:	f7fe fd19 	bl	406f04 <__retarget_lock_release_recursive>
  4084d2:	2000      	movs	r0, #0
  4084d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4084d8:	4b17      	ldr	r3, [pc, #92]	; (408538 <__register_exitproc+0xc0>)
  4084da:	b30b      	cbz	r3, 408520 <__register_exitproc+0xa8>
  4084dc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4084e0:	f3af 8000 	nop.w
  4084e4:	4603      	mov	r3, r0
  4084e6:	b1d8      	cbz	r0, 408520 <__register_exitproc+0xa8>
  4084e8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4084ec:	6002      	str	r2, [r0, #0]
  4084ee:	2100      	movs	r1, #0
  4084f0:	6041      	str	r1, [r0, #4]
  4084f2:	460a      	mov	r2, r1
  4084f4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4084f8:	f04f 0e01 	mov.w	lr, #1
  4084fc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408500:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408504:	2e00      	cmp	r6, #0
  408506:	d0dc      	beq.n	4084c2 <__register_exitproc+0x4a>
  408508:	e7cc      	b.n	4084a4 <__register_exitproc+0x2c>
  40850a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40850e:	430c      	orrs	r4, r1
  408510:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408514:	e7d5      	b.n	4084c2 <__register_exitproc+0x4a>
  408516:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40851a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40851e:	e7bb      	b.n	408498 <__register_exitproc+0x20>
  408520:	6828      	ldr	r0, [r5, #0]
  408522:	f7fe fcef 	bl	406f04 <__retarget_lock_release_recursive>
  408526:	f04f 30ff 	mov.w	r0, #4294967295
  40852a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40852e:	bf00      	nop
  408530:	20400440 	.word	0x20400440
  408534:	00409290 	.word	0x00409290
  408538:	00000000 	.word	0x00000000

0040853c <_calloc_r>:
  40853c:	b510      	push	{r4, lr}
  40853e:	fb02 f101 	mul.w	r1, r2, r1
  408542:	f7fe fd59 	bl	406ff8 <_malloc_r>
  408546:	4604      	mov	r4, r0
  408548:	b1d8      	cbz	r0, 408582 <_calloc_r+0x46>
  40854a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40854e:	f022 0203 	bic.w	r2, r2, #3
  408552:	3a04      	subs	r2, #4
  408554:	2a24      	cmp	r2, #36	; 0x24
  408556:	d818      	bhi.n	40858a <_calloc_r+0x4e>
  408558:	2a13      	cmp	r2, #19
  40855a:	d914      	bls.n	408586 <_calloc_r+0x4a>
  40855c:	2300      	movs	r3, #0
  40855e:	2a1b      	cmp	r2, #27
  408560:	6003      	str	r3, [r0, #0]
  408562:	6043      	str	r3, [r0, #4]
  408564:	d916      	bls.n	408594 <_calloc_r+0x58>
  408566:	2a24      	cmp	r2, #36	; 0x24
  408568:	6083      	str	r3, [r0, #8]
  40856a:	60c3      	str	r3, [r0, #12]
  40856c:	bf11      	iteee	ne
  40856e:	f100 0210 	addne.w	r2, r0, #16
  408572:	6103      	streq	r3, [r0, #16]
  408574:	6143      	streq	r3, [r0, #20]
  408576:	f100 0218 	addeq.w	r2, r0, #24
  40857a:	2300      	movs	r3, #0
  40857c:	6013      	str	r3, [r2, #0]
  40857e:	6053      	str	r3, [r2, #4]
  408580:	6093      	str	r3, [r2, #8]
  408582:	4620      	mov	r0, r4
  408584:	bd10      	pop	{r4, pc}
  408586:	4602      	mov	r2, r0
  408588:	e7f7      	b.n	40857a <_calloc_r+0x3e>
  40858a:	2100      	movs	r1, #0
  40858c:	f7fa fd8e 	bl	4030ac <memset>
  408590:	4620      	mov	r0, r4
  408592:	bd10      	pop	{r4, pc}
  408594:	f100 0208 	add.w	r2, r0, #8
  408598:	e7ef      	b.n	40857a <_calloc_r+0x3e>
  40859a:	bf00      	nop

0040859c <_close_r>:
  40859c:	b538      	push	{r3, r4, r5, lr}
  40859e:	4c07      	ldr	r4, [pc, #28]	; (4085bc <_close_r+0x20>)
  4085a0:	2300      	movs	r3, #0
  4085a2:	4605      	mov	r5, r0
  4085a4:	4608      	mov	r0, r1
  4085a6:	6023      	str	r3, [r4, #0]
  4085a8:	f7f9 fe48 	bl	40223c <_close>
  4085ac:	1c43      	adds	r3, r0, #1
  4085ae:	d000      	beq.n	4085b2 <_close_r+0x16>
  4085b0:	bd38      	pop	{r3, r4, r5, pc}
  4085b2:	6823      	ldr	r3, [r4, #0]
  4085b4:	2b00      	cmp	r3, #0
  4085b6:	d0fb      	beq.n	4085b0 <_close_r+0x14>
  4085b8:	602b      	str	r3, [r5, #0]
  4085ba:	bd38      	pop	{r3, r4, r5, pc}
  4085bc:	20400bec 	.word	0x20400bec

004085c0 <_fclose_r>:
  4085c0:	b570      	push	{r4, r5, r6, lr}
  4085c2:	b159      	cbz	r1, 4085dc <_fclose_r+0x1c>
  4085c4:	4605      	mov	r5, r0
  4085c6:	460c      	mov	r4, r1
  4085c8:	b110      	cbz	r0, 4085d0 <_fclose_r+0x10>
  4085ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4085cc:	2b00      	cmp	r3, #0
  4085ce:	d03c      	beq.n	40864a <_fclose_r+0x8a>
  4085d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4085d2:	07d8      	lsls	r0, r3, #31
  4085d4:	d505      	bpl.n	4085e2 <_fclose_r+0x22>
  4085d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4085da:	b92b      	cbnz	r3, 4085e8 <_fclose_r+0x28>
  4085dc:	2600      	movs	r6, #0
  4085de:	4630      	mov	r0, r6
  4085e0:	bd70      	pop	{r4, r5, r6, pc}
  4085e2:	89a3      	ldrh	r3, [r4, #12]
  4085e4:	0599      	lsls	r1, r3, #22
  4085e6:	d53c      	bpl.n	408662 <_fclose_r+0xa2>
  4085e8:	4621      	mov	r1, r4
  4085ea:	4628      	mov	r0, r5
  4085ec:	f7fd ffc2 	bl	406574 <__sflush_r>
  4085f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4085f2:	4606      	mov	r6, r0
  4085f4:	b133      	cbz	r3, 408604 <_fclose_r+0x44>
  4085f6:	69e1      	ldr	r1, [r4, #28]
  4085f8:	4628      	mov	r0, r5
  4085fa:	4798      	blx	r3
  4085fc:	2800      	cmp	r0, #0
  4085fe:	bfb8      	it	lt
  408600:	f04f 36ff 	movlt.w	r6, #4294967295
  408604:	89a3      	ldrh	r3, [r4, #12]
  408606:	061a      	lsls	r2, r3, #24
  408608:	d422      	bmi.n	408650 <_fclose_r+0x90>
  40860a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40860c:	b141      	cbz	r1, 408620 <_fclose_r+0x60>
  40860e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408612:	4299      	cmp	r1, r3
  408614:	d002      	beq.n	40861c <_fclose_r+0x5c>
  408616:	4628      	mov	r0, r5
  408618:	f7fe f9ca 	bl	4069b0 <_free_r>
  40861c:	2300      	movs	r3, #0
  40861e:	6323      	str	r3, [r4, #48]	; 0x30
  408620:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408622:	b121      	cbz	r1, 40862e <_fclose_r+0x6e>
  408624:	4628      	mov	r0, r5
  408626:	f7fe f9c3 	bl	4069b0 <_free_r>
  40862a:	2300      	movs	r3, #0
  40862c:	6463      	str	r3, [r4, #68]	; 0x44
  40862e:	f7fe f8c5 	bl	4067bc <__sfp_lock_acquire>
  408632:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408634:	2200      	movs	r2, #0
  408636:	07db      	lsls	r3, r3, #31
  408638:	81a2      	strh	r2, [r4, #12]
  40863a:	d50e      	bpl.n	40865a <_fclose_r+0x9a>
  40863c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40863e:	f7fe fc5d 	bl	406efc <__retarget_lock_close_recursive>
  408642:	f7fe f8c1 	bl	4067c8 <__sfp_lock_release>
  408646:	4630      	mov	r0, r6
  408648:	bd70      	pop	{r4, r5, r6, pc}
  40864a:	f7fe f88b 	bl	406764 <__sinit>
  40864e:	e7bf      	b.n	4085d0 <_fclose_r+0x10>
  408650:	6921      	ldr	r1, [r4, #16]
  408652:	4628      	mov	r0, r5
  408654:	f7fe f9ac 	bl	4069b0 <_free_r>
  408658:	e7d7      	b.n	40860a <_fclose_r+0x4a>
  40865a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40865c:	f7fe fc52 	bl	406f04 <__retarget_lock_release_recursive>
  408660:	e7ec      	b.n	40863c <_fclose_r+0x7c>
  408662:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408664:	f7fe fc4c 	bl	406f00 <__retarget_lock_acquire_recursive>
  408668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40866c:	2b00      	cmp	r3, #0
  40866e:	d1bb      	bne.n	4085e8 <_fclose_r+0x28>
  408670:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408672:	f016 0601 	ands.w	r6, r6, #1
  408676:	d1b1      	bne.n	4085dc <_fclose_r+0x1c>
  408678:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40867a:	f7fe fc43 	bl	406f04 <__retarget_lock_release_recursive>
  40867e:	4630      	mov	r0, r6
  408680:	bd70      	pop	{r4, r5, r6, pc}
  408682:	bf00      	nop

00408684 <_fstat_r>:
  408684:	b538      	push	{r3, r4, r5, lr}
  408686:	460b      	mov	r3, r1
  408688:	4c07      	ldr	r4, [pc, #28]	; (4086a8 <_fstat_r+0x24>)
  40868a:	4605      	mov	r5, r0
  40868c:	4611      	mov	r1, r2
  40868e:	4618      	mov	r0, r3
  408690:	2300      	movs	r3, #0
  408692:	6023      	str	r3, [r4, #0]
  408694:	f7f9 fdde 	bl	402254 <_fstat>
  408698:	1c43      	adds	r3, r0, #1
  40869a:	d000      	beq.n	40869e <_fstat_r+0x1a>
  40869c:	bd38      	pop	{r3, r4, r5, pc}
  40869e:	6823      	ldr	r3, [r4, #0]
  4086a0:	2b00      	cmp	r3, #0
  4086a2:	d0fb      	beq.n	40869c <_fstat_r+0x18>
  4086a4:	602b      	str	r3, [r5, #0]
  4086a6:	bd38      	pop	{r3, r4, r5, pc}
  4086a8:	20400bec 	.word	0x20400bec

004086ac <_isatty_r>:
  4086ac:	b538      	push	{r3, r4, r5, lr}
  4086ae:	4c07      	ldr	r4, [pc, #28]	; (4086cc <_isatty_r+0x20>)
  4086b0:	2300      	movs	r3, #0
  4086b2:	4605      	mov	r5, r0
  4086b4:	4608      	mov	r0, r1
  4086b6:	6023      	str	r3, [r4, #0]
  4086b8:	f7f9 fddc 	bl	402274 <_isatty>
  4086bc:	1c43      	adds	r3, r0, #1
  4086be:	d000      	beq.n	4086c2 <_isatty_r+0x16>
  4086c0:	bd38      	pop	{r3, r4, r5, pc}
  4086c2:	6823      	ldr	r3, [r4, #0]
  4086c4:	2b00      	cmp	r3, #0
  4086c6:	d0fb      	beq.n	4086c0 <_isatty_r+0x14>
  4086c8:	602b      	str	r3, [r5, #0]
  4086ca:	bd38      	pop	{r3, r4, r5, pc}
  4086cc:	20400bec 	.word	0x20400bec

004086d0 <_lseek_r>:
  4086d0:	b570      	push	{r4, r5, r6, lr}
  4086d2:	460d      	mov	r5, r1
  4086d4:	4c08      	ldr	r4, [pc, #32]	; (4086f8 <_lseek_r+0x28>)
  4086d6:	4611      	mov	r1, r2
  4086d8:	4606      	mov	r6, r0
  4086da:	461a      	mov	r2, r3
  4086dc:	4628      	mov	r0, r5
  4086de:	2300      	movs	r3, #0
  4086e0:	6023      	str	r3, [r4, #0]
  4086e2:	f7f9 fdd2 	bl	40228a <_lseek>
  4086e6:	1c43      	adds	r3, r0, #1
  4086e8:	d000      	beq.n	4086ec <_lseek_r+0x1c>
  4086ea:	bd70      	pop	{r4, r5, r6, pc}
  4086ec:	6823      	ldr	r3, [r4, #0]
  4086ee:	2b00      	cmp	r3, #0
  4086f0:	d0fb      	beq.n	4086ea <_lseek_r+0x1a>
  4086f2:	6033      	str	r3, [r6, #0]
  4086f4:	bd70      	pop	{r4, r5, r6, pc}
  4086f6:	bf00      	nop
  4086f8:	20400bec 	.word	0x20400bec

004086fc <_read_r>:
  4086fc:	b570      	push	{r4, r5, r6, lr}
  4086fe:	460d      	mov	r5, r1
  408700:	4c08      	ldr	r4, [pc, #32]	; (408724 <_read_r+0x28>)
  408702:	4611      	mov	r1, r2
  408704:	4606      	mov	r6, r0
  408706:	461a      	mov	r2, r3
  408708:	4628      	mov	r0, r5
  40870a:	2300      	movs	r3, #0
  40870c:	6023      	str	r3, [r4, #0]
  40870e:	f7f7 fd4d 	bl	4001ac <_read>
  408712:	1c43      	adds	r3, r0, #1
  408714:	d000      	beq.n	408718 <_read_r+0x1c>
  408716:	bd70      	pop	{r4, r5, r6, pc}
  408718:	6823      	ldr	r3, [r4, #0]
  40871a:	2b00      	cmp	r3, #0
  40871c:	d0fb      	beq.n	408716 <_read_r+0x1a>
  40871e:	6033      	str	r3, [r6, #0]
  408720:	bd70      	pop	{r4, r5, r6, pc}
  408722:	bf00      	nop
  408724:	20400bec 	.word	0x20400bec

00408728 <__aeabi_drsub>:
  408728:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40872c:	e002      	b.n	408734 <__adddf3>
  40872e:	bf00      	nop

00408730 <__aeabi_dsub>:
  408730:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408734 <__adddf3>:
  408734:	b530      	push	{r4, r5, lr}
  408736:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40873a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40873e:	ea94 0f05 	teq	r4, r5
  408742:	bf08      	it	eq
  408744:	ea90 0f02 	teqeq	r0, r2
  408748:	bf1f      	itttt	ne
  40874a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40874e:	ea55 0c02 	orrsne.w	ip, r5, r2
  408752:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408756:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40875a:	f000 80e2 	beq.w	408922 <__adddf3+0x1ee>
  40875e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  408762:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408766:	bfb8      	it	lt
  408768:	426d      	neglt	r5, r5
  40876a:	dd0c      	ble.n	408786 <__adddf3+0x52>
  40876c:	442c      	add	r4, r5
  40876e:	ea80 0202 	eor.w	r2, r0, r2
  408772:	ea81 0303 	eor.w	r3, r1, r3
  408776:	ea82 0000 	eor.w	r0, r2, r0
  40877a:	ea83 0101 	eor.w	r1, r3, r1
  40877e:	ea80 0202 	eor.w	r2, r0, r2
  408782:	ea81 0303 	eor.w	r3, r1, r3
  408786:	2d36      	cmp	r5, #54	; 0x36
  408788:	bf88      	it	hi
  40878a:	bd30      	pophi	{r4, r5, pc}
  40878c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408790:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408794:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408798:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40879c:	d002      	beq.n	4087a4 <__adddf3+0x70>
  40879e:	4240      	negs	r0, r0
  4087a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4087a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4087a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4087ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4087b0:	d002      	beq.n	4087b8 <__adddf3+0x84>
  4087b2:	4252      	negs	r2, r2
  4087b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4087b8:	ea94 0f05 	teq	r4, r5
  4087bc:	f000 80a7 	beq.w	40890e <__adddf3+0x1da>
  4087c0:	f1a4 0401 	sub.w	r4, r4, #1
  4087c4:	f1d5 0e20 	rsbs	lr, r5, #32
  4087c8:	db0d      	blt.n	4087e6 <__adddf3+0xb2>
  4087ca:	fa02 fc0e 	lsl.w	ip, r2, lr
  4087ce:	fa22 f205 	lsr.w	r2, r2, r5
  4087d2:	1880      	adds	r0, r0, r2
  4087d4:	f141 0100 	adc.w	r1, r1, #0
  4087d8:	fa03 f20e 	lsl.w	r2, r3, lr
  4087dc:	1880      	adds	r0, r0, r2
  4087de:	fa43 f305 	asr.w	r3, r3, r5
  4087e2:	4159      	adcs	r1, r3
  4087e4:	e00e      	b.n	408804 <__adddf3+0xd0>
  4087e6:	f1a5 0520 	sub.w	r5, r5, #32
  4087ea:	f10e 0e20 	add.w	lr, lr, #32
  4087ee:	2a01      	cmp	r2, #1
  4087f0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4087f4:	bf28      	it	cs
  4087f6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4087fa:	fa43 f305 	asr.w	r3, r3, r5
  4087fe:	18c0      	adds	r0, r0, r3
  408800:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408804:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408808:	d507      	bpl.n	40881a <__adddf3+0xe6>
  40880a:	f04f 0e00 	mov.w	lr, #0
  40880e:	f1dc 0c00 	rsbs	ip, ip, #0
  408812:	eb7e 0000 	sbcs.w	r0, lr, r0
  408816:	eb6e 0101 	sbc.w	r1, lr, r1
  40881a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40881e:	d31b      	bcc.n	408858 <__adddf3+0x124>
  408820:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408824:	d30c      	bcc.n	408840 <__adddf3+0x10c>
  408826:	0849      	lsrs	r1, r1, #1
  408828:	ea5f 0030 	movs.w	r0, r0, rrx
  40882c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408830:	f104 0401 	add.w	r4, r4, #1
  408834:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408838:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40883c:	f080 809a 	bcs.w	408974 <__adddf3+0x240>
  408840:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408844:	bf08      	it	eq
  408846:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40884a:	f150 0000 	adcs.w	r0, r0, #0
  40884e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408852:	ea41 0105 	orr.w	r1, r1, r5
  408856:	bd30      	pop	{r4, r5, pc}
  408858:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40885c:	4140      	adcs	r0, r0
  40885e:	eb41 0101 	adc.w	r1, r1, r1
  408862:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408866:	f1a4 0401 	sub.w	r4, r4, #1
  40886a:	d1e9      	bne.n	408840 <__adddf3+0x10c>
  40886c:	f091 0f00 	teq	r1, #0
  408870:	bf04      	itt	eq
  408872:	4601      	moveq	r1, r0
  408874:	2000      	moveq	r0, #0
  408876:	fab1 f381 	clz	r3, r1
  40887a:	bf08      	it	eq
  40887c:	3320      	addeq	r3, #32
  40887e:	f1a3 030b 	sub.w	r3, r3, #11
  408882:	f1b3 0220 	subs.w	r2, r3, #32
  408886:	da0c      	bge.n	4088a2 <__adddf3+0x16e>
  408888:	320c      	adds	r2, #12
  40888a:	dd08      	ble.n	40889e <__adddf3+0x16a>
  40888c:	f102 0c14 	add.w	ip, r2, #20
  408890:	f1c2 020c 	rsb	r2, r2, #12
  408894:	fa01 f00c 	lsl.w	r0, r1, ip
  408898:	fa21 f102 	lsr.w	r1, r1, r2
  40889c:	e00c      	b.n	4088b8 <__adddf3+0x184>
  40889e:	f102 0214 	add.w	r2, r2, #20
  4088a2:	bfd8      	it	le
  4088a4:	f1c2 0c20 	rsble	ip, r2, #32
  4088a8:	fa01 f102 	lsl.w	r1, r1, r2
  4088ac:	fa20 fc0c 	lsr.w	ip, r0, ip
  4088b0:	bfdc      	itt	le
  4088b2:	ea41 010c 	orrle.w	r1, r1, ip
  4088b6:	4090      	lslle	r0, r2
  4088b8:	1ae4      	subs	r4, r4, r3
  4088ba:	bfa2      	ittt	ge
  4088bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4088c0:	4329      	orrge	r1, r5
  4088c2:	bd30      	popge	{r4, r5, pc}
  4088c4:	ea6f 0404 	mvn.w	r4, r4
  4088c8:	3c1f      	subs	r4, #31
  4088ca:	da1c      	bge.n	408906 <__adddf3+0x1d2>
  4088cc:	340c      	adds	r4, #12
  4088ce:	dc0e      	bgt.n	4088ee <__adddf3+0x1ba>
  4088d0:	f104 0414 	add.w	r4, r4, #20
  4088d4:	f1c4 0220 	rsb	r2, r4, #32
  4088d8:	fa20 f004 	lsr.w	r0, r0, r4
  4088dc:	fa01 f302 	lsl.w	r3, r1, r2
  4088e0:	ea40 0003 	orr.w	r0, r0, r3
  4088e4:	fa21 f304 	lsr.w	r3, r1, r4
  4088e8:	ea45 0103 	orr.w	r1, r5, r3
  4088ec:	bd30      	pop	{r4, r5, pc}
  4088ee:	f1c4 040c 	rsb	r4, r4, #12
  4088f2:	f1c4 0220 	rsb	r2, r4, #32
  4088f6:	fa20 f002 	lsr.w	r0, r0, r2
  4088fa:	fa01 f304 	lsl.w	r3, r1, r4
  4088fe:	ea40 0003 	orr.w	r0, r0, r3
  408902:	4629      	mov	r1, r5
  408904:	bd30      	pop	{r4, r5, pc}
  408906:	fa21 f004 	lsr.w	r0, r1, r4
  40890a:	4629      	mov	r1, r5
  40890c:	bd30      	pop	{r4, r5, pc}
  40890e:	f094 0f00 	teq	r4, #0
  408912:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408916:	bf06      	itte	eq
  408918:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40891c:	3401      	addeq	r4, #1
  40891e:	3d01      	subne	r5, #1
  408920:	e74e      	b.n	4087c0 <__adddf3+0x8c>
  408922:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408926:	bf18      	it	ne
  408928:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40892c:	d029      	beq.n	408982 <__adddf3+0x24e>
  40892e:	ea94 0f05 	teq	r4, r5
  408932:	bf08      	it	eq
  408934:	ea90 0f02 	teqeq	r0, r2
  408938:	d005      	beq.n	408946 <__adddf3+0x212>
  40893a:	ea54 0c00 	orrs.w	ip, r4, r0
  40893e:	bf04      	itt	eq
  408940:	4619      	moveq	r1, r3
  408942:	4610      	moveq	r0, r2
  408944:	bd30      	pop	{r4, r5, pc}
  408946:	ea91 0f03 	teq	r1, r3
  40894a:	bf1e      	ittt	ne
  40894c:	2100      	movne	r1, #0
  40894e:	2000      	movne	r0, #0
  408950:	bd30      	popne	{r4, r5, pc}
  408952:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408956:	d105      	bne.n	408964 <__adddf3+0x230>
  408958:	0040      	lsls	r0, r0, #1
  40895a:	4149      	adcs	r1, r1
  40895c:	bf28      	it	cs
  40895e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  408962:	bd30      	pop	{r4, r5, pc}
  408964:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408968:	bf3c      	itt	cc
  40896a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40896e:	bd30      	popcc	{r4, r5, pc}
  408970:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408974:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408978:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40897c:	f04f 0000 	mov.w	r0, #0
  408980:	bd30      	pop	{r4, r5, pc}
  408982:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408986:	bf1a      	itte	ne
  408988:	4619      	movne	r1, r3
  40898a:	4610      	movne	r0, r2
  40898c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408990:	bf1c      	itt	ne
  408992:	460b      	movne	r3, r1
  408994:	4602      	movne	r2, r0
  408996:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40899a:	bf06      	itte	eq
  40899c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4089a0:	ea91 0f03 	teqeq	r1, r3
  4089a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4089a8:	bd30      	pop	{r4, r5, pc}
  4089aa:	bf00      	nop

004089ac <__aeabi_ui2d>:
  4089ac:	f090 0f00 	teq	r0, #0
  4089b0:	bf04      	itt	eq
  4089b2:	2100      	moveq	r1, #0
  4089b4:	4770      	bxeq	lr
  4089b6:	b530      	push	{r4, r5, lr}
  4089b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4089bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4089c0:	f04f 0500 	mov.w	r5, #0
  4089c4:	f04f 0100 	mov.w	r1, #0
  4089c8:	e750      	b.n	40886c <__adddf3+0x138>
  4089ca:	bf00      	nop

004089cc <__aeabi_i2d>:
  4089cc:	f090 0f00 	teq	r0, #0
  4089d0:	bf04      	itt	eq
  4089d2:	2100      	moveq	r1, #0
  4089d4:	4770      	bxeq	lr
  4089d6:	b530      	push	{r4, r5, lr}
  4089d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4089dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4089e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4089e4:	bf48      	it	mi
  4089e6:	4240      	negmi	r0, r0
  4089e8:	f04f 0100 	mov.w	r1, #0
  4089ec:	e73e      	b.n	40886c <__adddf3+0x138>
  4089ee:	bf00      	nop

004089f0 <__aeabi_f2d>:
  4089f0:	0042      	lsls	r2, r0, #1
  4089f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4089f6:	ea4f 0131 	mov.w	r1, r1, rrx
  4089fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4089fe:	bf1f      	itttt	ne
  408a00:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408a04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408a08:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408a0c:	4770      	bxne	lr
  408a0e:	f092 0f00 	teq	r2, #0
  408a12:	bf14      	ite	ne
  408a14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408a18:	4770      	bxeq	lr
  408a1a:	b530      	push	{r4, r5, lr}
  408a1c:	f44f 7460 	mov.w	r4, #896	; 0x380
  408a20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408a24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408a28:	e720      	b.n	40886c <__adddf3+0x138>
  408a2a:	bf00      	nop

00408a2c <__aeabi_ul2d>:
  408a2c:	ea50 0201 	orrs.w	r2, r0, r1
  408a30:	bf08      	it	eq
  408a32:	4770      	bxeq	lr
  408a34:	b530      	push	{r4, r5, lr}
  408a36:	f04f 0500 	mov.w	r5, #0
  408a3a:	e00a      	b.n	408a52 <__aeabi_l2d+0x16>

00408a3c <__aeabi_l2d>:
  408a3c:	ea50 0201 	orrs.w	r2, r0, r1
  408a40:	bf08      	it	eq
  408a42:	4770      	bxeq	lr
  408a44:	b530      	push	{r4, r5, lr}
  408a46:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408a4a:	d502      	bpl.n	408a52 <__aeabi_l2d+0x16>
  408a4c:	4240      	negs	r0, r0
  408a4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408a52:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408a56:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408a5a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408a5e:	f43f aedc 	beq.w	40881a <__adddf3+0xe6>
  408a62:	f04f 0203 	mov.w	r2, #3
  408a66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408a6a:	bf18      	it	ne
  408a6c:	3203      	addne	r2, #3
  408a6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408a72:	bf18      	it	ne
  408a74:	3203      	addne	r2, #3
  408a76:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408a7a:	f1c2 0320 	rsb	r3, r2, #32
  408a7e:	fa00 fc03 	lsl.w	ip, r0, r3
  408a82:	fa20 f002 	lsr.w	r0, r0, r2
  408a86:	fa01 fe03 	lsl.w	lr, r1, r3
  408a8a:	ea40 000e 	orr.w	r0, r0, lr
  408a8e:	fa21 f102 	lsr.w	r1, r1, r2
  408a92:	4414      	add	r4, r2
  408a94:	e6c1      	b.n	40881a <__adddf3+0xe6>
  408a96:	bf00      	nop

00408a98 <__aeabi_dmul>:
  408a98:	b570      	push	{r4, r5, r6, lr}
  408a9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408a9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408aa2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408aa6:	bf1d      	ittte	ne
  408aa8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408aac:	ea94 0f0c 	teqne	r4, ip
  408ab0:	ea95 0f0c 	teqne	r5, ip
  408ab4:	f000 f8de 	bleq	408c74 <__aeabi_dmul+0x1dc>
  408ab8:	442c      	add	r4, r5
  408aba:	ea81 0603 	eor.w	r6, r1, r3
  408abe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408ac2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408ac6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408aca:	bf18      	it	ne
  408acc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408ad0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408ad8:	d038      	beq.n	408b4c <__aeabi_dmul+0xb4>
  408ada:	fba0 ce02 	umull	ip, lr, r0, r2
  408ade:	f04f 0500 	mov.w	r5, #0
  408ae2:	fbe1 e502 	umlal	lr, r5, r1, r2
  408ae6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408aea:	fbe0 e503 	umlal	lr, r5, r0, r3
  408aee:	f04f 0600 	mov.w	r6, #0
  408af2:	fbe1 5603 	umlal	r5, r6, r1, r3
  408af6:	f09c 0f00 	teq	ip, #0
  408afa:	bf18      	it	ne
  408afc:	f04e 0e01 	orrne.w	lr, lr, #1
  408b00:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408b04:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408b08:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408b0c:	d204      	bcs.n	408b18 <__aeabi_dmul+0x80>
  408b0e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408b12:	416d      	adcs	r5, r5
  408b14:	eb46 0606 	adc.w	r6, r6, r6
  408b18:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408b1c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408b20:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408b24:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408b28:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408b2c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408b30:	bf88      	it	hi
  408b32:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408b36:	d81e      	bhi.n	408b76 <__aeabi_dmul+0xde>
  408b38:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408b3c:	bf08      	it	eq
  408b3e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408b42:	f150 0000 	adcs.w	r0, r0, #0
  408b46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408b4a:	bd70      	pop	{r4, r5, r6, pc}
  408b4c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408b50:	ea46 0101 	orr.w	r1, r6, r1
  408b54:	ea40 0002 	orr.w	r0, r0, r2
  408b58:	ea81 0103 	eor.w	r1, r1, r3
  408b5c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408b60:	bfc2      	ittt	gt
  408b62:	ebd4 050c 	rsbsgt	r5, r4, ip
  408b66:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408b6a:	bd70      	popgt	{r4, r5, r6, pc}
  408b6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408b70:	f04f 0e00 	mov.w	lr, #0
  408b74:	3c01      	subs	r4, #1
  408b76:	f300 80ab 	bgt.w	408cd0 <__aeabi_dmul+0x238>
  408b7a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408b7e:	bfde      	ittt	le
  408b80:	2000      	movle	r0, #0
  408b82:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408b86:	bd70      	pople	{r4, r5, r6, pc}
  408b88:	f1c4 0400 	rsb	r4, r4, #0
  408b8c:	3c20      	subs	r4, #32
  408b8e:	da35      	bge.n	408bfc <__aeabi_dmul+0x164>
  408b90:	340c      	adds	r4, #12
  408b92:	dc1b      	bgt.n	408bcc <__aeabi_dmul+0x134>
  408b94:	f104 0414 	add.w	r4, r4, #20
  408b98:	f1c4 0520 	rsb	r5, r4, #32
  408b9c:	fa00 f305 	lsl.w	r3, r0, r5
  408ba0:	fa20 f004 	lsr.w	r0, r0, r4
  408ba4:	fa01 f205 	lsl.w	r2, r1, r5
  408ba8:	ea40 0002 	orr.w	r0, r0, r2
  408bac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408bb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408bb4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408bb8:	fa21 f604 	lsr.w	r6, r1, r4
  408bbc:	eb42 0106 	adc.w	r1, r2, r6
  408bc0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408bc4:	bf08      	it	eq
  408bc6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408bca:	bd70      	pop	{r4, r5, r6, pc}
  408bcc:	f1c4 040c 	rsb	r4, r4, #12
  408bd0:	f1c4 0520 	rsb	r5, r4, #32
  408bd4:	fa00 f304 	lsl.w	r3, r0, r4
  408bd8:	fa20 f005 	lsr.w	r0, r0, r5
  408bdc:	fa01 f204 	lsl.w	r2, r1, r4
  408be0:	ea40 0002 	orr.w	r0, r0, r2
  408be4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408be8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408bec:	f141 0100 	adc.w	r1, r1, #0
  408bf0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408bf4:	bf08      	it	eq
  408bf6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408bfa:	bd70      	pop	{r4, r5, r6, pc}
  408bfc:	f1c4 0520 	rsb	r5, r4, #32
  408c00:	fa00 f205 	lsl.w	r2, r0, r5
  408c04:	ea4e 0e02 	orr.w	lr, lr, r2
  408c08:	fa20 f304 	lsr.w	r3, r0, r4
  408c0c:	fa01 f205 	lsl.w	r2, r1, r5
  408c10:	ea43 0302 	orr.w	r3, r3, r2
  408c14:	fa21 f004 	lsr.w	r0, r1, r4
  408c18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c1c:	fa21 f204 	lsr.w	r2, r1, r4
  408c20:	ea20 0002 	bic.w	r0, r0, r2
  408c24:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408c28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408c2c:	bf08      	it	eq
  408c2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408c32:	bd70      	pop	{r4, r5, r6, pc}
  408c34:	f094 0f00 	teq	r4, #0
  408c38:	d10f      	bne.n	408c5a <__aeabi_dmul+0x1c2>
  408c3a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408c3e:	0040      	lsls	r0, r0, #1
  408c40:	eb41 0101 	adc.w	r1, r1, r1
  408c44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408c48:	bf08      	it	eq
  408c4a:	3c01      	subeq	r4, #1
  408c4c:	d0f7      	beq.n	408c3e <__aeabi_dmul+0x1a6>
  408c4e:	ea41 0106 	orr.w	r1, r1, r6
  408c52:	f095 0f00 	teq	r5, #0
  408c56:	bf18      	it	ne
  408c58:	4770      	bxne	lr
  408c5a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408c5e:	0052      	lsls	r2, r2, #1
  408c60:	eb43 0303 	adc.w	r3, r3, r3
  408c64:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408c68:	bf08      	it	eq
  408c6a:	3d01      	subeq	r5, #1
  408c6c:	d0f7      	beq.n	408c5e <__aeabi_dmul+0x1c6>
  408c6e:	ea43 0306 	orr.w	r3, r3, r6
  408c72:	4770      	bx	lr
  408c74:	ea94 0f0c 	teq	r4, ip
  408c78:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408c7c:	bf18      	it	ne
  408c7e:	ea95 0f0c 	teqne	r5, ip
  408c82:	d00c      	beq.n	408c9e <__aeabi_dmul+0x206>
  408c84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408c88:	bf18      	it	ne
  408c8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408c8e:	d1d1      	bne.n	408c34 <__aeabi_dmul+0x19c>
  408c90:	ea81 0103 	eor.w	r1, r1, r3
  408c94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c98:	f04f 0000 	mov.w	r0, #0
  408c9c:	bd70      	pop	{r4, r5, r6, pc}
  408c9e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408ca2:	bf06      	itte	eq
  408ca4:	4610      	moveq	r0, r2
  408ca6:	4619      	moveq	r1, r3
  408ca8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408cac:	d019      	beq.n	408ce2 <__aeabi_dmul+0x24a>
  408cae:	ea94 0f0c 	teq	r4, ip
  408cb2:	d102      	bne.n	408cba <__aeabi_dmul+0x222>
  408cb4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408cb8:	d113      	bne.n	408ce2 <__aeabi_dmul+0x24a>
  408cba:	ea95 0f0c 	teq	r5, ip
  408cbe:	d105      	bne.n	408ccc <__aeabi_dmul+0x234>
  408cc0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408cc4:	bf1c      	itt	ne
  408cc6:	4610      	movne	r0, r2
  408cc8:	4619      	movne	r1, r3
  408cca:	d10a      	bne.n	408ce2 <__aeabi_dmul+0x24a>
  408ccc:	ea81 0103 	eor.w	r1, r1, r3
  408cd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408cd4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408cd8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408cdc:	f04f 0000 	mov.w	r0, #0
  408ce0:	bd70      	pop	{r4, r5, r6, pc}
  408ce2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408ce6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408cea:	bd70      	pop	{r4, r5, r6, pc}

00408cec <__aeabi_ddiv>:
  408cec:	b570      	push	{r4, r5, r6, lr}
  408cee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408cf2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408cf6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408cfa:	bf1d      	ittte	ne
  408cfc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408d00:	ea94 0f0c 	teqne	r4, ip
  408d04:	ea95 0f0c 	teqne	r5, ip
  408d08:	f000 f8a7 	bleq	408e5a <__aeabi_ddiv+0x16e>
  408d0c:	eba4 0405 	sub.w	r4, r4, r5
  408d10:	ea81 0e03 	eor.w	lr, r1, r3
  408d14:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408d18:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408d1c:	f000 8088 	beq.w	408e30 <__aeabi_ddiv+0x144>
  408d20:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408d24:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408d28:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408d2c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408d30:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408d34:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408d38:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408d3c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408d40:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408d44:	429d      	cmp	r5, r3
  408d46:	bf08      	it	eq
  408d48:	4296      	cmpeq	r6, r2
  408d4a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408d4e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408d52:	d202      	bcs.n	408d5a <__aeabi_ddiv+0x6e>
  408d54:	085b      	lsrs	r3, r3, #1
  408d56:	ea4f 0232 	mov.w	r2, r2, rrx
  408d5a:	1ab6      	subs	r6, r6, r2
  408d5c:	eb65 0503 	sbc.w	r5, r5, r3
  408d60:	085b      	lsrs	r3, r3, #1
  408d62:	ea4f 0232 	mov.w	r2, r2, rrx
  408d66:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408d6a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408d6e:	ebb6 0e02 	subs.w	lr, r6, r2
  408d72:	eb75 0e03 	sbcs.w	lr, r5, r3
  408d76:	bf22      	ittt	cs
  408d78:	1ab6      	subcs	r6, r6, r2
  408d7a:	4675      	movcs	r5, lr
  408d7c:	ea40 000c 	orrcs.w	r0, r0, ip
  408d80:	085b      	lsrs	r3, r3, #1
  408d82:	ea4f 0232 	mov.w	r2, r2, rrx
  408d86:	ebb6 0e02 	subs.w	lr, r6, r2
  408d8a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408d8e:	bf22      	ittt	cs
  408d90:	1ab6      	subcs	r6, r6, r2
  408d92:	4675      	movcs	r5, lr
  408d94:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408d98:	085b      	lsrs	r3, r3, #1
  408d9a:	ea4f 0232 	mov.w	r2, r2, rrx
  408d9e:	ebb6 0e02 	subs.w	lr, r6, r2
  408da2:	eb75 0e03 	sbcs.w	lr, r5, r3
  408da6:	bf22      	ittt	cs
  408da8:	1ab6      	subcs	r6, r6, r2
  408daa:	4675      	movcs	r5, lr
  408dac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408db0:	085b      	lsrs	r3, r3, #1
  408db2:	ea4f 0232 	mov.w	r2, r2, rrx
  408db6:	ebb6 0e02 	subs.w	lr, r6, r2
  408dba:	eb75 0e03 	sbcs.w	lr, r5, r3
  408dbe:	bf22      	ittt	cs
  408dc0:	1ab6      	subcs	r6, r6, r2
  408dc2:	4675      	movcs	r5, lr
  408dc4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408dc8:	ea55 0e06 	orrs.w	lr, r5, r6
  408dcc:	d018      	beq.n	408e00 <__aeabi_ddiv+0x114>
  408dce:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408dd2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408dd6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408dda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408dde:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408de2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408de6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408dea:	d1c0      	bne.n	408d6e <__aeabi_ddiv+0x82>
  408dec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408df0:	d10b      	bne.n	408e0a <__aeabi_ddiv+0x11e>
  408df2:	ea41 0100 	orr.w	r1, r1, r0
  408df6:	f04f 0000 	mov.w	r0, #0
  408dfa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408dfe:	e7b6      	b.n	408d6e <__aeabi_ddiv+0x82>
  408e00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e04:	bf04      	itt	eq
  408e06:	4301      	orreq	r1, r0
  408e08:	2000      	moveq	r0, #0
  408e0a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408e0e:	bf88      	it	hi
  408e10:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408e14:	f63f aeaf 	bhi.w	408b76 <__aeabi_dmul+0xde>
  408e18:	ebb5 0c03 	subs.w	ip, r5, r3
  408e1c:	bf04      	itt	eq
  408e1e:	ebb6 0c02 	subseq.w	ip, r6, r2
  408e22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408e26:	f150 0000 	adcs.w	r0, r0, #0
  408e2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408e2e:	bd70      	pop	{r4, r5, r6, pc}
  408e30:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408e34:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408e38:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408e3c:	bfc2      	ittt	gt
  408e3e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408e42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408e46:	bd70      	popgt	{r4, r5, r6, pc}
  408e48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408e4c:	f04f 0e00 	mov.w	lr, #0
  408e50:	3c01      	subs	r4, #1
  408e52:	e690      	b.n	408b76 <__aeabi_dmul+0xde>
  408e54:	ea45 0e06 	orr.w	lr, r5, r6
  408e58:	e68d      	b.n	408b76 <__aeabi_dmul+0xde>
  408e5a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408e5e:	ea94 0f0c 	teq	r4, ip
  408e62:	bf08      	it	eq
  408e64:	ea95 0f0c 	teqeq	r5, ip
  408e68:	f43f af3b 	beq.w	408ce2 <__aeabi_dmul+0x24a>
  408e6c:	ea94 0f0c 	teq	r4, ip
  408e70:	d10a      	bne.n	408e88 <__aeabi_ddiv+0x19c>
  408e72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408e76:	f47f af34 	bne.w	408ce2 <__aeabi_dmul+0x24a>
  408e7a:	ea95 0f0c 	teq	r5, ip
  408e7e:	f47f af25 	bne.w	408ccc <__aeabi_dmul+0x234>
  408e82:	4610      	mov	r0, r2
  408e84:	4619      	mov	r1, r3
  408e86:	e72c      	b.n	408ce2 <__aeabi_dmul+0x24a>
  408e88:	ea95 0f0c 	teq	r5, ip
  408e8c:	d106      	bne.n	408e9c <__aeabi_ddiv+0x1b0>
  408e8e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408e92:	f43f aefd 	beq.w	408c90 <__aeabi_dmul+0x1f8>
  408e96:	4610      	mov	r0, r2
  408e98:	4619      	mov	r1, r3
  408e9a:	e722      	b.n	408ce2 <__aeabi_dmul+0x24a>
  408e9c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408ea0:	bf18      	it	ne
  408ea2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408ea6:	f47f aec5 	bne.w	408c34 <__aeabi_dmul+0x19c>
  408eaa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408eae:	f47f af0d 	bne.w	408ccc <__aeabi_dmul+0x234>
  408eb2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408eb6:	f47f aeeb 	bne.w	408c90 <__aeabi_dmul+0x1f8>
  408eba:	e712      	b.n	408ce2 <__aeabi_dmul+0x24a>

00408ebc <__gedf2>:
  408ebc:	f04f 3cff 	mov.w	ip, #4294967295
  408ec0:	e006      	b.n	408ed0 <__cmpdf2+0x4>
  408ec2:	bf00      	nop

00408ec4 <__ledf2>:
  408ec4:	f04f 0c01 	mov.w	ip, #1
  408ec8:	e002      	b.n	408ed0 <__cmpdf2+0x4>
  408eca:	bf00      	nop

00408ecc <__cmpdf2>:
  408ecc:	f04f 0c01 	mov.w	ip, #1
  408ed0:	f84d cd04 	str.w	ip, [sp, #-4]!
  408ed4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408ed8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408edc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408ee0:	bf18      	it	ne
  408ee2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408ee6:	d01b      	beq.n	408f20 <__cmpdf2+0x54>
  408ee8:	b001      	add	sp, #4
  408eea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408eee:	bf0c      	ite	eq
  408ef0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408ef4:	ea91 0f03 	teqne	r1, r3
  408ef8:	bf02      	ittt	eq
  408efa:	ea90 0f02 	teqeq	r0, r2
  408efe:	2000      	moveq	r0, #0
  408f00:	4770      	bxeq	lr
  408f02:	f110 0f00 	cmn.w	r0, #0
  408f06:	ea91 0f03 	teq	r1, r3
  408f0a:	bf58      	it	pl
  408f0c:	4299      	cmppl	r1, r3
  408f0e:	bf08      	it	eq
  408f10:	4290      	cmpeq	r0, r2
  408f12:	bf2c      	ite	cs
  408f14:	17d8      	asrcs	r0, r3, #31
  408f16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408f1a:	f040 0001 	orr.w	r0, r0, #1
  408f1e:	4770      	bx	lr
  408f20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408f24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f28:	d102      	bne.n	408f30 <__cmpdf2+0x64>
  408f2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408f2e:	d107      	bne.n	408f40 <__cmpdf2+0x74>
  408f30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408f34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f38:	d1d6      	bne.n	408ee8 <__cmpdf2+0x1c>
  408f3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408f3e:	d0d3      	beq.n	408ee8 <__cmpdf2+0x1c>
  408f40:	f85d 0b04 	ldr.w	r0, [sp], #4
  408f44:	4770      	bx	lr
  408f46:	bf00      	nop

00408f48 <__aeabi_cdrcmple>:
  408f48:	4684      	mov	ip, r0
  408f4a:	4610      	mov	r0, r2
  408f4c:	4662      	mov	r2, ip
  408f4e:	468c      	mov	ip, r1
  408f50:	4619      	mov	r1, r3
  408f52:	4663      	mov	r3, ip
  408f54:	e000      	b.n	408f58 <__aeabi_cdcmpeq>
  408f56:	bf00      	nop

00408f58 <__aeabi_cdcmpeq>:
  408f58:	b501      	push	{r0, lr}
  408f5a:	f7ff ffb7 	bl	408ecc <__cmpdf2>
  408f5e:	2800      	cmp	r0, #0
  408f60:	bf48      	it	mi
  408f62:	f110 0f00 	cmnmi.w	r0, #0
  408f66:	bd01      	pop	{r0, pc}

00408f68 <__aeabi_dcmpeq>:
  408f68:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f6c:	f7ff fff4 	bl	408f58 <__aeabi_cdcmpeq>
  408f70:	bf0c      	ite	eq
  408f72:	2001      	moveq	r0, #1
  408f74:	2000      	movne	r0, #0
  408f76:	f85d fb08 	ldr.w	pc, [sp], #8
  408f7a:	bf00      	nop

00408f7c <__aeabi_dcmplt>:
  408f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f80:	f7ff ffea 	bl	408f58 <__aeabi_cdcmpeq>
  408f84:	bf34      	ite	cc
  408f86:	2001      	movcc	r0, #1
  408f88:	2000      	movcs	r0, #0
  408f8a:	f85d fb08 	ldr.w	pc, [sp], #8
  408f8e:	bf00      	nop

00408f90 <__aeabi_dcmple>:
  408f90:	f84d ed08 	str.w	lr, [sp, #-8]!
  408f94:	f7ff ffe0 	bl	408f58 <__aeabi_cdcmpeq>
  408f98:	bf94      	ite	ls
  408f9a:	2001      	movls	r0, #1
  408f9c:	2000      	movhi	r0, #0
  408f9e:	f85d fb08 	ldr.w	pc, [sp], #8
  408fa2:	bf00      	nop

00408fa4 <__aeabi_dcmpge>:
  408fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
  408fa8:	f7ff ffce 	bl	408f48 <__aeabi_cdrcmple>
  408fac:	bf94      	ite	ls
  408fae:	2001      	movls	r0, #1
  408fb0:	2000      	movhi	r0, #0
  408fb2:	f85d fb08 	ldr.w	pc, [sp], #8
  408fb6:	bf00      	nop

00408fb8 <__aeabi_dcmpgt>:
  408fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
  408fbc:	f7ff ffc4 	bl	408f48 <__aeabi_cdrcmple>
  408fc0:	bf34      	ite	cc
  408fc2:	2001      	movcc	r0, #1
  408fc4:	2000      	movcs	r0, #0
  408fc6:	f85d fb08 	ldr.w	pc, [sp], #8
  408fca:	bf00      	nop

00408fcc <__aeabi_dcmpun>:
  408fcc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408fd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408fd4:	d102      	bne.n	408fdc <__aeabi_dcmpun+0x10>
  408fd6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408fda:	d10a      	bne.n	408ff2 <__aeabi_dcmpun+0x26>
  408fdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408fe0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408fe4:	d102      	bne.n	408fec <__aeabi_dcmpun+0x20>
  408fe6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408fea:	d102      	bne.n	408ff2 <__aeabi_dcmpun+0x26>
  408fec:	f04f 0000 	mov.w	r0, #0
  408ff0:	4770      	bx	lr
  408ff2:	f04f 0001 	mov.w	r0, #1
  408ff6:	4770      	bx	lr

00408ff8 <__aeabi_d2iz>:
  408ff8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408ffc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409000:	d215      	bcs.n	40902e <__aeabi_d2iz+0x36>
  409002:	d511      	bpl.n	409028 <__aeabi_d2iz+0x30>
  409004:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409008:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40900c:	d912      	bls.n	409034 <__aeabi_d2iz+0x3c>
  40900e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  409012:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  409016:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40901a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40901e:	fa23 f002 	lsr.w	r0, r3, r2
  409022:	bf18      	it	ne
  409024:	4240      	negne	r0, r0
  409026:	4770      	bx	lr
  409028:	f04f 0000 	mov.w	r0, #0
  40902c:	4770      	bx	lr
  40902e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  409032:	d105      	bne.n	409040 <__aeabi_d2iz+0x48>
  409034:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409038:	bf08      	it	eq
  40903a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40903e:	4770      	bx	lr
  409040:	f04f 0000 	mov.w	r0, #0
  409044:	4770      	bx	lr
  409046:	bf00      	nop
  409048:	616b616b 	.word	0x616b616b
  40904c:	0a20616b 	.word	0x0a20616b
  409050:	00000000 	.word	0x00000000
  409054:	72746e45 	.word	0x72746e45
  409058:	0a20756f 	.word	0x0a20756f
  40905c:	00000000 	.word	0x00000000
  409060:	0000005b 	.word	0x0000005b
  409064:	0000205d 	.word	0x0000205d
  409068:	00000a0d 	.word	0x00000a0d
  40906c:	00005441 	.word	0x00005441
  409070:	522b5441 	.word	0x522b5441
  409074:	54455345 	.word	0x54455345
  409078:	00000000 	.word	0x00000000
  40907c:	4e2b5441 	.word	0x4e2b5441
  409080:	43454d41 	.word	0x43454d41
  409084:	6e65696c 	.word	0x6e65696c
  409088:	00000074 	.word	0x00000074
  40908c:	30316d68 	.word	0x30316d68
  409090:	696c635f 	.word	0x696c635f
  409094:	5f746e65 	.word	0x5f746e65
  409098:	74696e69 	.word	0x74696e69
  40909c:	00000000 	.word	0x00000000
  4090a0:	492b5441 	.word	0x492b5441
  4090a4:	31454d4d 	.word	0x31454d4d
  4090a8:	00000000 	.word	0x00000000
  4090ac:	522b5441 	.word	0x522b5441
  4090b0:	31454c4f 	.word	0x31454c4f
  4090b4:	00000000 	.word	0x00000000
  4090b8:	442b5441 	.word	0x442b5441
  4090bc:	3f435349 	.word	0x3f435349
  4090c0:	00000000 	.word	0x00000000
  4090c4:	432b5441 	.word	0x432b5441
  4090c8:	34444e4f 	.word	0x34444e4f
  4090cc:	39333633 	.word	0x39333633
  4090d0:	44423844 	.word	0x44423844
  4090d4:	00004431 	.word	0x00004431
  4090d8:	67616c66 	.word	0x67616c66
  4090dc:	66656220 	.word	0x66656220
  4090e0:	2065726f 	.word	0x2065726f
  4090e4:	6f636e65 	.word	0x6f636e65
  4090e8:	20726564 	.word	0x20726564
  4090ec:	0a206425 	.word	0x0a206425
  4090f0:	00000000 	.word	0x00000000
  4090f4:	00000021 	.word	0x00000021
  4090f8:	67616c66 	.word	0x67616c66
  4090fc:	74756220 	.word	0x74756220
  409100:	64252074 	.word	0x64252074
  409104:	00000a20 	.word	0x00000a20
  409108:	63696e49 	.word	0x63696e49
  40910c:	696c6169 	.word	0x696c6169
  409110:	646e617a 	.word	0x646e617a
  409114:	2e2e2e6f 	.word	0x2e2e2e6f
  409118:	00000a0d 	.word	0x00000a0d
  40911c:	666e6f43 	.word	0x666e6f43
  409120:	48206769 	.word	0x48206769
  409124:	20353043 	.word	0x20353043
  409128:	65696c43 	.word	0x65696c43
  40912c:	2e2e746e 	.word	0x2e2e746e
  409130:	000a0d2e 	.word	0x000a0d2e
  409134:	41202d2d 	.word	0x41202d2d
  409138:	20434546 	.word	0x20434546
  40913c:	706d6554 	.word	0x706d6554
  409140:	74617265 	.word	0x74617265
  409144:	20657275 	.word	0x20657275
  409148:	736e6553 	.word	0x736e6553
  40914c:	4520726f 	.word	0x4520726f
  409150:	706d6178 	.word	0x706d6178
  409154:	2d20656c 	.word	0x2d20656c
  409158:	2d0a0d2d 	.word	0x2d0a0d2d
  40915c:	4153202d 	.word	0x4153202d
  409160:	3037454d 	.word	0x3037454d
  409164:	4c50582d 	.word	0x4c50582d
  409168:	2d2d2044 	.word	0x2d2d2044
  40916c:	2d2d0a0d 	.word	0x2d2d0a0d
  409170:	6d6f4320 	.word	0x6d6f4320
  409174:	656c6970 	.word	0x656c6970
  409178:	4d203a64 	.word	0x4d203a64
  40917c:	31207961 	.word	0x31207961
  409180:	30322038 	.word	0x30322038
  409184:	31203831 	.word	0x31203831
  409188:	33323a34 	.word	0x33323a34
  40918c:	2033323a 	.word	0x2033323a
  409190:	000d2d2d 	.word	0x000d2d2d
  409194:	66667542 	.word	0x66667542
  409198:	20417265 	.word	0x20417265
  40919c:	6425203a 	.word	0x6425203a
  4091a0:	000a0d20 	.word	0x000a0d20
  4091a4:	67616c66 	.word	0x67616c66
  4091a8:	66656220 	.word	0x66656220
  4091ac:	2065726f 	.word	0x2065726f
  4091b0:	0a206425 	.word	0x0a206425
  4091b4:	00000000 	.word	0x00000000
  4091b8:	66667542 	.word	0x66667542
  4091bc:	20427265 	.word	0x20427265
  4091c0:	6425203a 	.word	0x6425203a
  4091c4:	000a0d20 	.word	0x000a0d20

004091c8 <gc_us_sine_data>:
  4091c8:	00800000 017f0100 027801fd 036702f1     ..........x...g.
  4091d8:	044903da 051904b3 05d40579 06780629     ..I.....y...).x.
  4091e8:	070206c0 076f073c 07bf079b 07ef07db     ....<.o.........
  4091f8:	07ff07fb 07ef07fb 07bf07db 076f079b     ..............o.
  409208:	0702073c 067806c0 05d40629 05190579     <.....x.)...y...
  409218:	044904b3 036703da 027802f1 017f01fd     ..I...g...x.....
  409228:	00800100 ff800000 fe81ff00 fd88fe03     ................
  409238:	fc99fd0f fbb7fc26 fae7fb4d fa2cfa87     ....&...M.....,.
  409248:	f988f9d7 f8fef940 f891f8c4 f841f865     ....@.......e.A.
  409258:	f811f825 f801f805 f811f805 f841f825     %...........%.A.
  409268:	f891f865 f8fef8c4 f988f940 fa2cf9d7     e.......@.....,.
  409278:	fae7fa87 fbb7fb4d fc99fc26 fd88fd0f     ....M...&.......
  409288:	fe81fe03 ff80ff00                       ........

00409290 <_global_impure_ptr>:
  409290:	20400018 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  4092a0:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  4092b0:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4092c0:	37363534 62613938 66656463 00000000     456789abcdef....
  4092d0:	6c756e28 0000296c 00000030              (null)..0...

004092dc <blanks.7223>:
  4092dc:	20202020 20202020 20202020 20202020                     

004092ec <zeroes.7224>:
  4092ec:	30303030 30303030 30303030 30303030     0000000000000000

004092fc <blanks.7217>:
  4092fc:	20202020 20202020 20202020 20202020                     

0040930c <zeroes.7218>:
  40930c:	30303030 30303030 30303030 30303030     0000000000000000
  40931c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40932c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  40933c:	00000000                                ....

00409340 <__mprec_bigtens>:
  409340:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409350:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409360:	7f73bf3c 75154fdd                       <.s..O.u

00409368 <__mprec_tens>:
  409368:	00000000 3ff00000 00000000 40240000     .......?......$@
  409378:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409388:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409398:	00000000 412e8480 00000000 416312d0     .......A......cA
  4093a8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4093b8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4093c8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4093d8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4093e8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4093f8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409408:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409418:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409428:	79d99db4 44ea7843                       ...yCx.D

00409430 <p05.6055>:
  409430:	00000005 00000019 0000007d              ........}...

0040943c <_ctype_>:
  40943c:	20202000 20202020 28282020 20282828     .         ((((( 
  40944c:	20202020 20202020 20202020 20202020                     
  40945c:	10108820 10101010 10101010 10101010      ...............
  40946c:	04040410 04040404 10040404 10101010     ................
  40947c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40948c:	01010101 01010101 01010101 10101010     ................
  40949c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4094ac:	02020202 02020202 02020202 10101010     ................
  4094bc:	00000020 00000000 00000000 00000000      ...............
	...

00409540 <_init>:
  409540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409542:	bf00      	nop
  409544:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409546:	bc08      	pop	{r3}
  409548:	469e      	mov	lr, r3
  40954a:	4770      	bx	lr

0040954c <__init_array_start>:
  40954c:	004055d5 	.word	0x004055d5

00409550 <__frame_dummy_init_array_entry>:
  409550:	00400165                                e.@.

00409554 <_fini>:
  409554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409556:	bf00      	nop
  409558:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40955a:	bc08      	pop	{r3}
  40955c:	469e      	mov	lr, r3
  40955e:	4770      	bx	lr

00409560 <__fini_array_start>:
  409560:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <not_full>:
20400010:	0001 0000                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0bc8 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	8431 0040 7559 0040 0000 0000 943c 0040     1.@.Yu@.....<.@.
20400534:	9338 0040 92b8 0040 92b8 0040 92b8 0040     8.@...@...@...@.
20400544:	92b8 0040 92b8 0040 92b8 0040 92b8 0040     ..@...@...@...@.
20400554:	92b8 0040 92b8 0040 ffff ffff ffff ffff     ..@...@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
