

================================================================
== Vitis HLS Report for 'B_IO_L2_in_x1'
================================================================
* Date:           Sat Sep  3 20:02:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47430|    47430|  0.158 ms|  0.158 ms|  47430|  47430|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_x1_loop_1     |     8452|     8452|      4226|          -|          -|     2|        no|
        | + B_IO_L2_in_x1_loop_2    |     4224|     4224|        66|          -|          -|    64|        no|
        |  ++ B_IO_L2_in_x1_loop_3  |       64|       64|         2|          -|          -|    32|        no|
        |- B_IO_L2_in_x1_loop_4     |    38976|    38976|      1218|          -|          -|    32|        no|
        | + B_IO_L2_in_x1_loop_5    |     1216|     1216|        19|          -|          -|    64|        no|
        |  ++ B_IO_L2_in_x1_loop_6  |       16|       16|         1|          -|          -|    16|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 9 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_0_x155, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x115, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x114, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:7176]   --->   Operation 13 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln7176 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:7176]   --->   Operation 14 'specmemcore' 'specmemcore_ln7176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln7182 = br void" [./dut.cpp:7182]   --->   Operation 15 'br' 'br_ln7182' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c3_V = phi i2 %add_ln691, void, i2 0, void"   --->   Operation 16 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c3_V, i2 1"   --->   Operation 17 'add' 'add_ln691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln890 = icmp_eq  i2 %c3_V, i2 2"   --->   Operation 18 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7182 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader" [./dut.cpp:7182]   --->   Operation 19 'br' 'br_ln7182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln7182 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [./dut.cpp:7182]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln7182' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln7182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_371" [./dut.cpp:7182]   --->   Operation 21 'specloopname' 'specloopname_ln7182' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.34ns)   --->   "%cmp_i_i72 = icmp_eq  i2 %c3_V, i2 0"   --->   Operation 22 'icmp' 'cmp_i_i72' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln7185 = br void" [./dut.cpp:7185]   --->   Operation 23 'br' 'br_ln7185' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c4_V = phi i7 %add_ln691_966, void, i7 0, void %.split10"   --->   Operation 25 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691_966 = add i7 %c4_V, i7 1"   --->   Operation 26 'add' 'add_ln691_966' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln7191 = trunc i7 %c4_V" [./dut.cpp:7191]   --->   Operation 27 'trunc' 'trunc_ln7191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_491_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln7191, i5 0"   --->   Operation 28 'bitconcatenate' 'tmp_491_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.59ns)   --->   "%icmp_ln890_730 = icmp_eq  i7 %c4_V, i7 64"   --->   Operation 29 'icmp' 'icmp_ln890_730' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln7185 = br i1 %icmp_ln890_730, void %.split8, void" [./dut.cpp:7185]   --->   Operation 31 'br' 'br_ln7185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln7185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_415" [./dut.cpp:7185]   --->   Operation 32 'specloopname' 'specloopname_ln7185' <Predicate = (!icmp_ln890_730)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln7187 = br void" [./dut.cpp:7187]   --->   Operation 33 'br' 'br_ln7187' <Predicate = (!icmp_ln890_730)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln890_730)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c5_V_2 = phi i6 0, void %.split8, i6 %add_ln691_969, void"   --->   Operation 35 'phi' 'c5_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_969 = add i6 %c5_V_2, i6 1"   --->   Operation 36 'add' 'add_ln691_969' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln7191 = zext i6 %c5_V_2" [./dut.cpp:7191]   --->   Operation 37 'zext' 'zext_ln7191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.73ns)   --->   "%add_ln7191 = add i11 %tmp_491_cast, i11 %zext_ln7191" [./dut.cpp:7191]   --->   Operation 38 'add' 'add_ln7191' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7191_1 = zext i11 %add_ln7191" [./dut.cpp:7191]   --->   Operation 39 'zext' 'zext_ln7191_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_2 = getelementptr i256 %local_B_pong_V, i64 0, i64 %zext_ln7191_1" [./dut.cpp:7191]   --->   Operation 40 'getelementptr' 'local_B_pong_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_732 = icmp_eq  i6 %c5_V_2, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_732' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln7187 = br i1 %icmp_ln890_732, void %.split6, void" [./dut.cpp:7187]   --->   Operation 43 'br' 'br_ln7187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_732)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln7187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_312" [./dut.cpp:7187]   --->   Operation 45 'specloopname' 'specloopname_ln7187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x114" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln7190 = br i1 %cmp_i_i72, void, void" [./dut.cpp:7190]   --->   Operation 47 'br' 'br_ln7190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x115, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!cmp_i_i72)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln7191 = store i256 %tmp, i11 %local_B_pong_V_addr_2" [./dut.cpp:7191]   --->   Operation 50 'store' 'store_ln7191' <Predicate = (cmp_i_i72)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln7192 = br void" [./dut.cpp:7192]   --->   Operation 51 'br' 'br_ln7192' <Predicate = (cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_965, void, i6 0, void %.preheader.preheader"   --->   Operation 53 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_965 = add i6 %c5_V, i6 1"   --->   Operation 54 'add' 'add_ln691_965' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 55 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln890_729 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 56 'icmp' 'icmp_ln890_729' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln7198 = br i1 %icmp_ln890_729, void %.split4, void" [./dut.cpp:7198]   --->   Operation 58 'br' 'br_ln7198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln7198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_503" [./dut.cpp:7198]   --->   Operation 59 'specloopname' 'specloopname_ln7198' <Predicate = (!icmp_ln890_729)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln7200 = br void" [./dut.cpp:7200]   --->   Operation 60 'br' 'br_ln7200' <Predicate = (!icmp_ln890_729)> <Delay = 0.38>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln7210 = ret" [./dut.cpp:7210]   --->   Operation 61 'ret' 'ret_ln7210' <Predicate = (icmp_ln890_729)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.93>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_967, void, i7 0, void %.split4"   --->   Operation 62 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_967 = add i7 %c6_V, i7 1"   --->   Operation 63 'add' 'add_ln691_967' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 64 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_492_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty, i5 0"   --->   Operation 65 'bitconcatenate' 'tmp_492_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.73ns)   --->   "%empty_2226 = add i11 %tmp_492_cast, i11 %zext_ln890"   --->   Operation 66 'add' 'empty_2226' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_2226"   --->   Operation 67 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i256 %local_B_pong_V, i64 0, i64 %p_cast"   --->   Operation 68 'getelementptr' 'local_B_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.59ns)   --->   "%icmp_ln890_731 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 69 'icmp' 'icmp_ln890_731' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln7200 = br i1 %icmp_ln890_731, void %.split2, void" [./dut.cpp:7200]   --->   Operation 71 'br' 'br_ln7200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr"   --->   Operation 72 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_731)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln890_731)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.20>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln7200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_370" [./dut.cpp:7200]   --->   Operation 74 'specloopname' 'specloopname_ln7200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr"   --->   Operation 75 'load' 'local_B_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_8 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln7202 = br void" [./dut.cpp:7202]   --->   Operation 76 'br' 'br_ln7202' <Predicate = true> <Delay = 0.38>

State 9 <SV = 5> <Delay = 1.85>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_968, void %.split, i5 0, void %.split2"   --->   Operation 77 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln691_968 = add i5 %c7_V, i5 1"   --->   Operation 78 'add' 'add_ln691_968' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.63ns)   --->   "%icmp_ln890_733 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 79 'icmp' 'icmp_ln890_733' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln7202 = br i1 %icmp_ln890_733, void %.split, void" [./dut.cpp:7202]   --->   Operation 81 'br' 'br_ln7202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln7202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_393" [./dut.cpp:7202]   --->   Operation 82 'specloopname' 'specloopname_ln7202' <Predicate = (!icmp_ln890_733)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_0_0_x155, i256 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln890_733)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln890_733)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (icmp_ln890_733)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3.V') with incoming values : ('add_ln691') [11]  (0.387 ns)

 <State 2>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691') [11]  (0 ns)
	'add' operation ('add_ln691') [12]  (0.436 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_966') [21]  (0 ns)
	'add' operation ('add_ln691_966') [22]  (0.706 ns)

 <State 4>: 0.735ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_969') [32]  (0 ns)
	'add' operation ('add_ln7191', ./dut.cpp:7191) [35]  (0.735 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_0_x114' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_1_x115' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [46]  (1.22 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_965') [60]  (0 ns)
	'add' operation ('add_ln691_965') [61]  (0.706 ns)

 <State 7>: 1.94ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_967') [70]  (0 ns)
	'add' operation ('empty_2226') [74]  (0.735 ns)
	'getelementptr' operation ('local_B_pong_V_addr') [76]  (0 ns)
	'load' operation ('local_B_pong_V_load') on array 'local_B_pong.V', ./dut.cpp:7176 [82]  (1.2 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_B_pong_V_load') on array 'local_B_pong.V', ./dut.cpp:7176 [82]  (1.2 ns)

 <State 9>: 1.85ns
The critical path consists of the following:
	fifo write on port 'fifo_B_PE_0_0_x155' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [92]  (1.22 ns)
	blocking operation 0.637 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
