
---------- Begin Simulation Statistics ----------
final_tick                               132928615000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    405                       # Simulator instruction rate (inst/s)
host_mem_usage                               27930820                       # Number of bytes of host memory used
host_op_rate                                      416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                170325.20                       # Real time elapsed on the host
host_tick_rate                                 473946                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69065584                       # Number of instructions simulated
sim_ops                                      70912851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080725                       # Number of seconds simulated
sim_ticks                                 80725030625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.729539                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  325579                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               403296                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25288                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            403681                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46971                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54048                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7077                       # Number of indirect misses.
system.cpu.branchPred.lookups                  704279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117367                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5361                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4432010                       # Number of instructions committed
system.cpu.committedOps                       4767523                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.695032                       # CPI: cycles per instruction
system.cpu.discardedOps                         71192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3074392                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741557                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           336095                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6525009                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.371053                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3150                       # number of quiesce instructions executed
system.cpu.numCycles                         11944408                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3439372     72.14%     72.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7718      0.16%     72.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                 808932     16.97%     89.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                511501     10.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4767523                       # Class of committed instruction
system.cpu.quiesceCycles                    117215641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5419399                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1242859                       # Transaction distribution
system.membus.trans_dist::ReadResp            1261540                       # Transaction distribution
system.membus.trans_dist::WriteReq             547524                       # Transaction distribution
system.membus.trans_dist::WriteResp            547524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3556                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16599                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1623                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1623                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3655                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3513927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3513927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3641536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       962112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       962112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       663610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112442948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112442948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114068670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1813873                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000628                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025062                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1812733     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1140      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1813873                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4331430735                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            67930874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43517170                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12944875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66876123                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7432407147                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75959250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4059212                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1014803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5074015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1014803                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4059212                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5074015                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5074015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5074015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10148030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1263616                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1263616                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2734897                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2734897                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23954                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53762                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6987786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7270410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7997026                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72094                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111804436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116326420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       158180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       158180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127162274                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13356461625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          8693575                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          740                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11052845821                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6532657000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12177636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7306581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5479936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7306581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32270734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7306581                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5479936                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12786517                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12177636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7306581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12786517                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12786517                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45057251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       158180                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       600548                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4951                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447319                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5479936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12786517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18266453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5479936                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1959491                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7439427                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5479936                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18266453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1959491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25705881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1239591                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1239583                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       135380                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3352586                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3513926                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4330508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107282452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       158180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112442884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2110179                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2110179    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2110179                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4652248860                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6715190000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161992472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168415000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802684                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498118                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40698822                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950671                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071715                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006719239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30850010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48710542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2086279791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47106628                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47962274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95068902                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053825867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78812284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48710542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2181348692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    181993492                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81854484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    165937172                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38645765                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2557957                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23578629                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12989478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1866425851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371011962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4059212                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2254486503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041593758                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1013991365                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2055585123                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12989478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2908019609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1385003327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4059212                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4310071626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       962112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       966912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       962112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       962112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        15033                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           75                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        15108                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11918385                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59461                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11977846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11918385                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11918385                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11918385                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59461                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11977846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77332500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       158436                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79664068                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1208325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1244790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520932                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     22795160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    957974242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1962663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4125015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             986857080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2819249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30850010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371011962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7306581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1014803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413002606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2819249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     53645170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1328986204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7306581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1014803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1962663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4125015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399859686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     67690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1675202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455440000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2230822                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             552123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1244794                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520932                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1244794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1095                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42521785555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6218495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75168884305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34189.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60439.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3161                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1158924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1244780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1062497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9851                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    922.759966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.590087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.518510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4251      3.47%      3.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3734      3.05%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1908      1.56%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2114      1.73%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2649      2.16%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1517      1.24%     13.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1810      1.48%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2241      1.83%     16.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102163     83.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122387                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     558.199282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1329.977765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1742     78.19%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.18%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     78.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.22%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.36%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          184      8.26%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.22%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      1.17%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.22%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.13%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           71      3.19%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           84      3.77%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.18%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.31%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           64      2.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2228                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     233.807002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.225612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    410.482850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1676     75.22%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            33      1.48%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.40%     77.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.31%     77.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.18%     77.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.27%     77.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.13%     78.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     78.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.13%     78.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.18%     78.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.13%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     78.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.09%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.09%     79.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     79.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      0.54%     79.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          447     20.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1728-1759            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2228                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79596736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33339008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79664324                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    986.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80725149875                       # Total gap between requests
system.mem_ctrls.avgGap                      45717.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77262676                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       158692                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22795160.135004285723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 957109280.749808311462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1965833.877935428871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4121844.208962788340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2831141.694596291054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30850009.974833626300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 370992141.695455670357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7306581.309829017147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1014802.959698474617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1208325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2529977135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  72064374995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    360942370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    213589805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 120414600700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 151718808920                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1113643600750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  96392702130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7196642440                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87913.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59639.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    145073.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41051.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33862373.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3899023.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2379743.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10459277.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5622376.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60397193.700000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42154559.999999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2262023025                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          723976365                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     772819141.500181                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     691117196.961971                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1045807221.900055                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5598294704.063178                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.350171                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54587510340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4366950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21772672660                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23257589.007937                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    136049806.932234                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59667209625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  73261405375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1414965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1414965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1414965                       # number of overall hits
system.cpu.icache.overall_hits::total         1414965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15033                       # number of overall misses
system.cpu.icache.overall_misses::total         15033                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    652176875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    652176875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    652176875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    652176875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1429998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1429998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1429998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1429998                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010513                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010513                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010513                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010513                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43383.015699                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43383.015699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43383.015699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43383.015699                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        15033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15033                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    628904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    628904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    628904000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    628904000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010513                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010513                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010513                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010513                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.896561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.896561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.896561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.896561                       # average overall mshr miss latency
system.cpu.icache.replacements                  14877                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1414965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1414965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15033                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    652176875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    652176875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1429998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1429998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43383.015699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43383.015699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    628904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    628904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.896561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.896561                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.935559                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5469811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            367.668952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.935559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2875029                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2875029                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1287437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1287437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1287437                       # number of overall hits
system.cpu.dcache.overall_hits::total         1287437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6838                       # number of overall misses
system.cpu.dcache.overall_misses::total          6838                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    509050500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    509050500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    509050500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    509050500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1294275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1294275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1294275                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1294275                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005283                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74444.355075                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74444.355075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74444.355075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74444.355075                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3556                       # number of writebacks
system.cpu.dcache.writebacks::total              3556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33416                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33416                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    387431875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    387431875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    387431875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    387431875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71103750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71103750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73405.053998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73405.053998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73405.053998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73405.053998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2127.835468                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2127.835468                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       811333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          811333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    297656375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    297656375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       815274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       815274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75528.133722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75528.133722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3268                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3268                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    273168125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    273168125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71103750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71103750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74636.099727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74636.099727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.573439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.573439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       476104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         476104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    211394125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211394125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       479001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       479001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72970.012081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72970.012081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30148                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30148                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114263750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114263750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70620.364648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70620.364648                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              164541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.174877                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5182378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5182378                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132928615000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               132930184375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    406                       # Simulator instruction rate (inst/s)
host_mem_usage                               27930820                       # Number of bytes of host memory used
host_op_rate                                      416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                170326.35                       # Real time elapsed on the host
host_tick_rate                                 473953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69067651                       # Number of instructions simulated
sim_ops                                      70915404                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080727                       # Number of seconds simulated
sim_ticks                                 80726600000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.720882                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  325691                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               403478                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25306                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            403730                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46971                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54048                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7077                       # Number of indirect misses.
system.cpu.branchPred.lookups                  704581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117466                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5361                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4434077                       # Number of instructions committed
system.cpu.committedOps                       4770076                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.694342                       # CPI: cycles per instruction
system.cpu.discardedOps                         71237                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3075637                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            742073                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           336298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6525124                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.371148                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3150                       # number of quiesce instructions executed
system.cpu.numCycles                         11946919                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3440847     72.13%     72.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7718      0.16%     72.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                 809523     16.97%     89.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                511987     10.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4770076                       # Class of committed instruction
system.cpu.quiesceCycles                    117215641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5421795                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1243005                       # Transaction distribution
system.membus.trans_dist::ReadResp            1261686                       # Transaction distribution
system.membus.trans_dist::WriteReq             547524                       # Transaction distribution
system.membus.trans_dist::WriteResp            547524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3557                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16599                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1623                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1623                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3514218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3514218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3641830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       962112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       962112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       663738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112452228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112452228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114078078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1814020                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000628                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025061                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1812880     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1140      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1814020                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4331583735                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            67930874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43517170                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12944875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66881873                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7433208877                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75959250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4059133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1014783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5073916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1014783                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4059133                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5073916                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5073916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5073916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10147832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1263616                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1263616                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2735189                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2735188                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23954                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53762                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6987786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7270410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10485                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10485                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7997609                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72094                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111804436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116326420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       167524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       167524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127171618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13357482625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          8694158                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          740                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11053721821                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6532948000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12177399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7306439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5479829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7306439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32270107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7306439                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5479829                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12786269                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12177399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7306439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12786269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12786269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45056375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       167524                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       609892                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5243                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447611                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5479829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12786269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18266098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5479829                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2075202                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7555031                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5479829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18266098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2075202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25821130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1239737                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1239729                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       135380                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3352586                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5260                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3514218                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4330508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107282452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       167524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112452228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2110325                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2110325    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2110325                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4652394860                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6715920000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161995776                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168418304                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802752                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674508                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498944                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40699648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950688                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071732                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006721155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30849410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48709595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2086280160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47106555                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47961341                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95067896                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053827710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78810751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48709595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2181348056                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    181993492                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81854484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    165937172                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38645765                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2557957                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23578629                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12989225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1866389567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371004749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4059133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2254442674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041573509                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1013971652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2055545161                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12989225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2907963075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1384976402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4059133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4309987835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       962112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       966912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       962112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       962112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        15033                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           75                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        15108                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11918153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59460                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11977613                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11918153                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11918153                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11918153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59460                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11977613                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77332500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       167716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79673412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1208325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1244936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520933                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     22794717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    957955618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2077580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4125728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             986953644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2819987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30849410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371004749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7306439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1014783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412995370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2819987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     53644127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1328960367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7306439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1014783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2077580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4125728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399949013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     67690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1675202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455440000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2231086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             552123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1244941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520933                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1244941                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520933                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1095                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42525651155                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6219225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75176582405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34188.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60438.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3161                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1159059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1244927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520933                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1062627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9851                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    922.767411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.603046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.510463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4251      3.47%      3.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3734      3.05%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1908      1.56%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2114      1.73%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2649      2.16%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1517      1.24%     13.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1810      1.48%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2241      1.83%     16.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102172     83.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     558.199282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1329.977765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1742     78.19%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.18%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     78.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.22%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.36%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          184      8.26%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      0.22%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      1.17%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.22%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.13%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           71      3.19%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           84      3.77%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.18%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.31%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           64      2.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2228                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     233.807002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.225612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    410.482850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1676     75.22%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            33      1.48%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.40%     77.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.31%     77.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.18%     77.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.27%     77.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.13%     78.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     78.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.13%     78.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.18%     78.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.13%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     78.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.09%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.09%     79.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     79.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      0.54%     79.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          447     20.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1728-1759            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2228                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79606080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33339008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79673732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    986.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80726720875                       # Total gap between requests
system.mem_ctrls.avgGap                      45714.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77262676                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       167972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22794716.983001887798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 957090673.953814506531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2080751.573830683017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4122556.877163165715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2831086.655451858882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30849410.231571752578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 370984929.378916025162                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7306439.265372256748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1014783.231301702326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1208325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3557                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2529977135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  72064374995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    368596220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    213634055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 120414600700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 151718808920                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1113643600750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  96392702130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7196642440                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87913.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59639.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    139937.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41051.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33852853.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3899023.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2379743.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10459277.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5622376.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60402127.950000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42157659.599999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2262290381.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          723976365                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     772819141.500181                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     691159634.061971                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1045807221.900055                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5598612531.263178                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.352760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54587510340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4366950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21774242035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23257589.007937                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    136049806.932234                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59668779000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  73261405375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1415624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1415624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1415624                       # number of overall hits
system.cpu.icache.overall_hits::total         1415624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15033                       # number of overall misses
system.cpu.icache.overall_misses::total         15033                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    652176875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    652176875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    652176875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    652176875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1430657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1430657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1430657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1430657                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010508                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010508                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43383.015699                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43383.015699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43383.015699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43383.015699                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        15033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15033                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    628904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    628904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    628904000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    628904000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010508                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010508                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010508                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010508                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.896561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.896561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.896561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.896561                       # average overall mshr miss latency
system.cpu.icache.replacements                  14877                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1415624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1415624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15033                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    652176875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    652176875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1430657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1430657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43383.015699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43383.015699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    628904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    628904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.896561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.896561                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.935579                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14781294                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15308                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            965.592762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.935579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2876347                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2876347                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1288530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1288530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1288530                       # number of overall hits
system.cpu.dcache.overall_hits::total         1288530                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6839                       # number of overall misses
system.cpu.dcache.overall_misses::total          6839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    509129250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    509129250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    509129250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    509129250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1295369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1295369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1295369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1295369                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005280                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74444.984647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74444.984647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74444.984647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74444.984647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3557                       # number of writebacks
system.cpu.dcache.writebacks::total              3557                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33416                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33416                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    387508875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    387508875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    387508875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    387508875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71103750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71103750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004075                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004075                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004075                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73405.734988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73405.734988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73405.734988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73405.734988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2127.835468                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2127.835468                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       811940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          811940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    297735125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    297735125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       815882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       815882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75528.951040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75528.951040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3268                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3268                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    273245125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    273245125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71103750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71103750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74636.745425                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74636.745425                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.573439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.573439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       476590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         476590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    211394125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211394125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       479487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       479487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72970.012081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72970.012081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30148                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30148                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114263750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114263750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70620.364648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70620.364648                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1296467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            223.876187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5186755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5186755                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132930184375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
