// Seed: 2997853517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  bit  id_8 = {id_8 != -1{id_5}};
  wire id_9;
  always id_8 <= id_8 - id_2;
  integer id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_10,
      id_9,
      id_9
  );
endmodule
