# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_5.srcs/sources_1/new/ALU.v" \
"../../../../project_5.srcs/sources_1/new/ALUcontrol.v" \
"../../../../project_5.srcs/sources_1/new/Control.v" \
"../../../../project_5.srcs/sources_1/new/DataMemory.v" \
"../../../../project_5.srcs/sources_1/new/ExMemRegister.v" \
"../../../../project_5.srcs/sources_1/new/ForwardUnit.v" \
"../../../../project_5.srcs/sources_1/new/ForwardUnit2.v" \
"../../../../project_5.srcs/sources_1/new/IDEXRegister.v" \
"../../../../project_5.srcs/sources_1/new/IFIDRegister.v" \
"../../../../project_5.srcs/sources_1/new/InsMem.v" \
"../../../../project_5.srcs/sources_1/new/MEMWBRegister.v" \
"../../../../project_5.srcs/sources_1/new/MUX.v" \
"../../../../project_5.srcs/sources_1/new/MUX3to1.v" \
"../../../../project_5.srcs/sources_1/new/PC.v" \
"../../../../project_5.srcs/sources_1/new/PCAdd4.v" \
"../../../../project_5.srcs/sources_1/new/PipelineCPU.v" \
"../../../../project_5.srcs/sources_1/new/Registers.v" \
"../../../../project_5.srcs/sources_1/new/SignExtend.v" \
"../../../../project_5.srcs/sim_1/new/PipelineCPU_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
