

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 14:27:43 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       without_optimization
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.660|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  23906|  23906|  23906|  23906|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  21504|  21504|        84|          -|          -|   256|    no    |
        | + Reorder_fft_label0  |     76|     76|        19|          -|          -|     4|    no    |
        |- Loop 2               |   2400|   2400|         5|          -|          -|   480|    no    |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 28 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 2 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:8]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:10]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:11]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:13]   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ 0, %meminst35.preheader ], [ %c, %4 ]"   --->   Operation 42 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 43 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %.preheader.preheader, label %1" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i11 %c_0 to i10" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 46 'trunc' 'trunc_ln42' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ind1 = or i10 %trunc_ln42, 1" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 47 'or' 'ind1' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %c_0 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 48 'zext' 'zext_ln50' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 49 'getelementptr' 'Real_addr' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 50 'load' 'RE_vec_128_a' <Predicate = (!tmp_14)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %ind1 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 51 'zext' 'zext_ln52' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 52 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 53 'getelementptr' 'Imag_addr' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 54 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_14)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 55 'br' <Predicate = (tmp_14)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ind2 = or i10 %trunc_ln42, 2" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 56 'or' 'ind2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ind3 = or i10 %trunc_ln42, 3" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 57 'or' 'ind3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 58 'load' 'RE_vec_128_a' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %ind2 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 59 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 60 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 61 'load' 'RE_vec_128_b' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 62 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %ind3 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 63 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 64 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 65 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 66 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 67 'load' 'RE_vec_128_b' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 68 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 69 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 70 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 71 'load' 'IM_vec_128_a' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 72 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 73 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 74 'load' 'IM_vec_128_a' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 75 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 76 'load' 'IM_vec_128_b' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 77 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 78 [1/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 78 'load' 'IM_vec_128_b' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 79 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 80 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 80 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 81 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 81 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 82 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 82 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 83 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 83 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 84 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 85 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 85 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 86 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 86 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 87 [1/1] (1.76ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:68]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%c_aux_0 = phi i3 [ 0, %1 ], [ %c_aux, %3 ]"   --->   Operation 88 'phi' 'c_aux_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp eq i3 %c_aux_0, -4" [FFT_test_3/Reorder_FFT.cpp:68]   --->   Operation 89 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.65ns)   --->   "%c_aux = add i3 %c_aux_0, 1" [FFT_test_3/Reorder_FFT.cpp:68]   --->   Operation 91 'add' 'c_aux' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %4, label %3" [FFT_test_3/Reorder_FFT.cpp:68]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %c_aux_0 to i11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 93 'zext' 'zext_ln76' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i3 %c_aux_0 to i2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 94 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.95ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln76) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 95 'mux' 'tmp_11' <Predicate = (!icmp_ln68)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [4/4] (5.70ns)   --->   "%tmp = fmul float %tmp_11, %RE_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 96 'fmul' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i3 %c_aux_0 to i1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 97 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.69ns)   --->   "%select_ln77 = select i1 %trunc_ln77, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 98 'select' 'select_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_11, %select_ln77" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 99 'fmul' 'tmp_2' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.69ns)   --->   "%select_ln77_1 = select i1 %trunc_ln77, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 100 'select' 'select_ln77_1' <Predicate = (!icmp_ln68)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_11, %IM_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 101 'fmul' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln83 = select i1 %trunc_ln77, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 102 'select' 'select_ln83' <Predicate = (!icmp_ln68)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_11, %select_ln83" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 103 'fmul' 'tmp_8' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.69ns)   --->   "%select_ln83_1 = select i1 %trunc_ln77, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 104 'select' 'select_ln83_1' <Predicate = (!icmp_ln68)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.63ns)   --->   "%add_ln86 = add i11 %c_0, %zext_ln76" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 105 'add' 'add_ln86' <Predicate = (!icmp_ln68)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.63ns)   --->   "%c = add i11 %c_0, 4" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 106 'add' 'c' <Predicate = (icmp_ln68)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 107 'br' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 108 [3/4] (5.70ns)   --->   "%tmp = fmul float %tmp_11, %RE_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 108 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_11, %select_ln77" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 109 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_11, %IM_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 110 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_11, %select_ln83" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 111 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 112 [2/4] (5.70ns)   --->   "%tmp = fmul float %tmp_11, %RE_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 112 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_11, %select_ln77" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 113 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_11, %IM_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 114 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_11, %select_ln83" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 115 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 116 [1/4] (5.70ns)   --->   "%tmp = fmul float %tmp_11, %RE_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 116 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_11, %select_ln77" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 117 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_11, %IM_vec_128_b" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 118 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_11, %select_ln83" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 119 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 120 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 120 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, %select_ln77_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 121 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 122 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln83_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 123 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 124 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 124 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, %select_ln77_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 125 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 126 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln83_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 127 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 128 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 128 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, %select_ln77_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 129 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 130 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln83_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 131 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 132 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 132 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, %select_ln77_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 133 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 134 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln83_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 135 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 136 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 136 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, %select_ln77_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 137 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 138 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln83_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 139 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.66>
ST_18 : Operation 140 [1/1] (1.95ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln76) nounwind" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 140 'mux' 'tmp_12' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_12, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 141 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/1] (1.95ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln76) nounwind" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 142 'mux' 'tmp_13' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_13, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 143 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 144 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_12, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 144 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_13, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 145 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 146 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_12, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 146 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_13, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 147 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 148 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_12, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 148 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_13, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 149 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 150 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [5/5] (7.25ns)   --->   "%tmp_10 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 151 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 152 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [4/5] (7.25ns)   --->   "%tmp_10 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 153 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 154 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [3/5] (7.25ns)   --->   "%tmp_10 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 155 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 156 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 156 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [2/5] (7.25ns)   --->   "%tmp_10 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 157 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 158 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 158 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/5] (7.25ns)   --->   "%tmp_10 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 159 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:68]   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i11 %add_ln86 to i64" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 161 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln86" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 162 'getelementptr' 'Real_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln86" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 164 'getelementptr' 'Imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (3.25ns)   --->   "store volatile float %tmp_10, float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:68]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 2> <Delay = 3.25>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 167 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (1.66ns)   --->   "%icmp_ln93 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 168 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 170 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %6, label %5" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 172 'zext' 'zext_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln97" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 173 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_28 : Operation 174 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 174 'load' 'indexI' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln97" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 175 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_28 : Operation 176 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 176 'load' 'indexJ' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:108]   --->   Operation 177 'ret' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 29 <SV = 3> <Delay = 6.50>
ST_29 : Operation 178 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 178 'load' 'indexI' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_29 : Operation 179 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 179 'load' 'indexJ' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 180 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln100" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 181 'getelementptr' 'Real_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 182 'load' 'tempr' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln100" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 183 'getelementptr' 'Imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 184 'load' 'tempi' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 4> <Delay = 3.25>
ST_30 : Operation 185 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 185 'load' 'tempr' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 186 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 186 'load' 'tempi' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 187 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln102" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 188 'getelementptr' 'Real_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 189 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln102" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 190 'getelementptr' 'Imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 191 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 191 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 5> <Delay = 6.50>
ST_31 : Operation 192 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 192 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 193 [1/1] (3.25ns)   --->   "store volatile float %Real_load, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 194 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 194 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 195 [1/1] (3.25ns)   --->   "store volatile float %Imag_load, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 6> <Delay = 3.25>
ST_32 : Operation 196 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 197 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 197 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', FFT_test_3/Reorder_FFT.cpp:42) [15]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', FFT_test_3/Reorder_FFT.cpp:42) [15]  (0 ns)
	'getelementptr' operation ('Real_addr', FFT_test_3/Reorder_FFT.cpp:50) [25]  (0 ns)
	'load' operation ('RE_vec_128_a', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [26]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('ind2', FFT_test_3/Reorder_FFT.cpp:47) [22]  (0 ns)
	'getelementptr' operation ('Real_addr_1', FFT_test_3/Reorder_FFT.cpp:51) [28]  (0 ns)
	'load' operation ('RE_vec_128_b', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [29]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_b', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [29]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:52) on array 'Real_r' [32]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:54) on array 'Real_r' [37]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:61) on array 'Imag' [44]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:63) on array 'Imag' [46]  (3.25 ns)

 <State 9>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux') with incoming values : ('c_aux', FFT_test_3/Reorder_FFT.cpp:68) [50]  (0 ns)
	'mux' operation ('tmp_11', FFT_test_3/Reorder_FFT.cpp:76) [59]  (1.96 ns)
	'fmul' operation ('tmp', FFT_test_3/Reorder_FFT.cpp:76) [60]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', FFT_test_3/Reorder_FFT.cpp:76) [60]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', FFT_test_3/Reorder_FFT.cpp:76) [60]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', FFT_test_3/Reorder_FFT.cpp:76) [60]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:76) [61]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:76) [61]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:76) [61]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:76) [61]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:76) [61]  (7.26 ns)

 <State 18>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_12', FFT_test_3/Reorder_FFT.cpp:78) [67]  (1.96 ns)
	'fmul' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:78) [68]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:78) [68]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:78) [68]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:78) [68]  (5.7 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:78) [69]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:78) [69]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:78) [69]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:78) [69]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:78) [69]  (7.26 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_6', FFT_test_3/Reorder_FFT.cpp:86) [81]  (0 ns)
	'store' operation ('store_ln86', FFT_test_3/Reorder_FFT.cpp:86) of variable 'tmp_5', FFT_test_3/Reorder_FFT.cpp:78 on array 'Real_r' [82]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:93) [92]  (0 ns)
	'getelementptr' operation ('lut_reorder_I_addr', FFT_test_3/Reorder_FFT.cpp:97) [99]  (0 ns)
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:97) on array 'lut_reorder_I' [100]  (3.25 ns)

 <State 29>: 6.51ns
The critical path consists of the following:
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:97) on array 'lut_reorder_I' [100]  (3.25 ns)
	'getelementptr' operation ('Real_addr_4', FFT_test_3/Reorder_FFT.cpp:100) [104]  (0 ns)
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:100) on array 'Real_r' [105]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:100) on array 'Real_r' [105]  (3.25 ns)

 <State 31>: 6.51ns
The critical path consists of the following:
	'load' operation ('Real_load', FFT_test_3/Reorder_FFT.cpp:102) on array 'Real_r' [110]  (3.25 ns)
	'store' operation ('store_ln102', FFT_test_3/Reorder_FFT.cpp:102) of variable 'Real_load', FFT_test_3/Reorder_FFT.cpp:102 on array 'Real_r' [111]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln104', FFT_test_3/Reorder_FFT.cpp:104) of variable 'tempr', FFT_test_3/Reorder_FFT.cpp:100 on array 'Real_r' [115]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
