Single Cycle MIPS processor is designed and implemented using Verilog in which only R-type instruction are being executed .
Design does nit have pipelining .
It is a basic design that help in going further with RISC processor.
