#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 03 14:53:15 2016
# Process ID: 8168
# Current directory: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5952 C:\Users\aswan_000\Desktop\ee214\project 4\4.2 challenge yourself\4.2.xpr
# Log file: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/vivado.log
# Journal file: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 746.949 ; gain = 198.109
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:02:21 . Memory (MB): peak = 765.539 ; gain = 594.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper' [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/new/wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/counter.v:3]
INFO: [Synth 8-638] synthesizing module 'latch' [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/latch.v:3]
INFO: [Synth 8-256] done synthesizing module 'latch' (2#1) [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/latch.v:3]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux' (3#1) [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-638] synthesizing module 'demux' [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/new/demux.v:23]
INFO: [Synth 8-256] done synthesizing module 'demux' (4#1) [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/new/demux.v:23]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (5#1) [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/new/wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:02:22 . Memory (MB): peak = 790.508 ; gain = 619.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:02:23 . Memory (MB): peak = 790.508 ; gain = 619.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:28 ; elapsed = 00:02:42 . Memory (MB): peak = 1081.793 ; gain = 911.133
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1081.793 ; gain = 320.488
reset_run synth_4
launch_runs impl_4 -to_step write_bitstream
[Thu Mar 03 14:57:14 2016] Launched synth_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/synth_4/runme.log
[Thu Mar 03 14:57:14 2016] Launched impl_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/impl_4/runme.log
reset_run synth_4
launch_runs impl_4 -to_step write_bitstream
[Thu Mar 03 15:00:12 2016] Launched synth_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/synth_4/runme.log
[Thu Mar 03 15:00:12 2016] Launched impl_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/impl_4/runme.log
reset_run synth_4
launch_runs impl_4
[Thu Mar 03 15:08:07 2016] Launched synth_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/synth_4/runme.log
[Thu Mar 03 15:08:07 2016] Launched impl_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/impl_4/runme.log
launch_runs impl_4 -to_step write_bitstream
[Thu Mar 03 15:09:43 2016] Launched impl_4...
Run output will be captured here: C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.runs/impl_4/runme.log
