// Seed: 1596989208
`resetall
module module_0;
  genvar id_0;
  reg   id_2;
  logic id_3;
  logic id_4;
  always @(1 or posedge id_2) begin
    id_2 <= id_2;
  end
endmodule
