
---------- Begin Simulation Statistics ----------
final_tick                                58455845500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 379462                       # Simulator instruction rate (inst/s)
host_mem_usage                                8497364                       # Number of bytes of host memory used
host_op_rate                                   442214                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   267.38                       # Real time elapsed on the host
host_tick_rate                              218626153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101459739                       # Number of instructions simulated
sim_ops                                     118238466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058456                       # Number of seconds simulated
sim_ticks                                 58455845500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997235                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17214609                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17215085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66578                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17282506                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              113                       # Number of indirect misses.
system.cpu.branchPred.lookups                17283554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  50728539                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50729319                       # number of cc regfile writes
system.cpu.commit.amos                             26                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             66362                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16910249                       # Number of branches committed
system.cpu.commit.bw_lim_events                 68153                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          252999                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            101525543                       # Number of instructions committed
system.cpu.commit.committedOps              118304270                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    116804315                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.012842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.667313                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     83750814     71.70%     71.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        13341      0.01%     71.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       493565      0.42%     72.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     15861754     13.58%     85.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15644228     13.39%     99.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       104461      0.09%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1897      0.00%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       866102      0.74%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        68153      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    116804315                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  183                       # Number of function calls committed.
system.cpu.commit.int_insts                  84551794                       # Number of committed integer instructions.
system.cpu.commit.loads                      33621209                       # Number of loads committed
system.cpu.commit.membars                          30                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           33      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67838704     57.34%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc     16777216     14.18%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33621209     28.42%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          67041      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         118304270                       # Class of committed instruction
system.cpu.commit.refs                       33688250                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  50462872                       # Number of committed Vector instructions.
system.cpu.committedInsts                   101459739                       # Number of Instructions Simulated
system.cpu.committedOps                     118238466                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.152296                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.152296                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       221871                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     11956997                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     24169339                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull        21249                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      41956605                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              62863145                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16909127                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              119018217                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13547493                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  24642584                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  66381                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                229049                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              15751260                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    17283554                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34638888                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      82138575                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 25340                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      103928851                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  133194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.147834                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           34665691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           17214953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.888952                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          116870863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.036369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.177017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 61514318     52.63%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6984103      5.98%     58.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30980115     26.51%     85.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 17392327     14.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            116870863                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           40829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66396                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16910617                       # Number of branches executed
system.cpu.iew.exec_nop                         65882                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.365698                       # Inst execution rate
system.cpu.iew.exec_refs                     75022495                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67146                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     210                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33728179                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                67390                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           118570173                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              74955349                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55574                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             159666088                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              14454878                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66381                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              14444312                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       4657998                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                6                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       106970                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          349                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          599                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 110374863                       # num instructions consuming a value
system.cpu.iew.wb_count                     118332012                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.711721                       # average fanout of values written-back
system.cpu.iew.wb_producers                  78556161                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.012149                       # insts written-back per cycle
system.cpu.iew.wb_sent                      118332123                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                160010503                       # number of integer regfile reads
system.cpu.int_regfile_writes                50957588                       # number of integer regfile writes
system.cpu.ipc                               0.867832                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.867832                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67894647     42.51%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.00%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc        16777216     10.50%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             74982476     46.95%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67216      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              159721662                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    57812167                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.361956                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2845605      4.92%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               54965835     95.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   723      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               70744575                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          255513684                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     67869134                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          68055633                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  118504201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 159721662                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  90                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          265824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             79410                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       487758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     116870863                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.366651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.054690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31201409     26.70%     26.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31566292     27.01%     53.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34435795     29.46%     83.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19385689     16.59%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              281677      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       116870863                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.366174                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              146789221                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          238692080                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     50462878                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          50714484                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33728179                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67390                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               478256939                       # number of misc regfile reads
system.cpu.misc_regfile_writes               16777287                       # number of misc regfile writes
system.cpu.numCycles                        116911692                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                16945164                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             168766901                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               39                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                 21636856                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               38041938                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              32963114                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             338277542                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              118656419                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           169210592                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  31165577                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1336                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  66381                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                130216                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              47053786                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   443691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        118894509                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3099                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 66                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  33060749                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         50514050                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    235293223                       # The number of ROB reads
system.cpu.rob.rob_writes                   237181087                       # The number of ROB writes
system.cpu.timesIdled                             368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 50397361                       # number of vector regfile reads
system.cpu.vec_regfile_writes                50397247                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1723                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1726                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2438                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16524734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33051851                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12888                       # Transaction distribution
system.membus.trans_dist::ReadExReq                85                       # Transaction distribution
system.membus.trans_dist::ReadExResp               85                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12888                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       830272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  830272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12980                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12980    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12980                       # Request fanout histogram
system.membus.respLayer1.occupancy           68489627                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            15172292                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16521154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           99                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16447149                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           434                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16520721                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49578001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49578967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1062666560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1062700608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2309                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16529426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000550                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16529421    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16529426                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16656947659                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24790017500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            42.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            649500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             16406490                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       108661                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16515165                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data            16406490                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       108661                       # number of overall hits
system.l2.overall_hits::total                16515165                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         3537                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data              7988                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         3537                       # number of overall misses
system.l2.overall_misses::total                 11945                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    628096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    281572694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        942708694                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33039500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    628096500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    281572694                       # number of overall miss cycles
system.l2.overall_miss_latency::total       942708694                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16414478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       112198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16527110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16414478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       112198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16527110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.031525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000723                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.031525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000723                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78665.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78630.007511                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 79607.773254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78920.778066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78665.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78630.007511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 79607.773254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78920.778066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data             356                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 369                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            356                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                369                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         3524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         3524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28849500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    534269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    245725726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    808844226                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28849500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    534269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    245725726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     95574710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    904418936                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.031409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.031409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68689.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70003.799790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69729.207151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69872.514340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68689.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70003.799790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69729.207151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68365.314735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69710.107600                       # average overall mshr miss latency
system.l2.replacements                              3                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        77489                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            77489                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        77489                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        77489                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1398                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1398                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     95574710                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     95574710                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68365.314735                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68365.314735                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              5867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5867                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  88                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7310500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7310500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.014777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83073.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83073.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6350500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6350500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.014274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74711.764706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74711.764706                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33039500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33039500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78665.476190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78665.476190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68689.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68689.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      16400623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       108661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16509284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         3537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    620786000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    281572694                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    902358694                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     16408523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       112198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16520721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.031525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78580.506329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 79607.773254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78898.198304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          353                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          366                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    527918500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    245725726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    773644226                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.031409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69950.775142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69729.207151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69880.248035                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8770.717306                       # Cycle average of tags in use
system.l2.tags.total_refs                    33052870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2546.446071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.975598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       294.873918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5450.514946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  1936.286369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1082.066474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.332673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.118182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.066044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.535322                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          4922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         4278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7160                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.300415                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.491638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 264427772                       # Number of tag accesses
system.l2.tags.data_accesses                264427772                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         488448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       225536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        89472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             830272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         3524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12973                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            458739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8355845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      3858228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1530591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14203404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       458739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           458739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           458739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8355845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      3858228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1530591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14203404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      3524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000617500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    138413505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   64865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               381657255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10669.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29419.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.082983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.277514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.638615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1336     37.45%     37.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1143     32.04%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          239      6.70%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      1.91%     78.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          534     14.97%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           58      1.63%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           64      1.79%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           51      1.43%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           74      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3567                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 830272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  830272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58455728000                       # Total gap between requests
system.mem_ctrls.avgGap                    4505952.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       488448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       225536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        89472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 458739.408704643603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8355845.267861193046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 3858228.344332133420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1530591.153625517152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         3524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11614750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220983746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher     97587379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     51471380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27720.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28954.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     27692.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36817.87                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12930540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6849975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            46866960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4614102480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3146255220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19797566880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27624572055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.571593                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51434635314                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1951820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5069390186                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12609240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6686790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            45760260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4614102480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3245171880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19714268640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27638599290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.811556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51217442633                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1951820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5286582867                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34638320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34638320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34638320                       # number of overall hits
system.cpu.icache.overall_hits::total        34638320                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          568                       # number of overall misses
system.cpu.icache.overall_misses::total           568                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41685500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41685500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41685500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41685500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34638888                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34638888                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34638888                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34638888                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73389.964789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73389.964789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73389.964789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73389.964789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu.icache.writebacks::total                99                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33841500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33841500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77975.806452                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77975.806452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77975.806452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77975.806452                       # average overall mshr miss latency
system.cpu.icache.replacements                     99                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34638320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34638320                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           568                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41685500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41685500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34638888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34638888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73389.964789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73389.964789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33841500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33841500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77975.806452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77975.806452                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           272.953047                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34638753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               433                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79997.120092                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   272.953047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.533111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.533111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69278209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69278209                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17146726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17146726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17146726                       # number of overall hits
system.cpu.dcache.overall_hits::total        17146726                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16541856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16541856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16541856                       # number of overall misses
system.cpu.dcache.overall_misses::total      16541856                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 227056557966                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227056557966                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 227056557966                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227056557966                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33688582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33688582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33688582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33688582                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.491023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.491023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.491023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.491023                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13726.183928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13726.183928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13726.183928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13726.183928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     77157019                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8535815                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.039209                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             51972                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        77489                       # number of writebacks
system.cpu.dcache.writebacks::total             77489                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       127373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       127373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127373                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16414483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16414483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16414483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       112198                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16526681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 208964602030                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 208964602030                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 208964602030                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1590573305                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 210555175335                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.487242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.487242                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.487242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.490572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12730.501596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12730.501596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12730.501596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14176.485365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12740.318237                       # average overall mshr miss latency
system.cpu.dcache.replacements               16524635                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17086112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17086112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     16535459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16535459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 226926398500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 226926398500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33621571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33621571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.491811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.491811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13723.622580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13723.622580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       126936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       126936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     16408523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16408523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 208861937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 208861937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.488036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.488036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12728.868832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12728.868832                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    129937469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    129937469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20334.502191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20334.502191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102450033                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102450033                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.088845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17209.815723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17209.815723                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       112198                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       112198                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   1590573305                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   1590573305                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14176.485365                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 14176.485365                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        80500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        80500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        40250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        40250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58455845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.302550                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33673440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16526683                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.037520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1691.663240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   351.639310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.826007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.171699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1657                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.190918                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.809082                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          83903915                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         83903915                       # Number of data accesses

---------- End Simulation Statistics   ----------
