# Reading D:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:08:22 on Dec 23,2025
# vlog -reportprogress 300 -vlog01compat -work postsynth C:/Users/FHCY/Desktop/J3224008944_SLC/synthesis/lly_fsm_0101.v 
# -- Compiling module lly_fsm_0101
# 
# Top level modules:
# 	lly_fsm_0101
# End time: 21:08:22 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:08:23 on Dec 23,2025
# vlog -reportprogress 300 "+incdir+C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus" -vlog01compat -work postsynth C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus/test_FSM.v 
# -- Compiling module test_lly_fsm_0101
# -- Compiling module test_lly_VM
# 
# Top level modules:
# 	test_lly_fsm_0101
# 	test_lly_VM
# End time: 21:08:23 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.test_lly_fsm_0101 
# Start time: 21:08:23 on Dec 23,2025
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.test_lly_fsm_0101
# Loading postsynth.lly_fsm_0101
# Loading proasic3.OUTBUF
# Loading proasic3.CLKBUF
# Loading proasic3.NOR3A
# Loading proasic3.NOR3
# Loading proasic3.DFN1C0
# Loading proasic3.XA1
# Loading proasic3.AO1A
# Loading proasic3.INBUF
# Loading proasic3.VCC
# Loading proasic3.GND
# Loading proasic3.NOR2B
# Loading proasic3.OR3
# Loading proasic3.Dffpr
# Loading proasic3.UDP_MUX2
# ** Note: $stop    : C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus/test_FSM.v(35)
#    Time: 200 ns  Iteration: 0  Instance: /test_lly_fsm_0101
# Break in Module test_lly_fsm_0101 at C:/Users/FHCY/Desktop/J3224008944_SLC/stimulus/test_FSM.v line 35
# End time: 21:10:39 on Dec 23,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
