Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)

Date      :  Tue Dec  6 10:24:20 2022
Project   :  D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_v2021.2
Component :  PF_DDR4_SS
Family    :  PolarFire


HDL source files for all Synthesis and Simulation tools:
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/PF_DDR4_SS.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/PF_DDR4_SS.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/DDRCTRL_0/sdram_lb_defines_0.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v
    D:/se50p/SE_50_P_BSP/Libero/PCIe_Gen2_EP_Demo_SE50p_v2021.2/component/work/PF_DDR4_SS/PF_DDR4_SS.v

