Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 27 14:18:56 2024
| Host         : yudi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   741 |
| Unused register locations in slices containing registers |  1078 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           23 |
|      2 |           13 |
|      3 |           12 |
|      4 |           57 |
|      5 |           11 |
|      6 |           13 |
|      7 |            8 |
|      8 |           33 |
|      9 |            3 |
|     10 |           11 |
|     11 |            5 |
|     12 |           43 |
|     13 |            3 |
|     14 |            1 |
|     15 |            3 |
|    16+ |          502 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1859 |          580 |
| No           | No                    | Yes                    |             206 |           68 |
| No           | Yes                   | No                     |            1113 |          441 |
| Yes          | No                    | No                     |            1000 |          438 |
| Yes          | No                    | Yes                    |             121 |           36 |
| Yes          | Yes                   | No                     |            5151 |         1559 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                         | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
| ~design_1_i/i2s_0/inst/bclk_reg_0_BUFG                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                           | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/fft_wrapper_0/inst/fft/level_2/i___707_n_0                                                                                                                                                                                   |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                              | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1_n_0                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG      | design_1_i/spi_controller_0/inst/SPI_bit_counter[4]_i_2_n_0                                                                                                                                                                                              | design_1_i/spi_controller_0/inst/SPI_bit_counter[4]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/playback_ctrl_0/inst/cap_btn_prev1                                                                                                                                                                                                            | design_1_i/playback_ctrl_0/inst/recording_in_progress_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                      | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                              | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1_n_0                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                       |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                    | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_5/B_13/o_valid_reg                                                                                                                                                                                               | design_1_i/fft_wrapper_0/inst/fft/level_5/B_13/o_valid_reg_0                                                                                                                                                                            |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                    | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2__0_n_0                                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                 |                1 |              5 |
| ~design_1_i/i2s_0/inst/bclk_reg_0_BUFG                         |                                                                                                                                                                                                                                                          | design_1_i/i2s_0/inst/intra_word_cnt[0]_i_1_n_0                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                  | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2_n_0                                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2__0_n_0                                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2_n_0                                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                   |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                     |                5 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/playback_ctrl_0/inst/recording_in_progress_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                  | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                             | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2s_0/inst/self_start_reset0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                    | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                               |                                                                                                                                                                                                                                         |                7 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                               | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/playback_ctrl_0/inst/sel                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                3 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                    | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                              | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/spi_controller_0/inst/self_start_reset[7]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                      | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/self_start_reset0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/counter[8]_i_1_n_0                                                                                                                                                                                                     | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                      | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                    | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2s_0/inst/bclk_i_1_n_0                                                                                                                                                                                                      |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2s_0/inst/mclk_i_1_n_0                                                                                                                                                                                                      |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[2][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[13][15]_i_1_n_0                                                                                                                                                                                                   | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[3][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[4][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[5][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[6][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[0][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[12][15]_i_1_n_0                                                                                                                                                                                                   | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                9 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[15][15]_i_1_n_0                                                                                                                                                                                                   | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[7][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[14][15]_i_1_n_0                                                                                                                                                                                                   | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[10][15]_i_1_n_0                                                                                                                                                                                                   | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[11][15]_i_1_n_0                                                                                                                                                                                                   | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[1][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[9][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                8 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/data[8][15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                6 |             12 |
| ~design_1_i/i2s_0/inst/bclk_reg_0_BUFG                         | design_1_i/i2s_0/inst/current_data0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG      | design_1_i/spi_controller_0/inst/mic_data_out[11]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             12 |
|  design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG      | design_1_i/spi_controller_0/inst/pwm_threshold[11]_i_1_n_0                                                                                                                                                                                               | btn_rst_IBUF                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/fft_wrapper_0/inst/fft/clear                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG      | design_1_i/spi_controller_0/inst/spi_data_out[11]_i_1_n_0                                                                                                                                                                                                | btn_rst_IBUF                                                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[11]_i_1_n_0                                                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[11]_i_1__0_n_0                                                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                     | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[11]_i_1__0_n_0                                                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[11]_i_1_n_0                                                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                   | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                               | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/o_valid_reg_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |             13 |
|  design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG      |                                                                                                                                                                                                                                                          | btn_rst_IBUF                                                                                                                                                                                                                            |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               10 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |               12 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16256_16319_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1856_1919_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16384_16447_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18688_18751_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16320_16383_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16000_16063_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16128_16191_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16192_16255_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16064_16127_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1600_1663_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15808_15871_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15872_15935_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15744_15807_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15680_15743_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18944_19007_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15936_15999_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19008_19071_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18816_18879_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1536_1599_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15424_15487_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15488_15551_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18880_18943_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18752_18815_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19136_19199_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1920_1983_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19264_19327_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15552_15615_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15616_15679_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22336_22399_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19072_19135_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22464_22527_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2240_2303_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22400_22463_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15040_15103_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14784_14847_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1472_1535_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14848_14911_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14912_14975_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14976_15039_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14656_14719_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14464_14527_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14720_14783_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14528_14591_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14592_14655_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14336_14399_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11776_11839_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14208_14271_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14272_14335_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14400_14463_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14144_14207_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1408_1471_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13888_13951_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14016_14079_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_14080_14143_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19200_19263_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19328_19391_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6400_6463_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15168_15231_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15232_15295_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15296_15359_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15104_15167_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_15360_15423_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10176_10239_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10240_10303_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10112_10175_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10048_10111_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1024_1087_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10368_10431_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10432_10495_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10496_10559_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10304_10367_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10624_10687_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10560_10623_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10688_10751_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10752_10815_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10816_10879_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10944_11007_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11008_11071_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11072_11135_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_10880_10943_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1088_1151_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11392_11455_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11200_11263_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11136_11199_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11264_11327_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11328_11391_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11584_11647_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11456_11519_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1152_1215_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11520_11583_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11840_11903_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11648_11711_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11712_11775_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11904_11967_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_11968_12031_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12096_12159_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12032_12095_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12160_12223_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1216_1279_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12224_12287_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12416_12479_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12352_12415_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12288_12351_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12480_12543_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12800_12863_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12544_12607_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12672_12735_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12736_12799_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12608_12671_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12928_12991_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1280_1343_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12992_13055_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_12864_12927_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13120_13183_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13056_13119_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13184_13247_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13248_13311_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13376_13439_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13440_13503_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13312_13375_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1344_1407_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13504_13567_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13568_13631_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13696_13759_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13632_13695_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13760_13823_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13824_13887_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_13952_14015_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19520_19583_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19392_19455_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19456_19519_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19840_19903_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19712_19775_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19584_19647_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19648_19711_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19776_19839_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1984_2047_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19904_19967_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_19968_20031_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20032_20095_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20096_20159_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20416_20479_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20288_20351_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20352_20415_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20224_20287_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20160_20223_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20480_20543_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20544_20607_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20608_20671_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2048_2111_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20672_20735_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20736_20799_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20800_20863_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20864_20927_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20928_20991_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2112_2175_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21056_21119_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21120_21183_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_20992_21055_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21184_21247_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21504_21567_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21248_21311_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21312_21375_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21376_21439_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21440_21503_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21568_21631_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21696_21759_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21632_21695_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21760_21823_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2176_2239_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22080_22143_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22016_22079_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21824_21887_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21952_22015_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_21888_21951_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22144_22207_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22208_22271_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22272_22335_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22592_22655_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22528_22591_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22720_22783_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22784_22847_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22656_22719_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22848_22911_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22912_22975_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_22976_23039_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23040_23103_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2304_2367_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23232_23295_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23168_23231_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23360_23423_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23104_23167_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23296_23359_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23680_23743_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23424_23487_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23552_23615_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23488_23551_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23616_23679_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23936_23999_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2368_2431_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23744_23807_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23872_23935_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_23808_23871_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24192_24255_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24256_24319_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24000_24063_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24064_24127_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24128_24191_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24320_24383_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24512_24575_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24384_24447_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2432_2495_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24448_24511_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24640_24703_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24576_24639_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24704_24767_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24768_24831_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24832_24895_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2560_2623_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24896_24959_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_24960_25023_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2496_2559_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2816_2879_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2688_2751_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2624_2687_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2752_2815_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3136_3199_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3072_3135_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2880_2943_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_2944_3007_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3008_3071_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3264_3327_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3328_3391_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3392_3455_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3200_3263_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3584_3647_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3456_3519_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3520_3583_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3648_3711_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3776_3839_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3904_3967_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3840_3903_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3712_3775_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4032_4095_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4096_4159_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4160_4223_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_3968_4031_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4224_4287_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4288_4351_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4352_4415_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4416_4479_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4480_4543_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4800_4863_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4544_4607_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4608_4671_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4672_4735_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4736_4799_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4928_4991_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4992_5055_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_4864_4927_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5056_5119_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5248_5311_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5312_5375_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5184_5247_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5120_5183_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5440_5503_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5504_5567_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5568_5631_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5376_5439_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5632_5695_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5824_5887_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5888_5951_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5760_5823_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5696_5759_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6016_6079_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_5952_6015_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6080_6143_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6144_6207_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6208_6271_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6272_6335_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6464_6527_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_640_703_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6336_6399_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17984_18047_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6656_6719_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6528_6591_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6720_6783_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6592_6655_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6848_6911_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6976_7039_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6784_6847_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_6912_6975_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7232_7295_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7040_7103_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7168_7231_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_704_767_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7104_7167_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7360_7423_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7296_7359_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7552_7615_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7424_7487_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7616_7679_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7680_7743_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7488_7551_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7744_7807_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7808_7871_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7872_7935_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_768_831_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8128_8191_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8064_8127_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_7936_7999_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8192_8255_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8000_8063_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8320_8383_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8384_8447_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8256_8319_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_832_895_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8448_8511_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8576_8639_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8512_8575_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8640_8703_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8768_8831_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8704_8767_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8832_8895_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_896_959_0_2_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8960_9023_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_8896_8959_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9024_9087_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9280_9343_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9152_9215_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9216_9279_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9088_9151_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9344_9407_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9600_9663_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_960_1023_0_2_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9472_9535_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9408_9471_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9536_9599_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9664_9727_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9792_9855_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9728_9791_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9856_9919_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9920_9983_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_9984_10047_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17728_17791_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1792_1855_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17664_17727_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17920_17983_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17856_17919_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17792_17855_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17472_17535_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17536_17599_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17600_17663_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17344_17407_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17408_17471_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17216_17279_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1728_1791_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18048_18111_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17088_17151_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17280_17343_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17152_17215_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18176_18239_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16768_16831_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16832_16895_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18112_18175_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18304_18367_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18496_18559_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18240_18303_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18432_18495_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16896_16959_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_17024_17087_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16960_17023_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18368_18431_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18624_18687_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_18560_18623_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16704_16767_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16640_16703_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16512_16575_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_1664_1727_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16576_16639_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/mic_data_storage_reg_16448_16511_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_5/B_13/E[0]                                                                                                                                                                                                      | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/SR[0]                                                                                                                                                                                    |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | btn_rst_IBUF                                                                                                                                                                                                                            |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0                                                                                                                                                                                 |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/fft_busy_reg[0]                                                                                                                                                                                           | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/SR[0]                                                                                                                                                                                    |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                3 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                8 |             22 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                   |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                9 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                9 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                   |               11 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                              |                9 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |               10 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                   |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                            |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/fft_done                                                                                                                                                                                                               | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             33 |
| ~design_1_i/i2s_0/inst/bclk_reg_0_BUFG                         |                                                                                                                                                                                                                                                          | design_1_i/i2s_0/inst/mclk_i_1_n_0                                                                                                                                                                                                      |               16 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                   |               14 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                 |               14 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                      |               18 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                    |               18 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               26 |             52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                          |                                                                                                                                                                                                                                         |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               39 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               44 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/recording_end_index[0]_i_1_n_0                                                                                                                                                                                             | design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0                                                                                                                                                                                 |               58 |            102 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               33 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               45 |            141 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               76 |            156 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mic_storage_0/inst/playback_data[11]_i_2_n_0                                                                                                                                                                                                  | design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0                                                                                                                                                                                 |              105 |            174 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               83 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_1/B_16/o_valid_I                                                                                                                                                                                                 | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |              128 |            512 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/fft_busy                                                                                                                                                                                                               | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |              128 |            512 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_3/B_4/IV/o_valid_III                                                                                                                                                                                             | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |              128 |            512 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_2/o_valid_II                                                                                                                                                                                                     | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |              128 |            512 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/fft_wrapper_0/inst/fft/level_4/B_16/E[0]                                                                                                                                                                                                      | design_1_i/fft_wrapper_0/inst/fft/level_5/B_16/resetn_0                                                                                                                                                                                 |              256 |           1024 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              510 |           1886 |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


