
attach ../vams/vsine.so

verilog

// H(s) = 1 / (s^2+s+1) (or so)
va_laplace_nd #(.d0(1.), .d1(1.), .d2(1), .n0(1), .n1(0), .n2(0)) b(0,2,in,0);
resistor #(1) r1(2,0);


resistor #(1.) r1(in, nl);
inductor #(1.) n1(nl, nc);
capacitor #(1.) n1(nc, 0);

vsine #(.ampl(1), .freq(1)) v1(in, 0);

list

print tran v(nc) v(2) iter(0)
tran 1 basic

status notime
