/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  reg [10:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [3:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  reg [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_0z & celloutsig_0_2z[4]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[1] | celloutsig_0_3z[1]);
  assign celloutsig_0_68z = ~(celloutsig_0_1z[1] | celloutsig_0_61z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | in_data[62]);
  assign celloutsig_0_23z = ~(celloutsig_0_0z | celloutsig_0_13z[0]);
  assign celloutsig_1_9z = ~celloutsig_1_3z;
  assign celloutsig_1_4z = ~((in_data[158] | in_data[157]) & celloutsig_1_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_17z[3] | celloutsig_0_6z) & in_data[54]);
  assign celloutsig_0_5z = in_data[70:65] / { 1'h1, celloutsig_0_2z[7:3] };
  assign celloutsig_0_29z = { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_7z } / { 1'h1, in_data[58:54], celloutsig_0_23z };
  assign celloutsig_0_0z = in_data[42:40] <= in_data[79:77];
  assign celloutsig_0_16z = { celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z } <= celloutsig_0_1z[9:2];
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[168]);
  assign celloutsig_0_60z = { celloutsig_0_18z[10:7], celloutsig_0_8z } % { 1'h1, celloutsig_0_33z };
  assign celloutsig_0_14z = { in_data[67:65], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_19z[4], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z } % { 1'h1, celloutsig_0_19z[2], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[28:20] % { 1'h1, in_data[77:70] };
  assign celloutsig_1_2z = { in_data[106:99], celloutsig_1_1z } != { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[63:54], celloutsig_0_8z } != { celloutsig_0_5z[4:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_5z | { celloutsig_0_2z[8:4], celloutsig_0_8z };
  assign celloutsig_0_30z = | celloutsig_0_29z[5:1];
  assign celloutsig_0_61z = | { celloutsig_0_46z[1:0], celloutsig_0_30z };
  assign celloutsig_1_7z = in_data[150] & celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_0_4z = ~^ { celloutsig_0_3z[3:2], celloutsig_0_2z };
  assign celloutsig_0_65z = ~^ { celloutsig_0_46z[0], celloutsig_0_60z, celloutsig_0_11z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_2z[2:1], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_2z[3:0] << { in_data[26:25], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_2z[4:1], celloutsig_0_0z } >> celloutsig_0_1z[6:2];
  assign celloutsig_0_1z = in_data[69:60] >> in_data[15:6];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } >>> in_data[110:106];
  assign celloutsig_0_46z = in_data[68:62] ^ celloutsig_0_18z[7:1];
  assign celloutsig_1_19z = in_data[174:162] ^ { celloutsig_1_8z[12:2], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_17z = celloutsig_0_1z[9:1] ^ { celloutsig_0_14z[12:7], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_20z, celloutsig_0_4z } ^ { in_data[2:1], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_33z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_33z = celloutsig_0_17z[8:5];
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 18'h00000;
    else if (clkin_data[64]) celloutsig_1_8z = { in_data[140:130], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_14z[10:1], celloutsig_0_4z };
  assign celloutsig_0_7z = ~((celloutsig_0_5z[2] & celloutsig_0_1z[3]) | (celloutsig_0_1z[7] & celloutsig_0_0z));
  assign celloutsig_0_69z = ~((celloutsig_0_16z & celloutsig_0_9z) | (celloutsig_0_24z[4] & celloutsig_0_65z));
  assign celloutsig_1_0z = ~((in_data[102] & in_data[119]) | (in_data[116] & in_data[159]));
  assign celloutsig_0_11z = ~((celloutsig_0_7z & celloutsig_0_1z[8]) | (celloutsig_0_3z[0] & celloutsig_0_10z));
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
