static void T_1 F_1 ( void )\r\n{\r\nF_2 ( & V_1 ) ;\r\n}\r\nstatic void T_1 F_3 ( void )\r\n{\r\nV_2 [ 0 ] . V_3 = V_4 ;\r\nV_2 [ 1 ] . V_3 = V_5 ;\r\nF_2 ( & V_6 ) ;\r\n}\r\nstatic inline void F_3 ( void ) {}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nF_5 ( V_7 , F_6 ( V_7 ) ) ;\r\nF_2 ( & V_8 ) ;\r\nif ( V_9 & 0x20 ) {\r\nF_7 ( NULL , & V_10 ) ;\r\nreturn;\r\n}\r\nif ( 1 )\r\nV_11 . V_12 = & V_13 ;\r\nelse\r\nV_11 . V_12 = & V_14 ;\r\nF_7 ( NULL , & V_11 ) ;\r\n}\r\nstatic inline void F_4 ( void ) {}\r\nstatic void T_1 F_8 ( void )\r\n{\r\nF_9 ( & V_15 ) ;\r\nF_10 ( & V_16 ) ;\r\nif ( F_11 () )\r\nF_12 ( & V_17 ) ;\r\n}\r\nstatic inline void F_8 ( void ) {}\r\nstatic void T_1 F_13 ( void )\r\n{\r\nF_14 ( & V_18 ) ;\r\n}\r\nstatic inline void F_13 ( void ) {}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nF_16 ( & V_19 ) ;\r\n}\r\nstatic inline void F_15 ( void ) {}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nF_18 ( & V_20 ) ;\r\n}\r\nstatic inline void F_17 ( void ) {}\r\nstatic void T_1 F_19 ( void )\r\n{\r\nF_20 ( NULL ) ;\r\nF_21 ( NULL ) ;\r\nF_22 ( NULL ) ;\r\nF_23 () ;\r\nF_24 () ;\r\nV_21 [ 1 ] . V_22 = F_25 ( V_23 ) ;\r\nV_21 [ 1 ] . V_24 = F_25 ( V_23 ) ;\r\nF_2 ( & V_25 ) ;\r\nF_26 ( NULL ) ;\r\nF_4 () ;\r\nF_8 () ;\r\nF_13 () ;\r\nF_15 () ;\r\nF_3 () ;\r\nF_17 () ;\r\nF_1 () ;\r\n}
