
ubuntu-preinstalled/bzcat:     file format elf32-littlearm


Disassembly of section .init:

00000f5c <.init>:
 f5c:	push	{r3, lr}
 f60:	bl	1bac <fchmod@plt+0x9cc>
 f64:	pop	{r3, pc}

Disassembly of section .plt:

00000f68 <fdopen@plt-0x14>:
     f68:	push	{lr}		; (str lr, [sp, #-4]!)
     f6c:	ldr	lr, [pc, #4]	; f78 <fdopen@plt-0x4>
     f70:	add	lr, pc, lr
     f74:	ldr	pc, [lr, #8]!
     f78:	andeq	r4, r1, ip, lsr #30

00000f7c <fdopen@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #20, 20	; 0x14000
     f84:	ldr	pc, [ip, #3884]!	; 0xf2c

00000f88 <strstr@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #20, 20	; 0x14000
     f90:	ldr	pc, [ip, #3876]!	; 0xf24

00000f94 <strcmp@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #20, 20	; 0x14000
     f9c:	ldr	pc, [ip, #3868]!	; 0xf1c

00000fa0 <__cxa_finalize@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #20, 20	; 0x14000
     fa8:	ldr	pc, [ip, #3860]!	; 0xf14

00000fac <fopen@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #20, 20	; 0x14000
     fb4:	ldr	pc, [ip, #3852]!	; 0xf0c

00000fb8 <fflush@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #20, 20	; 0x14000
     fc0:	ldr	pc, [ip, #3844]!	; 0xf04

00000fc4 <free@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #20, 20	; 0x14000
     fcc:	ldr	pc, [ip, #3836]!	; 0xefc

00000fd0 <BZ2_bzlibVersion@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #20, 20	; 0x14000
     fd8:	ldr	pc, [ip, #3828]!	; 0xef4

00000fdc <ferror@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #20, 20	; 0x14000
     fe4:	ldr	pc, [ip, #3820]!	; 0xeec

00000fe8 <memcpy@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #20, 20	; 0x14000
     ff0:	ldr	pc, [ip, #3812]!	; 0xee4

00000ff4 <signal@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #20, 20	; 0x14000
     ffc:	ldr	pc, [ip, #3804]!	; 0xedc

00001000 <__stack_chk_fail@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #20, 20	; 0x14000
    1008:	ldr	pc, [ip, #3796]!	; 0xed4

0000100c <rewind@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #20, 20	; 0x14000
    1014:	ldr	pc, [ip, #3788]!	; 0xecc

00001018 <BZ2_bzReadClose@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #20, 20	; 0x14000
    1020:	ldr	pc, [ip, #3780]!	; 0xec4

00001024 <perror@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #20, 20	; 0x14000
    102c:	ldr	pc, [ip, #3772]!	; 0xebc

00001030 <__xstat@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #20, 20	; 0x14000
    1038:	ldr	pc, [ip, #3764]!	; 0xeb4

0000103c <fwrite@plt>:
    103c:			; <UNDEFINED> instruction: 0xe7fd4778
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #20, 20	; 0x14000
    1048:	ldr	pc, [ip, #3752]!	; 0xea8

0000104c <BZ2_bzWriteOpen@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #20, 20	; 0x14000
    1054:	ldr	pc, [ip, #3744]!	; 0xea0

00001058 <fread@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #20, 20	; 0x14000
    1060:	ldr	pc, [ip, #3736]!	; 0xe98

00001064 <getenv@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #20, 20	; 0x14000
    106c:	ldr	pc, [ip, #3728]!	; 0xe90

00001070 <malloc@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #20, 20	; 0x14000
    1078:	ldr	pc, [ip, #3720]!	; 0xe88

0000107c <__libc_start_main@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #20, 20	; 0x14000
    1084:	ldr	pc, [ip, #3712]!	; 0xe80

00001088 <strerror@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #20, 20	; 0x14000
    1090:	ldr	pc, [ip, #3704]!	; 0xe78

00001094 <__gmon_start__@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #20, 20	; 0x14000
    109c:	ldr	pc, [ip, #3696]!	; 0xe70

000010a0 <open@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #20, 20	; 0x14000
    10a8:	ldr	pc, [ip, #3688]!	; 0xe68

000010ac <__ctype_b_loc@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #20, 20	; 0x14000
    10b4:	ldr	pc, [ip, #3680]!	; 0xe60

000010b8 <exit@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #20, 20	; 0x14000
    10c0:	ldr	pc, [ip, #3672]!	; 0xe58

000010c4 <strlen@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #20, 20	; 0x14000
    10cc:	ldr	pc, [ip, #3664]!	; 0xe50

000010d0 <fchown@plt>:
    10d0:			; <UNDEFINED> instruction: 0xe7fd4778
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #20, 20	; 0x14000
    10dc:	ldr	pc, [ip, #3652]!	; 0xe44

000010e0 <BZ2_bzWrite@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #20, 20	; 0x14000
    10e8:	ldr	pc, [ip, #3644]!	; 0xe3c

000010ec <ungetc@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #20, 20	; 0x14000
    10f4:	ldr	pc, [ip, #3636]!	; 0xe34

000010f8 <__errno_location@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #20, 20	; 0x14000
    1100:	ldr	pc, [ip, #3628]!	; 0xe2c

00001104 <__strcat_chk@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #20, 20	; 0x14000
    110c:	ldr	pc, [ip, #3620]!	; 0xe24

00001110 <strncpy@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #20, 20	; 0x14000
    1118:	ldr	pc, [ip, #3612]!	; 0xe1c

0000111c <BZ2_bzReadGetUnused@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #20, 20	; 0x14000
    1124:	ldr	pc, [ip, #3604]!	; 0xe14

00001128 <fgetc@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #20, 20	; 0x14000
    1130:	ldr	pc, [ip, #3596]!	; 0xe0c

00001134 <fileno@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #20, 20	; 0x14000
    113c:	ldr	pc, [ip, #3588]!	; 0xe04

00001140 <__fprintf_chk@plt>:
    1140:			; <UNDEFINED> instruction: 0xe7fd4778
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #20, 20	; 0x14000
    114c:	ldr	pc, [ip, #3576]!	; 0xdf8

00001150 <BZ2_bzWriteClose64@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3568]!	; 0xdf0

0000115c <fclose@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3560]!	; 0xde8

00001168 <utime@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #20, 20	; 0x14000
    1170:	ldr	pc, [ip, #3552]!	; 0xde0

00001174 <fputc@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #20, 20	; 0x14000
    117c:	ldr	pc, [ip, #3544]!	; 0xdd8

00001180 <remove@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #20, 20	; 0x14000
    1188:	ldr	pc, [ip, #3536]!	; 0xdd0

0000118c <BZ2_bzReadOpen@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #20, 20	; 0x14000
    1194:	ldr	pc, [ip, #3528]!	; 0xdc8

00001198 <__lxstat@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #20, 20	; 0x14000
    11a0:	ldr	pc, [ip, #3520]!	; 0xdc0

000011a4 <isatty@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #20, 20	; 0x14000
    11ac:	ldr	pc, [ip, #3512]!	; 0xdb8

000011b0 <BZ2_bzRead@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #20, 20	; 0x14000
    11b8:	ldr	pc, [ip, #3504]!	; 0xdb0

000011bc <strncmp@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #20, 20	; 0x14000
    11c4:	ldr	pc, [ip, #3496]!	; 0xda8

000011c8 <abort@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #20, 20	; 0x14000
    11d0:	ldr	pc, [ip, #3488]!	; 0xda0

000011d4 <close@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #20, 20	; 0x14000
    11dc:	ldr	pc, [ip, #3480]!	; 0xd98

000011e0 <fchmod@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #20, 20	; 0x14000
    11e8:	ldr	pc, [ip, #3472]!	; 0xd90

Disassembly of section .text:

000011f0 <.text>:
    11f0:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11f4:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11f8:			; <UNDEFINED> instruction: 0xf8df447a
    11fc:	push	{r2, r4, r5, r6, fp, lr, pc}
    1200:			; <UNDEFINED> instruction: 0xb0954ff0
    1204:	strcs	r5, [r0], #-2259	; 0xfffff72d
    1208:	stmdapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    120c:	beq	7d350 <progName@@Base+0x66260>
    1210:	tstls	r3, #1769472	; 0x1b0000
    1214:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1218:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    121c:			; <UNDEFINED> instruction: 0xf8df447d
    1220:			; <UNDEFINED> instruction: 0xf8dfe85c
    1224:	pkhtbmi	r7, r9, ip, asr #16
    1228:	strmi	r5, [r3], sl, ror #17
    122c:	ldmdavs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1230:			; <UNDEFINED> instruction: 0xf8df200b
    1234:	andsvs	r3, r4, r4, asr r8
    1238:	andcs	pc, lr, r5, asr r8	; <UNPREDICTABLE>
    123c:	stmdahi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1240:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1244:	andls	r7, sl, #20
    1248:			; <UNDEFINED> instruction: 0xf8df59ea
    124c:			; <UNDEFINED> instruction: 0xf8dfe848
    1250:	andsvc	r7, r4, r8, asr #16
    1254:	stmibpl	sl!, {r0, r1, r3, r9, ip, pc}
    1258:	stmdavs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    125c:	andsvc	r9, r4, r9, lsl #4
    1260:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1264:	andls	r5, r3, #15400960	; 0xeb0000
    1268:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    126c:	andge	pc, r0, r3, lsl #17
    1270:	andls	r9, r7, #12, 6	; 0x30000000
    1274:	andcc	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    1278:	stmdahi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    127c:	movwls	r6, #16412	; 0x401c
    1280:			; <UNDEFINED> instruction: 0xf8df586b
    1284:	ldrmi	r1, [sl], r8, lsr #16
    1288:	movwcs	r9, #37637	; 0x9305
    128c:	andcc	pc, r0, sl, asr #17
    1290:	andcc	pc, lr, r5, asr r8	; <UNPREDICTABLE>
    1294:	tstls	r8, r9, ror r4
    1298:	andsvc	r9, ip, lr, lsl #6
    129c:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    12a0:	andsvc	r9, ip, r0, lsl r3
    12a4:	bls	d7a58 <progName@@Base+0xc0968>
    12a8:	movwls	r6, #24604	; 0x601c
    12ac:			; <UNDEFINED> instruction: 0xf8df59ab
    12b0:	andsvs	r6, ip, r0, lsl #16
    12b4:	movwls	r4, #62590	; 0xf47e
    12b8:	andscs	r5, lr, #11206656	; 0xab0000
    12bc:	andsvs	r9, sl, r1, lsl r3
    12c0:	stmiapl	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    12c4:			; <UNDEFINED> instruction: 0xf855701c
    12c8:	movwls	r3, #53256	; 0xd008
    12cc:			; <UNDEFINED> instruction: 0xf7ff601c
    12d0:	stmdbls	r8, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    12d4:			; <UNDEFINED> instruction: 0xf7ff2007
    12d8:			; <UNDEFINED> instruction: 0xf8dfee8e
    12dc:			; <UNDEFINED> instruction: 0x463137d8
    12e0:	stmiapl	r8!, {r0, r1, r9, sl, ip, pc}^
    12e4:	mcrr2	0, 0, pc, ip, cr1	; <UNPREDICTABLE>
    12e8:			; <UNDEFINED> instruction: 0x37ccf8df
    12ec:	stmiapl	r8!, {r0, r1, r8, fp, ip, pc}^
    12f0:	mcrr2	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
    12f4:			; <UNDEFINED> instruction: 0x37c4f8df
    12f8:	ldrdne	pc, [r0], -r9
    12fc:	ldrtmi	r5, [r0], -lr, ror #17
    1300:	ldc2	0, cr15, [lr], #-4
    1304:	sbfxcs	pc, pc, #17, #25
    1308:	stmiapl	sl!, {r0, r1, r4, r5, fp, ip, sp, lr}
    130c:	andsvs	r9, r6, r3, lsl #4
    1310:	ldfnep	f3, [r2], #-396	; 0xfffffe74
    1314:	svclt	0x00082b2f
    1318:			; <UNDEFINED> instruction: 0xf8124616
    131c:	svclt	0x00083b01
    1320:	blcs	a32c <_IO_stdin_used@@Base+0x66dc>
    1324:	strdlt	sp, [ip, -r6]
    1328:	andsvs	r9, lr, r3, lsl #22
    132c:			; <UNDEFINED> instruction: 0x1794f8df
    1330:	movwcs	sl, #2066	; 0x812
    1334:	ldrbtmi	r9, [r9], #-7
    1338:			; <UNDEFINED> instruction: 0xf0019312
    133c:			; <UNDEFINED> instruction: 0xf8dffc83
    1340:	stmdals	r7, {r3, r7, r8, r9, sl, ip}
    1344:			; <UNDEFINED> instruction: 0xf0014479
    1348:			; <UNDEFINED> instruction: 0xf1bbfc7d
    134c:	ldcls	15, cr0, [r2], {1}
    1350:	bl	278788 <progName@@Base+0x261698>
    1354:			; <UNDEFINED> instruction: 0xf109068b
    1358:	strtmi	r0, [r0], -r4, lsl #14
    135c:	blne	13f4c0 <progName@@Base+0x1283d0>
    1360:	mcrr2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
    1364:			; <UNDEFINED> instruction: 0x901242be
    1368:			; <UNDEFINED> instruction: 0x4604d1f8
    136c:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    1370:	andcs	r2, r0, #-1073741823	; 0xc0000001
    1374:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1378:			; <UNDEFINED> instruction: 0xf8c89b06
    137c:	andsvs	r1, sl, r0
    1380:			; <UNDEFINED> instruction: 0xf0002c00
    1384:			; <UNDEFINED> instruction: 0x4691825a
    1388:	strcs	r4, [r1], -r7, lsr #12
    138c:	mul	r7, sl, r6
    1390:	blcs	b5f4a4 <progName@@Base+0xb483b4>
    1394:	stmvc	r3, {r3, r8, ip, lr, pc}
    1398:			; <UNDEFINED> instruction: 0x461eb933
    139c:	bicslt	r6, pc, pc, ror r8	; <UNPREDICTABLE>
    13a0:	stmdavc	r3, {r3, r4, r5, fp, sp, lr}
    13a4:	rscsle	r2, r3, sp, lsr #22
    13a8:	blcs	b5f3bc <progName@@Base+0xb482cc>
    13ac:	movwcs	fp, #3860	; 0xf14
    13b0:	movweq	pc, #4102	; 0x1006	; <UNPREDICTABLE>
    13b4:			; <UNDEFINED> instruction: 0xf0402b00
    13b8:			; <UNDEFINED> instruction: 0xf10980bb
    13bc:			; <UNDEFINED> instruction: 0xf8ca0901
    13c0:			; <UNDEFINED> instruction: 0xf7ff9000
    13c4:	ldmdavs	pc!, {r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    13c8:	ldrdcc	pc, [r0], -r8
    13cc:	svclt	0x00c84298
    13d0:	andeq	pc, r0, r8, asr #17
    13d4:	mvnle	r2, r0, lsl #30
    13d8:	svceq	0x0000f1b9
    13dc:	andcs	fp, r3, r4, lsl pc
    13e0:			; <UNDEFINED> instruction: 0xf8df2001
    13e4:	andcs	r1, r1, #236, 12	; 0xec00000
    13e8:			; <UNDEFINED> instruction: 0xf8df9e03
    13ec:	stmdapl	pc!, {r3, r5, r6, r7, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    13f0:	ldrdhi	pc, [r0], -r6
    13f4:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    13f8:	stmiapl	lr!, {r3, r4, r5, sp, lr}^
    13fc:			; <UNDEFINED> instruction: 0x46404479
    1400:			; <UNDEFINED> instruction: 0xf7ff6032
    1404:	stmdacs	r0, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    1408:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    140c:	eorsvs	r2, r3, r2, lsl #6
    1410:			; <UNDEFINED> instruction: 0x16c8f8df
    1414:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1418:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    141c:			; <UNDEFINED> instruction: 0xf0002800
    1420:			; <UNDEFINED> instruction: 0xf1b98121
    1424:			; <UNDEFINED> instruction: 0xf04f0f00
    1428:	eorsvs	r0, r2, r2, lsl #4
    142c:	movwcs	fp, #7948	; 0x1f0c
    1430:	eorsvs	r4, fp, r3, lsl r6
    1434:	bhi	fe43cc58 <progName@@Base+0xfe425b68>
    1438:			; <UNDEFINED> instruction: 0xf04f4622
    143c:			; <UNDEFINED> instruction: 0xf04f0909
    1440:	stmdblt	r4!, {r0, r2, r9, fp}
    1444:	ldmdavs	r2, {r0, r3, r6, r7, sp, lr, pc}^
    1448:			; <UNDEFINED> instruction: 0xf0002a00
    144c:	ldmdavs	r0, {r0, r4, r5, r8, pc}
    1450:	blcs	b5f464 <progName@@Base+0xb48374>
    1454:	stmdavc	r3, {r1, r2, r8, ip, lr, pc}^
    1458:	tstle	r3, sp, lsr #22
    145c:	blcs	1f670 <progName@@Base+0x8580>
    1460:	msrhi	CPSR_sx, r0
    1464:	blcs	b5f478 <progName@@Base+0xb48388>
    1468:			; <UNDEFINED> instruction: 0xf890d1ed
    146c:			; <UNDEFINED> instruction: 0xf1b88001
    1470:	rscle	r0, r8, sp, lsr #30
    1474:	svceq	0x0000f1b8
    1478:			; <UNDEFINED> instruction: 0xf8ddd0e5
    147c:	mcrrne	0, 1, fp, r3, cr4
    1480:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    1484:	stceq	0, cr15, [r2], {79}	; 0x4f
    1488:	andls	r2, r7, r1, lsl #2
    148c:	ldmdaeq	r1!, {r3, r5, r7, r8, ip, sp, lr, pc}
    1490:	svceq	0x0049f1b8
    1494:	eorshi	pc, lr, #0, 4
    1498:			; <UNDEFINED> instruction: 0xf018e8df
    149c:	umullseq	r0, r8, fp, r0
    14a0:	umullseq	r0, r1, r5, r0
    14a4:	addeq	r0, sl, lr, lsl #1
    14a8:	addeq	r0, r2, r6, lsl #1
    14ac:	eorseq	r0, ip, #102	; 0x66
    14b0:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14b4:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14b8:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14bc:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14c0:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14c4:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14c8:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14cc:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14d0:	subeq	r0, ip, ip, lsr r2
    14d4:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14d8:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14dc:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14e0:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14e4:	subeq	r0, ip, ip, lsr r2
    14e8:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14ec:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14f0:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14f4:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14f8:	eorseq	r0, ip, #60, 4	; 0xc0000003
    14fc:	eorseq	r0, ip, #60, 4	; 0xc0000003
    1500:	rsbeq	r0, r9, ip, rrx
    1504:	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    1508:	rsbseq	r0, r8, ip, lsr r2
    150c:	eorseq	r0, ip, #60, 4	; 0xc0000003
    1510:	eorseq	r0, ip, #117	; 0x75
    1514:	eorseq	r0, ip, #60, 4	; 0xc0000003
    1518:	eorseq	r0, ip, #60, 4	; 0xc0000003
    151c:	eorseq	r0, ip, #111	; 0x6f
    1520:	rsbeq	r0, r0, r3, rrx
    1524:	subseq	r0, r8, ip, lsr r2
    1528:	eorseq	r0, ip, #60, 4	; 0xc0000003
    152c:	subseq	r0, r1, ip, lsr r2
    1530:	ldr	r2, [r3, -r1, lsl #12]!
    1534:	ldc2	0, cr15, [r2, #-0]
    1538:			; <UNDEFINED> instruction: 0xf7ff2000
    153c:	ldrhtvs	lr, [r1], -lr
    1540:	svchi	0x0001f813
    1544:	svceq	0x0000f1b8
    1548:	ldrb	sp, [ip, -r0, lsr #3]!
    154c:	stmdavs	r0, {r2, fp, ip, pc}
    1550:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    1554:			; <UNDEFINED> instruction: 0xf8c09804
    1558:	ldrb	r8, [r1, r0]!
    155c:	and	pc, r0, r6, asr #17
    1560:	stmdals	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1564:	strb	r7, [fp, r1]!
    1568:	andls	pc, r0, fp, asr #17
    156c:			; <UNDEFINED> instruction: 0xf8c6e7e8
    1570:	strb	ip, [r5, r0]!
    1574:	andgt	pc, r0, r7, asr #17
    1578:	stmdals	ip, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    157c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1580:	andhi	pc, r0, r0, lsl #17
    1584:	stmdals	fp, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1588:	ldrb	r7, [r9, r1]
    158c:	beq	fe43cdf0 <progName@@Base+0xfe425d00>
    1590:	ldc2	0, cr15, [ip, #-0]
    1594:			; <UNDEFINED> instruction: 0xf7ff2000
    1598:	stmdals	r9, {r4, r7, r8, sl, fp, sp, lr, pc}
    159c:	strb	r7, [pc, r1]
    15a0:			; <UNDEFINED> instruction: 0xf8cb2008
    15a4:	strb	r0, [fp, r0]
    15a8:			; <UNDEFINED> instruction: 0xf8cb2007
    15ac:	strb	r0, [r7, r0]
    15b0:			; <UNDEFINED> instruction: 0xf8cb2006
    15b4:	strb	r0, [r3, r0]
    15b8:	andge	pc, r0, fp, asr #17
    15bc:	andcs	lr, r4, r0, asr #15
    15c0:	andeq	pc, r0, fp, asr #17
    15c4:			; <UNDEFINED> instruction: 0xf8cbe7bc
    15c8:	ldr	lr, [r9, r0]!
    15cc:	andgt	pc, r0, fp, asr #17
    15d0:			; <UNDEFINED> instruction: 0xf8cbe7b6
    15d4:	ldr	r1, [r3, r0]!
    15d8:	blls	112ef4 <progName@@Base+0xfbe04>
    15dc:	blcs	11b650 <progName@@Base+0x104560>
    15e0:	bls	1389f0 <progName@@Base+0x121900>
    15e4:	andsvs	r2, r3, r4, lsl #6
    15e8:	ldmdavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
    15ec:			; <UNDEFINED> instruction: 0xf0002b01
    15f0:	blcs	e18e0 <progName@@Base+0xca7f0>
    15f4:	msrhi	CPSR_s, r0, asr #32
    15f8:			; <UNDEFINED> instruction: 0xf0002a02
    15fc:	ldmdavs	sl!, {r0, r2, r3, r4, r9, pc}
    1600:	stmdals	r5, {r8, sp}
    1604:	andvs	r2, r1, r3, lsl #20
    1608:	cmphi	r1, r0	; <UNPREDICTABLE>
    160c:	ldmdavs	sl!, {r1, r8, r9, fp, sp}
    1610:	andeq	pc, r0, pc, asr #32
    1614:	msrhi	CPSR_x, r0
    1618:	bcs	68258 <progName@@Base+0x51168>
    161c:			; <UNDEFINED> instruction: 0xf0007018
    1620:	ldcls	0, cr8, [r2], {247}	; 0xf7
    1624:			; <UNDEFINED> instruction: 0xf0002c00
    1628:	svcls	0x000f80e5
    162c:	and	r2, r9, r1, lsl #12
    1630:	blcs	b5f744 <progName@@Base+0xb48654>
    1634:	stmvc	r3, {r1, r3, r8, ip, lr, pc}
    1638:	ldrmi	fp, [lr], -r3, asr #18
    163c:	stccs	8, cr6, [r0], {100}	; 0x64
    1640:	rschi	pc, r8, r0
    1644:	stmdavc	r3, {r5, fp, sp, lr}
    1648:	rscsle	r2, r1, sp, lsr #22
    164c:	blcs	b5f660 <progName@@Base+0xb48570>
    1650:	mvfcss	f5, f2
    1654:	rscshi	pc, lr, r0, asr #32
    1658:	movwcc	r6, #6203	; 0x183b
    165c:			; <UNDEFINED> instruction: 0xf001603b
    1660:	strb	pc, [fp, r3, lsl #30]!	; <UNPREDICTABLE>
    1664:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1668:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    166c:	stc	7, cr15, [ip], {255}	; 0xff
    1670:			; <UNDEFINED> instruction: 0xf47f2800
    1674:			; <UNDEFINED> instruction: 0xf8dfaed6
    1678:	strbmi	r1, [r0], -ip, ror #8
    167c:			; <UNDEFINED> instruction: 0xf7ff4479
    1680:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
    1684:	mcrge	4, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    1688:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    168c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1690:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1694:			; <UNDEFINED> instruction: 0xf47f2800
    1698:	strb	sl, [fp], r4, asr #29
    169c:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16a0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    16a4:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    16a8:			; <UNDEFINED> instruction: 0xf47f2800
    16ac:	strt	sl, [pc], pc, lsr #29
    16b0:	ldrtls	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16b4:			; <UNDEFINED> instruction: 0xf8df46a8
    16b8:			; <UNDEFINED> instruction: 0x4625a43c
    16bc:	ldrtlt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16c0:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    16c4:	strd	r4, [r4], -fp
    16c8:	eorsvs	r2, fp, r2, lsl #6
    16cc:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    16d0:	stmdavs	ip!, {r1, r7, ip, lr, pc}
    16d4:	blcs	b5f768 <progName@@Base+0xb48678>
    16d8:	stmdavc	r3!, {r1, r2, r8, ip, lr, pc}^
    16dc:	tstle	r3, sp, lsr #22
    16e0:	blcs	1f974 <progName@@Base+0x8884>
    16e4:	svcge	0x0078f43f
    16e8:	strtmi	r4, [r0], -r9, asr #12
    16ec:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    16f0:	rscle	r2, r9, r0, lsl #16
    16f4:			; <UNDEFINED> instruction: 0x46204651
    16f8:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    16fc:	movwcs	fp, #10512	; 0x2910
    1700:			; <UNDEFINED> instruction: 0xe7e36033
    1704:			; <UNDEFINED> instruction: 0x46204659
    1708:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    170c:	movwcs	fp, #6416	; 0x1910
    1710:			; <UNDEFINED> instruction: 0xe7db6033
    1714:			; <UNDEFINED> instruction: 0x462049f9
    1718:			; <UNDEFINED> instruction: 0xf7ff4479
    171c:	ldmdblt	r8, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    1720:	movwcs	r9, #6665	; 0x1a09
    1724:	bfi	r7, r3, #0, #18
    1728:			; <UNDEFINED> instruction: 0x462049f5
    172c:			; <UNDEFINED> instruction: 0xf7ff4479
    1730:	ldmdblt	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
    1734:	eorsvs	r2, r3, r3, lsl #6
    1738:	ldmibmi	r2!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    173c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1740:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1744:	ldmibmi	r0!, {r3, r4, r6, r8, ip, sp, pc}^
    1748:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    174c:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1750:			; <UNDEFINED> instruction: 0xf0402800
    1754:	bls	2a1a58 <progName@@Base+0x28a968>
    1758:	andsvc	r2, r3, r1, lsl #6
    175c:	bls	2fb63c <progName@@Base+0x2e454c>
    1760:	andsvc	r2, r3, r1, lsl #6
    1764:	blls	2bb634 <progName@@Base+0x2a4544>
    1768:			; <UNDEFINED> instruction: 0xb12b781b
    176c:	stmdavs	fp, {r0, r2, r8, fp, ip, pc}
    1770:	vstrle	d2, [r1, #-8]
    1774:	andvs	r2, fp, r2, lsl #6
    1778:	tstle	r4, r2, lsl #20
    177c:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    1780:			; <UNDEFINED> instruction: 0xf0002b00
    1784:	ldmdavs	fp!, {r0, r2, r3, r4, r6, r7, pc}
    1788:			; <UNDEFINED> instruction: 0xf0002b03
    178c:	ldmdavs	fp!, {r4, r7, pc}
    1790:	andsle	r2, pc, r1, lsl #22
    1794:	cmnlt	ip, #4608	; 0x1200
    1798:			; <UNDEFINED> instruction: 0x26014fdc
    179c:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    17a0:	and	r4, lr, pc, ror r4
    17a4:	blcs	b5f858 <progName@@Base+0xb48768>
    17a8:	mvfcss	f5, f1
    17ac:			; <UNDEFINED> instruction: 0xf8d8d154
    17b0:	strtmi	r3, [r8], -r0
    17b4:			; <UNDEFINED> instruction: 0xf8c83301
    17b8:			; <UNDEFINED> instruction: 0xf0013000
    17bc:	stmdavs	r4!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    17c0:	stmdavs	r5!, {r2, r3, r4, r6, r8, ip, sp, pc}
    17c4:			; <UNDEFINED> instruction: 0x46284639
    17c8:	bl	ff93f7cc <progName@@Base+0xff9286dc>
    17cc:	mvnle	r2, r0, lsl #16
    17d0:	ldrb	r4, [r4, r6, lsl #12]!
    17d4:			; <UNDEFINED> instruction: 0xf0012000
    17d8:	ldcls	15, cr15, [r2], {121}	; 0x79
    17dc:			; <UNDEFINED> instruction: 0x4625b154
    17e0:	stmdavs	r8!, {r2, r5, r6, fp, sp, lr}
    17e4:			; <UNDEFINED> instruction: 0xf7ffb108
    17e8:	strtmi	lr, [r8], -lr, ror #23
    17ec:	bl	ffabf7f0 <progName@@Base+0xffaa8700>
    17f0:	mvnsle	r2, r0, lsl #24
    17f4:	bmi	ff1a8430 <progName@@Base+0xff191340>
    17f8:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    17fc:	ldmpl	r3, {r0, r1, r3, r4, r7, r8, r9, fp, lr}^
    1800:	blls	4db870 <progName@@Base+0x4c4780>
    1804:			; <UNDEFINED> instruction: 0xf040405a
    1808:	andslt	r8, r5, ip, lsl #2
    180c:	svchi	0x00f0e8bd
    1810:	cdp2	0, 2, cr15, cr10, cr1, {0}
    1814:	ldmdavc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    1818:	sbcsle	r2, lr, r0, lsl #22
    181c:	ldmdavc	fp, {r2, r3, r8, r9, fp, ip, pc}
    1820:			; <UNDEFINED> instruction: 0xf0402b00
    1824:	bls	361c84 <progName@@Base+0x34ab94>
    1828:	blcs	5b87c <progName@@Base+0x4478c>
    182c:	movwcs	fp, #12252	; 0x2fdc
    1830:	blls	359884 <progName@@Base+0x342794>
    1834:			; <UNDEFINED> instruction: 0xf7ff6818
    1838:	strtmi	lr, [r1], r0, asr #24
    183c:	ldrb	r2, [r0, #1]
    1840:			; <UNDEFINED> instruction: 0xf47f2a02
    1844:	bls	1ad3bc <progName@@Base+0x1962cc>
    1848:	bcs	1b898 <progName@@Base+0x47a8>
    184c:	andcs	sp, r1, #1073741855	; 0x4000001f
    1850:			; <UNDEFINED> instruction: 0xe6d4603a
    1854:	ldrbt	r2, [r1], r1, lsl #12
    1858:	ldr	r2, [r0, r1, lsl #12]!
    185c:	bcs	684a4 <progName@@Base+0x513b4>
    1860:	andsle	r7, sp, r8, lsl r0
    1864:	strcs	r4, [r1, #-3755]	; 0xfffff155
    1868:			; <UNDEFINED> instruction: 0xf8dd9c12
    186c:	ldrbtmi	r8, [lr], #-60	; 0xffffffc4
    1870:	stmdavs	r7!, {r2, r6, r7, r8, ip, sp, pc}
    1874:			; <UNDEFINED> instruction: 0x46384631
    1878:	bl	fe33f87c <progName@@Base+0xfe32878c>
    187c:	ldmdavc	fp!, {r4, r5, r6, r8, ip, sp, pc}
    1880:	tstle	r1, sp, lsr #22
    1884:	cmple	lr, r0, lsl #26
    1888:	ldrdcc	pc, [r0], -r8
    188c:	movwcc	r4, #5688	; 0x1638
    1890:	andcc	pc, r0, r8, asr #17
    1894:	blx	ff93d8a0 <progName@@Base+0xff9267b0>
    1898:	strb	r6, [r9, r4, ror #16]!
    189c:	ldrb	r4, [fp, r5, lsl #12]!
    18a0:	blx	ff7bd8ac <progName@@Base+0xff7a67bc>
    18a4:	ldmdavc	fp, {r4, r8, r9, fp, ip, pc}
    18a8:	addsle	r2, r6, r0, lsl #22
    18ac:	ldmibmi	sl, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    18b0:	ldrbtmi	r2, [r9], #-2
    18b4:			; <UNDEFINED> instruction: 0xf7ff9103
    18b8:	stmdbls	r3, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    18bc:			; <UNDEFINED> instruction: 0xf7ff200f
    18c0:	stmdbls	r3, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    18c4:			; <UNDEFINED> instruction: 0xf7ff2001
    18c8:	ldmdavs	r3!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    18cc:			; <UNDEFINED> instruction: 0xf47f2b01
    18d0:			; <UNDEFINED> instruction: 0xe75cae9d
    18d4:			; <UNDEFINED> instruction: 0x46204991
    18d8:			; <UNDEFINED> instruction: 0xf7ff4479
    18dc:	cmnlt	r0, #92, 22	; 0x17000
    18e0:	strtmi	r4, [r0], -pc, lsl #19
    18e4:			; <UNDEFINED> instruction: 0xf7ff4479
    18e8:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    18ec:	mcrge	4, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    18f0:	strtmi	r4, [r0], -ip, lsl #19
    18f4:			; <UNDEFINED> instruction: 0xf7ff4479
    18f8:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    18fc:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
    1900:	strtmi	r4, [r0], -r9, lsl #19
    1904:			; <UNDEFINED> instruction: 0xf7ff4479
    1908:	bllt	43c628 <progName@@Base+0x425538>
    190c:	movwcs	r9, #6673	; 0x1a11
    1910:			; <UNDEFINED> instruction: 0xe6db6013
    1914:	smlabbcs	r1, r5, ip, r4
    1918:	bmi	fe16793c <progName@@Base+0xfe15084c>
    191c:	vnmls.f16	s10, s14, s25
    1920:	ldrbtmi	r3, [sl], #-2704	; 0xfffff570
    1924:	stmdavs	r0!, {ip, pc}
    1928:	stc	7, cr15, [ip], {255}	; 0xff
    192c:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
    1930:	blx	133d93a <progName@@Base+0x132684a>
    1934:			; <UNDEFINED> instruction: 0xf7ff2001
    1938:	blls	33c840 <progName@@Base+0x325750>
    193c:			; <UNDEFINED> instruction: 0xe6c57018
    1940:	eorsvs	r2, fp, r1, lsl #6
    1944:	strcs	lr, [r1, #-1827]	; 0xfffff8dd
    1948:	blcs	7b7e8 <progName@@Base+0x646f8>
    194c:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {3}
    1950:	ldmdbmi	r8!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
    1954:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1958:	bl	73f95c <progName@@Base+0x72886c>
    195c:	ldmdbmi	r6!, {r3, r4, r5, r6, r8, ip, sp, pc}^
    1960:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1964:	bl	5bf968 <progName@@Base+0x5a8878>
    1968:	ldmdbmi	r4!, {r8, r9, ip, sp, pc}^
    196c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1970:	bl	43f974 <progName@@Base+0x428884>
    1974:	bls	16ff7c <progName@@Base+0x158e8c>
    1978:	andsvs	r2, r3, r1, lsl #6
    197c:	stmdami	fp!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}^
    1980:	blls	c9d8c <progName@@Base+0xb2c9c>
    1984:			; <UNDEFINED> instruction: 0xf8584a6e
    1988:	ldmdavs	fp, {}	; <UNPREDICTABLE>
    198c:	strls	r4, [r0], #-1146	; 0xfffffb86
    1990:			; <UNDEFINED> instruction: 0xf7ff6800
    1994:			; <UNDEFINED> instruction: 0xe699ebd8
    1998:	strtmi	r4, [r0], -sl, ror #18
    199c:			; <UNDEFINED> instruction: 0xf7ff4479
    19a0:	stmiblt	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    19a4:	movwcs	r9, #39429	; 0x9a05
    19a8:	pkhbt	r6, pc, r3	; <UNPREDICTABLE>
    19ac:	tstcs	r1, pc, asr r8
    19b0:	bmi	19685c4 <progName@@Base+0x19514d4>
    19b4:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    19b8:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    19bc:	stmdavs	r0, {sl, ip, pc}
    19c0:	bl	ff03f9c4 <progName@@Base+0xff0288d4>
    19c4:	stmdbmi	r1!, {r1, r7, r9, sl, sp, lr, pc}^
    19c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    19cc:	b	ff8bf9d0 <progName@@Base+0xff8a88e0>
    19d0:	bls	12fe58 <progName@@Base+0x118d68>
    19d4:	movwcc	r6, #6163	; 0x1813
    19d8:			; <UNDEFINED> instruction: 0xe6776013
    19dc:			; <UNDEFINED> instruction: 0x4620495c
    19e0:			; <UNDEFINED> instruction: 0xf7ff4479
    19e4:	ldrsblt	lr, [r0, #168]!	; 0xa8
    19e8:	andcs	r4, r2, #1474560	; 0x168000
    19ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    19f0:	bl	ff93f9f4 <progName@@Base+0xff928904>
    19f4:			; <UNDEFINED> instruction: 0xf47f2800
    19f8:	bmi	132d3a4 <progName@@Base+0x13162b4>
    19fc:	strtmi	r4, [r0], r5, asr #12
    1a00:	tstcs	r1, r3, lsl #24
    1a04:	bmi	1517cac <progName@@Base+0x1500bbc>
    1a08:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    1a0c:	andhi	pc, r0, sp, asr #17
    1a10:			; <UNDEFINED> instruction: 0xf7ff6800
    1a14:	stmdavs	r0!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1a18:	blx	ff63da20 <progName@@Base+0xff626930>
    1a1c:			; <UNDEFINED> instruction: 0xf7ff2001
    1a20:			; <UNDEFINED> instruction: 0xf7ffeb4c
    1a24:	blls	fc5e4 <progName@@Base+0xe54f4>
    1a28:	ldmdavs	r8, {r2, ip, pc}
    1a2c:	blx	ff3bda34 <progName@@Base+0xff3a6944>
    1a30:	ldrmi	r9, [r8], -r4, lsl #22
    1a34:	bl	103fa38 <progName@@Base+0x1028948>
    1a38:	tstcs	r1, ip, lsr r8
    1a3c:	bmi	11e8650 <progName@@Base+0x11d1560>
    1a40:	ldmdavs	fp, {r3, r5, fp, ip, lr}
    1a44:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1a48:	bl	1f3fa4c <progName@@Base+0x1f2895c>
    1a4c:			; <UNDEFINED> instruction: 0xf7ff2001
    1a50:	blmi	dbc728 <progName@@Base+0xda5638>
    1a54:	stmdami	r2, {r4, r5, r6, r9, sp}^
    1a58:	stmiapl	fp!, {r0, r8, sp}^
    1a5c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1a60:	b	ffbbfa64 <progName@@Base+0xffba8974>
    1a64:	svclt	0x0000e6df
    1a68:	andeq	r4, r1, r8, lsr #25
    1a6c:	strdeq	r0, [r0], -r4
    1a70:	andeq	r0, r0, ip, lsr r1
    1a74:	andeq	r4, r1, r4, lsl #25
    1a78:	andeq	r0, r0, r0, lsl #2
    1a7c:	strdeq	r0, [r0], -ip
    1a80:	andeq	r0, r0, r4, lsl r1
    1a84:	andeq	r0, r0, r0, asr #2
    1a88:	andeq	r0, r0, r0, lsr #2
    1a8c:	andeq	r0, r0, r8, ror #1
    1a90:	andeq	r0, r0, r8, lsl r1
    1a94:	andeq	r0, r0, ip, lsr #2
    1a98:	andeq	r0, r0, r4, lsl #2
    1a9c:	strdeq	r0, [r0], -r8
    1aa0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1aa4:	andeq	r0, r0, r4, asr #2
    1aa8:	andeq	r0, r0, ip, lsl r1
    1aac:	ldrdeq	r0, [r0], -r1
    1ab0:	andeq	r4, r0, r4, lsl #3
    1ab4:	andeq	r0, r0, r0, lsr r1
    1ab8:	andeq	r0, r0, r8, lsr #2
    1abc:	ldrdeq	r0, [r0], -ip
    1ac0:	andeq	r0, r0, r4, asr r1
    1ac4:	ldrdeq	r4, [r0], -sl
    1ac8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    1acc:	andeq	r0, r0, r8, lsl #2
    1ad0:	andeq	r0, r0, r0, lsl r1
    1ad4:	andeq	r0, r0, r0, asr r1
    1ad8:	andeq	r4, r0, r4, lsr #2
    1adc:	andeq	r4, r0, sl, lsl r1
    1ae0:	andeq	r3, r0, lr, asr #29
    1ae4:	andeq	r3, r0, r4, asr #29
    1ae8:			; <UNDEFINED> instruction: 0x00003eba
    1aec:	andeq	r3, r0, r6, lsl #29
    1af0:	andeq	r3, r0, r4, lsr #29
    1af4:	andeq	r3, r0, lr, lsr #29
    1af8:			; <UNDEFINED> instruction: 0x00003ebc
    1afc:	andeq	r3, r0, r4, ror lr
    1b00:	andeq	r3, r0, r8, ror #28
    1b04:	andeq	r3, r0, lr, asr lr
    1b08:	andeq	r3, r0, sl, asr lr
    1b0c:			; <UNDEFINED> instruction: 0x00003ebc
    1b10:	andeq	r4, r1, r6, lsr #13
    1b14:	andeq	r3, r0, lr, ror #27
    1b18:			; <UNDEFINED> instruction: 0x000006b3
    1b1c:	ldrdeq	r3, [r0], -r4
    1b20:	ldrdeq	r3, [r0], -r0
    1b24:	andeq	r3, r0, ip, asr #25
    1b28:	andeq	r3, r0, r8, asr #25
    1b2c:	andeq	r0, r0, ip, lsl #2
    1b30:	andeq	r3, r0, lr, lsr #24
    1b34:	andeq	r3, r0, r6, lsl #25
    1b38:	andeq	r3, r0, r2, asr #25
    1b3c:	andeq	r3, r0, sl, asr #25
    1b40:	andeq	r3, r0, r4, ror #24
    1b44:	andeq	r3, r0, r4, lsr #25
    1b48:	andeq	r3, r0, r6, lsr ip
    1b4c:	andeq	r3, r0, lr, ror ip
    1b50:	andeq	r3, r0, r4, ror ip
    1b54:	andeq	r3, r0, lr, ror #24
    1b58:	andeq	r3, r0, r6, asr #22
    1b5c:	andeq	r3, r0, ip, lsl ip
    1b60:	andeq	r2, r0, r8, lsl ip
    1b64:	bleq	3dca8 <progName@@Base+0x26bb8>
    1b68:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1b6c:	strbtmi	fp, [sl], -r2, lsl #24
    1b70:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1b74:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1b78:	ldrmi	sl, [sl], #776	; 0x308
    1b7c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1b80:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1b84:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1b88:			; <UNDEFINED> instruction: 0xf85a4b06
    1b8c:	stmdami	r6, {r0, r1, ip, sp}
    1b90:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1b94:	b	1cbfb98 <progName@@Base+0x1ca8aa8>
    1b98:	bl	5bfb9c <progName@@Base+0x5a8aac>
    1b9c:	andeq	r4, r1, r8, lsl #6
    1ba0:	ldrdeq	r0, [r0], -r8
    1ba4:	andeq	r0, r0, r8, lsr r1
    1ba8:	andeq	r0, r0, ip, asr #2
    1bac:	ldr	r3, [pc, #20]	; 1bc8 <fchmod@plt+0x9e8>
    1bb0:	ldr	r2, [pc, #20]	; 1bcc <fchmod@plt+0x9ec>
    1bb4:	add	r3, pc, r3
    1bb8:	ldr	r2, [r3, r2]
    1bbc:	cmp	r2, #0
    1bc0:	bxeq	lr
    1bc4:	b	1094 <__gmon_start__@plt>
    1bc8:	andeq	r4, r1, r8, ror #5
    1bcc:	andeq	r0, r0, r4, lsr #2
    1bd0:	blmi	1d3bf0 <progName@@Base+0x1bcb00>
    1bd4:	bmi	1d2dbc <progName@@Base+0x1bbccc>
    1bd8:	addmi	r4, r3, #2063597568	; 0x7b000000
    1bdc:	andle	r4, r3, sl, ror r4
    1be0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1be4:	ldrmi	fp, [r8, -r3, lsl #2]
    1be8:	svclt	0x00004770
    1bec:	andeq	r4, r1, r0, asr r4
    1bf0:	andeq	r4, r1, ip, asr #8
    1bf4:	andeq	r4, r1, r4, asr #5
    1bf8:	andeq	r0, r0, r4, ror #1
    1bfc:	stmdbmi	r9, {r3, fp, lr}
    1c00:	bmi	252de8 <progName@@Base+0x23bcf8>
    1c04:	bne	252df0 <progName@@Base+0x23bd00>
    1c08:	svceq	0x00cb447a
    1c0c:			; <UNDEFINED> instruction: 0x01a1eb03
    1c10:	andle	r1, r3, r9, asr #32
    1c14:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1c18:	ldrmi	fp, [r8, -r3, lsl #2]
    1c1c:	svclt	0x00004770
    1c20:	andeq	r4, r1, r4, lsr #8
    1c24:	andeq	r4, r1, r0, lsr #8
    1c28:	muleq	r1, r8, r2
    1c2c:	andeq	r0, r0, r8, asr r1
    1c30:	blmi	2af058 <progName@@Base+0x297f68>
    1c34:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1c38:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1c3c:	blmi	2701f0 <progName@@Base+0x259100>
    1c40:	ldrdlt	r5, [r3, -r3]!
    1c44:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1c48:			; <UNDEFINED> instruction: 0xf7ff6818
    1c4c:			; <UNDEFINED> instruction: 0xf7ffe9aa
    1c50:	blmi	1c1b54 <progName@@Base+0x1aaa64>
    1c54:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1c58:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1c5c:	andeq	r4, r1, lr, ror #7
    1c60:	andeq	r4, r1, r8, ror #4
    1c64:	andeq	r0, r0, r0, ror #1
    1c68:			; <UNDEFINED> instruction: 0x000143ba
    1c6c:	andeq	r4, r1, lr, asr #7
    1c70:	svclt	0x0000e7c4
    1c74:	andeq	r0, r0, r0
    1c78:	blmi	a54520 <progName@@Base+0xa3d430>
    1c7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    1c80:			; <UNDEFINED> instruction: 0x460743f0
    1c84:	stmdbgt	r3, {r0, r2, r3, r7, ip, sp, pc}
    1c88:	stcge	8, cr5, [r1], {211}	; 0xd3
    1c8c:	strbmi	pc, [sp, #1612]	; 0x64c	; <UNPREDICTABLE>
    1c90:	stfeqd	f7, [fp], {13}
    1c94:	movwls	r6, #47131	; 0xb81b
    1c98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c9c:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    1ca0:	andeq	lr, r3, r4, lsl #17
    1ca4:			; <UNDEFINED> instruction: 0xf04fa803
    1ca8:	strcs	r0, [sl], -r0, lsl #28
    1cac:	andcs	r4, r0, #3145728	; 0x300000
    1cb0:			; <UNDEFINED> instruction: 0xf8134698
    1cb4:	bl	490c0 <progName@@Base+0x31fd0>
    1cb8:	addsmi	r2, ip, #536870912	; 0x20000000
    1cbc:	smlatbls	r2, r5, fp, pc	; <UNPREDICTABLE>
    1cc0:	bicseq	lr, r1, pc, asr #20
    1cc4:	blx	19dd32 <progName@@Base+0x186c42>
    1cc8:	mvnsle	r2, r1, lsl r2
    1ccc:			; <UNDEFINED> instruction: 0xf1083230
    1cd0:			; <UNDEFINED> instruction: 0xf10e0807
    1cd4:	sbcslt	r0, r2, #16384	; 0x4000
    1cd8:	svccs	0x0001f80c
    1cdc:	blne	7fd30 <progName@@Base+0x68c40>
    1ce0:	ldrmi	fp, [r8, #2497]	; 0x9c1
    1ce4:	ldrbtmi	sp, [r0], #-506	; 0xfffffe06
    1ce8:	andne	pc, r9, r7, lsl #16
    1cec:	svccc	0x000144be
    1cf0:			; <UNDEFINED> instruction: 0xf810e001
    1cf4:			; <UNDEFINED> instruction: 0xf8072d01
    1cf8:	ldrmi	r2, [lr, #3841]!	; 0xf01
    1cfc:	bmi	2764e8 <progName@@Base+0x25f3f8>
    1d00:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1d04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d08:	subsmi	r9, sl, fp, lsl #22
    1d0c:	andlt	sp, sp, r4, lsl #2
    1d10:	mvnshi	lr, #12386304	; 0xbd0000
    1d14:	strb	r4, [r9, lr, asr #13]
    1d18:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d1c:	andeq	r4, r1, r4, lsr #4
    1d20:	strdeq	r0, [r0], -r4
    1d24:	muleq	r1, lr, r1
    1d28:			; <UNDEFINED> instruction: 0x460db570
    1d2c:			; <UNDEFINED> instruction: 0xf7ff4606
    1d30:	strmi	lr, [r4], -sl, asr #19
    1d34:			; <UNDEFINED> instruction: 0xf7ff4628
    1d38:	addmi	lr, r4, #3244032	; 0x318000
    1d3c:			; <UNDEFINED> instruction: 0x2000bfb8
    1d40:	bne	838964 <progName@@Base+0x821874>
    1d44:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    1d48:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d4c:			; <UNDEFINED> instruction: 0xf080fab0
    1d50:			; <UNDEFINED> instruction: 0xbd700940
    1d54:	ldrlt	r4, [r0, #-2310]	; 0xfffff6fa
    1d58:			; <UNDEFINED> instruction: 0xf7ff4479
    1d5c:	stmdacs	r0, {r3, r5, r8, fp, sp, lr, pc}
    1d60:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    1d64:	andle	r2, r1, r0, lsl #8
    1d68:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d6c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    1d70:	strdeq	r1, [r0], -r8
    1d74:			; <UNDEFINED> instruction: 0x4604b510
    1d78:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d7c:	svclt	0x00081c43
    1d80:	andle	r2, r3, r1
    1d84:			; <UNDEFINED> instruction: 0xf7ff4621
    1d88:			; <UNDEFINED> instruction: 0x2000e9b2
    1d8c:	svclt	0x0000bd10
    1d90:	rsccs	r4, fp, #2560	; 0xa00
    1d94:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    1d98:	tstcs	r1, r9, lsl #22
    1d9c:	stmiapl	r3!, {r0, r3, fp, lr}^
    1da0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1da4:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1da8:	stmiapl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
    1dac:	bcs	9be1c <progName@@Base+0x84d2c>
    1db0:	andcs	fp, r3, #220, 30	; 0x370
    1db4:	ldmdavs	r8, {r1, r3, r4, sp, lr}
    1db8:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dbc:	andeq	r4, r1, sl, lsl #2
    1dc0:	andeq	r0, r0, ip, lsl #2
    1dc4:			; <UNDEFINED> instruction: 0x00001eb4
    1dc8:	andeq	r0, r0, ip, lsl r1
    1dcc:			; <UNDEFINED> instruction: 0x46054a50
    1dd0:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    1dd4:	strlt	r4, [r0, #3152]	; 0xc50
    1dd8:	ldmpl	r3, {r2, r3, r4, r7, ip, sp, pc}^
    1ddc:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    1de0:			; <UNDEFINED> instruction: 0xf04f931b
    1de4:	blmi	13429ec <progName@@Base+0x132b8fc>
    1de8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1dec:	andsle	r2, r6, r3, lsl #16
    1df0:	stmiapl	r6!, {r0, r1, r3, r6, r8, r9, fp, lr}^
    1df4:	cmplt	fp, r3, lsr r8
    1df8:	stmiapl	r3!, {r1, r3, r6, r8, r9, fp, lr}^
    1dfc:	bcs	1be6c <progName@@Base+0x4d7c>
    1e00:	blmi	1279218 <progName@@Base+0x1262128>
    1e04:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1e08:	lfmle	f4, 4, [r7], #-616	; 0xfffffd98
    1e0c:	stmiapl	r3!, {r0, r1, r2, r6, r8, r9, fp, lr}^
    1e10:	addsmi	r6, r5, #1703936	; 0x1a0000
    1e14:	andsvs	fp, sp, r8, asr #31
    1e18:			; <UNDEFINED> instruction: 0xf7ff6818
    1e1c:	blmi	113c35c <progName@@Base+0x112526c>
    1e20:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1e24:	rscle	r2, r3, r3, lsl #22
    1e28:	stmiapl	r3!, {r1, r6, r8, r9, fp, lr}^
    1e2c:	blcs	1fea0 <progName@@Base+0x8db0>
    1e30:	blmi	10761b0 <progName@@Base+0x105f0c0>
    1e34:	stmiapl	r1!, {r2, r9, fp, sp, pc}^
    1e38:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e3c:			; <UNDEFINED> instruction: 0xd12d2800
    1e40:	stmiapl	r6!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}^
    1e44:	blcs	1ff18 <progName@@Base+0x8e28>
    1e48:	blmi	f36398 <progName@@Base+0xf1f2a8>
    1e4c:	blmi	f181f0 <progName@@Base+0xf01100>
    1e50:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1e54:			; <UNDEFINED> instruction: 0xf7ffb108
    1e58:	ldrtmi	lr, [r8], -r2, lsl #19
    1e5c:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e60:	sbcle	r2, r7, r0, lsl #16
    1e64:	tstcs	r1, r7, lsr fp
    1e68:	bmi	e13f4c <progName@@Base+0xdfce5c>
    1e6c:	stmdapl	r0!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    1e70:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1e74:			; <UNDEFINED> instruction: 0xf7ff6838
    1e78:	ldr	lr, [fp, r6, ror #18]!
    1e7c:	bne	ff4d574c <progName@@Base+0xff4be65c>
    1e80:	tstcs	r1, r0, lsr r8
    1e84:	stmdapl	r0!, {r1, r2, r5, r7, r8, fp, ip, lr}
    1e88:	ldmdavs	r3!, {r1, r8, r9, ip, pc}
    1e8c:	stmib	sp, {fp, sp, lr}^
    1e90:	bmi	bce698 <progName@@Base+0xbb75a8>
    1e94:			; <UNDEFINED> instruction: 0xf7ff447a
    1e98:	sbfx	lr, r6, #18, #24
    1e9c:	tstcs	r1, sl, lsr #16
    1ea0:	bmi	b14b48 <progName@@Base+0xafda58>
    1ea4:			; <UNDEFINED> instruction: 0xf8545827
    1ea8:	ldrbtmi	r8, [sl], #-3
    1eac:			; <UNDEFINED> instruction: 0xf8d8683b
    1eb0:			; <UNDEFINED> instruction: 0xf7ff0000
    1eb4:	bmi	a3c3dc <progName@@Base+0xa252ec>
    1eb8:	tstcs	r1, fp, lsr r8
    1ebc:	ldrdeq	pc, [r0], -r8
    1ec0:			; <UNDEFINED> instruction: 0xf7ff447a
    1ec4:	bmi	77c3cc <progName@@Base+0x7652dc>
    1ec8:	tstcs	r1, fp, lsr r8
    1ecc:	ldrdeq	pc, [r0], -r8
    1ed0:	ldrmi	r5, [r6], -r2, lsr #17
    1ed4:	strls	r4, [r0], -r1, lsr #20
    1ed8:			; <UNDEFINED> instruction: 0xf7ff447a
    1edc:	bmi	83c3b4 <progName@@Base+0x8252c4>
    1ee0:	tstcs	r1, fp, lsr r8
    1ee4:	ldrdeq	pc, [r0], -r8
    1ee8:			; <UNDEFINED> instruction: 0xf7ff447a
    1eec:	ldrb	lr, [pc, -ip, lsr #18]!
    1ef0:	tstcs	r1, r5, lsl r8
    1ef4:	blmi	454748 <progName@@Base+0x43d658>
    1ef8:	stmiapl	r2!, {r5, fp, ip, lr}
    1efc:	stmdavs	r3, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    1f00:	bmi	61bf48 <progName@@Base+0x604e58>
    1f04:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    1f08:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f0c:	svclt	0x0000e79f
    1f10:	andeq	r4, r1, lr, asr #1
    1f14:	strdeq	r0, [r0], -r4
    1f18:	andeq	r4, r1, r4, asr #1
    1f1c:	andeq	r0, r0, r0, lsl r1
    1f20:	andeq	r0, r0, r0, lsr #2
    1f24:	andeq	r0, r0, r4, lsl #2
    1f28:	strdeq	r0, [r0], -r8
    1f2c:	andeq	r0, r0, ip, lsl r1
    1f30:	andeq	r0, r0, r0, asr r1
    1f34:	andeq	r0, r0, r4, asr #2
    1f38:	andeq	r0, r0, r0, lsr r1
    1f3c:	andeq	r0, r0, r8, lsr #2
    1f40:	andeq	r0, r0, r0, lsl #2
    1f44:	andeq	r0, r0, ip, lsl #2
    1f48:	andeq	r0, r0, r4, asr r1
    1f4c:	strdeq	r1, [r0], -ip
    1f50:	andeq	r1, r0, r0, ror #31
    1f54:	strdeq	r1, [r0], -lr
    1f58:	andeq	r1, r0, ip, lsl pc
    1f5c:	andeq	r1, r0, ip, lsr pc
    1f60:	andeq	r1, r0, ip, asr #30
    1f64:	andeq	r1, r0, sl, lsr lr
    1f68:	tstcs	r1, r8, lsl #10
    1f6c:			; <UNDEFINED> instruction: 0x4c084b07
    1f70:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    1f74:	ldmdbpl	ip, {r3, r9, fp, lr}
    1f78:	ldrbtmi	r5, [sl], #-2072	; 0xfffff7e8
    1f7c:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    1f80:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f84:			; <UNDEFINED> instruction: 0xf7ff2001
    1f88:	svclt	0x0000ff21
    1f8c:	andeq	r3, r1, lr, lsr #30
    1f90:	andeq	r0, r0, r4, asr r1
    1f94:	andeq	r0, r0, ip, lsl #2
    1f98:	andeq	r1, r0, sl, ror #30
    1f9c:	bmi	254bc4 <progName@@Base+0x23dad4>
    1fa0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    1fa4:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    1fa8:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fac:	tstcs	r1, r6, lsl #20
    1fb0:			; <UNDEFINED> instruction: 0x4603447a
    1fb4:	pop	{r5, r9, sl, lr}
    1fb8:			; <UNDEFINED> instruction: 0xf7ff4010
    1fbc:	svclt	0x0000b8c1
    1fc0:	andeq	r3, r1, r0, lsl #30
    1fc4:	andeq	r0, r0, ip, lsl #2
    1fc8:	andeq	r1, r0, r4, ror #30
    1fcc:	bmi	294bf8 <progName@@Base+0x27db08>
    1fd0:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    1fd4:	ldmpl	fp, {r0, r1, r7, ip, sp, pc}
    1fd8:	ldmdavs	sp, {r2, r9, sl, lr}
    1fdc:	svc	0x00f8f7fe
    1fe0:	tstcs	r1, r6, lsl #20
    1fe4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    1fe8:	strtmi	r4, [r8], -r3, lsl #12
    1fec:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ff0:	ldclt	0, cr11, [r0, #-12]!
    1ff4:	ldrdeq	r3, [r1], -r0
    1ff8:	andeq	r0, r0, ip, lsl #2
    1ffc:	andeq	r2, r0, lr, lsr r1
    2000:	rscscs	r4, r0, #6144	; 0x1800
    2004:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    2008:	tstcs	r1, r5, lsl #24
    200c:	ldmdbpl	fp, {r0, r2, fp, lr}
    2010:			; <UNDEFINED> instruction: 0xf85d4478
    2014:	ldmdavs	fp, {r2, r8, r9, fp, lr}
    2018:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    201c:	muleq	r1, sl, lr
    2020:	andeq	r0, r0, ip, lsl #2
    2024:	andeq	r2, r0, r4, ror #11
    2028:	tstcs	r1, sl, lsl #20
    202c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    2030:	addlt	r4, r4, r9, lsl #24
    2034:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
    2038:	ldmpl	r3, {r2, r4, r8, fp, ip, lr}^
    203c:	stmdavs	r2!, {r4, fp, ip, lr}
    2040:	andls	r9, r3, #0
    2044:	stmdals	r3, {r0, r1, r2, r9, fp, lr}
    2048:			; <UNDEFINED> instruction: 0xf7ff447a
    204c:	andlt	lr, r4, ip, ror r8
    2050:	svclt	0x0000bd10
    2054:	andeq	r3, r1, r2, ror lr
    2058:	andeq	r0, r0, ip, lsl #2
    205c:	andeq	r0, r0, r0, lsr r1
    2060:	andeq	r0, r0, r8, lsr #2
    2064:	andeq	r2, r0, r0, lsr #13
    2068:	ldmdbmi	r8, {r0, r1, r2, r4, sl, fp, lr}
    206c:	bmi	613264 <progName@@Base+0x5fc174>
    2070:	stmdapl	r5!, {r3, r8, sl, ip, sp, pc}^
    2074:	stmiapl	r2!, {r0, r1, r2, r4, r8, r9, fp, lr}
    2078:	stmiapl	r3!, {r0, r3, r5, fp, sp, lr}^
    207c:	ldmdavs	r0, {r0, r8, fp, sp}
    2080:	andle	r6, lr, fp, lsl r8
    2084:	tstcs	r1, r4, lsl sl
    2088:			; <UNDEFINED> instruction: 0xf7ff447a
    208c:	blmi	4fc204 <progName@@Base+0x4e5114>
    2090:	stmdavc	r3!, {r2, r5, r6, r7, fp, ip, lr}
    2094:	stmdavs	fp!, {r0, r1, r4, r6, r8, fp, ip, sp, pc}
    2098:	andsle	r2, r2, r1, lsl #22
    209c:			; <UNDEFINED> instruction: 0xf7ff2002
    20a0:	bmi	401afc <progName@@Base+0x3eaa0c>
    20a4:			; <UNDEFINED> instruction: 0xf7ff447a
    20a8:	ldrb	lr, [r0, lr, asr #16]!
    20ac:			; <UNDEFINED> instruction: 0xffbcf7ff
    20b0:	blcs	5c164 <progName@@Base+0x45074>
    20b4:	stmdavc	r3!, {r0, r2, ip, lr, pc}
    20b8:	rscle	r2, pc, r0, lsl #22
    20bc:			; <UNDEFINED> instruction: 0xffa0f7ff
    20c0:	andcs	lr, r3, ip, ror #15
    20c4:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    20c8:	andeq	r3, r1, r4, lsr lr
    20cc:	andeq	r0, r0, r0, asr r1
    20d0:	andeq	r0, r0, ip, lsl #2
    20d4:	andeq	r0, r0, r4, asr r1
    20d8:	strdeq	r2, [r0], -r0
    20dc:	andeq	r0, r0, r0, lsr #2
    20e0:	andeq	r2, r0, r8, ror #12
    20e4:	tstcs	r1, fp, lsl #24
    20e8:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    20ec:	blmi	2d411c <progName@@Base+0x2bd02c>
    20f0:	stmdapl	r5!, {r0, r1, r3, r9, fp, lr}
    20f4:	ldrbtmi	r5, [sl], #-2272	; 0xfffff720
    20f8:	stmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}
    20fc:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2100:	stmiapl	r3!, {r3, r8, r9, fp, lr}^
    2104:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    2108:			; <UNDEFINED> instruction: 0xf7ff2001
    210c:			; <UNDEFINED> instruction: 0xf7fffe5f
    2110:	ldrb	pc, [r9, fp, lsl #31]!	; <UNPREDICTABLE>
    2114:			; <UNDEFINED> instruction: 0x00013db6
    2118:	andeq	r0, r0, r4, asr r1
    211c:	andeq	r0, r0, ip, lsl #2
    2120:	andeq	r2, r0, sl, ror #26
    2124:	andeq	r0, r0, r0, lsr #2
    2128:	tstcs	r1, ip, lsl #24
    212c:	blmi	355564 <progName@@Base+0x33e474>
    2130:	strlt	r4, [r0, #-1148]	; 0xfffffb84
    2134:	stmdbpl	r6!, {r0, r1, r7, ip, sp, pc}^
    2138:	bmi	2d84d4 <progName@@Base+0x2c13e4>
    213c:	ldrbtmi	r9, [sl], #-0
    2140:	stmdavs	r8!, {r0, r1, r4, r5, fp, sp, lr}
    2144:	svc	0x00fef7fe
    2148:	stmiapl	r3!, {r3, r8, r9, fp, lr}^
    214c:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    2150:			; <UNDEFINED> instruction: 0xf7ff2003
    2154:			; <UNDEFINED> instruction: 0xf7fffe3b
    2158:	ldrb	pc, [r9, r7, ror #30]!	; <UNPREDICTABLE>
    215c:	andeq	r3, r1, r0, ror sp
    2160:	andeq	r0, r0, r4, asr r1
    2164:	andeq	r0, r0, ip, lsl #2
    2168:	andeq	r2, r0, sl, asr #26
    216c:	andeq	r0, r0, r0, lsr #2
    2170:	tstcs	r1, sp, lsl #24
    2174:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    2178:	blmi	3541b0 <progName@@Base+0x33d0c0>
    217c:	stmdapl	r5!, {r0, r2, r3, r9, fp, lr}
    2180:	ldrbtmi	r5, [sl], #-2272	; 0xfffff720
    2184:	stmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}
    2188:	svc	0x00dcf7fe
    218c:			; <UNDEFINED> instruction: 0xf7fe6828
    2190:	blmi	27dec0 <progName@@Base+0x266dd0>
    2194:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2198:	andcs	fp, r1, r3, lsl r9
    219c:	mrc2	7, 0, pc, cr6, cr15, {7}
    21a0:			; <UNDEFINED> instruction: 0xff42f7ff
    21a4:	svclt	0x0000e7f9
    21a8:	andeq	r3, r1, sl, lsr #26
    21ac:	andeq	r0, r0, r4, asr r1
    21b0:	andeq	r0, r0, ip, lsl #2
    21b4:	andeq	r2, r0, sl, ror sp
    21b8:	andeq	r0, r0, r0, lsr #2
    21bc:			; <UNDEFINED> instruction: 0x4604b538
    21c0:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    21c4:			; <UNDEFINED> instruction: 0xf7ff6929
    21c8:	ldmdblt	r0!, {r2, r3, fp, sp, lr, pc}
    21cc:	andne	lr, r6, #3489792	; 0x354000
    21d0:	pop	{r5, r9, sl, lr}
    21d4:			; <UNDEFINED> instruction: 0xf7fe4038
    21d8:			; <UNDEFINED> instruction: 0xf7ffbf7b
    21dc:	svclt	0x0000ffc9
    21e0:	andeq	r3, r1, sl, ror #28
    21e4:	svcmi	0x00f0e92d
    21e8:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    21ec:	strmi	r8, [r4], -r4, lsl #22
    21f0:	bmi	ff0148f4 <progName@@Base+0xfeffd804>
    21f4:			; <UNDEFINED> instruction: 0xf8df4479
    21f8:			; <UNDEFINED> instruction: 0xf5ad8300
    21fc:	addlt	r5, r1, r1, lsr #27
    2200:			; <UNDEFINED> instruction: 0xf50d588a
    2204:	ldrbtmi	r5, [r8], #928	; 0x3a0
    2208:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    220c:			; <UNDEFINED> instruction: 0xf04f601a
    2210:			; <UNDEFINED> instruction: 0xf7fe0200
    2214:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2218:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    221c:			; <UNDEFINED> instruction: 0xf7fe4638
    2220:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2224:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    2228:	mrcge	8, 0, r4, cr0, cr4, {5}
    222c:			; <UNDEFINED> instruction: 0xf1a64bb4
    2230:	bmi	fed04648 <progName@@Base+0xfeced558>
    2234:			; <UNDEFINED> instruction: 0xf8584639
    2238:	andls	r0, r8, r0
    223c:			; <UNDEFINED> instruction: 0xf8584648
    2240:			; <UNDEFINED> instruction: 0xf8585003
    2244:	blls	20a254 <progName@@Base+0x1f3164>
    2248:	ldmdavs	r2, {r0, r2, r3, r5, fp, sp, lr}
    224c:	strls	r6, [r0, #-2075]	; 0xfffff7e5
    2250:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2254:	stccc	8, cr15, [r4], {86}	; 0x56
    2258:	blcs	13a74 <_IO_stdin_used@@Base+0xfe24>
    225c:	rscshi	pc, pc, r0, asr #32
    2260:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    2264:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    2268:			; <UNDEFINED> instruction: 0xf10d8116
    226c:	muls	fp, r4, sl
    2270:	vmax.s8	d20, d1, d19
    2274:	smlabbcs	r1, r8, r2, r3
    2278:			; <UNDEFINED> instruction: 0xf7fe4650
    227c:	strmi	lr, [r3], lr, ror #29
    2280:			; <UNDEFINED> instruction: 0xf7fe4620
    2284:	stmdacs	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2288:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    228c:	svceq	0x0000f1bb
    2290:	ldrbmi	sp, [fp], -r5, lsl #26
    2294:			; <UNDEFINED> instruction: 0x46294652
    2298:			; <UNDEFINED> instruction: 0xf7fe4648
    229c:			; <UNDEFINED> instruction: 0xf8d9ef22
    22a0:	blcs	e2a8 <_IO_stdin_used@@Base+0xa658>
    22a4:	sbcshi	pc, fp, r0, asr #32
    22a8:			; <UNDEFINED> instruction: 0xf7ff4620
    22ac:	stmdacs	r0, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    22b0:			; <UNDEFINED> instruction: 0xf1a6d0de
    22b4:			; <UNDEFINED> instruction: 0x46480314
    22b8:			; <UNDEFINED> instruction: 0xf1a62200
    22bc:			; <UNDEFINED> instruction: 0xf1a60b08
    22c0:			; <UNDEFINED> instruction: 0xf1a60a0c
    22c4:			; <UNDEFINED> instruction: 0x46290910
    22c8:	blge	7ca04 <progName@@Base+0x65914>
    22cc:	andls	pc, r0, sp, asr #17
    22d0:			; <UNDEFINED> instruction: 0xf7fe9309
    22d4:			; <UNDEFINED> instruction: 0xf856ef3e
    22d8:	blls	24d2f0 <progName@@Base+0x236200>
    22dc:			; <UNDEFINED> instruction: 0xf0402a00
    22e0:	ldrtmi	r8, [r8], -r5, asr #1
    22e4:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    22e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    22ec:	sbcshi	pc, fp, r0, asr #32
    22f0:			; <UNDEFINED> instruction: 0xf7fe4638
    22f4:	andcc	lr, r1, r2, ror #28
    22f8:	sbcshi	pc, r5, r0
    22fc:			; <UNDEFINED> instruction: 0xf8584b82
    2300:	ldmdavs	fp, {r0, r1, ip, sp}
    2304:			; <UNDEFINED> instruction: 0xf00042bb
    2308:			; <UNDEFINED> instruction: 0x463880d4
    230c:	svc	0x0012f7fe
    2310:	vmlal.s8	q9, d0, d0
    2314:			; <UNDEFINED> instruction: 0xf7ff80c8
    2318:	shsaxmi	pc, r8, r1	; <UNPREDICTABLE>
    231c:	svc	0x001ef7fe
    2320:			; <UNDEFINED> instruction: 0xf8584b7a
    2324:	andsvs	r3, sp, r3
    2328:			; <UNDEFINED> instruction: 0xf0003001
    232c:			; <UNDEFINED> instruction: 0x462080bc
    2330:	andsvs	r2, sl, r0, lsl #4
    2334:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    2338:			; <UNDEFINED> instruction: 0xf0402800
    233c:			; <UNDEFINED> instruction: 0x462080b4
    2340:	svc	0x000cf7fe
    2344:			; <UNDEFINED> instruction: 0xf0003001
    2348:	blls	222608 <progName@@Base+0x20b518>
    234c:	blcs	1c3c0 <progName@@Base+0x52d0>
    2350:	ldmdb	r6, {r0, r1, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    2354:	b	14cf370 <progName@@Base+0x14b8280>
    2358:			; <UNDEFINED> instruction: 0xf0000204
    235c:			; <UNDEFINED> instruction: 0xf85680ae
    2360:	bge	621398 <progName@@Base+0x60a2a8>
    2364:	stcvs	8, cr15, [r8], {86}	; 0x56
    2368:	tsteq	ip, r2, lsr #3	; <UNPREDICTABLE>
    236c:	ldreq	pc, [r4, #-418]	; 0xfffffe5e
    2370:	ldccc	8, cr15, [ip], {66}	; 0x42
    2374:	mrc	2, 5, fp, cr7, cr8, {7}
    2378:	vldr	d5, [pc]	; 2380 <fchmod@plt+0x11a0>
    237c:	subvs	r8, ip, r7, asr fp
    2380:	cdp	0, 0, cr6, cr7, cr14, {3}
    2384:	sbcslt	r0, r8, #16, 20	; 0x10000
    2388:	blmi	157da0c <progName@@Base+0x156691c>
    238c:			; <UNDEFINED> instruction: 0xf842460b
    2390:	mcr	12, 0, r7, cr6, cr4, {0}
    2394:			; <UNDEFINED> instruction: 0xf1a20a10
    2398:	and	r0, r3, r5, lsl r0
    239c:	svcmi	0x0001f813
    23a0:	bmi	43dbc0 <progName@@Base+0x426ad0>
    23a4:	blvs	11bde8c <progName@@Base+0x11a6d9c>
    23a8:	cdp	2, 0, cr4, cr6, cr3, {4}
    23ac:	vmul.f64	d8, d5, d5
    23b0:	mvnsle	r5, r4, lsl #22
    23b4:	blls	123da38 <progName@@Base+0x1226948>
    23b8:	andeq	pc, sp, r2, lsr #3
    23bc:	ldc	6, cr4, [pc, #172]	; 2470 <fchmod@plt+0x1290>
    23c0:	vrintx.f64	d5, d8
    23c4:	and	r6, r3, r0, lsl #22
    23c8:	svcmi	0x0001f813
    23cc:	bmi	43dbf0 <progName@@Base+0x426b00>
    23d0:	blvc	11fdeb8 <progName@@Base+0x11e6dc8>
    23d4:	cdp	2, 0, cr4, cr7, cr3, {4}
    23d8:	vmul.f64	d9, d6, d6
    23dc:	mvnsle	r6, r5, lsl #22
    23e0:	streq	pc, [ip], #-418	; 0xfffffe5e
    23e4:			; <UNDEFINED> instruction: 0xf7ff4620
    23e8:	strtmi	pc, [r9], -r7, asr #24
    23ec:			; <UNDEFINED> instruction: 0x4628ad1d
    23f0:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    23f4:	blmi	f3da78 <progName@@Base+0xf26988>
    23f8:	tstcs	r1, r5, asr #22
    23fc:			; <UNDEFINED> instruction: 0xf8584a45
    2400:	ldrbtmi	r3, [sl], #-3
    2404:	strmi	lr, [r6, #-2509]	; 0xfffff633
    2408:	mcr	8, 4, r6, cr9, cr8, {0}
    240c:	vmov.f64	d3, #40	; 0x41400000  12.0
    2410:	vmul.f64	d7, d9, d0
    2414:	vdiv.f64	d7, d8, d7
    2418:	vdiv.f64	d5, d7, d9
    241c:	vmov.f64	d6, #120	; 0x3fc00000  1.5
    2420:	vadd.f64	d7, d7, d0
    2424:	vnmul.f64	d7, d7, d3
    2428:	vstr	d7, [sp, #16]
    242c:	vstr	d5, [sp]
    2430:	vstr	d7, [sp, #16]
    2434:			; <UNDEFINED> instruction: 0xf7fe6b02
    2438:	ldmdbmi	r7!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    243c:	movpl	pc, #54525952	; 0x3400000
    2440:	tstcc	ip, #44, 20	; 0x2c000
    2444:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2448:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    244c:	teqle	pc, r1, asr r0	; <UNPREDICTABLE>
    2450:	cfstr32pl	mvfx15, [r1, #52]!	; 0x34
    2454:	ldc	0, cr11, [sp], #4
    2458:	pop	{r2, r8, r9, fp, pc}
    245c:	blge	2e6424 <progName@@Base+0x2cf334>
    2460:	bleq	e3e89c <progName@@Base+0xe277ac>
    2464:	beq	d3e8a0 <progName@@Base+0xd277b0>
    2468:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    246c:	andcs	r4, r1, #42991616	; 0x2900000
    2470:	stmib	sp, {r4, r5, r9, sl, lr}^
    2474:			; <UNDEFINED> instruction: 0xf8cdab01
    2478:			; <UNDEFINED> instruction: 0xf7fe9000
    247c:			; <UNDEFINED> instruction: 0xf856ee6a
    2480:	ldcne	12, cr3, [r9, #16]
    2484:	ldclne	0, cr13, [sl], {15}
    2488:	movwcc	sp, #36881	; 0x9011
    248c:	stmdami	r3!, {r0, r2, r3, ip, lr, pc}
    2490:			; <UNDEFINED> instruction: 0xf7ff4478
    2494:	blmi	7c1dc0 <progName@@Base+0x7aacd0>
    2498:			; <UNDEFINED> instruction: 0xf858200a
    249c:	ldmdavs	r9, {r0, r1, ip, sp}
    24a0:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    24a4:			; <UNDEFINED> instruction: 0xf7ffe6e1
    24a8:			; <UNDEFINED> instruction: 0xf7fffe63
    24ac:			; <UNDEFINED> instruction: 0xf7fffc71
    24b0:	blmi	5c1d1c <progName@@Base+0x5aac2c>
    24b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    24b8:	blmi	57c1a4 <progName@@Base+0x5650b4>
    24bc:	ldmdami	r8, {r0, r2, r4, r9, sp}
    24c0:			; <UNDEFINED> instruction: 0xf8582101
    24c4:	ldrbtmi	r3, [r8], #-3
    24c8:			; <UNDEFINED> instruction: 0xf7fe681b
    24cc:			; <UNDEFINED> instruction: 0xe7b4edba
    24d0:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    24d4:	andhi	pc, r0, pc, lsr #7
	...
    24e4:	rsbsmi	r0, r0, r0
    24e8:	andeq	r0, r0, r0
    24ec:	subsmi	r0, r9, r0
    24f0:	andeq	r3, r1, ip, lsr #25
    24f4:	strdeq	r0, [r0], -r4
    24f8:	muleq	r1, sl, ip
    24fc:	andeq	r0, r0, r8, ror #1
    2500:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2504:	andeq	r0, r0, r8, lsl r1
    2508:	andeq	r0, r0, r8, asr #2
    250c:	andeq	r0, r0, r0, lsl #2
    2510:	andeq	r0, r0, ip, lsl #2
    2514:	andeq	r2, r0, r6, asr fp
    2518:	andeq	r3, r1, ip, asr sl
    251c:	andeq	r2, r0, r4, lsl #22
    2520:	andeq	r2, r0, sl, ror sl
    2524:	bmi	fe5d4b84 <progName@@Base+0xfe5bda94>
    2528:	svcmi	0x00f0e92d
    252c:			; <UNDEFINED> instruction: 0xf5ad4479
    2530:	pkhbtmi	r5, r2, sp, lsl #26
    2534:	stmpl	sl, {r0, r7, ip, sp, pc}
    2538:	tstpl	ip, #54525952	; 0x3400000	; <UNPREDICTABLE>
    253c:	ldmdavs	r2, {r4, r8, r9, sl, fp, sp, pc}
    2540:			; <UNDEFINED> instruction: 0xf04f63da
    2544:	teqcc	ip, #0, 4
    2548:			; <UNDEFINED> instruction: 0xf8472300
    254c:			; <UNDEFINED> instruction: 0xf7fe3c1c
    2550:			; <UNDEFINED> instruction: 0xf8dfed46
    2554:	ldrbtmi	r8, [r8], #564	; 0x234
    2558:			; <UNDEFINED> instruction: 0xf0402800
    255c:	bmi	fe2e28f8 <progName@@Base+0xfe2cb808>
    2560:	orrspl	pc, lr, sp, lsl #10
    2564:			; <UNDEFINED> instruction: 0x910546b9
    2568:			; <UNDEFINED> instruction: 0xac074b89
    256c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2570:			; <UNDEFINED> instruction: 0xf859ad0b
    2574:			; <UNDEFINED> instruction: 0x4606cd1c
    2578:			; <UNDEFINED> instruction: 0xf50d9203
    257c:	andscc	r5, r4, #-805306359	; 0xd0000009
    2580:			; <UNDEFINED> instruction: 0xf8589202
    2584:			; <UNDEFINED> instruction: 0xf8cdb003
    2588:			; <UNDEFINED> instruction: 0xf8db8010
    258c:	ldrbmi	lr, [r1], -r0
    2590:	strtmi	r9, [r0], -r2, lsl #20
    2594:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    2598:	ldrbtmi	r9, [r2], -r0, lsl #4
    259c:	andgt	pc, r4, sp, asr #17
    25a0:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    25a4:	stmdacs	r0, {r7, r9, sl, lr}
    25a8:	stmdavs	r3!, {r0, r2, r6, ip, lr, pc}
    25ac:	cmple	r2, r0, lsl #22
    25b0:	vmax.s8	d19, d1, d1
    25b4:	strtmi	r3, [sl], -r8, lsl #7
    25b8:	strtmi	r4, [r0], -r1, asr #12
    25bc:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    25c0:	ldclne	8, cr6, [sl, #-140]	; 0xffffff74
    25c4:	blcs	366a8 <progName@@Base+0x1f5b8>
    25c8:	blcs	13699c <progName@@Base+0x11f8ac>
    25cc:			; <UNDEFINED> instruction: 0x464bd133
    25d0:	andseq	pc, r8, #-1073741783	; 0xc0000029
    25d4:	strtmi	r4, [r0], -r1, asr #12
    25d8:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    25dc:	blcs	1c670 <progName@@Base+0x5580>
    25e0:	sbchi	pc, r8, r0, asr #32
    25e4:	ldrdcs	pc, [r0], -r9
    25e8:	ldccc	8, cr15, [r8], {87}	; 0x57
    25ec:	vstrle	s4, [ip, #-0]
    25f0:			; <UNDEFINED> instruction: 0x0c02eb03
    25f4:	blcc	68e10 <progName@@Base+0x51d20>
    25f8:	ldfccp	f7, [pc], #48	; 2630 <fchmod@plt+0x1450>
    25fc:			; <UNDEFINED> instruction: 0xf8133a0d
    2600:	strbmi	r1, [r3, #-3841]!	; 0xfffff0ff
    2604:	svcne	0x0001f802
    2608:			; <UNDEFINED> instruction: 0x4641d1f9
    260c:			; <UNDEFINED> instruction: 0xf7fe4620
    2610:	stmdavs	r3!, {r2, r8, sl, fp, sp, lr, pc}
    2614:			; <UNDEFINED> instruction: 0xf0402b00
    2618:			; <UNDEFINED> instruction: 0xf8d980ad
    261c:			; <UNDEFINED> instruction: 0xf1bcc000
    2620:			; <UNDEFINED> instruction: 0xd1b20f00
    2624:			; <UNDEFINED> instruction: 0xf7ff4650
    2628:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    262c:	addhi	pc, r6, r0, asr #32
    2630:	ldrdgt	pc, [r0], -r9
    2634:	strbmi	lr, [r1], -r9, lsr #15
    2638:	eoreq	pc, r0, r7, lsr #3
    263c:			; <UNDEFINED> instruction: 0x8010f8dd
    2640:	stcl	7, cr15, [sl], #1016	; 0x3f8
    2644:	ldrdcc	pc, [r0], -fp
    2648:	suble	r2, r3, r0, lsl #22
    264c:	stccc	8, cr15, [r4], #-348	; 0xfffffea4
    2650:	blcs	18f27c <progName@@Base+0x17818c>
    2654:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2658:	stclvs	0, cr15, [r9, #-12]!
    265c:	ldreq	r6, [pc], #-1841	; 2664 <fchmod@plt+0x1484>
    2660:	blmi	1302814 <progName@@Base+0x12eb724>
    2664:	stmdami	ip, {r0, r1, r5, r9, sp}^
    2668:			; <UNDEFINED> instruction: 0xf8582101
    266c:	ldrbtmi	r3, [r8], #-3
    2670:			; <UNDEFINED> instruction: 0xf7fe681b
    2674:	andcs	lr, r0, r6, ror #25
    2678:			; <UNDEFINED> instruction: 0xf50d4948
    267c:	bmi	10572f4 <progName@@Base+0x1040204>
    2680:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    2684:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2688:	subsmi	r6, r1, sl, lsl r8
    268c:			; <UNDEFINED> instruction: 0xf50dd176
    2690:	andlt	r5, r1, sp, lsl sp
    2694:	svchi	0x00f0e8bd
    2698:			; <UNDEFINED> instruction: 0xf8584b41
    269c:	ldmdavs	fp, {r0, r1, ip, sp}
    26a0:	andle	r4, r2, r3, asr r5
    26a4:			; <UNDEFINED> instruction: 0xf7fe4650
    26a8:	mcrcs	13, 0, lr, cr1, cr10, {2}
    26ac:	blmi	f76774 <progName@@Base+0xf5f684>
    26b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    26b4:	ldmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}^
    26b8:	ldrb	r2, [sp, r1]
    26bc:	andscs	r4, r7, #54272	; 0xd400
    26c0:	tstcs	r1, r9, lsr r8
    26c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    26c8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    26cc:	ldc	7, cr15, [r8], #1016	; 0x3f8
    26d0:	ldrb	r2, [r1, r0]
    26d4:	tstcs	r1, r5, lsr r8
    26d8:	blmi	d54f98 <progName@@Base+0xd3dea8>
    26dc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    26e0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    26e4:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    26e8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    26ec:	strls	r4, [r0], #-2609	; 0xfffff5cf
    26f0:			; <UNDEFINED> instruction: 0xf7fe447a
    26f4:	str	lr, [r9, r8, lsr #26]!
    26f8:	eorcs	r4, r3, #38912	; 0x9800
    26fc:	tstcs	r1, lr, lsr #16
    2700:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2704:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2708:	ldc	7, cr15, [sl], {254}	; 0xfe
    270c:	ldr	r2, [r3, r1]!
    2710:	ldrtmi	r4, [r1], -r0, lsr #22
    2714:	eorcs	r4, sp, #2686976	; 0x290000
    2718:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    271c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2720:	stc	7, cr15, [lr], {254}	; 0xfe
    2724:	str	r2, [r7, r0]!
    2728:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    272c:	blx	c40732 <progName@@Base+0xc29642>
    2730:	ldc2l	7, cr15, [r8], {255}	; 0xff
    2734:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    2738:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
    273c:			; <UNDEFINED> instruction: 0xf8dd4650
    2740:			; <UNDEFINED> instruction: 0xf7fe8010
    2744:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    2748:	ldrbmi	sp, [r0], -lr, ror #3
    274c:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2750:	rscle	r3, r9, r1
    2754:	ldrdcc	pc, [r0], -fp
    2758:			; <UNDEFINED> instruction: 0xddad2b01
    275c:	andcs	r4, r5, #13312	; 0x3400
    2760:	tstcs	r1, r8, lsl r8
    2764:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2768:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    276c:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2770:	str	r2, [r1, r1]
    2774:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    2778:	ldc2l	7, cr15, [r6], {255}	; 0xff
    277c:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    2780:	andeq	r3, r1, r4, ror r9
    2784:	strdeq	r0, [r0], -r4
    2788:	andeq	r3, r1, sl, asr #18
    278c:	strdeq	r0, [r0], -ip
    2790:	andeq	r0, r0, r8, ror #1
    2794:	andeq	r0, r0, ip, lsl #2
    2798:	andeq	r2, r0, lr, ror #18
    279c:	andeq	r3, r1, lr, lsl r8
    27a0:	andeq	r0, r0, r4, lsr r1
    27a4:	andeq	r0, r0, r0, lsr #2
    27a8:	andeq	r2, r0, r8, lsr r9
    27ac:	andeq	r0, r0, r4, asr r1
    27b0:	andeq	r0, r0, r0, lsr r1
    27b4:	andeq	r2, r0, r0, ror #17
    27b8:	andeq	r2, r0, r4, asr #18
    27bc:	strdeq	r2, [r0], -ip
    27c0:	andeq	r2, r0, r6, lsr r9
    27c4:	andeq	r2, r0, r0, ror #16
    27c8:	andeq	r2, r0, sl, lsr r8
    27cc:	svcmi	0x00f0e92d
    27d0:	strmi	r4, [r0], sp, lsl #12
    27d4:	ldmibmi	r6, {r3, r9, sl, lr}^
    27d8:	cfldr32pl	mvfx15, [sp, #-692]	; 0xfffffd4c
    27dc:	ldrdlt	r4, [r3], r5
    27e0:			; <UNDEFINED> instruction: 0xf10d4479
    27e4:			; <UNDEFINED> instruction: 0xf50d0b48
    27e8:			; <UNDEFINED> instruction: 0xf8df531d
    27ec:	stmpl	sl, {r2, r3, r6, r8, r9, sp, pc}
    27f0:			; <UNDEFINED> instruction: 0xf1ab3304
    27f4:	ldrbtmi	r0, [sl], #1564	; 0x61c
    27f8:	andsvs	r6, sl, r2, lsl r8
    27fc:	andeq	pc, r0, #79	; 0x4f
    2800:			; <UNDEFINED> instruction: 0xf84b2300
    2804:			; <UNDEFINED> instruction: 0xf7fe3c1c
    2808:	strls	lr, [r3], -sl, ror #23
    280c:			; <UNDEFINED> instruction: 0xf0402800
    2810:	strbmi	r8, [r0], -r8, asr #2
    2814:	bl	ff8c0814 <progName@@Base+0xff8a9724>
    2818:	stmdacs	r0, {r0, r7, r9, sl, lr}
    281c:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    2820:			; <UNDEFINED> instruction: 0xf50d4ac6
    2824:			; <UNDEFINED> instruction: 0x3108519e
    2828:			; <UNDEFINED> instruction: 0xf50d9107
    282c:	blmi	ff116ea8 <progName@@Base+0xff0ffdb8>
    2830:	tstls	r6, ip, lsl r1
    2834:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2838:			; <UNDEFINED> instruction: 0xf85bac09
    283c:	mcrge	12, 0, r7, cr13, cr12, {0}
    2840:			; <UNDEFINED> instruction: 0xf85a9205
    2844:	movwls	r3, #16387	; 0x4003
    2848:	strbmi	r9, [r1], -r5, lsl #22
    284c:	strtmi	r9, [r0], -r4, lsl #20
    2850:	ldmdavs	r2, {r0, r1, r3, r4, fp, ip, sp, lr}
    2854:	svcls	0x00069701
    2858:			; <UNDEFINED> instruction: 0xf7fe9700
    285c:			; <UNDEFINED> instruction: 0x4607ec98
    2860:	rsble	r2, r1, r0, lsl #16
    2864:	blcs	1c8f8 <progName@@Base+0x5808>
    2868:			; <UNDEFINED> instruction: 0xf109d15e
    286c:	and	r0, r7, r1, lsl #18
    2870:			; <UNDEFINED> instruction: 0xf7fe4628
    2874:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2878:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    287c:	ldmiblt	fp, {r0, r1, r5, fp, sp, lr}^
    2880:	orrcc	pc, r8, #268435460	; 0x10000004
    2884:			; <UNDEFINED> instruction: 0x46394632
    2888:			; <UNDEFINED> instruction: 0xf7fe4620
    288c:	stmdavs	r3!, {r1, r4, r7, sl, fp, sp, lr, pc}
    2890:	suble	r1, r3, sl, asr sp
    2894:			; <UNDEFINED> instruction: 0xf0232800
    2898:	svclt	0x00d40304
    289c:	andcs	r2, r1, #0, 4
    28a0:	svclt	0x00182b00
    28a4:	bcs	b0ac <_IO_stdin_used@@Base+0x745c>
    28a8:	strmi	sp, [r2], -r2, ror #1
    28ac:	tstcs	r1, fp, lsr #12
    28b0:			; <UNDEFINED> instruction: 0xf7fe4630
    28b4:	ldrb	lr, [fp, r6, asr #23]
    28b8:	teqle	r5, r4, lsl #22
    28bc:			; <UNDEFINED> instruction: 0xf1ab9b03
    28c0:			; <UNDEFINED> instruction: 0x46390218
    28c4:			; <UNDEFINED> instruction: 0xf7fe4620
    28c8:	stmdavs	r3!, {r1, r3, r5, sl, fp, sp, lr, pc}
    28cc:			; <UNDEFINED> instruction: 0xf0402b00
    28d0:	blls	e2d80 <progName@@Base+0xcbc90>
    28d4:			; <UNDEFINED> instruction: 0xf85b6818
    28d8:	stmdacs	r0, {r3, r4, sl, fp, ip, sp}
    28dc:	bls	1f9d0c <progName@@Base+0x1e2c1c>
    28e0:	stmdacc	r1, {r3, r4, sl, lr}
    28e4:	bcc	3514f0 <progName@@Base+0x33a400>
    28e8:	svcne	0x0001f813
    28ec:			; <UNDEFINED> instruction: 0xf8024283
    28f0:	mvnsle	r1, r1, lsl #30
    28f4:			; <UNDEFINED> instruction: 0x46204639
    28f8:	bl	fe3c08f8 <progName@@Base+0xfe3a9808>
    28fc:	blcs	1c990 <progName@@Base+0x58a0>
    2900:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    2904:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    2908:	orrsle	r2, sp, r0, lsl #30
    290c:			; <UNDEFINED> instruction: 0xf7ff4640
    2910:	stmdacs	r0, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
    2914:	blls	f6ed4 <progName@@Base+0xdfde4>
    2918:			; <UNDEFINED> instruction: 0xe795681f
    291c:			; <UNDEFINED> instruction: 0xf85a4b89
    2920:	ldmdavc	fp, {r0, r1, ip, sp}
    2924:	cmple	r2, r0, lsl #22
    2928:	eoreq	pc, r0, fp, lsr #3
    292c:			; <UNDEFINED> instruction: 0xf7fe4639
    2930:			; <UNDEFINED> instruction: 0xf85beb74
    2934:	movwcc	r3, #39972	; 0x9c24
    2938:	vqdmulh.s<illegal width 8>	d2, d0, d6
    293c:	ldm	pc, {r1, r2, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    2940:	sbceq	pc, r7, r3, lsl r0	; <UNPREDICTABLE>
    2944:	sbceq	r0, fp, ip, ror #1
    2948:	strheq	r0, [r7], -r0	; <UNPREDICTABLE>
    294c:	strheq	r0, [r9], #2
    2950:			; <UNDEFINED> instruction: 0xf85a4b7d
    2954:	ldmdavs	fp, {r0, r1, ip, sp}
    2958:	andle	r4, r2, r3, asr #10
    295c:			; <UNDEFINED> instruction: 0xf7fe4640
    2960:	blmi	1ebd960 <progName@@Base+0x1ea6870>
    2964:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2968:	adcmi	r6, fp, #1769472	; 0x1b0000
    296c:	strtmi	sp, [r8], -r2
    2970:	bl	ffd40970 <progName@@Base+0xffd29880>
    2974:	svceq	0x0001f1b9
    2978:	andcs	fp, r0, r8, lsl #30
    297c:	blmi	1d3699c <progName@@Base+0x1d1f8ac>
    2980:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2984:	blcs	209f8 <progName@@Base+0x9908>
    2988:	andcs	sp, r1, r8, ror r1
    298c:			; <UNDEFINED> instruction: 0xf50d4971
    2990:	bmi	1a1760c <progName@@Base+0x1a0051c>
    2994:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    2998:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    299c:	subsmi	r6, r1, sl, lsl r8
    29a0:	adcshi	pc, pc, r0, asr #32
    29a4:	cfldr32pl	mvfx15, [sp, #-52]	; 0xffffffcc
    29a8:	pop	{r0, r1, ip, sp, pc}
    29ac:			; <UNDEFINED> instruction: 0x46408ff0
    29b0:	bl	b409b0 <progName@@Base+0xb298c0>
    29b4:			; <UNDEFINED> instruction: 0x4643e019
    29b8:	addcc	pc, r8, #268435460	; 0x10000004
    29bc:	ldrtmi	r2, [r0], -r1, lsl #2
    29c0:	bl	12c09c0 <progName@@Base+0x12a98d0>
    29c4:	strbmi	r4, [r0], -r4, lsl #12
    29c8:	bl	2409c8 <progName@@Base+0x2298d8>
    29cc:	cmnle	r8, r0, lsl #16
    29d0:	stcle	12, cr2, [r5, #-0]
    29d4:	strtmi	r4, [fp], -r2, lsr #12
    29d8:	ldrtmi	r2, [r0], -r1, lsl #2
    29dc:	bl	c409dc <progName@@Base+0xc298ec>
    29e0:			; <UNDEFINED> instruction: 0xf7fe4628
    29e4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    29e8:			; <UNDEFINED> instruction: 0x4640d15b
    29ec:			; <UNDEFINED> instruction: 0xf9c2f7ff
    29f0:	rscle	r2, r0, r0, lsl #16
    29f4:			; <UNDEFINED> instruction: 0xf7fe4640
    29f8:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    29fc:	blmi	14f6f48 <progName@@Base+0x14dfe58>
    2a00:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2a04:	adcmi	r6, fp, #3342336	; 0x330000
    2a08:	strtmi	sp, [r8], -r6
    2a0c:	bl	fe4c0a0c <progName@@Base+0xfe4a991c>
    2a10:	blle	118ca18 <progName@@Base+0x1175928>
    2a14:	blx	ff4c0a1a <progName@@Base+0xff4a992a>
    2a18:			; <UNDEFINED> instruction: 0xf7fe4640
    2a1c:	andcc	lr, r1, r0, lsr #23
    2a20:			; <UNDEFINED> instruction: 0x4628d03f
    2a24:	b	ff6c0a24 <progName@@Base+0xff6a9934>
    2a28:	teqle	sl, r0, lsl #16
    2a2c:			; <UNDEFINED> instruction: 0xf7fe4628
    2a30:	strmi	lr, [r4], -r4, asr #21
    2a34:	teqle	r4, r0, lsl #16
    2a38:	adcmi	r6, fp, #3342336	; 0x330000
    2a3c:			; <UNDEFINED> instruction: 0x4628d01a
    2a40:	bl	fe340a40 <progName@@Base+0xfe329950>
    2a44:			; <UNDEFINED> instruction: 0xf85a4b44
    2a48:	andsvs	r3, ip, r3
    2a4c:	eorle	r3, r8, r1
    2a50:	tstcs	r0, r4, lsl #20
    2a54:	ldmdavs	r2, {r0, r3, r4, sp, lr}
    2a58:	vldrle	s4, [r6, #4]
    2a5c:	andcs	r4, r5, #64512	; 0xfc00
    2a60:	tstcs	r1, pc, lsr r8
    2a64:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2a68:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2a6c:	b	ffa40a6c <progName@@Base+0xffa2997c>
    2a70:	str	r2, [fp, r1]
    2a74:			; <UNDEFINED> instruction: 0xf85a4b38
    2a78:	strb	r3, [r9, r3]!
    2a7c:	tstcs	r1, r7, lsr sl
    2a80:	ldmdami	r9!, {r3, r4, r5, r8, r9, fp, lr}
    2a84:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2a88:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2a8c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2a90:	stmdavs	r0!, {r0, r1, fp, sp, lr}
    2a94:	bmi	d6729c <progName@@Base+0xd501ac>
    2a98:			; <UNDEFINED> instruction: 0xf7fe447a
    2a9c:	andcs	lr, r1, r4, asr fp
    2aa0:			; <UNDEFINED> instruction: 0xf7ffe774
    2aa4:	ldmdami	r0!, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    2aa8:	blmi	b0aeb4 <progName@@Base+0xaf3dc4>
    2aac:			; <UNDEFINED> instruction: 0xf85a4a30
    2ab0:			; <UNDEFINED> instruction: 0xf85a4000
    2ab4:	ldrbtmi	r0, [sl], #-3
    2ab8:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    2abc:	bl	10c0abc <progName@@Base+0x10a99cc>
    2ac0:			; <UNDEFINED> instruction: 0xf85a4b23
    2ac4:	stmdavc	r3!, {r0, r1, lr}
    2ac8:	strdcs	fp, [r2], -fp	; <UNPREDICTABLE>
    2acc:			; <UNDEFINED> instruction: 0xf97ef7ff
    2ad0:			; <UNDEFINED> instruction: 0xf95ef7ff
    2ad4:	blx	1c0ada <progName@@Base+0x1a99ea>
    2ad8:			; <UNDEFINED> instruction: 0xf85a4b1d
    2adc:	stmdavc	r3!, {r0, r1, lr}
    2ae0:	rscsle	r2, r2, r0, lsl #22
    2ae4:	tstcs	r1, r0, lsr #16
    2ae8:	bmi	895760 <progName@@Base+0x87e670>
    2aec:	andpl	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2af0:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2af4:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
    2af8:			; <UNDEFINED> instruction: 0xf7fe6800
    2afc:	stmdavs	r8!, {r2, r5, r8, r9, fp, sp, lr, pc}
    2b00:	b	fe440b00 <progName@@Base+0xfe429a10>
    2b04:	blcs	20b98 <progName@@Base+0x9aa8>
    2b08:			; <UNDEFINED> instruction: 0xf7ffd0df
    2b0c:	stmdavc	r3!, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
    2b10:	sbcsle	r2, sl, r0, lsl #22
    2b14:	blx	1d40b18 <progName@@Base+0x1d29a28>
    2b18:	ldmdami	r7, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2b1c:			; <UNDEFINED> instruction: 0xf7ff4478
    2b20:			; <UNDEFINED> instruction: 0xf7fefb03
    2b24:	ldmdami	r5, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    2b28:			; <UNDEFINED> instruction: 0xf7ff4478
    2b2c:	svclt	0x0000fafd
    2b30:	andeq	r3, r1, r0, asr #13
    2b34:	strdeq	r0, [r0], -r4
    2b38:	andeq	r3, r1, sl, lsr #13
    2b3c:	strdeq	r0, [r0], -ip
    2b40:	andeq	r0, r0, r8, ror #1
    2b44:	andeq	r0, r0, r0, asr #2
    2b48:	andeq	r0, r0, r4, lsr r1
    2b4c:	andeq	r0, r0, r8, asr #2
    2b50:	andeq	r0, r0, r0, lsr #2
    2b54:	andeq	r3, r1, sl, lsl #10
    2b58:	andeq	r0, r0, r0, lsl #2
    2b5c:	andeq	r0, r0, ip, lsl #2
    2b60:	andeq	r2, r0, r0, ror #10
    2b64:	andeq	r0, r0, r0, lsr r1
    2b68:	andeq	r0, r0, r4, asr r1
    2b6c:	muleq	r0, r8, r6
    2b70:	andeq	r2, r0, sl, ror #11
    2b74:	ldrdeq	r2, [r0], -ip
    2b78:	andeq	r2, r0, r4, asr #12
    2b7c:	andeq	r2, r0, ip, asr r5
    2b80:	addlt	fp, r5, r0, lsr r5
    2b84:	strmi	r4, [r8], -r4, lsl #12
    2b88:			; <UNDEFINED> instruction: 0xf7fe9103
    2b8c:	vldrmi	s28, [r3, #-624]	; 0xfffffd90
    2b90:	ldrbtmi	r9, [sp], #-2307	; 0xfffff6fd
    2b94:	svcvs	0x0080f5b0
    2b98:	vst2.8	{d29-d30}, [pc], r9
    2b9c:	strtmi	r6, [r0], -r0, lsl #5
    2ba0:	b	fedc0ba0 <progName@@Base+0xfeda9ab0>
    2ba4:			; <UNDEFINED> instruction: 0xf8842300
    2ba8:	andlt	r3, r5, r0, lsl #8
    2bac:	stmdami	ip, {r4, r5, r8, sl, fp, ip, sp, pc}
    2bb0:	bmi	3143e4 <progName@@Base+0x2fd2f4>
    2bb4:	strvs	pc, [r0], #1103	; 0x44f
    2bb8:	stmdapl	r8!, {r0, r8, sp}
    2bbc:	strls	r4, [r0], #-1146	; 0xfffffb86
    2bc0:			; <UNDEFINED> instruction: 0xf7fe6800
    2bc4:	blmi	23d6cc <progName@@Base+0x2265dc>
    2bc8:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2bcc:	svclt	0x00dc2a00
    2bd0:	andsvs	r2, sl, r1, lsl #4
    2bd4:			; <UNDEFINED> instruction: 0xf7fe6818
    2bd8:	svclt	0x0000ea70
    2bdc:	andeq	r3, r1, lr, lsl #6
    2be0:	andeq	r0, r0, ip, lsl #2
    2be4:	andeq	r2, r0, r0, asr #11
    2be8:	andeq	r0, r0, ip, lsl r1
    2bec:			; <UNDEFINED> instruction: 0x4605b570
    2bf0:	cmplt	r0, r2, lsl #1
    2bf4:	stmdavs	r0, {r2, r9, sl, lr}^
    2bf8:	mvnsle	r2, r0, lsl #16
    2bfc:			; <UNDEFINED> instruction: 0xfff6f7ff
    2c00:	rsbvs	r4, r0, lr, lsr #12
    2c04:	andlt	r4, r2, r0, lsr r6
    2c08:	andcs	fp, r8, r0, ror sp
    2c0c:			; <UNDEFINED> instruction: 0xf7fe9101
    2c10:	stmdbls	r1, {r4, r5, r9, fp, sp, lr, pc}
    2c14:	orrslt	r4, r0, r6, lsl #12
    2c18:	strmi	r6, [r8], -r5
    2c1c:	tstls	r1, r5, ror r0
    2c20:	b	1440c20 <progName@@Base+0x1429b30>
    2c24:	andcc	r4, r5, r4, lsl #12
    2c28:	b	8c0c28 <progName@@Base+0x8a9b38>
    2c2c:	stmdbls	r1, {r3, r4, r5, r8, ip, sp, pc}
    2c30:	eorsvs	r1, r0, r2, ror #24
    2c34:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c38:	andlt	r4, r2, r0, lsr r6
    2c3c:			; <UNDEFINED> instruction: 0xf7ffbd70
    2c40:	svclt	0x0000fa51
    2c44:	ldrbmi	lr, [r0, sp, lsr #18]!
    2c48:	strmi	r4, [r8], -r4, lsl #12
    2c4c:			; <UNDEFINED> instruction: 0xf7fe4d1f
    2c50:	ldrbtmi	lr, [sp], #-2570	; 0xfffff5f6
    2c54:	stmdavc	r7, {r3, r4, r5, r7, r8, r9, ip, sp, pc}
    2c58:			; <UNDEFINED> instruction: 0xb3a74681
    2c5c:	b	9c0c5c <progName@@Base+0x9a9b6c>
    2c60:	strmi	r2, [r0], r0, lsl #12
    2c64:	ldrdeq	pc, [r0], -r8
    2c68:			; <UNDEFINED> instruction: 0xf819e001
    2c6c:			; <UNDEFINED> instruction: 0xf8307f01
    2c70:			; <UNDEFINED> instruction: 0xf4133017
    2c74:	mvnsle	r5, r0, lsl #6
    2c78:			; <UNDEFINED> instruction: 0xf109b32f
    2c7c:	strbtmi	r0, [r2], -r1, lsl #24
    2c80:			; <UNDEFINED> instruction: 0xf8124692
    2c84:	movwcc	r1, #6913	; 0x1b01
    2c88:			; <UNDEFINED> instruction: 0xf830b119
    2c8c:	streq	r1, [r9], #17
    2c90:	bmi	3f8470 <progName@@Base+0x3e1380>
    2c94:	svcvs	0x0080f5b3
    2c98:			; <UNDEFINED> instruction: 0xf44fbfa8
    2c9c:	ldrmi	r6, [r9], #896	; 0x380
    2ca0:	cdpne	8, 4, cr5, cr10, cr9, {5}
    2ca4:			; <UNDEFINED> instruction: 0xf81ce001
    2ca8:	strbmi	r7, [r1, #2817]!	; 0xb01
    2cac:	svcvc	0x0001f802
    2cb0:	strbpl	sp, [lr], #505	; 0x1f9
    2cb4:			; <UNDEFINED> instruction: 0xf7ff6820
    2cb8:	mlavs	r0, r9, pc, pc	; <UNPREDICTABLE>
    2cbc:	mulvc	r0, sl, r8
    2cc0:	ldrbmi	fp, [r1], pc, lsl #2
    2cc4:	pop	{r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2cc8:	svclt	0x000087f0
    2ccc:	andeq	r3, r1, lr, asr #4
    2cd0:	andeq	r0, r0, ip, ror #1
    2cd4:	blmi	4d5124 <progName@@Base+0x4be034>
    2cd8:	bmi	4d3ec4 <progName@@Base+0x4bcdd4>
    2cdc:	addlt	fp, r4, r0, lsl r5
    2ce0:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    2ce4:	stmdbge	r1, {r0, r4, fp, lr}
    2ce8:	movwls	r6, #14363	; 0x381b
    2cec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2cf0:	blvs	fe515934 <progName@@Base+0xfe4fe844>
    2cf4:	ldrbtmi	r6, [fp], #-3090	; 0xfffff3ee
    2cf8:	andmi	lr, r1, #3358720	; 0x334000
    2cfc:			; <UNDEFINED> instruction: 0xf7fe5818
    2d00:	stmdblt	r8, {r2, r4, r5, r9, fp, sp, lr, pc}^
    2d04:	blmi	1d5538 <progName@@Base+0x1be448>
    2d08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d0c:	blls	dcd7c <progName@@Base+0xc5c8c>
    2d10:	qaddle	r4, sl, r3
    2d14:	ldclt	0, cr11, [r0, #-16]
    2d18:	blx	ac0d1c <progName@@Base+0xaa9c2c>
    2d1c:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d20:	andeq	r3, r1, r8, asr #3
    2d24:	strdeq	r0, [r0], -r4
    2d28:	andeq	r3, r1, sl, asr #6
    2d2c:	andeq	r0, r0, r8, lsr #2
    2d30:	andeq	r3, r1, sl, lsr #3
    2d34:	muleq	r1, r8, r1
    2d38:	andcs	fp, r3, r8, lsl #10
    2d3c:	stmdbmi	r6, {r0, r2, r8, r9, fp, lr}
    2d40:	bmi	193f34 <progName@@Base+0x17ce44>
    2d44:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    2d48:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d4c:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    2d50:	blx	3c0d54 <progName@@Base+0x3a9c64>
    2d54:	andeq	r3, r1, r0, ror #2
    2d58:	andeq	r0, r0, r0, lsr r1
    2d5c:	andeq	r3, r1, r6, ror #5
    2d60:	andcs	r4, r3, r4, lsl r9
    2d64:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    2d68:	strlt	r4, [r0, #-2836]	; 0xfffff4ec
    2d6c:	stmpl	sl, {r0, r3, r4, r7, ip, sp, pc}
    2d70:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    2d74:	andsls	r6, r7, #1179648	; 0x120000
    2d78:	andeq	pc, r0, #79	; 0x4f
    2d7c:	ldmdapl	r9, {r1, r3, r5, r6, r9, sl, lr}^
    2d80:	b	2c0d80 <progName@@Base+0x2a9c90>
    2d84:	stmdals	r4, {r3, r7, r8, fp, ip, sp, pc}
    2d88:	rsbsmi	pc, r0, r0, lsl #8
    2d8c:			; <UNDEFINED> instruction: 0x4000f5b0
    2d90:	andcs	fp, r1, r8, lsl pc
    2d94:	blmi	2155c8 <progName@@Base+0x1fe4d8>
    2d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d9c:	blls	5dce0c <progName@@Base+0x5c5d1c>
    2da0:	qaddle	r4, sl, r4
    2da4:			; <UNDEFINED> instruction: 0xf85db019
    2da8:	andcs	pc, r1, r4, lsl #22
    2dac:			; <UNDEFINED> instruction: 0xf7fee7f2
    2db0:	svclt	0x0000e928
    2db4:	andeq	r3, r1, sl, lsr r1
    2db8:	strdeq	r0, [r0], -r4
    2dbc:	andeq	r3, r1, r0, lsr r1
    2dc0:	andeq	r0, r0, r0, lsr r1
    2dc4:	andeq	r3, r1, r8, lsl #2
    2dc8:	vst3.8	{d27,d29,d31}, [pc :256], r8
    2dcc:	blmi	31f8d4 <progName@@Base+0x3087e4>
    2dd0:	stmdami	ip, {r0, r6, r7, r8, sp}
    2dd4:	ldmdapl	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2dd8:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ddc:	svclt	0x00081c43
    2de0:	andle	r2, r6, r0, lsl #8
    2de4:	strmi	r4, [r5], -r8, lsl #18
    2de8:			; <UNDEFINED> instruction: 0xf7fe4479
    2dec:	strmi	lr, [r4], -r8, asr #17
    2df0:	strtmi	fp, [r0], -r8, lsl #2
    2df4:			; <UNDEFINED> instruction: 0x4628bd38
    2df8:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dfc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2e00:	andeq	r3, r1, ip, asr #1
    2e04:	andeq	r0, r0, r8, lsr #2
    2e08:	andeq	r2, r0, ip, lsl #8
    2e0c:	svcmi	0x0010b5f8
    2e10:	ldrbtmi	r4, [pc], #-2832	; 2e18 <fchmod@plt+0x1c38>
    2e14:			; <UNDEFINED> instruction: 0x462858fd
    2e18:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e1c:	ldmpl	lr!, {r1, r2, r3, r8, r9, fp, lr}^
    2e20:	addsmi	r6, r8, #3342336	; 0x330000
    2e24:	strcs	fp, [r1], #-4024	; 0xfffff048
    2e28:	and	sp, pc, r8, lsl #22
    2e2c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
    2e30:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e34:			; <UNDEFINED> instruction: 0xf7fe4628
    2e38:	ldmdavs	r3!, {r1, r2, r6, r8, fp, sp, lr, pc}
    2e3c:	bmi	1c96b0 <progName@@Base+0x1b25c0>
    2e40:			; <UNDEFINED> instruction: 0xf04f429c
    2e44:			; <UNDEFINED> instruction: 0xf1040020
    2e48:	cfstrdle	mvd0, [pc, #4]!	; 2e54 <fchmod@plt+0x1c74>
    2e4c:	svclt	0x0000bdf8
    2e50:	andeq	r3, r1, lr, lsl #1
    2e54:	andeq	r0, r0, r0, lsr r1
    2e58:	andeq	r0, r0, r8, lsl #2
    2e5c:	andeq	r0, r0, ip, lsl #2
    2e60:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2e64:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2e68:	push	{r1, r3, r4, r5, r6, sl, lr}
    2e6c:	ldrshtlt	r4, [r5], r0
    2e70:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    2e74:	strbmi	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2e78:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2e7c:	teqls	r3, #1769472	; 0x1b0000
    2e80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2e84:			; <UNDEFINED> instruction: 0xf8df447c
    2e88:			; <UNDEFINED> instruction: 0xf8543538
    2e8c:			; <UNDEFINED> instruction: 0xf8899002
    2e90:	stmiapl	r6!, {ip, lr}^
    2e94:	stmdacs	r0, {r0, r1, r4, r5, fp, sp, lr}
    2e98:	rscshi	pc, lr, r0
    2e9c:	strmi	r2, [r7], -r3, lsl #22
    2ea0:	addshi	pc, r6, r0
    2ea4:	blcs	79f10 <progName@@Base+0x62e20>
    2ea8:	rscshi	pc, r9, r0
    2eac:			; <UNDEFINED> instruction: 0xf8df2b02
    2eb0:	tstle	r4, r4, lsl r5
    2eb4:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    2eb8:	strbmi	r4, [r0], -r1, lsl #12
    2ebc:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2ec0:	strcc	pc, [r4, #-2271]	; 0xfffff721
    2ec4:	strne	pc, [r4, #-2271]	; 0xfffff721
    2ec8:	ldrbtmi	r5, [r9], #-2272	; 0xfffff720
    2ecc:	mrc2	7, 2, pc, cr8, cr15, {7}
    2ed0:	blcs	5cfa4 <progName@@Base+0x45eb4>
    2ed4:	adcshi	pc, r0, r0
    2ed8:			; <UNDEFINED> instruction: 0xf8dfe003
    2edc:			; <UNDEFINED> instruction: 0xf85434e8
    2ee0:	strbmi	r8, [r0], -r3
    2ee4:			; <UNDEFINED> instruction: 0xff36f7fe
    2ee8:			; <UNDEFINED> instruction: 0xf0002800
    2eec:	ldmdavs	r3!, {r5, r7, r8, pc}
    2ef0:	blcs	51b00 <progName@@Base+0x3aa10>
    2ef4:	orrhi	pc, pc, r0, lsl #4
    2ef8:	strbmi	sl, [r1], -r6, lsl #20
    2efc:			; <UNDEFINED> instruction: 0xf7fe2003
    2f00:	blls	2bd168 <progName@@Base+0x2a6078>
    2f04:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2f08:	svcmi	0x0080f5b3
    2f0c:	eorhi	pc, r2, #0
    2f10:	blcs	dcfe4 <progName@@Base+0xc5ef4>
    2f14:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
    2f18:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2f1c:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2f20:			; <UNDEFINED> instruction: 0xf0002b00
    2f24:	stfcsd	f0, [r0, #-464]	; 0xfffffe30
    2f28:	adchi	pc, r1, r0, asr #32
    2f2c:	ldrcc	pc, [r8], #2271	; 0x8df
    2f30:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    2f34:			; <UNDEFINED> instruction: 0xf7fe4650
    2f38:	cmplt	r8, sp, lsl #30	; <UNPREDICTABLE>
    2f3c:	ldrcc	pc, [r0], #2271	; 0x8df
    2f40:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2f44:			; <UNDEFINED> instruction: 0xf0002b00
    2f48:			; <UNDEFINED> instruction: 0x465081f7
    2f4c:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f50:	stccs	8, cr6, [r3, #-212]	; 0xffffff2c
    2f54:			; <UNDEFINED> instruction: 0xf8dfd174
    2f58:	stmiapl	r3!, {r3, r4, r5, r6, sl, ip, sp}^
    2f5c:	blcs	20fd0 <progName@@Base+0x9ee0>
    2f60:	orrhi	pc, r4, r0
    2f64:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    2f68:	stccs	8, cr6, [r2, #-212]	; 0xffffff2c
    2f6c:	tsthi	r7, r0	; <UNPREDICTABLE>
    2f70:	cmnle	r8, r3, lsl #26
    2f74:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2f78:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2f7c:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f80:			; <UNDEFINED> instruction: 0xf7ff4607
    2f84:	strmi	pc, [r3], r1, lsr #30
    2f88:			; <UNDEFINED> instruction: 0xf0002800
    2f8c:	svccs	0x000081e9
    2f90:	adchi	pc, r7, r0, asr #32
    2f94:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2f98:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2f9c:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    2fa0:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    2fa4:			; <UNDEFINED> instruction: 0xf7fe9305
    2fa8:	stmdavs	r0, {r3, r5, r7, fp, sp, lr, pc}
    2fac:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fb0:	tstcs	r1, r5, lsl #22
    2fb4:	andhi	pc, r0, sp, asr #17
    2fb8:	andls	r4, r1, #2097152	; 0x200000
    2fbc:	strtcs	pc, [r0], #-2271	; 0xfffff721
    2fc0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2fc4:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fc8:			; <UNDEFINED> instruction: 0xf7fe4658
    2fcc:	smlalbt	lr, r5, r8, r8
    2fd0:			; <UNDEFINED> instruction: 0x46014bfc
    2fd4:	strlt	pc, [ip], #-2271	; 0xfffff721
    2fd8:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    2fdc:			; <UNDEFINED> instruction: 0x464044fb
    2fe0:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    2fe4:			; <UNDEFINED> instruction: 0x46394bf8
    2fe8:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    2fec:			; <UNDEFINED> instruction: 0xf7ff4650
    2ff0:			; <UNDEFINED> instruction: 0xf85bfdc7
    2ff4:	ldrbmi	r7, [r0], -r4, lsl #22
    2ff8:			; <UNDEFINED> instruction: 0xf7fe4639
    2ffc:	movtlt	pc, #3733	; 0xe95	; <UNPREDICTABLE>
    3000:			; <UNDEFINED> instruction: 0x46504bf9
    3004:	bl	d41f8 <progName@@Base+0xbd108>
    3008:	strcs	r0, [r0, #-901]	; 0xfffffc7b
    300c:			; <UNDEFINED> instruction: 0xb010f8d3
    3010:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3014:	ldrtmi	r4, [r8], -r3, lsl #12
    3018:			; <UNDEFINED> instruction: 0xf7fe461f
    301c:			; <UNDEFINED> instruction: 0x4659e854
    3020:	andmi	pc, sl, #64, 4
    3024:			; <UNDEFINED> instruction: 0x46501a3f
    3028:	andpl	pc, r7, sl, lsl #16
    302c:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3030:	blcs	5d104 <progName@@Base+0x46014>
    3034:	svcge	0x0055f47f
    3038:	stccs	8, cr6, [r3, #-212]	; 0xffffff2c
    303c:	svcge	0x0076f43f
    3040:			; <UNDEFINED> instruction: 0xf0002d02
    3044:	stccs	0, cr8, [r1, #-688]	; 0xfffffd50
    3048:	stmiami	r8!, {r2, r3, r4, r5, ip, lr, pc}^
    304c:			; <UNDEFINED> instruction: 0xf7ff4478
    3050:	strcc	pc, [r1, #-2155]	; 0xfffff795
    3054:	bicle	r2, ip, r4, lsl #26
    3058:	ldrbmi	r4, [r0], -r5, ror #19
    305c:	andmi	pc, sl, #64, 4
    3060:			; <UNDEFINED> instruction: 0xf7fe4479
    3064:	ldmdavs	r3!, {r4, r6, fp, sp, lr, pc}
    3068:			; <UNDEFINED> instruction: 0xf0402b01
    306c:	blmi	ff8633ec <progName@@Base+0xff84c2fc>
    3070:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3074:	sbcsle	r2, pc, r0, lsl #22
    3078:	ldrdcs	r4, [r1, -r7]
    307c:	blmi	ff495be0 <progName@@Base+0xff47eaf0>
    3080:	stmiapl	r2!, {r5, fp, ip, lr}
    3084:	stmdavs	r3, {r0, r2, r5, r6, r7, fp, ip, lr}
    3088:	bmi	ff6dd0d0 <progName@@Base+0xff6c5fe0>
    308c:	strhi	lr, [r0, #-2509]	; 0xfffff633
    3090:			; <UNDEFINED> instruction: 0xf7fe447a
    3094:			; <UNDEFINED> instruction: 0xe7cfe858
    3098:			; <UNDEFINED> instruction: 0xf0402b01
    309c:	blmi	ff2636b4 <progName@@Base+0xff24c5c4>
    30a0:			; <UNDEFINED> instruction: 0xf85449d6
    30a4:	ldrbtmi	r8, [r9], #-3
    30a8:			; <UNDEFINED> instruction: 0xf7ff4640
    30ac:	blmi	ff1c2658 <progName@@Base+0xff1ab568>
    30b0:	stmiapl	r0!, {r0, r1, r4, r6, r7, r8, fp, lr}^
    30b4:			; <UNDEFINED> instruction: 0xf7ff4479
    30b8:	ldmdavs	r3!, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    30bc:	adcsle	r2, fp, r1, lsl #22
    30c0:	str	r2, [lr, -r0, lsl #10]
    30c4:	blmi	ff415c08 <progName@@Base+0xff3feb18>
    30c8:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    30cc:			; <UNDEFINED> instruction: 0xf8d36817
    30d0:	ldrtmi	fp, [r8], -r0
    30d4:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30d8:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30dc:			; <UNDEFINED> instruction: 0xf0402800
    30e0:	blmi	ff2a34a0 <progName@@Base+0xff28c3b0>
    30e4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    30e8:	vldrle	d2, [r0, #-0]
    30ec:			; <UNDEFINED> instruction: 0x464348bb
    30f0:	smlabtcs	r1, r7, sl, r4
    30f4:	andge	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    30f8:			; <UNDEFINED> instruction: 0xf8da447a
    30fc:			; <UNDEFINED> instruction: 0xf7fe0000
    3100:			; <UNDEFINED> instruction: 0xf7ffe822
    3104:			; <UNDEFINED> instruction: 0xf8dafe83
    3108:			; <UNDEFINED> instruction: 0xf7fd0000
    310c:	bmi	ff07ee6c <progName@@Base+0xff067d7c>
    3110:			; <UNDEFINED> instruction: 0x46594638
    3114:	beq	7f258 <progName@@Base+0x68168>
    3118:	stmiapl	r3!, {r8, r9, sl, sp}
    311c:	andge	pc, r0, r9, lsl #17
    3120:			; <UNDEFINED> instruction: 0xf8c39305
    3124:			; <UNDEFINED> instruction: 0xf7ffb000
    3128:	bls	181e74 <progName@@Base+0x16ad84>
    312c:			; <UNDEFINED> instruction: 0xb1a86017
    3130:	blcs	dd204 <progName@@Base+0xc6114>
    3134:	adchi	pc, r9, r0
    3138:	andcs	r6, r0, #2818048	; 0x2b0000
    313c:	andcs	pc, r0, r9, lsl #17
    3140:	sfmle	f4, 2, [lr], {147}	; 0x93
    3144:	blmi	fe6d5c1c <progName@@Base+0xfe6beb2c>
    3148:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    314c:	blls	cdd1bc <progName@@Base+0xcc60cc>
    3150:			; <UNDEFINED> instruction: 0xf040405a
    3154:	eorslt	r8, r5, r6, lsr #2
    3158:	svchi	0x00f0e8bd
    315c:	ldmdavs	r1!, {r0, r1, r2, r3, r5, r7, r9, fp, lr}
    3160:	stmdbcs	r3, {r1, r5, r7, fp, ip, lr}
    3164:	andeq	pc, r0, r9, lsl #17
    3168:	andge	pc, r0, r2, lsl #17
    316c:	addshi	pc, pc, r0
    3170:	andcs	r4, r0, #175104	; 0x2ac00
    3174:	andcs	pc, r0, r9, lsl #17
    3178:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    317c:	svclt	0x00dc2a01
    3180:	andsvs	r2, sl, r2, lsl #4
    3184:	stmdavs	sl!, {r0, r2, r4, r7, r8, r9, fp, lr}
    3188:	bcs	1951c <progName@@Base+0x242c>
    318c:	ldcle	8, cr6, [r2, #-108]!	; 0xffffff94
    3190:	andscs	r4, r2, #164, 16	; 0xa40000
    3194:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3198:	svc	0x0052f7fd
    319c:	stmibmi	r2!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    31a0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    31a4:	svc	0x0002f7fd
    31a8:	stmiapl	r3!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
    31ac:	ldrdlt	pc, [r0], -r3
    31b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    31b4:	blmi	fe237810 <progName@@Base+0xfe220720>
    31b8:	stmiapl	r3!, {r3, r7, r9, fp, lr}^
    31bc:	ldmdavs	fp, {r1, r5, r7, fp, ip, lr}
    31c0:	movwls	r6, #22549	; 0x5815
    31c4:	svc	0x0098f7fd
    31c8:			; <UNDEFINED> instruction: 0xf7fd6800
    31cc:	blls	17ef4c <progName@@Base+0x167e5c>
    31d0:			; <UNDEFINED> instruction: 0xf8cd2101
    31d4:	strmi	r8, [r2], -r0
    31d8:	bmi	fe5279e4 <progName@@Base+0xfe5108f4>
    31dc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    31e0:	blmi	1fbb2d0 <progName@@Base+0x1fa41e0>
    31e4:	ldmmi	r2, {r0, r2, r9, sp}
    31e8:	stmiapl	r3!, {r0, r8, sp}^
    31ec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    31f0:	svc	0x0026f7fd
    31f4:	ldclmi	7, cr14, [r8, #-664]!	; 0xfffffd68
    31f8:	bmi	fe394a60 <progName@@Base+0xfe37d970>
    31fc:	stmdbpl	r3!, {r0, r8, sp}^
    3200:			; <UNDEFINED> instruction: 0xf8cd447a
    3204:	ldmdavs	fp, {pc}
    3208:	svc	0x009cf7fd
    320c:			; <UNDEFINED> instruction: 0xf7ffe79a
    3210:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    3214:	stfcsd	f5, [r0, #-412]	; 0xfffffe64
    3218:	svcge	0x000ef43f
    321c:	stmiapl	r3!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    3220:	blcs	21294 <progName@@Base+0xa1a4>
    3224:	svcge	0x0008f43f
    3228:	strcs	lr, [r1, #-1830]	; 0xfffff8da
    322c:	blmi	1abcb98 <progName@@Base+0x1aa5aa8>
    3230:	stmiapl	r3!, {r1, r3, r5, r6, r9, fp, lr}^
    3234:	ldmdavs	fp, {r1, r5, r7, fp, ip, lr}
    3238:	movwls	r6, #22549	; 0x5815
    323c:	svc	0x005cf7fd
    3240:			; <UNDEFINED> instruction: 0xf7fd6800
    3244:	blls	17eed4 <progName@@Base+0x167de4>
    3248:			; <UNDEFINED> instruction: 0xf8cd2101
    324c:	strmi	r8, [r2], -r0
    3250:	bmi	1e67a5c <progName@@Base+0x1e5096c>
    3254:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3258:	svc	0x0074f7fd
    325c:	stmiapl	r3!, {r4, r5, r6, r8, r9, fp, lr}^
    3260:	bcs	1d2d0 <progName@@Base+0x61e0>
    3264:	andcs	fp, r1, #220, 30	; 0x370
    3268:			; <UNDEFINED> instruction: 0xe76b601a
    326c:			; <UNDEFINED> instruction: 0x4628aa1c
    3270:			; <UNDEFINED> instruction: 0xf7fd4641
    3274:	ldmdblt	r8, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    3278:	blcc	69f04 <progName@@Base+0x52e14>
    327c:	mcrrle	11, 0, r2, r5, cr0
    3280:	stccs	8, cr6, [r3, #-212]	; 0xffffff2c
    3284:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {3}
    3288:			; <UNDEFINED> instruction: 0xf7ffe66c
    328c:	blmi	1b02720 <progName@@Base+0x1aeb630>
    3290:	andvc	pc, r0, r9, lsl #17
    3294:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3298:			; <UNDEFINED> instruction: 0xf47f2b00
    329c:	strbmi	sl, [r0], -sp, asr #30
    32a0:	svc	0x006ef7fd
    32a4:			; <UNDEFINED> instruction: 0xf43f2800
    32a8:			; <UNDEFINED> instruction: 0xf7feaf47
    32ac:	blmi	11c3038 <progName@@Base+0x11abf48>
    32b0:			; <UNDEFINED> instruction: 0xf7fd58e0
    32b4:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    32b8:	svcge	0x005af43f
    32bc:	stmdami	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    32c0:	blmi	1194b6c <progName@@Base+0x117da7c>
    32c4:	stmdapl	r7!, {r1, r2, r3, r4, r6, r9, fp, lr}
    32c8:	ldrbtmi	r5, [sl], #-2278	; 0xfffff71a
    32cc:	ldmdavs	r0!, {r0, r1, r3, r4, r5, fp, sp, lr}
    32d0:	svc	0x0038f7fd
    32d4:	bmi	16dd3c8 <progName@@Base+0x16c62d8>
    32d8:	ldmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    32dc:	movwls	r4, #1146	; 0x47a
    32e0:	svc	0x0030f7fd
    32e4:	blmi	10fd1d4 <progName@@Base+0x10e60e4>
    32e8:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    32ec:	adcsle	r2, r5, r0, lsl #22
    32f0:	tstcs	r1, r5, asr sl
    32f4:	blmi	e553dc <progName@@Base+0xe3e2ec>
    32f8:	stmdapl	r5!, {r1, r3, r4, r5, r6, sl, lr}
    32fc:			; <UNDEFINED> instruction: 0xf8cd58e0
    3300:	stmdavs	fp!, {pc}
    3304:			; <UNDEFINED> instruction: 0xf7fd6800
    3308:			; <UNDEFINED> instruction: 0xe7a7ef1e
    330c:	blcs	55bdc <progName@@Base+0x3eaec>
    3310:	stmiapl	r2!, {r1, r4, r5, r8, fp, lr}
    3314:	ldmdavs	r2, {r0, r5, r6, fp, ip, lr}
    3318:	andls	r6, r5, #8, 16	; 0x80000
    331c:	bmi	12f741c <progName@@Base+0x12e032c>
    3320:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3324:	tstcs	r1, r1, lsl #4
    3328:	blls	155c54 <progName@@Base+0x13eb64>
    332c:			; <UNDEFINED> instruction: 0xf8cd447a
    3330:			; <UNDEFINED> instruction: 0xf7fd8000
    3334:	ldr	lr, [r1, r8, lsl #30]
    3338:	tstcs	r1, r7, lsr #16
    333c:	bmi	1155fe0 <progName@@Base+0x113eef0>
    3340:	stmiapl	r0!, {r0, r2, r5, fp, ip, lr}^
    3344:			; <UNDEFINED> instruction: 0xf8cd447a
    3348:	stmdavs	fp!, {sp, pc}
    334c:			; <UNDEFINED> instruction: 0xf7fd6800
    3350:			; <UNDEFINED> instruction: 0xe783eefa
    3354:	tstcs	r1, r0, asr #20
    3358:	blmi	8153dc <progName@@Base+0x7fe2ec>
    335c:			; <UNDEFINED> instruction: 0xe7cc447a
    3360:	bmi	795fdc <progName@@Base+0x77eeec>
    3364:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    3368:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    336c:			; <UNDEFINED> instruction: 0xf7fd9305
    3370:	stmdavs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    3374:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3378:	tstcs	r1, r5, lsl #22
    337c:	andge	pc, r0, sp, asr #17
    3380:	andls	r4, r1, #2097152	; 0x200000
    3384:			; <UNDEFINED> instruction: 0x46284a35
    3388:			; <UNDEFINED> instruction: 0xf7fd447a
    338c:	svccs	0x0000eedc
    3390:	svcge	0x0064f43f
    3394:			; <UNDEFINED> instruction: 0xf7fd4638
    3398:	ldrb	lr, [pc, -r2, ror #29]
    339c:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
    33a0:			; <UNDEFINED> instruction: 0xf7fde7bf
    33a4:	stmdami	pc!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    33a8:			; <UNDEFINED> instruction: 0xf7fe4478
    33ac:	svclt	0x0000febd
    33b0:	andeq	r3, r1, r8, lsr r0
    33b4:	strdeq	r0, [r0], -r4
    33b8:	andeq	r3, r1, ip, lsl r0
    33bc:	andeq	r0, r0, r4, asr #2
    33c0:	andeq	r0, r0, r0, lsl r1
    33c4:	andeq	r0, r0, r0, lsr r1
    33c8:	andeq	r0, r0, r8, lsr #2
    33cc:	andeq	r2, r0, r2, asr r3
    33d0:	andeq	r0, r0, r0, asr #2
    33d4:	ldrdeq	r0, [r0], -r6
    33d8:	andeq	r0, r0, r4, asr r1
    33dc:	andeq	r0, r0, ip, lsl #2
    33e0:	andeq	r2, r0, lr, ror #4
    33e4:	andeq	r3, r1, r8, lsr #32
    33e8:	andeq	r3, r1, r0
    33ec:	andeq	r2, r0, ip, ror r3
    33f0:	andeq	r2, r0, r8, asr #3
    33f4:	andeq	r0, r0, r0, lsr #2
    33f8:	andeq	r2, r0, r4, lsl r2
    33fc:	andeq	r2, r0, lr, ror #2
    3400:	andeq	r2, r0, r8, ror #2
    3404:	andeq	r0, r0, r4, lsr r1
    3408:	andeq	r0, r0, r8, asr #2
    340c:	andeq	r0, r0, r8, ror #1
    3410:	andeq	r2, r0, r8, ror #5
    3414:	andeq	r0, r0, r0, lsl #2
    3418:	andeq	r2, r1, r8, asr sp
    341c:	andeq	r0, r0, ip, lsr r1
    3420:	andeq	r0, r0, ip, lsl r1
    3424:	andeq	r2, r0, sl, asr r2
    3428:	andeq	r0, r0, lr, lsr #21
    342c:	muleq	r0, lr, r1
    3430:	strdeq	r2, [r0], -ip
    3434:	andeq	r2, r0, r4, lsl #4
    3438:	ldrdeq	r1, [r0], -sl
    343c:	andeq	r0, r0, r4, lsl r1
    3440:	andeq	r2, r0, sl, asr r0
    3444:	andeq	r2, r0, ip, ror r0
    3448:	andeq	r1, r0, r0, lsl #31
    344c:	ldrdeq	r1, [r0], -r8
    3450:	ldrdeq	r1, [r0], -r0
    3454:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    3458:	strdeq	r1, [r0], -r8
    345c:	andeq	r2, r0, r8, lsl r0
    3460:	andeq	r1, r0, r6, asr #6
    3464:	andeq	r1, r0, r4, asr lr
    3468:	blmi	1f95e64 <progName@@Base+0x1f7ed74>
    346c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3470:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    3474:	lfmmi	f2, 2, [ip], #-0
    3478:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    347c:			; <UNDEFINED> instruction: 0xf04f931b
    3480:	blmi	1e84088 <progName@@Base+0x1e6cf98>
    3484:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3488:	blmi	1e5f4f8 <progName@@Base+0x1e48408>
    348c:	stmdacs	r0, {r1, r2, r5, r6, r7, fp, ip, lr}
    3490:	addhi	pc, fp, r0
    3494:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    3498:	ldrbtmi	r5, [r9], #-2272	; 0xfffff720
    349c:	blx	1c414a2 <progName@@Base+0x1c2a3b2>
    34a0:	blcs	5d574 <progName@@Base+0x46484>
    34a4:	addhi	pc, lr, r0
    34a8:	blcs	520b8 <progName@@Base+0x3afc8>
    34ac:	svclt	0x00884b73
    34b0:	stmdale	r4, {r0, r2, r5, r6, r7, fp, ip, lr}^
    34b4:	stmiapl	r5!, {r0, r3, r5, r9, sl, lr}^
    34b8:			; <UNDEFINED> instruction: 0xf7ff4628
    34bc:	ldmdavs	r3!, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    34c0:	teqle	ip, r1, lsl #22
    34c4:	stmiapl	r6!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
    34c8:			; <UNDEFINED> instruction: 0xf7fd6830
    34cc:			; <UNDEFINED> instruction: 0xf7fdee34
    34d0:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    34d4:	ldmdavs	r6!, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    34d8:	stmiapl	r7!, {r1, r3, r5, r6, r8, r9, fp, lr}^
    34dc:	blcs	1d5d0 <progName@@Base+0x64e0>
    34e0:	stmdami	r9!, {r0, r2, r3, r8, sl, fp, ip, lr, pc}^
    34e4:	bmi	1a54d98 <progName@@Base+0x1a3dca8>
    34e8:	stmdapl	r5!, {r0, r8, sp}
    34ec:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    34f0:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    34f4:	stc2	7, cr15, [sl], {255}	; 0xff
    34f8:			; <UNDEFINED> instruction: 0xf7fd6828
    34fc:	blmi	193ea7c <progName@@Base+0x192798c>
    3500:	andcs	r4, r0, #48, 12	; 0x3000000
    3504:	andsvs	r5, sl, r3, ror #17
    3508:			; <UNDEFINED> instruction: 0xf80cf7ff
    350c:	subsle	r2, r4, r0, lsl #16
    3510:	blcs	1d604 <progName@@Base+0x6514>
    3514:	blmi	173a93c <progName@@Base+0x172384c>
    3518:	ldmdami	lr, {r0, r1, r9, sp}^
    351c:	stmiapl	r3!, {r0, r8, sp}^
    3520:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3524:	stc	7, cr15, [ip, #1012]	; 0x3f4
    3528:	blmi	1395e9c <progName@@Base+0x137edac>
    352c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3530:	blls	6dd5a0 <progName@@Base+0x6c64b0>
    3534:			; <UNDEFINED> instruction: 0xf040405a
    3538:	andslt	r8, sp, sp, lsl #1
    353c:			; <UNDEFINED> instruction: 0x4628bdf0
    3540:	stc2	7, cr15, [r8], {254}	; 0xfe
    3544:	rsble	r2, r1, r0, lsl #16
    3548:	blcs	5d61c <progName@@Base+0x4652c>
    354c:	bge	13783c <progName@@Base+0x12074c>
    3550:	andcs	r4, r3, r9, lsr #12
    3554:	stcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3558:			; <UNDEFINED> instruction: 0xf4039b08
    355c:			; <UNDEFINED> instruction: 0xf5b34370
    3560:	rsble	r4, sl, r0, lsl #31
    3564:	blcs	5d638 <progName@@Base+0x46548>
    3568:	blcc	b7820 <progName@@Base+0xa0730>
    356c:	ldmdale	r3!, {r0, r8, r9, fp, sp}^
    3570:	strtmi	r4, [r8], -sl, asr #18
    3574:			; <UNDEFINED> instruction: 0xf7fd4479
    3578:			; <UNDEFINED> instruction: 0x4606ed1a
    357c:			; <UNDEFINED> instruction: 0xd1ab2800
    3580:	bmi	10562a4 <progName@@Base+0x103f1b4>
    3584:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    3588:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    358c:			; <UNDEFINED> instruction: 0xf7fd9303
    3590:	stmdavs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    3594:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    3598:	tstcs	r1, r3, lsl #22
    359c:	strmi	r9, [r2], -r0, lsl #10
    35a0:	bmi	1027dac <progName@@Base+0x1010cbc>
    35a4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    35a8:	ldmdavs	r3!, {r2, r6, sp, lr, pc}
    35ac:			; <UNDEFINED> instruction: 0xf43f2b01
    35b0:	ldmdami	sp!, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    35b4:			; <UNDEFINED> instruction: 0xf7fe4478
    35b8:	blmi	f42c9c <progName@@Base+0xf2bbac>
    35bc:	stmiapl	r3!, {r0, r9, sp}^
    35c0:			; <UNDEFINED> instruction: 0xe7b1701a
    35c4:	ldmdbmi	sl!, {r0, r2, r3, r5, r8, r9, fp, lr}
    35c8:	ldrbtmi	r5, [r9], #-2277	; 0xfffff71b
    35cc:			; <UNDEFINED> instruction: 0xf7ff4628
    35d0:	ldmdavs	r3!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    35d4:	ldmdami	r2!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    35d8:	blmi	acb9e4 <progName@@Base+0xab48f4>
    35dc:	stmdapl	r6!, {r0, r2, r4, r5, r9, fp, lr}
    35e0:	ldrbtmi	r5, [sl], #-2277	; 0xfffff71b
    35e4:	stmdavs	r8!, {r0, r1, r4, r5, fp, sp, lr}
    35e8:	stc	7, cr15, [ip, #1012]!	; 0x3f4
    35ec:	bmi	c9d6c0 <progName@@Base+0xc865d0>
    35f0:	stmdavs	r8!, {r0, r8, sp}
    35f4:	movwls	r4, #1146	; 0x47a
    35f8:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    35fc:	stmiapl	r3!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
    3600:	bcs	1d670 <progName@@Base+0x6580>
    3604:	andcs	fp, r1, #220, 30	; 0x370
    3608:	usada8	sp, sl, r0, r6
    360c:	bmi	7962a4 <progName@@Base+0x77f1b4>
    3610:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    3614:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    3618:			; <UNDEFINED> instruction: 0xf7fd9303
    361c:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    3620:	ldc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3624:	tstcs	r1, r3, lsl #22
    3628:	strmi	r9, [r2], -r0, lsl #10
    362c:	bmi	927e38 <progName@@Base+0x910d48>
    3630:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    3634:	stc	7, cr15, [r6, #1012]	; 0x3f4
    3638:	ldmdami	r9, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    363c:	blmi	48ba48 <progName@@Base+0x474958>
    3640:	stmdapl	r6!, {r5, r9, fp, lr}
    3644:	ldrbtmi	r5, [sl], #-2272	; 0xfffff720
    3648:	ldmdavs	r3!, {r8, sl, ip, pc}
    364c:			; <UNDEFINED> instruction: 0xf7fd6800
    3650:			; <UNDEFINED> instruction: 0xe7d3ed7a
    3654:	ldcl	7, cr15, [r4], {253}	; 0xfd
    3658:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    365c:	stc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
    3660:	andeq	r2, r1, r4, lsr sl
    3664:	strdeq	r0, [r0], -r4
    3668:	andeq	r2, r1, ip, lsl sl
    366c:	andeq	r0, r0, r4, asr #2
    3670:	andeq	r0, r0, r0, lsl r1
    3674:	andeq	r0, r0, r8, lsr #2
    3678:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    367c:	andeq	r0, r0, r0, lsr r1
    3680:	andeq	r0, r0, r4, lsr r1
    3684:	andeq	r0, r0, r8, ror #1
    3688:	andeq	r0, r0, ip, lsl #2
    368c:	strdeq	r1, [r0], -r4
    3690:	andeq	r0, r0, r0, lsl #2
    3694:	andeq	r1, r0, r4, asr pc
    3698:	andeq	r2, r1, r4, ror r9
    369c:	ldrdeq	r0, [r0], -ip
    36a0:	andeq	r0, r0, r4, asr r1
    36a4:	ldrdeq	r1, [r0], -r6
    36a8:	andeq	r1, r0, r0, ror lr
    36ac:	andeq	r0, r0, ip, lsr #2
    36b0:	andeq	r1, r0, sl, asr #24
    36b4:	andeq	r1, r0, r2, asr #26
    36b8:	andeq	r1, r0, r4, ror #26
    36bc:	andeq	r0, r0, ip, lsl r1
    36c0:	andeq	r1, r0, lr, lsl #28
    36c4:	andeq	r1, r0, lr, lsl #24
    36c8:	andeq	r1, r0, r6, lsl #28
    36cc:	strcs	pc, [r8], #2271	; 0x8df
    36d0:	strcc	pc, [r8], #2271	; 0x8df
    36d4:	push	{r1, r3, r4, r5, r6, sl, lr}
    36d8:	ldrshtlt	r4, [r5], r0
    36dc:			; <UNDEFINED> instruction: 0x260058d3
    36e0:	ldrbtpl	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    36e4:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    36e8:	teqls	r3, #1769472	; 0x1b0000
    36ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36f0:			; <UNDEFINED> instruction: 0xf8df447d
    36f4:			; <UNDEFINED> instruction: 0xf8553474
    36f8:			; <UNDEFINED> instruction: 0xf8899002
    36fc:			; <UNDEFINED> instruction: 0xf8556000
    3700:			; <UNDEFINED> instruction: 0xf8d88003
    3704:	stmdacs	r0, {ip, sp}
    3708:	blcs	f78e4 <progName@@Base+0xe07f4>
    370c:	subsle	r4, ip, r4, lsl #12
    3710:	cmphi	r0, r0, lsl #6	; <UNPREDICTABLE>
    3714:	rsbsle	r2, r1, r1, lsl #22
    3718:			; <UNDEFINED> instruction: 0xf8df2b02
    371c:	svclt	0x00183450
    3720:			; <UNDEFINED> instruction: 0xd12f58ee
    3724:	strmi	r5, [r1], -lr, ror #17
    3728:			; <UNDEFINED> instruction: 0xf7ff4630
    372c:			; <UNDEFINED> instruction: 0xf8dffa29
    3730:			; <UNDEFINED> instruction: 0xf8df3440
    3734:	stmiapl	r8!, {r6, sl, ip}^
    3738:			; <UNDEFINED> instruction: 0xf7ff4479
    373c:			; <UNDEFINED> instruction: 0xf8d8fa21
    3740:	blcs	4f748 <progName@@Base+0x38658>
    3744:			; <UNDEFINED> instruction: 0xf8dfd11e
    3748:	ldrbtmi	r4, [ip], #-1072	; 0xfffffbd0
    374c:	beq	43fb64 <progName@@Base+0x428a74>
    3750:	blvc	1418a8 <progName@@Base+0x12a7b8>
    3754:			; <UNDEFINED> instruction: 0x46394630
    3758:	blx	ff9c1758 <progName@@Base+0xff9aa668>
    375c:			; <UNDEFINED> instruction: 0xf0402800
    3760:	ldrbmi	r8, [r4, #-300]	; 0xfffffed4
    3764:			; <UNDEFINED> instruction: 0xf8d8d1f4
    3768:	cdpne	0, 10, cr4, cr3, cr0, {0}
    376c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    3770:	stccs	0, cr8, [r2], {194}	; 0xc2
    3774:	addshi	pc, r6, r0
    3778:	suble	r2, pc, r1, lsl #24
    377c:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
    3780:	ldc2l	7, cr15, [r2], {254}	; 0xfe
    3784:			; <UNDEFINED> instruction: 0xf7fe4630
    3788:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    378c:	blmi	fff37f00 <progName@@Base+0xfff20e10>
    3790:	stmiapl	fp!, {r2, r3, r4, r5, r6, r7, r9, fp, lr}^
    3794:	ldmdavs	fp, {r1, r3, r5, r7, fp, ip, lr}
    3798:	movwls	r6, #22548	; 0x5814
    379c:	stc	7, cr15, [ip], #1012	; 0x3f4
    37a0:			; <UNDEFINED> instruction: 0xf7fd6800
    37a4:	blls	17e974 <progName@@Base+0x167884>
    37a8:	strls	r2, [r0], -r1, lsl #2
    37ac:	andls	r4, r1, #2097152	; 0x200000
    37b0:			; <UNDEFINED> instruction: 0x46204af5
    37b4:			; <UNDEFINED> instruction: 0xf7fd447a
    37b8:	blmi	ffd3ead8 <progName@@Base+0xffd279e8>
    37bc:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    37c0:	svclt	0x00dc2a00
    37c4:	andsvs	r2, sl, r1, lsl #4
    37c8:	blmi	ffa3b950 <progName@@Base+0xffa24860>
    37cc:	stmiapl	lr!, {r0, r9, sl, lr}^
    37d0:			; <UNDEFINED> instruction: 0xf7ff4630
    37d4:	blmi	ff9c1f30 <progName@@Base+0xff9aae40>
    37d8:	stmiapl	ip!, {r0, r5, r9, sl, lr}^
    37dc:			; <UNDEFINED> instruction: 0xf7ff4620
    37e0:	stmibmi	fp!, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    37e4:	vmax.s8	d20, d0, d16
    37e8:	ldrbtmi	r4, [r9], #-522	; 0xfffffdf6
    37ec:	stc	7, cr15, [sl], {253}	; 0xfd
    37f0:	ldrdcc	pc, [r0], -r8
    37f4:	blcs	7d690 <progName@@Base+0x665a0>
    37f8:			; <UNDEFINED> instruction: 0x81aaf040
    37fc:	stmibmi	r5!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}^
    3800:	ldrbtmi	r5, [r9], #-2286	; 0xfffff712
    3804:			; <UNDEFINED> instruction: 0xf7ff4630
    3808:	blmi	ff681efc <progName@@Base+0xff66ae0c>
    380c:	stmiapl	r8!, {r1, r5, r6, r7, r8, fp, lr}^
    3810:			; <UNDEFINED> instruction: 0xf7ff4479
    3814:			; <UNDEFINED> instruction: 0xf8d8f9b5
    3818:	ldr	r3, [r2, r0]
    381c:	blmi	ff8163a0 <progName@@Base+0xff7ff2b0>
    3820:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    3824:			; <UNDEFINED> instruction: 0xf8d36817
    3828:	ldrtmi	sl, [r8], -r0
    382c:	stc	7, cr15, [r2], {253}	; 0xfd
    3830:	ldc	7, cr15, [r8], #1012	; 0x3f4
    3834:			; <UNDEFINED> instruction: 0xf0402800
    3838:	blmi	ff6a3cfc <progName@@Base+0xff68cc0c>
    383c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3840:	vstrle	d2, [sp, #-0]
    3844:	ldrtmi	r4, [r3], -pc, asr #17
    3848:	ldrdcs	r4, [r1, -r7]
    384c:	ldrbtmi	r5, [sl], #-2092	; 0xfffff7d4
    3850:			; <UNDEFINED> instruction: 0xf7fd6820
    3854:			; <UNDEFINED> instruction: 0xf7ffec78
    3858:	stmdavs	r0!, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    385c:	bl	feb41858 <progName@@Base+0xfeb2a768>
    3860:			; <UNDEFINED> instruction: 0x46504bd2
    3864:	andcs	r4, r1, #59768832	; 0x3900000
    3868:	beq	3f9ac <progName@@Base+0x288bc>
    386c:			; <UNDEFINED> instruction: 0xf88958ec
    3870:	eorvs	r2, r7, r0
    3874:	ldc2	7, cr15, [r6], #1016	; 0x3f8
    3878:	ldrdcc	pc, [r0], -r8
    387c:	andge	pc, r0, r4, asr #17
    3880:			; <UNDEFINED> instruction: 0xf0002b03
    3884:	movwcs	r8, #174	; 0xae
    3888:	andcc	pc, r0, r9, lsl #17
    388c:	blmi	fecd63b4 <progName@@Base+0xfecbf2c4>
    3890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3894:	blls	cdd904 <progName@@Base+0xcc6814>
    3898:			; <UNDEFINED> instruction: 0xf040405a
    389c:	eorslt	r8, r5, r7, asr r1
    38a0:	svchi	0x00f0e8bd
    38a4:	ldrtmi	r4, [r0], -r3, asr #19
    38a8:			; <UNDEFINED> instruction: 0xf7fd4479
    38ac:	blmi	feefe6b4 <progName@@Base+0xfeee75c4>
    38b0:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    38b4:	ldrtmi	r4, [r8], -r2, lsl #13
    38b8:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    38bc:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    38c0:			; <UNDEFINED> instruction: 0xf0402800
    38c4:			; <UNDEFINED> instruction: 0xf1ba80ce
    38c8:			; <UNDEFINED> instruction: 0xd1b60f00
    38cc:	bmi	feb56784 <progName@@Base+0xfeb3f694>
    38d0:	stmiapl	sl!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    38d4:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    38d8:			; <UNDEFINED> instruction: 0xf7fd9305
    38dc:	stmdavs	r0, {r1, r2, r3, sl, fp, sp, lr, pc}
    38e0:	bl	ff4c18dc <progName@@Base+0xff4aa7ec>
    38e4:	tstcs	r1, r5, lsl #22
    38e8:	strmi	r9, [r2], -r0, lsl #12
    38ec:	bmi	feca80f8 <progName@@Base+0xfec91008>
    38f0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    38f4:	bge	1bd678 <progName@@Base+0x1a6588>
    38f8:	andcs	r4, r3, r1, lsr r6
    38fc:	bl	fe6418f8 <progName@@Base+0xfe62a808>
    3900:			; <UNDEFINED> instruction: 0xf4039b0a
    3904:			; <UNDEFINED> instruction: 0xf5b34370
    3908:			; <UNDEFINED> instruction: 0xf0004f80
    390c:			; <UNDEFINED> instruction: 0xf8d880fb
    3910:	stccs	0, cr4, [r3], {-0}
    3914:	svcge	0x002df47f
    3918:	stmiapl	pc!, {r3, r5, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    391c:	blcs	21a10 <progName@@Base+0xa920>
    3920:	blmi	fe4f7aec <progName@@Base+0xfe4e09fc>
    3924:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    3928:			; <UNDEFINED> instruction: 0xf7fe4658
    392c:	teqlt	r0, r3, lsl sl	; <UNPREDICTABLE>
    3930:	blcs	21a24 <progName@@Base+0xa934>
    3934:	sbchi	pc, r4, r0
    3938:			; <UNDEFINED> instruction: 0xf7fd4658
    393c:			; <UNDEFINED> instruction: 0xf8d8ec22
    3940:	stccs	0, cr4, [r3], {-0}
    3944:	svcge	0x0015f47f
    3948:	blcs	21a3c <progName@@Base+0xa94c>
    394c:			; <UNDEFINED> instruction: 0xf7ffd065
    3950:			; <UNDEFINED> instruction: 0xf8d8f9f3
    3954:	stccs	0, cr4, [r2], {-0}
    3958:	stccs	0, cr13, [r3], {164}	; 0xa4
    395c:	svcge	0x000cf47f
    3960:			; <UNDEFINED> instruction: 0x46304997
    3964:			; <UNDEFINED> instruction: 0xf7fd4479
    3968:	strmi	lr, [r2], r2, lsr #22
    396c:	blx	b41970 <progName@@Base+0xb2a880>
    3970:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3974:	sbchi	pc, ip, r0
    3978:	svceq	0x0000f1ba
    397c:	svcge	0x005df47f
    3980:	bmi	fe016784 <progName@@Base+0xfdfff694>
    3984:	stmiapl	sl!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3988:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    398c:			; <UNDEFINED> instruction: 0xf7fd9305
    3990:	stmdavs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    3994:	bl	1e41990 <progName@@Base+0x1e2a8a0>
    3998:	tstcs	r1, r5, lsl #22
    399c:	strmi	r9, [r2], -r0, lsl #12
    39a0:	bmi	fe2281ac <progName@@Base+0xfe2110bc>
    39a4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    39a8:	bl	ff3419a4 <progName@@Base+0xff32a8b4>
    39ac:			; <UNDEFINED> instruction: 0xf7fd4638
    39b0:			; <UNDEFINED> instruction: 0xe702ebd6
    39b4:	stmiapl	lr!, {r0, r2, r3, r5, r6, r9, fp, lr}
    39b8:	blmi	fe0fd4cc <progName@@Base+0xfe0e63dc>
    39bc:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    39c0:			; <UNDEFINED> instruction: 0xf43f2b00
    39c4:	bmi	1baf5b4 <progName@@Base+0x1b984c4>
    39c8:	blmi	1b8bdd4 <progName@@Base+0x1b74ce4>
    39cc:	stmiapl	sl!, {r3, r5, r7, fp, ip, lr}^
    39d0:	stmdavs	r3, {r0, r8, r9, sl, ip, pc}
    39d4:	bmi	1f5da1c <progName@@Base+0x1f4692c>
    39d8:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    39dc:	bl	fecc19d8 <progName@@Base+0xfecaa8e8>
    39e0:			; <UNDEFINED> instruction: 0xf7ffe6eb
    39e4:	blmi	1ec1fc8 <progName@@Base+0x1eaaed8>
    39e8:	andge	pc, r0, r9, lsl #17
    39ec:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    39f0:			; <UNDEFINED> instruction: 0xf47f2b00
    39f4:	ldrtmi	sl, [r0], -r8, asr #30
    39f8:	bl	ff0c19f4 <progName@@Base+0xff0aa904>
    39fc:			; <UNDEFINED> instruction: 0xf43f2800
    3a00:			; <UNDEFINED> instruction: 0xf7feaf42
    3a04:			; <UNDEFINED> instruction: 0xf7fffbb5
    3a08:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    3a0c:			; <UNDEFINED> instruction: 0xf8d8d167
    3a10:	stccs	0, cr4, [r3], {-0}
    3a14:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    3a18:	bge	73d82c <progName@@Base+0x72673c>
    3a1c:	ldrtmi	r4, [r1], -r0, lsr #12
    3a20:	bl	feec1a1c <progName@@Base+0xfeeaa92c>
    3a24:	bls	87210c <progName@@Base+0x85b01c>
    3a28:	bcs	12234 <_IO_stdin_used@@Base+0xe5e4>
    3a2c:	ldmdbmi	r5, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    3a30:	blmi	14ce23c <progName@@Base+0x14b714c>
    3a34:	stmiapl	fp!, {r0, r3, r5, r6, fp, ip, lr}^
    3a38:	ldmdavs	fp, {r3, fp, sp, lr}
    3a3c:	addhi	pc, r3, r0
    3a40:	ldrbtmi	r4, [r9], #-2404	; 0xfffff69c
    3a44:	smlabtcs	r1, sp, r9, lr
    3a48:	bmi	18cbe54 <progName@@Base+0x18b4d64>
    3a4c:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    3a50:	bl	1e41a4c <progName@@Base+0x1e2a95c>
    3a54:			; <UNDEFINED> instruction: 0xf8d8e6b1
    3a58:	stccs	0, cr4, [r3], {-0}
    3a5c:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    3a60:	stmdami	r7, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    3a64:	blmi	11cbe70 <progName@@Base+0x11b4d80>
    3a68:	stmdapl	lr!, {r2, r3, r4, r6, r9, fp, lr}
    3a6c:	ldrbtmi	r5, [sl], #-2284	; 0xfffff714
    3a70:	stmdavs	r0!, {r0, r1, r4, r5, fp, sp, lr}
    3a74:	bl	19c1a70 <progName@@Base+0x19aa980>
    3a78:	bmi	165db4c <progName@@Base+0x1646a5c>
    3a7c:	stmdavs	r0!, {r0, r8, sp}
    3a80:	movwls	r4, #1146	; 0x47a
    3a84:	bl	17c1a80 <progName@@Base+0x17aa990>
    3a88:	svceq	0x0000f1ba
    3a8c:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    3a90:			; <UNDEFINED> instruction: 0xf7fd4650
    3a94:	ldr	lr, [r0], r4, ror #22
    3a98:			; <UNDEFINED> instruction: 0x46214839
    3a9c:	bmi	1456788 <progName@@Base+0x143f698>
    3aa0:	stmiapl	lr!, {r0, r1, r2, r3, r5, fp, ip, lr}^
    3aa4:	ldmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
    3aa8:			; <UNDEFINED> instruction: 0xf7fd6830
    3aac:	ldmdavs	fp!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    3ab0:	strtmi	r4, [r1], -sp, asr #20
    3ab4:	ldrbtmi	r6, [sl], #-2096	; 0xfffff7d0
    3ab8:			; <UNDEFINED> instruction: 0xf7fd9300
    3abc:	ldrbt	lr, [ip], -r4, asr #22
    3ac0:	tstcs	r1, pc, lsr #16
    3ac4:	bmi	1256788 <progName@@Base+0x123f698>
    3ac8:	stmiapl	r8!, {r2, r3, r5, fp, ip, lr}^
    3acc:			; <UNDEFINED> instruction: 0xf8cd447a
    3ad0:	stmdavs	r3!, {ip, sp, pc}
    3ad4:	andls	r6, r5, r0, lsl #16
    3ad8:	bl	d41ad4 <progName@@Base+0xd2a9e4>
    3adc:	blmi	ebd498 <progName@@Base+0xea63a8>
    3ae0:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3ae4:			; <UNDEFINED> instruction: 0xf43f2b00
    3ae8:	bmi	106f490 <progName@@Base+0x10583a0>
    3aec:	stmdami	r4!, {r0, r8, sp}
    3af0:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    3af4:	stmiapl	r8!, {r2, r3, r5, fp, ip, lr}^
    3af8:	stmdavs	r3!, {r9, sl, ip, pc}
    3afc:			; <UNDEFINED> instruction: 0xf7fd6800
    3b00:	ldrb	lr, [sl], -r2, lsr #22
    3b04:	tstcs	r1, fp, lsr sl
    3b08:	blmi	795b84 <progName@@Base+0x77ea94>
    3b0c:			; <UNDEFINED> instruction: 0xe7f1447a
    3b10:	bmi	716784 <progName@@Base+0x6ff694>
    3b14:	stmiapl	sl!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3b18:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    3b1c:			; <UNDEFINED> instruction: 0xf7fd9305
    3b20:	stmdavs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    3b24:	b	fec41b20 <progName@@Base+0xfec2aa30>
    3b28:	tstcs	r1, r5, lsl #22
    3b2c:	andlt	pc, r0, sp, asr #17
    3b30:	andls	r4, r1, #2097152	; 0x200000
    3b34:			; <UNDEFINED> instruction: 0x46204a30
    3b38:			; <UNDEFINED> instruction: 0xf7fd447a
    3b3c:			; <UNDEFINED> instruction: 0xf1baeb04
    3b40:			; <UNDEFINED> instruction: 0xd1a50f00
    3b44:	pushmi	{r0, r3, r4, r5, r9, sl, sp, lr, pc}
    3b48:			; <UNDEFINED> instruction: 0xe77b4479
    3b4c:	b	1641b48 <progName@@Base+0x162aa58>
    3b50:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    3b54:	blx	ffa41b54 <progName@@Base+0xffa2aa64>
    3b58:	andeq	r2, r1, ip, asr #15
    3b5c:	strdeq	r0, [r0], -r4
    3b60:			; <UNDEFINED> instruction: 0x000127b0
    3b64:	andeq	r0, r0, r4, asr #2
    3b68:	andeq	r0, r0, r0, lsl r1
    3b6c:	andeq	r0, r0, r0, lsr r1
    3b70:	andeq	r0, r0, r8, lsr #2
    3b74:	andeq	r1, r0, r4, ror #21
    3b78:			; <UNDEFINED> instruction: 0x000128ba
    3b7c:	andeq	r1, r0, sl, ror sp
    3b80:	andeq	r0, r0, r4, asr r1
    3b84:	andeq	r0, r0, ip, lsl #2
    3b88:	andeq	r1, r0, ip, ror sl
    3b8c:	andeq	r0, r0, ip, lsl r1
    3b90:	andeq	r1, r0, r6, lsr #25
    3b94:	andeq	r1, r0, r2, lsl sl
    3b98:	andeq	r1, r0, ip, lsl #20
    3b9c:	andeq	r0, r0, r8, asr #2
    3ba0:	andeq	r0, r0, r4, lsr r1
    3ba4:	andeq	r0, r0, r8, ror #1
    3ba8:	muleq	r0, r2, fp
    3bac:	andeq	r0, r0, r0, lsl #2
    3bb0:	andeq	r2, r1, r0, lsl r6
    3bb4:	andeq	r0, r0, r8, lsr #7
    3bb8:	andeq	r1, r0, lr, lsr r9
    3bbc:	andeq	r0, r0, r0, asr #2
    3bc0:	andeq	r0, r0, ip, ror #5
    3bc4:	andeq	r1, r0, sl, lsl #17
    3bc8:	andeq	r0, r0, r0, lsr #2
    3bcc:			; <UNDEFINED> instruction: 0x00001abe
    3bd0:	andeq	r0, r0, r4, lsl r1
    3bd4:			; <UNDEFINED> instruction: 0x000017b6
    3bd8:	andeq	r1, r0, lr, lsr #17
    3bdc:	andeq	r1, r0, r6, asr sl
    3be0:	ldrdeq	r1, [r0], -r8
    3be4:	andeq	r1, r0, r0, lsr #20
    3be8:	andeq	r1, r0, r2, lsr #17
    3bec:	andeq	r1, r0, ip, lsl #16
    3bf0:	andeq	r1, r0, r6, lsl #15
    3bf4:	andeq	r1, r0, r8, asr #14
    3bf8:	andeq	r1, r0, r8, ror #16
    3bfc:	muleq	r0, ip, fp
    3c00:	andeq	r1, r0, r6, lsr #18
    3c04:	mvnsmi	lr, #737280	; 0xb4000
    3c08:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3c0c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3c10:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3c14:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c18:	blne	1d94e14 <progName@@Base+0x1d7dd24>
    3c1c:	strhle	r1, [sl], -r6
    3c20:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3c24:	svccc	0x0004f855
    3c28:	strbmi	r3, [sl], -r1, lsl #8
    3c2c:	ldrtmi	r4, [r8], -r1, asr #12
    3c30:	adcmi	r4, r6, #152, 14	; 0x2600000
    3c34:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3c38:	svclt	0x000083f8
    3c3c:	andeq	r2, r1, r2, lsl #3
    3c40:	andeq	r2, r1, r8, ror r1
    3c44:	svclt	0x00004770

Disassembly of section .fini:

00003c48 <.fini>:
    3c48:	push	{r3, lr}
    3c4c:	pop	{r3, pc}
