v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=4016USB
T 55200 42000 5 20 1 1 0 0 1
title1=Main Board − Connector, Protection
T 55900 40700 5 14 1 1 0 1 1
file=conn.sch
T 63700 40700 5 14 1 1 0 4 1
page=3
T 64700 40700 5 14 1 1 0 4 1
pageof=3
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
N 58900 55200 65500 55200 4
{
T 65400 55250 5 8 1 1 0 6 1
netname=D0_16
}
C 51400 45900 1 90 0 cap-1.sym
{
T 50950 46400 5 10 1 1 90 0 1
refdes=C45
T 50600 46100 5 10 0 0 90 0 1
symversion=1.0
T 50400 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 50200 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 51150 46400 5 10 1 1 90 0 1
value=100p
}
C 51000 45100 1 90 0 cap-1.sym
{
T 50550 45600 5 10 1 1 90 0 1
refdes=C46
T 50200 45300 5 10 0 0 90 0 1
symversion=1.0
T 50000 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 49800 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 50750 45600 5 10 1 1 90 0 1
value=100p
}
C 50600 45900 1 90 0 cap-1.sym
{
T 50150 46400 5 10 1 1 90 0 1
refdes=C47
T 49800 46100 5 10 0 0 90 0 1
symversion=1.0
T 49600 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 49400 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 50350 46400 5 10 1 1 90 0 1
value=100p
}
C 50200 45100 1 90 0 cap-1.sym
{
T 49750 45600 5 10 1 1 90 0 1
refdes=C48
T 49400 45300 5 10 0 0 90 0 1
symversion=1.0
T 49200 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 49000 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 49950 45600 5 10 1 1 90 0 1
value=100p
}
C 49800 45900 1 90 0 cap-1.sym
{
T 49350 46400 5 10 1 1 90 0 1
refdes=C49
T 49000 46100 5 10 0 0 90 0 1
symversion=1.0
T 48800 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 48600 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 49550 46400 5 10 1 1 90 0 1
value=100p
}
C 51800 45100 1 90 0 cap-1.sym
{
T 51350 45600 5 10 1 1 90 0 1
refdes=C44
T 51000 45300 5 10 0 0 90 0 1
symversion=1.0
T 50800 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 50600 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 51550 45600 5 10 1 1 90 0 1
value=100p
}
C 52200 45900 1 90 0 cap-1.sym
{
T 51750 46400 5 10 1 1 90 0 1
refdes=C43
T 51400 46100 5 10 0 0 90 0 1
symversion=1.0
T 51200 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 51000 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 51950 46400 5 10 1 1 90 0 1
value=100p
}
N 58900 54400 65500 54400 4
{
T 65400 54450 5 8 1 1 0 6 1
netname=D1_16
}
N 58900 53600 65500 53600 4
{
T 65400 53650 5 8 1 1 0 6 1
netname=D2_16
}
N 58900 52800 65500 52800 4
{
T 65400 52850 5 8 1 1 0 6 1
netname=D3_16
}
N 58900 52000 65500 52000 4
{
T 65400 52050 5 8 1 1 0 6 1
netname=D4_16
}
N 58900 54800 65500 54800 4
{
T 65400 54850 5 8 1 1 0 6 1
netname=D0_17
}
N 58900 54000 65500 54000 4
{
T 65400 54050 5 8 1 1 0 6 1
netname=D1_17
}
N 58900 53200 65500 53200 4
{
T 65400 53250 5 8 1 1 0 6 1
netname=D2_17
}
N 58900 52400 65500 52400 4
{
T 65400 52450 5 8 1 1 0 6 1
netname=D3_17
}
N 58900 51600 65500 51600 4
{
T 65400 51650 5 8 1 1 0 6 1
netname=D4_17
}
N 58900 48000 65500 48000 4
{
T 65400 48050 5 8 1 1 0 6 1
netname=OUT0_T
}
N 58700 47200 65500 47200 4
{
T 65400 47250 5 8 1 1 0 6 1
netname=OUT2_T
}
N 58900 47600 65500 47600 4
{
T 65400 47650 5 8 1 1 0 6 1
netname=OUT1_T
}
C 55400 45900 1 90 0 cap-1.sym
{
T 54600 46100 5 10 0 0 90 0 1
symversion=1.0
T 54400 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 54200 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 54950 46400 5 10 1 1 90 0 1
refdes=C35
T 55150 46400 5 10 1 1 90 0 1
value=100p
}
C 55800 45100 1 90 0 cap-1.sym
{
T 55000 45300 5 10 0 0 90 0 1
symversion=1.0
T 54800 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 54600 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 55350 45600 5 10 1 1 90 0 1
refdes=C34
T 55550 45600 5 10 1 1 90 0 1
value=100p
}
C 56200 45900 1 90 0 cap-1.sym
{
T 55400 46100 5 10 0 0 90 0 1
symversion=1.0
T 55200 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 55000 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 55750 46400 5 10 1 1 90 0 1
refdes=C33
T 55950 46400 5 10 1 1 90 0 1
value=100p
}
C 56600 45100 1 90 0 cap-1.sym
{
T 55800 45300 5 10 0 0 90 0 1
symversion=1.0
T 55600 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 55400 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 56150 45600 5 10 1 1 90 0 1
refdes=C32
T 56350 45600 5 10 1 1 90 0 1
value=100p
}
C 57000 45900 1 90 0 cap-1.sym
{
T 56200 46100 5 10 0 0 90 0 1
symversion=1.0
T 56000 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 55800 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 56550 46400 5 10 1 1 90 0 1
refdes=C31
T 56750 46400 5 10 1 1 90 0 1
value=100p
}
N 56800 46500 56800 55200 4
N 56400 45700 56400 54800 4
N 56000 46500 56000 54400 4
N 55600 45700 55600 54000 4
N 55200 46500 55200 53600 4
C 53000 44700 1 0 1 GND-1.sym
N 48800 45100 56800 45100 4
C 55000 45100 1 90 0 cap-1.sym
{
T 54200 45300 5 10 0 0 90 0 1
symversion=1.0
T 54000 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 53800 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 54550 45600 5 10 1 1 90 0 1
refdes=C36
T 54750 45600 5 10 1 1 90 0 1
value=100p
}
N 54800 45700 54800 53200 4
N 58900 48800 65500 48800 4
{
T 65400 48850 5 8 1 1 0 6 1
netname=CUP_16_T
}
N 58900 48400 65500 48400 4
{
T 65400 48450 5 8 1 1 0 6 1
netname=CUP_17_T
}
C 42300 44600 1 90 0 +5-1.sym
C 43100 49300 1 0 0 GND-1.sym
N 45200 46900 45200 47800 4
{
T 45150 47700 5 8 1 1 90 6 1
netname=ID_SDA
}
N 45600 46900 45600 47800 4
{
T 45550 47700 5 8 1 1 90 6 1
netname=ID_SCL
}
C 57500 50600 1 270 1 respack-1.sym
{
T 57600 52250 5 10 1 1 0 6 1
refdes=RP33
T 59300 50600 5 10 0 0 90 2 1
symversion=1.1
T 59500 50600 5 10 0 0 90 2 1
device=RESISTOR
T 59700 50600 5 10 0 0 90 2 1
footprint=SMD_CHIP_ARRAY4_1206
T 57600 52050 5 10 1 1 0 6 1
value=100
}
C 57500 52200 1 270 1 respack-1.sym
{
T 57600 53850 5 10 1 1 0 6 1
refdes=RP32
T 59300 52200 5 10 0 0 90 2 1
symversion=1.1
T 59500 52200 5 10 0 0 90 2 1
device=RESISTOR
T 59700 52200 5 10 0 0 90 2 1
footprint=SMD_CHIP_ARRAY4_1206
T 57600 53650 5 10 1 1 0 6 1
value=100
}
C 43500 49200 1 0 0 CONN10X2-1.sym
{
T 43800 53700 5 10 1 1 0 0 1
refdes=J31
T 43500 54000 5 10 0 0 0 0 1
symversion=1.0
T 43500 54200 5 10 0 0 0 0 1
device=CONNECTOR
T 43500 54400 5 10 0 0 0 0 1
footprint=connector(2, 10, sequence=pivot)
T 43800 49500 5 10 1 1 0 2 1
value=CONN10X2
T 43800 49300 5 10 1 1 0 2 1
comment=CONN BOARD
}
N 58900 50800 65500 50800 4
{
T 65400 50850 5 8 1 1 0 6 1
netname=D5_17
}
N 58900 50000 65500 50000 4
{
T 65400 50050 5 8 1 1 0 6 1
netname=D6_17
}
N 58900 49200 65500 49200 4
{
T 65400 49250 5 8 1 1 0 6 1
netname=D7_17
}
N 58900 51200 65500 51200 4
{
T 65400 51250 5 8 1 1 0 6 1
netname=D5_16
}
N 58900 50400 65500 50400 4
{
T 65400 50450 5 8 1 1 0 6 1
netname=D6_16
}
N 58900 49600 65500 49600 4
{
T 65400 49650 5 8 1 1 0 6 1
netname=D7_16
}
C 52600 45100 1 90 0 cap-1.sym
{
T 51800 45300 5 10 0 0 90 0 1
symversion=1.0
T 51600 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 51400 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 52150 45600 5 10 1 1 90 0 1
refdes=C42
T 52350 45600 5 10 1 1 90 0 1
value=100p
}
C 54200 45100 1 90 0 cap-1.sym
{
T 53400 45300 5 10 0 0 90 0 1
symversion=1.0
T 53200 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 53000 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 53750 45600 5 10 1 1 90 0 1
refdes=C38
T 53950 45600 5 10 1 1 90 0 1
value=100p
}
C 54600 45900 1 90 0 cap-1.sym
{
T 54150 46400 5 10 1 1 90 0 1
refdes=C37
T 54350 46400 5 10 1 1 90 0 1
value=100p
T 53800 46100 5 10 0 0 90 0 1
symversion=1.0
T 53600 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 53400 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
}
C 57500 53800 1 270 1 respack-1.sym
{
T 57600 55450 5 10 1 1 0 6 1
refdes=RP31
T 59300 53800 5 10 0 0 90 2 1
symversion=1.1
T 59500 53800 5 10 0 0 90 2 1
device=RESISTOR
T 59700 53800 5 10 0 0 90 2 1
footprint=SMD_CHIP_ARRAY4_1206
T 57600 55250 5 10 1 1 0 6 1
value=100
}
C 53000 45900 1 90 0 cap-1.sym
{
T 52200 46100 5 10 0 0 90 0 1
symversion=1.0
T 52000 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 51800 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 52550 46400 5 10 1 1 90 0 1
refdes=C41
T 52750 46400 5 10 1 1 90 0 1
value=100p
}
C 53400 45100 1 90 0 cap-1.sym
{
T 52600 45300 5 10 0 0 90 0 1
symversion=1.0
T 52400 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 52950 45600 5 10 1 1 90 0 1
refdes=C40
T 53150 45600 5 10 1 1 90 0 1
value=100p
}
C 58900 49000 1 90 0 respack-1.sym
{
T 57600 50650 5 10 1 1 0 6 1
refdes=RP34
T 57100 49000 5 10 0 0 90 0 1
symversion=1.1
T 56900 49000 5 10 0 0 90 0 1
device=RESISTOR
T 56700 49000 5 10 0 0 90 0 1
footprint=SMD_CHIP_ARRAY4_1206
T 57600 50450 5 10 1 1 0 6 1
value=100
}
C 58900 47400 1 90 0 respack-1.sym
{
T 57600 49050 5 10 1 1 0 6 1
refdes=RP35
T 57100 47400 5 10 0 0 90 0 1
symversion=1.1
T 56900 47400 5 10 0 0 90 0 1
device=RESISTOR
T 56700 47400 5 10 0 0 90 0 1
footprint=SMD_CHIP_ARRAY4_1206
T 57600 48850 5 10 1 1 0 6 1
value=100
}
C 53800 45900 1 90 0 cap-1.sym
{
T 53000 46100 5 10 0 0 90 0 1
symversion=1.0
T 52800 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 52600 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 53350 46400 5 10 1 1 90 0 1
refdes=C39
T 53550 46400 5 10 1 1 90 0 1
value=100p
}
C 49400 45100 1 90 0 cap-1.sym
{
T 48950 45600 5 10 1 1 90 0 1
refdes=C50
T 48600 45300 5 10 0 0 90 0 1
symversion=1.0
T 48400 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 48200 45300 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 49150 45600 5 10 1 1 90 0 1
value=100p
}
C 42300 43200 1 90 0 PWR_BAR-1.sym
{
T 42310 43586 5 10 0 0 90 0 1
net=VCC_OUT:1
T 42050 43400 8 10 1 1 90 3 1
value=VCC_OUT
}
C 57700 47100 1 0 0 res-1.sym
{
T 57600 47450 5 10 1 1 0 6 1
refdes=R31
T 57900 47800 5 10 0 0 0 0 1
symversion=1.1
T 57900 48000 5 10 0 0 0 0 1
device=RESISTOR
T 57900 48200 5 10 0 0 0 0 1
footprint=smd_chip(size=0603)
T 57600 47250 5 10 1 1 0 6 1
value=100
}
N 47800 47200 57700 47200 4
{
T 47900 47250 5 8 1 1 0 0 1
netname=OUT2_R
}
C 46200 45500 1 90 0 CONN5X2-1.sym
{
T 43700 45800 5 10 1 1 90 0 1
refdes=J32
T 43400 45500 5 10 0 0 90 0 1
symversion=1.0
T 43200 45500 5 10 0 0 90 0 1
device=CONNECTOR
T 43000 45500 5 10 0 0 90 0 1
footprint=connector(2, 5, sequence=pivot)
T 45900 45800 5 10 1 1 90 2 1
value=CONN5X2
T 46100 45800 5 10 1 1 90 2 1
comment=CONN BOARD
}
N 54400 46500 54400 52800 4
N 54000 45700 54000 52400 4
N 53600 46500 53600 52000 4
N 53200 45700 53200 51600 4
N 52800 46500 52800 51200 4
N 52400 45700 52400 50800 4
N 52000 46500 52000 50400 4
N 51600 45700 51600 50000 4
N 51200 46500 51200 49600 4
C 49000 45900 1 90 0 cap-1.sym
{
T 48550 46400 5 10 1 1 90 0 1
refdes=C51
T 48200 46100 5 10 0 0 90 0 1
symversion=1.0
T 48000 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 47800 46100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 48750 46400 5 10 1 1 90 0 1
value=100p
}
N 50800 49200 50800 45700 4
N 50400 46500 50400 48800 4
N 50000 45700 50000 48400 4
N 49600 46500 49600 48000 4
N 49200 45700 49200 47600 4
N 48800 46500 48800 47200 4
N 52800 45900 52800 45100 4
N 49600 45900 49600 45100 4
N 50400 45900 50400 45100 4
N 51200 45900 51200 45100 4
N 52000 45900 52000 45100 4
N 53600 45900 53600 45100 4
N 54400 45900 54400 45100 4
N 55200 45900 55200 45100 4
N 56000 45900 56000 45100 4
N 56800 45900 56800 45100 4
N 48800 45900 48800 45100 4
N 44000 47800 44000 46900 4
{
T 43950 47700 5 8 1 1 90 6 1
netname=OUT0_R
}
C 42300 44000 1 90 0 VCC-1.sym
C 44900 49300 1 0 0 GND-1.sym
N 43300 49700 43300 49800 4
N 43300 49800 43500 49800 4
N 44900 49800 45100 49800 4
N 45100 49800 45100 49700 4
N 44400 47800 44400 46900 4
{
T 44350 47700 5 8 1 1 90 6 1
netname=OUT1_R
}
N 44800 47800 44800 46900 4
{
T 44750 47700 5 8 1 1 90 6 1
netname=OUT2_R
}
C 46700 45300 1 90 0 GND-1.sym
N 45200 45500 46300 45500 4
T 42000 41400 9 18 1 0 0 0 3
I_max_+5 = 450mA − I_VCC
I_max_VCC = 100mA
I_max_VCC_OUT = either I_max_+5 or I_max_VCC
C 45900 43200 1 0 1 cap-1.sym
{
T 45400 43650 5 10 1 1 0 6 1
refdes=C73
T 45700 44000 5 10 0 0 0 6 1
symversion=1.0
T 45700 44200 5 10 0 0 0 6 1
device=CAPACITOR
T 45700 44400 5 10 0 0 0 6 1
footprint=smd_chip(size=0603)
T 45400 43450 5 10 1 1 0 6 1
value=100n
}
C 45900 44000 1 0 1 cap-1.sym
{
T 45400 44450 5 10 1 1 0 6 1
refdes=C72
T 45700 44800 5 10 0 0 0 6 1
symversion=1.0
T 45700 45000 5 10 0 0 0 6 1
device=CAPACITOR
T 45700 45200 5 10 0 0 0 6 1
footprint=smd_chip(size=0603)
T 45400 44250 5 10 1 1 0 6 1
value=100n
}
C 45900 44600 1 0 1 cap-1.sym
{
T 45400 45050 5 10 1 1 0 6 1
refdes=C71
T 45700 45400 5 10 0 0 0 6 1
symversion=1.0
T 45700 45600 5 10 0 0 0 6 1
device=CAPACITOR
T 45700 45800 5 10 0 0 0 6 1
footprint=smd_chip(size=0603)
T 45400 44850 5 10 1 1 0 6 1
value=100n
}
N 45900 44800 46100 44800 4
N 46100 43400 46100 45500 4
N 43800 44800 45300 44800 4
N 44800 44800 44800 45500 4
N 43800 44200 45300 44200 4
N 44400 44200 44400 45500 4
N 43800 43400 45300 43400 4
N 44000 43400 44000 45500 4
N 45900 43400 46100 43400 4
N 45900 44200 46100 44200 4
C 59200 55700 1 0 0 BAT54C-1.sym
{
T 59800 56850 5 10 1 1 0 0 1
refdes=D31
T 59200 57200 5 10 0 0 0 0 1
symversion=1.0
T 59200 57400 5 10 0 0 0 0 1
device=DIODE
T 59200 57600 5 10 0 0 0 0 1
footprint=SOT23
T 59800 56650 5 10 1 1 0 0 1
value=BAT54C
}
C 60100 55700 1 0 0 BAT54C-1.sym
{
T 60700 56850 5 10 1 1 0 0 1
refdes=D32
T 60100 57200 5 10 0 0 0 0 1
symversion=1.0
T 60100 57400 5 10 0 0 0 0 1
device=DIODE
T 60100 57600 5 10 0 0 0 0 1
footprint=SOT23
T 60700 56650 5 10 1 1 0 0 1
value=BAT54C
}
C 61000 55700 1 0 0 BAT54C-1.sym
{
T 61600 56850 5 10 1 1 0 0 1
refdes=D33
T 61000 57200 5 10 0 0 0 0 1
symversion=1.0
T 61000 57400 5 10 0 0 0 0 1
device=DIODE
T 61000 57600 5 10 0 0 0 0 1
footprint=SOT23
T 61600 56650 5 10 1 1 0 0 1
value=BAT54C
}
C 61900 55700 1 0 0 BAT54C-1.sym
{
T 62500 56850 5 10 1 1 0 0 1
refdes=D34
T 61900 57200 5 10 0 0 0 0 1
symversion=1.0
T 61900 57400 5 10 0 0 0 0 1
device=DIODE
T 61900 57600 5 10 0 0 0 0 1
footprint=SOT23
T 62500 56650 5 10 1 1 0 0 1
value=BAT54C
}
C 62800 55700 1 0 0 BAT54C-1.sym
{
T 63400 56850 5 10 1 1 0 0 1
refdes=D35
T 62800 57200 5 10 0 0 0 0 1
symversion=1.0
T 62800 57400 5 10 0 0 0 0 1
device=DIODE
T 62800 57600 5 10 0 0 0 0 1
footprint=SOT23
T 63400 56650 5 10 1 1 0 0 1
value=BAT54C
}
C 60200 46700 1 180 0 BAT54C-1.sym
{
T 59600 45750 5 10 1 1 180 0 1
refdes=D36
T 60200 45200 5 10 0 0 180 0 1
symversion=1.0
T 60200 45000 5 10 0 0 180 0 1
device=DIODE
T 60200 44800 5 10 0 0 180 0 1
footprint=SOT23
T 59600 45550 5 10 1 1 180 0 1
value=BAT54C
}
C 61100 46700 1 180 0 BAT54C-1.sym
{
T 60500 45750 5 10 1 1 180 0 1
refdes=D37
T 61100 45200 5 10 0 0 180 0 1
symversion=1.0
T 61100 45000 5 10 0 0 180 0 1
device=DIODE
T 61100 44800 5 10 0 0 180 0 1
footprint=SOT23
T 60500 45550 5 10 1 1 180 0 1
value=BAT54C
}
C 62000 46700 1 180 0 BAT54C-1.sym
{
T 61400 45750 5 10 1 1 180 0 1
refdes=D38
T 62000 45200 5 10 0 0 180 0 1
symversion=1.0
T 62000 45000 5 10 0 0 180 0 1
device=DIODE
T 62000 44800 5 10 0 0 180 0 1
footprint=SOT23
T 61400 45550 5 10 1 1 180 0 1
value=BAT54C
}
C 62900 46700 1 180 0 BAT54C-1.sym
{
T 62300 45750 5 10 1 1 180 0 1
refdes=D39
T 62900 45200 5 10 0 0 180 0 1
symversion=1.0
T 62900 45000 5 10 0 0 180 0 1
device=DIODE
T 62900 44800 5 10 0 0 180 0 1
footprint=SOT23
T 62300 45550 5 10 1 1 180 0 1
value=BAT54C
}
C 63800 46700 1 180 0 BAT54C-1.sym
{
T 63200 45750 5 10 1 1 180 0 1
refdes=D40
T 63800 45200 5 10 0 0 180 0 1
symversion=1.0
T 63800 45000 5 10 0 0 180 0 1
device=DIODE
T 63800 44800 5 10 0 0 180 0 1
footprint=SOT23
T 63200 45550 5 10 1 1 180 0 1
value=BAT54C
}
N 59500 55700 59500 55200 4
N 59900 55700 59900 54800 4
N 60400 55700 60400 54400 4
N 60800 55700 60800 54000 4
N 61300 55700 61300 53600 4
N 61700 55700 61700 53200 4
N 62200 55700 62200 52800 4
N 62600 55700 62600 52400 4
N 63100 55700 63100 52000 4
N 63500 55700 63500 51600 4
N 59500 46700 59500 51200 4
N 59900 46700 59900 50800 4
N 60400 46700 60400 50400 4
N 60800 46700 60800 50000 4
N 61300 46700 61300 49600 4
N 61700 46700 61700 49200 4
N 62200 46700 62200 48800 4
N 62600 46700 62600 48400 4
N 63100 46700 63100 48000 4
N 63500 46700 63500 47600 4
C 64700 46700 1 180 0 BAT54C-1.sym
{
T 64100 45750 5 10 1 1 180 0 1
refdes=D41
T 64700 45200 5 10 0 0 180 0 1
symversion=1.0
T 64700 45000 5 10 0 0 180 0 1
device=DIODE
T 64700 44800 5 10 0 0 180 0 1
footprint=SOT23
T 64100 45550 5 10 1 1 180 0 1
value=BAT54C
}
N 64000 46700 64000 47200 4
C 43000 44000 1 0 0 MBR0520L-1.sym
{
T 43200 44450 5 10 1 1 0 6 1
refdes=D72
T 43000 45000 5 10 0 0 0 0 1
symversion=1.0
T 43000 45200 5 10 0 0 0 0 1
device=DIODE
T 43000 45400 5 10 0 0 0 0 1
footprint=SOD123
T 43200 44250 5 10 1 1 0 6 1
value=MBR0520L
}
N 42300 44200 43000 44200 4
C 43000 44600 1 0 0 MBR0520L-1.sym
{
T 43200 45050 5 10 1 1 0 6 1
refdes=D71
T 43000 45600 5 10 0 0 0 0 1
symversion=1.0
T 43000 45800 5 10 0 0 0 0 1
device=DIODE
T 43000 46000 5 10 0 0 0 0 1
footprint=SOD123
T 43200 44850 5 10 1 1 0 6 1
value=MBR0520L
}
N 42300 44800 43000 44800 4
C 43000 43200 1 0 0 MBR0520L-1.sym
{
T 43200 43650 5 10 1 1 0 6 1
refdes=D73
T 43000 44200 5 10 0 0 0 0 1
symversion=1.0
T 43000 44400 5 10 0 0 0 0 1
device=DIODE
T 43000 44600 5 10 0 0 0 0 1
footprint=SOD123
T 43200 43450 5 10 1 1 0 6 1
value=MBR0520L
}
N 42300 43400 43000 43400 4
C 61700 45200 1 180 0 +5-1.sym
N 59700 45600 59700 45200 4
N 59700 45200 64200 45200 4
N 64200 45200 64200 45600 4
N 61500 45600 61500 45200 4
N 60600 45600 60600 45200 4
N 62400 45600 62400 45200 4
N 63300 45600 63300 45200 4
C 61300 57200 1 0 0 +5-1.sym
N 59700 57200 59700 56800 4
N 59700 57200 63300 57200 4
N 63300 57200 63300 56800 4
N 61500 56800 61500 57200 4
N 60600 56800 60600 57200 4
N 62400 56800 62400 57200 4
N 47800 47600 57500 47600 4
{
T 47900 47650 5 8 1 1 0 0 1
netname=OUT1_R
}
N 47800 48000 57500 48000 4
{
T 47900 48050 5 8 1 1 0 0 1
netname=OUT0_R
}
N 47800 48400 57500 48400 4
{
T 47900 48450 5 8 1 1 0 0 1
netname=CUP_17_R
}
N 47800 48800 57500 48800 4
{
T 47900 48850 5 8 1 1 0 0 1
netname=CUP_16_R
}
N 47800 49200 57500 49200 4
{
T 47900 49250 5 8 1 1 0 0 1
netname=D7_17_R
}
N 47800 49600 57500 49600 4
{
T 47900 49650 5 8 1 1 0 0 1
netname=D7_16_R
}
N 47800 50000 57500 50000 4
{
T 47900 50050 5 8 1 1 0 0 1
netname=D6_17_R
}
N 47800 50400 57500 50400 4
{
T 47900 50450 5 8 1 1 0 0 1
netname=D6_16_R
}
N 47800 50800 57500 50800 4
{
T 47900 50850 5 8 1 1 0 0 1
netname=D5_17_R
}
N 47800 51200 57500 51200 4
{
T 47900 51250 5 8 1 1 0 0 1
netname=D5_16_R
}
N 47800 51600 57500 51600 4
{
T 47900 51650 5 8 1 1 0 0 1
netname=D4_17_R
}
N 47800 52000 57500 52000 4
{
T 47900 52050 5 8 1 1 0 0 1
netname=D4_16_R
}
N 47800 52400 57500 52400 4
{
T 47900 52450 5 8 1 1 0 0 1
netname=D3_17_R
}
N 47800 52800 57500 52800 4
{
T 47900 52850 5 8 1 1 0 0 1
netname=D3_16_R
}
N 47800 53200 57500 53200 4
{
T 47900 53250 5 8 1 1 0 0 1
netname=D2_17_R
}
N 47800 53600 57500 53600 4
{
T 47900 53650 5 8 1 1 0 0 1
netname=D2_16_R
}
N 47800 54000 57500 54000 4
{
T 47900 54050 5 8 1 1 0 0 1
netname=D1_17_R
}
N 47800 54400 57500 54400 4
{
T 47900 54450 5 8 1 1 0 0 1
netname=D1_16_R
}
N 47800 54800 57500 54800 4
{
T 47900 54850 5 8 1 1 0 0 1
netname=D0_17_R
}
N 47800 55200 57500 55200 4
{
T 47900 55250 5 8 1 1 0 0 1
netname=D0_16_R
}
N 45900 50200 44900 50200 4
{
T 45800 50250 5 8 1 1 0 6 1
netname=CUP_17_R
}
N 42500 50200 43500 50200 4
{
T 42600 50250 5 8 1 1 0 0 1
netname=CUP_16_R
}
N 45900 50600 44900 50600 4
{
T 45800 50650 5 8 1 1 0 6 1
netname=D7_17_R
}
N 42500 50600 43500 50600 4
{
T 42600 50650 5 8 1 1 0 0 1
netname=D7_16_R
}
N 45900 51000 44900 51000 4
{
T 45800 51050 5 8 1 1 0 6 1
netname=D6_17_R
}
N 42500 51000 43500 51000 4
{
T 42600 51050 5 8 1 1 0 0 1
netname=D6_16_R
}
N 45900 51400 44900 51400 4
{
T 45800 51450 5 8 1 1 0 6 1
netname=D5_17_R
}
N 42500 51400 43500 51400 4
{
T 42600 51450 5 8 1 1 0 0 1
netname=D5_16_R
}
N 45900 51800 44900 51800 4
{
T 45800 51850 5 8 1 1 0 6 1
netname=D4_17_R
}
N 42500 51800 43500 51800 4
{
T 42600 51850 5 8 1 1 0 0 1
netname=D4_16_R
}
N 45900 52200 44900 52200 4
{
T 45800 52250 5 8 1 1 0 6 1
netname=D3_17_R
}
N 42500 52200 43500 52200 4
{
T 42600 52250 5 8 1 1 0 0 1
netname=D3_16_R
}
N 45900 52600 44900 52600 4
{
T 45800 52650 5 8 1 1 0 6 1
netname=D2_17_R
}
N 42500 52600 43500 52600 4
{
T 42600 52650 5 8 1 1 0 0 1
netname=D2_16_R
}
N 45900 53000 44900 53000 4
{
T 45800 53050 5 8 1 1 0 6 1
netname=D1_17_R
}
N 42500 53000 43500 53000 4
{
T 42600 53050 5 8 1 1 0 0 1
netname=D1_16_R
}
N 45900 53400 44900 53400 4
{
T 45800 53450 5 8 1 1 0 6 1
netname=D0_17_R
}
N 42500 53400 43500 53400 4
{
T 42600 53450 5 8 1 1 0 0 1
netname=D0_16_R
}
