{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616857957636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616857957636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 17:12:37 2021 " "Processing started: Sat Mar 27 17:12:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616857957636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616857957636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_third_lab -c my_third_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_third_lab -c my_third_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616857957637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616857957940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab2_new/adder_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab2_new/adder_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_NEW " "Found entity 1: ADDER_NEW" {  } { { "../lab2_new/ADDER_NEW.bdf" "" { Schematic "D:/ALTERA/lab2_new/ADDER_NEW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab2_new/accumulatorfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab2_new/accumulatorfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AccumulatorFINAL " "Found entity 1: AccumulatorFINAL" {  } { { "../lab2_new/AccumulatorFINAL.bdf" "" { Schematic "D:/ALTERA/lab2_new/AccumulatorFINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8_8_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8_8_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_8_8_NEW " "Found entity 1: ADDER_8_8_NEW" {  } { { "ADDER_8_8_NEW.bdf" "" { Schematic "D:/ALTERA/lab3/ADDER_8_8_NEW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.bdf" "" { Schematic "D:/ALTERA/lab3/mux_4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_register " "Found entity 1: my_register" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulatorlcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accumulatorlcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AccumulatorLCD " "Found entity 1: AccumulatorLCD" {  } { { "AccumulatorLCD.bdf" "" { Schematic "D:/ALTERA/lab3/AccumulatorLCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci " "Found entity 1: Fibonacci" {  } { { "Fibonacci.bdf" "" { Schematic "D:/ALTERA/lab3/Fibonacci.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "D:/ALTERA/lab3/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857957997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857957997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux_2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_mux_2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux_2_1 " "Found entity 1: my_mux_2_1" {  } { { "my_mux_2_1.bdf" "" { Schematic "D:/ALTERA/lab3/my_mux_2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857958000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857958000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonaccilcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fibonaccilcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FibonacciLCD " "Found entity 1: FibonacciLCD" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857958002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857958002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FibonacciLCD " "Elaborating entity \"FibonacciLCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616857958053 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX10\[3..0\] HEX1 " "Bus \"HEX10\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958068 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX11\[3..0\] HEX1 " "Bus \"HEX11\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958068 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX12\[3..0\] HEX1 " "Bus \"HEX12\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX13\[3..0\] HEX1 " "Bus \"HEX13\[3..0\]\" found using same base name as \"HEX1\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX20\[3..0\] HEX2 " "Bus \"HEX20\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX21\[3..0\] HEX2 " "Bus \"HEX21\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX22\[3..0\] HEX2 " "Bus \"HEX22\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX23\[3..0\] HEX2 " "Bus \"HEX23\[3..0\]\" found using same base name as \"HEX2\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958069 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX30\[3..0\] HEX3 " "Bus \"HEX30\[3..0\]\" found using same base name as \"HEX3\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958070 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "HEX31\[3..0\] HEX3 " "Bus \"HEX31\[3..0\]\" found using same base name as \"HEX3\", which might lead to a name conflict." {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } { 8 800 1056 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1616857958070 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX1 " "Converted elements in bus name \"HEX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX1\[3..0\] HEX13..0 " "Converted element name(s) from \"HEX1\[3..0\]\" to \"HEX13..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958070 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958070 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX10 " "Converted elements in bus name \"HEX10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX10\[3..0\] HEX103..0 " "Converted element name(s) from \"HEX10\[3..0\]\" to \"HEX103..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958070 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958070 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX11 " "Converted elements in bus name \"HEX11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX11\[3..0\] HEX113..0 " "Converted element name(s) from \"HEX11\[3..0\]\" to \"HEX113..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958070 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958070 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX12 " "Converted elements in bus name \"HEX12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX12\[3..0\] HEX123..0 " "Converted element name(s) from \"HEX12\[3..0\]\" to \"HEX123..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958071 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958071 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX13 " "Converted elements in bus name \"HEX13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX13\[3..0\] HEX133..0 " "Converted element name(s) from \"HEX13\[3..0\]\" to \"HEX133..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958071 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958071 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX2 " "Converted elements in bus name \"HEX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX2\[3..0\] HEX23..0 " "Converted element name(s) from \"HEX2\[3..0\]\" to \"HEX23..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958071 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958071 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX20 " "Converted elements in bus name \"HEX20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX20\[3..0\] HEX203..0 " "Converted element name(s) from \"HEX20\[3..0\]\" to \"HEX203..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958071 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958071 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX21 " "Converted elements in bus name \"HEX21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX21\[3..0\] HEX213..0 " "Converted element name(s) from \"HEX21\[3..0\]\" to \"HEX213..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958071 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958071 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX22 " "Converted elements in bus name \"HEX22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX22\[3..0\] HEX223..0 " "Converted element name(s) from \"HEX22\[3..0\]\" to \"HEX223..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958072 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX23 " "Converted elements in bus name \"HEX23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX23\[3..0\] HEX233..0 " "Converted element name(s) from \"HEX23\[3..0\]\" to \"HEX233..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958072 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX3 " "Converted elements in bus name \"HEX3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX3\[3..0\] HEX33..0 " "Converted element name(s) from \"HEX3\[3..0\]\" to \"HEX33..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958072 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX30 " "Converted elements in bus name \"HEX30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX30\[3..0\] HEX303..0 " "Converted element name(s) from \"HEX30\[3..0\]\" to \"HEX303..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958072 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX31 " "Converted elements in bus name \"HEX31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX31\[3..0\] HEX313..0 " "Converted element name(s) from \"HEX31\[3..0\]\" to \"HEX313..0\"" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958072 ""}  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1616857958072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/corelibrary/newlcd.bdf 1 1 " "Using design file /altera/corelibrary/newlcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NewLCD " "Found entity 1: NewLCD" {  } { { "newlcd.bdf" "" { Schematic "d:/altera/corelibrary/newlcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857958132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616857958132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewLCD NewLCD:inst1 " "Elaborating entity \"NewLCD\" for hierarchy \"NewLCD:inst1\"" {  } { { "FibonacciLCD.bdf" "inst1" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 8 800 1056 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857958133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_rom0 inst1 " "Block or symbol \"lpm_rom0\" of instance \"inst1\" overlaps another block or symbol" {  } { { "newlcd.bdf" "" { Schematic "d:/altera/corelibrary/newlcd.bdf" { { 72 840 1000 152 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1616857958175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/corelibrary/lcd_display.vhd 2 1 " "Using design file /altera/corelibrary/lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "lcd_display.vhd" "" { Text "d:/altera/corelibrary/lcd_display.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857959853 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd_display.vhd" "" { Text "d:/altera/corelibrary/lcd_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857959853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616857959853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display NewLCD:inst1\|LCD_Display:inst " "Elaborating entity \"LCD_Display\" for hierarchy \"NewLCD:inst1\|LCD_Display:inst\"" {  } { { "newlcd.bdf" "inst" { Schematic "d:/altera/corelibrary/newlcd.bdf" { { -8 336 568 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857959864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/corelibrary/lpm_rom0.vhd 2 1 " "Using design file /altera/corelibrary/lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "d:/altera/corelibrary/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857959943 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "d:/altera/corelibrary/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857959943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616857959943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 NewLCD:inst1\|lpm_rom0:inst1 " "Elaborating entity \"lpm_rom0\" for hierarchy \"NewLCD:inst1\|lpm_rom0:inst1\"" {  } { { "newlcd.bdf" "inst1" { Schematic "d:/altera/corelibrary/newlcd.bdf" { { 72 840 1000 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857959948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "d:/altera/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "d:/altera/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616857960403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Rom.hex " "Parameter \"init_file\" = \"Rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960438 ""}  } { { "lpm_rom0.vhd" "" { Text "d:/altera/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1616857960438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7f71 " "Found entity 1: altsyncram_7f71" {  } { { "db/altsyncram_7f71.tdf" "" { Text "D:/ALTERA/lab3/db/altsyncram_7f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616857960706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616857960706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7f71 NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated " "Elaborating entity \"altsyncram_7f71\" for hierarchy \"NewLCD:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fibonacci Fibonacci:inst " "Elaborating entity \"Fibonacci\" for hierarchy \"Fibonacci:inst\"" {  } { { "FibonacciLCD.bdf" "inst" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 136 552 720 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_register Fibonacci:inst\|my_register:A " "Elaborating entity \"my_register\" for hierarchy \"Fibonacci:inst\|my_register:A\"" {  } { { "Fibonacci.bdf" "A" { Schematic "D:/ALTERA/lab3/Fibonacci.bdf" { { -32 0 192 224 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux_2_1 Fibonacci:inst\|my_register:A\|my_mux_2_1:inst " "Elaborating entity \"my_mux_2_1\" for hierarchy \"Fibonacci:inst\|my_register:A\|my_mux_2_1:inst\"" {  } { { "my_register.bdf" "inst" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 184 184 280 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_8_8_NEW Fibonacci:inst\|ADDER_8_8_NEW:inst1 " "Elaborating entity \"ADDER_8_8_NEW\" for hierarchy \"Fibonacci:inst\|ADDER_8_8_NEW:inst1\"" {  } { { "Fibonacci.bdf" "inst1" { Schematic "D:/ALTERA/lab3/Fibonacci.bdf" { { -192 640 776 -96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Fibonacci:inst\|ADDER_8_8_NEW:inst1\|FA:inst23 " "Elaborating entity \"FA\" for hierarchy \"Fibonacci:inst\|ADDER_8_8_NEW:inst1\|FA:inst23\"" {  } { { "ADDER_8_8_NEW.bdf" "inst23" { Schematic "D:/ALTERA/lab3/ADDER_8_8_NEW.bdf" { { 168 1304 1400 264 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616857960769 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_display.vhd" "" { Text "d:/altera/corelibrary/lcd_display.vhd" 44 -1 0 } } { "lcd_display.vhd" "" { Text "d:/altera/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1616857961699 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1616857961699 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_2 Fibonacci:inst\|my_register:B\|my_dff_2~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_2\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_2~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 408 488 96 "my_dff_2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_5 Fibonacci:inst\|my_register:B\|my_dff_5~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_5\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_5~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 1136 1216 96 "my_dff_5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_5 Fibonacci:inst\|my_register:A\|my_dff_5~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_5\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_5~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 1136 1216 96 "my_dff_5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_2 Fibonacci:inst\|my_register:A\|my_dff_2~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_2\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_2~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 408 488 96 "my_dff_2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_1 Fibonacci:inst\|my_register:B\|my_dff_1~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_1\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_1~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 608 688 96 "my_dff_1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_6 Fibonacci:inst\|my_register:B\|my_dff_6~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_6\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_6~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 1280 1360 96 "my_dff_6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_6 Fibonacci:inst\|my_register:A\|my_dff_6~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_6\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_6~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 1280 1360 96 "my_dff_6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_1 Fibonacci:inst\|my_register:A\|my_dff_1~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_1\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_1~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 608 688 96 "my_dff_1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_3 Fibonacci:inst\|my_register:B\|my_dff_3~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_3\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_3~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 192 272 96 "my_dff_3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_4 Fibonacci:inst\|my_register:B\|my_dff_4~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_4\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_4~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 984 1064 96 "my_dff_4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_4 Fibonacci:inst\|my_register:A\|my_dff_4~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_4\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_4~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 984 1064 96 "my_dff_4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_3 Fibonacci:inst\|my_register:A\|my_dff_3~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_3\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_3~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 192 272 96 "my_dff_3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_0 Fibonacci:inst\|my_register:B\|my_dff_0~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_0\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_0~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 816 896 96 "my_dff_0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:B\|my_dff_7 Fibonacci:inst\|my_register:B\|my_dff_7~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:B\|my_dff_7\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:B\|my_dff_7~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 1424 1504 96 "my_dff_7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:B|my_dff_7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_7 Fibonacci:inst\|my_register:A\|my_dff_7~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_7\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_7~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 1424 1504 96 "my_dff_7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Fibonacci:inst\|my_register:A\|my_dff_0 Fibonacci:inst\|my_register:A\|my_dff_0~_emulated Fibonacci:inst\|my_register:B\|my_dff_2~1 " "Register \"Fibonacci:inst\|my_register:A\|my_dff_0\" is converted into an equivalent circuit using register \"Fibonacci:inst\|my_register:A\|my_dff_0~_emulated\" and latch \"Fibonacci:inst\|my_register:B\|my_dff_2~1\"" {  } { { "my_register.bdf" "" { Schematic "D:/ALTERA/lab3/my_register.bdf" { { 32 816 896 96 "my_dff_0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1616857961700 "|FibonacciLCD|Fibonacci:inst|my_register:A|my_dff_0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1616857961700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ONOFF VCC " "Pin \"LCD_ONOFF\" is stuck at VCC" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 80 1088 1264 96 "LCD_ONOFF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616857961780 "|FibonacciLCD|LCD_ONOFF"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BNONOFF VCC " "Pin \"LCD_BNONOFF\" is stuck at VCC" {  } { { "FibonacciLCD.bdf" "" { Schematic "D:/ALTERA/lab3/FibonacciLCD.bdf" { { 96 1088 1266 112 "LCD_BNONOFF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616857961780 "|FibonacciLCD|LCD_BNONOFF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1616857961780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616857962308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616857962308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616857962432 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616857962432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616857962432 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1616857962432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616857962432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616857962497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 17:12:42 2021 " "Processing ended: Sat Mar 27 17:12:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616857962497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616857962497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616857962497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616857962497 ""}
