-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denom_row_ce0 : OUT STD_LOGIC;
    denom_row_we0 : OUT STD_LOGIC;
    denom_row_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv25_10000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln43_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln45_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_626 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln43_fu_336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln43_reg_631 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln45_fu_368_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln45_reg_641 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_645 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln45_1_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_1_reg_650 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_row_addr_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln47_1_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln43_fu_340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_114 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln49_1_fu_517_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_118 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln45_fu_400_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_122 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln43_2_fu_328_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_126 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln43_1_fu_296_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (14 downto 0);
    signal A_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local : STD_LOGIC;
    signal denom_row_we0_local : STD_LOGIC;
    signal select_ln51_1_fu_581_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_row_ce0_local : STD_LOGIC;
    signal add_ln43_fu_308_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln43_fu_320_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_345_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln47_fu_353_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln47_fu_357_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_47_fu_437_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln43_1_fu_430_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln49_1_fu_459_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln49_fu_463_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln49_1_fu_459_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln49_fu_455_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln49_1_fu_469_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln49_fu_463_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_475_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln49_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_1_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_fu_509_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln51_fu_525_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln51_fu_529_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_86_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln51_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln51_1_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_fu_573_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln51_fu_543_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_fu_114 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_fu_114 <= select_ln49_1_fu_517_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln43_fu_290_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_122 <= select_ln43_2_fu_328_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_122 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln43_fu_290_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_126 <= add_ln43_1_fu_296_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_126 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln43_fu_290_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_118 <= add_ln45_fu_400_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_118 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                denom_row_addr_reg_654 <= zext_ln43_fu_340_p1(8 - 1 downto 0);
                icmp_ln45_1_reg_650 <= icmp_ln45_1_fu_406_p2;
                icmp_ln45_reg_626 <= icmp_ln45_fu_314_p2;
                lshr_ln_reg_645 <= select_ln43_fu_320_p3(5 downto 3);
                trunc_ln43_reg_631 <= trunc_ln43_fu_336_p1;
                trunc_ln45_reg_641 <= trunc_ln45_fu_368_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_address0 <= zext_ln47_1_fu_363_p1(14 - 1 downto 0);
    A_ce0 <= A_ce0_local;

    A_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_ce0_local <= ap_const_logic_1;
        else 
            A_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln43_1_fu_296_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv15_1));
    add_ln43_fu_308_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln45_fu_400_p2 <= std_logic_vector(unsigned(select_ln43_fu_320_p3) + unsigned(ap_const_lv7_1));
    add_ln47_fu_357_p2 <= std_logic_vector(unsigned(tmp_s_fu_345_p3) + unsigned(zext_ln47_fu_353_p1));
    add_ln49_1_fu_469_p2 <= std_logic_vector(signed(sext_ln49_1_fu_459_p1) + signed(sext_ln49_fu_455_p1));
    add_ln49_fu_463_p0 <= A_q0;
    add_ln49_fu_463_p2 <= std_logic_vector(signed(add_ln49_fu_463_p0) + signed(select_ln43_1_fu_430_p3));
    add_ln51_fu_529_p2 <= std_logic_vector(signed(sext_ln51_fu_525_p1) + signed(ap_const_lv25_10000));
    and_ln49_fu_497_p2 <= (xor_ln49_fu_491_p2 and tmp_85_fu_483_p3);
    and_ln51_fu_561_p2 <= (xor_ln51_fu_555_p2 and tmp_87_fu_547_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln43_fu_290_p2)
    begin
        if (((icmp_ln43_fu_290_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_122)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_122;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_126;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_118;
        end if; 
    end process;

    denom_row_address0 <= denom_row_addr_reg_654;
    denom_row_ce0 <= denom_row_ce0_local;

    denom_row_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denom_row_ce0_local <= ap_const_logic_1;
        else 
            denom_row_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denom_row_d0 <= select_ln51_1_fu_581_p3;
    denom_row_we0 <= denom_row_we0_local;

    denom_row_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln45_1_reg_650)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln45_1_reg_650 = ap_const_lv1_1))) then 
            denom_row_we0_local <= ap_const_logic_1;
        else 
            denom_row_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln43_fu_290_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv15_4000) else "0";
    icmp_ln45_1_fu_406_p2 <= "1" when (add_ln45_fu_400_p2 = ap_const_lv7_40) else "0";
    icmp_ln45_fu_314_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv7_40) else "0";
    select_ln43_1_fu_430_p3 <= 
        ap_const_lv24_0 when (icmp_ln45_reg_626(0) = '1') else 
        empty_fu_114;
    select_ln43_2_fu_328_p3 <= 
        add_ln43_fu_308_p2 when (icmp_ln45_fu_314_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln43_fu_320_p3 <= 
        ap_const_lv7_0 when (icmp_ln45_fu_314_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln49_1_fu_517_p3 <= 
        select_ln49_fu_509_p3 when (xor_ln49_1_fu_503_p2(0) = '1') else 
        add_ln49_fu_463_p2;
    select_ln49_fu_509_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln49_fu_497_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln51_1_fu_581_p3 <= 
        select_ln51_fu_573_p3 when (xor_ln51_1_fu_567_p2(0) = '1') else 
        trunc_ln51_fu_543_p1;
    select_ln51_fu_573_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln51_fu_561_p2(0) = '1') else 
        ap_const_lv24_800000;
    sext_ln49_1_fu_459_p0 <= A_q0;
        sext_ln49_1_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln49_1_fu_459_p0),25));

        sext_ln49_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln43_1_fu_430_p3),25));

        sext_ln51_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln49_1_fu_517_p3),25));

    tmp_47_fu_437_p3 <= (trunc_ln43_reg_631 & lshr_ln_reg_645);
    tmp_85_fu_483_p3 <= add_ln49_fu_463_p2(23 downto 23);
    tmp_86_fu_535_p3 <= add_ln51_fu_529_p2(24 downto 24);
    tmp_87_fu_547_p3 <= add_ln51_fu_529_p2(23 downto 23);
    tmp_fu_475_p3 <= add_ln49_1_fu_469_p2(24 downto 24);
    tmp_s_fu_345_p3 <= (trunc_ln43_fu_336_p1 & ap_const_lv6_0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_6))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_5))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_4))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_3))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_2))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 <= zext_ln48_fu_443_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0 <= A_q0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln45_reg_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln45_reg_641 = ap_const_lv3_7))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln43_fu_336_p1 <= select_ln43_2_fu_328_p3(8 - 1 downto 0);
    trunc_ln45_fu_368_p1 <= select_ln43_fu_320_p3(3 - 1 downto 0);
    trunc_ln51_fu_543_p1 <= add_ln51_fu_529_p2(24 - 1 downto 0);
    xor_ln49_1_fu_503_p2 <= (tmp_fu_475_p3 xor tmp_85_fu_483_p3);
    xor_ln49_fu_491_p2 <= (tmp_fu_475_p3 xor ap_const_lv1_1);
    xor_ln51_1_fu_567_p2 <= (tmp_87_fu_547_p3 xor tmp_86_fu_535_p3);
    xor_ln51_fu_555_p2 <= (tmp_86_fu_535_p3 xor ap_const_lv1_1);
    zext_ln43_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_2_fu_328_p3),64));
    zext_ln47_1_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_fu_357_p2),64));
    zext_ln47_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln43_fu_320_p3),14));
    zext_ln48_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_437_p3),64));
end behav;
