
sensor_integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000694c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08006b50  08006b50  00007b50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f04  08006f04  000081d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f04  08006f04  00007f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f0c  08006f0c  000081d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f0c  08006f0c  00007f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f10  08006f10  00007f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08006f14  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001d8  080070ec  000081d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  080070ec  00008494  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000081d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b2b3  00000000  00000000  00008206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cd8  00000000  00000000  000134b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  00015198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000069f  00000000  00000000  00015a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027bff  00000000  00000000  000160ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba1f  00000000  00000000  0003dcee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f34ea  00000000  00000000  0004970d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013cbf7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003190  00000000  00000000  0013cc3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0013fdcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08006b34 	.word	0x08006b34

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08006b34 	.word	0x08006b34

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fc4b 	bl	8000eba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f812 	bl	800064c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f8e0 	bl	80007ec <MX_GPIO_Init>
  MX_UART4_Init();
 800062c:	f000 f87e 	bl	800072c <MX_UART4_Init>
  MX_USART3_UART_Init();
 8000630:	f000 f8ac 	bl	800078c <MX_USART3_UART_Init>
  //HAL_TIM_Base_Start_IT(&htim3);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart4, (uint8_t*)rx_buf, 4);
 8000634:	2204      	movs	r2, #4
 8000636:	4903      	ldr	r1, [pc, #12]	@ (8000644 <main+0x28>)
 8000638:	4803      	ldr	r0, [pc, #12]	@ (8000648 <main+0x2c>)
 800063a:	f002 fa26 	bl	8002a8a <HAL_UART_Receive_IT>
  while (1)
 800063e:	bf00      	nop
 8000640:	e7fd      	b.n	800063e <main+0x22>
 8000642:	bf00      	nop
 8000644:	20000000 	.word	0x20000000
 8000648:	200001f4 	.word	0x200001f4

0800064c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b094      	sub	sp, #80	@ 0x50
 8000650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000652:	f107 031c 	add.w	r3, r7, #28
 8000656:	2234      	movs	r2, #52	@ 0x34
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f004 fa0d 	bl	8004a7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000660:	f107 0308 	add.w	r3, r7, #8
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000670:	4b2c      	ldr	r3, [pc, #176]	@ (8000724 <SystemClock_Config+0xd8>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	4a2b      	ldr	r2, [pc, #172]	@ (8000724 <SystemClock_Config+0xd8>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	@ 0x40
 800067c:	4b29      	ldr	r3, [pc, #164]	@ (8000724 <SystemClock_Config+0xd8>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000688:	4b27      	ldr	r3, [pc, #156]	@ (8000728 <SystemClock_Config+0xdc>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000690:	4a25      	ldr	r2, [pc, #148]	@ (8000728 <SystemClock_Config+0xdc>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b23      	ldr	r3, [pc, #140]	@ (8000728 <SystemClock_Config+0xdc>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b8:	2310      	movs	r3, #16
 80006ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 80006bc:	23c0      	movs	r3, #192	@ 0xc0
 80006be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006c4:	2302      	movs	r3, #2
 80006c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	4618      	mov	r0, r3
 80006d2:	f001 f809 	bl	80016e8 <HAL_RCC_OscConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006dc:	f000 f9dc 	bl	8000a98 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006e0:	f000 ffb2 	bl	8001648 <HAL_PWREx_EnableOverDrive>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80006ea:	f000 f9d5 	bl	8000a98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ee:	230f      	movs	r3, #15
 80006f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	2302      	movs	r3, #2
 80006f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000704:	f107 0308 	add.w	r3, r7, #8
 8000708:	2103      	movs	r1, #3
 800070a:	4618      	mov	r0, r3
 800070c:	f001 fa9a 	bl	8001c44 <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000716:	f000 f9bf 	bl	8000a98 <Error_Handler>
  }
}
 800071a:	bf00      	nop
 800071c:	3750      	adds	r7, #80	@ 0x50
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000

0800072c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000730:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <MX_UART4_Init+0x58>)
 8000732:	4a15      	ldr	r2, [pc, #84]	@ (8000788 <MX_UART4_Init+0x5c>)
 8000734:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <MX_UART4_Init+0x58>)
 8000738:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800073c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_UART4_Init+0x58>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <MX_UART4_Init+0x58>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_UART4_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_UART4_Init+0x58>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_UART4_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_UART4_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <MX_UART4_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_UART4_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_UART4_Init+0x58>)
 8000770:	f002 f8b4 	bl	80028dc <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800077a:	f000 f98d 	bl	8000a98 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200001f4 	.word	0x200001f4
 8000788:	40004c00 	.word	0x40004c00

0800078c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 8000792:	4a15      	ldr	r2, [pc, #84]	@ (80007e8 <MX_USART3_UART_Init+0x5c>)
 8000794:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 8000798:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800079c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007ce:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <MX_USART3_UART_Init+0x58>)
 80007d0:	f002 f884 	bl	80028dc <HAL_UART_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80007da:	f000 f95d 	bl	8000a98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000027c 	.word	0x2000027c
 80007e8:	40004800 	.word	0x40004800

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08c      	sub	sp, #48	@ 0x30
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000802:	4b77      	ldr	r3, [pc, #476]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a76      	ldr	r2, [pc, #472]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b74      	ldr	r3, [pc, #464]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	61bb      	str	r3, [r7, #24]
 8000818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	4b71      	ldr	r3, [pc, #452]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a70      	ldr	r2, [pc, #448]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b6e      	ldr	r3, [pc, #440]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	4b6b      	ldr	r3, [pc, #428]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a6a      	ldr	r2, [pc, #424]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b68      	ldr	r3, [pc, #416]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	613b      	str	r3, [r7, #16]
 8000848:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084a:	4b65      	ldr	r3, [pc, #404]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a64      	ldr	r2, [pc, #400]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
 8000856:	4b62      	ldr	r3, [pc, #392]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000862:	4b5f      	ldr	r3, [pc, #380]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a5e      	ldr	r2, [pc, #376]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000868:	f043 0308 	orr.w	r3, r3, #8
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b5c      	ldr	r3, [pc, #368]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800087a:	4b59      	ldr	r3, [pc, #356]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a58      	ldr	r2, [pc, #352]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000880:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b56      	ldr	r3, [pc, #344]	@ (80009e0 <MX_GPIO_Init+0x1f4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000898:	4852      	ldr	r0, [pc, #328]	@ (80009e4 <MX_GPIO_Init+0x1f8>)
 800089a:	f000 febb 	bl	8001614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2140      	movs	r1, #64	@ 0x40
 80008a2:	4851      	ldr	r0, [pc, #324]	@ (80009e8 <MX_GPIO_Init+0x1fc>)
 80008a4:	f000 feb6 	bl	8001614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	484b      	ldr	r0, [pc, #300]	@ (80009ec <MX_GPIO_Init+0x200>)
 80008c0:	f000 fcfc 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80008c4:	2332      	movs	r3, #50	@ 0x32
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008d4:	230b      	movs	r3, #11
 80008d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	4843      	ldr	r0, [pc, #268]	@ (80009ec <MX_GPIO_Init+0x200>)
 80008e0:	f000 fcec 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80008e4:	2386      	movs	r3, #134	@ 0x86
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f0:	2303      	movs	r3, #3
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008f4:	230b      	movs	r3, #11
 80008f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	483c      	ldr	r0, [pc, #240]	@ (80009f0 <MX_GPIO_Init+0x204>)
 8000900:	f000 fcdc 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000904:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	2301      	movs	r3, #1
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4831      	ldr	r0, [pc, #196]	@ (80009e4 <MX_GPIO_Init+0x1f8>)
 800091e:	f000 fccd 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000922:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000934:	230b      	movs	r3, #11
 8000936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	4829      	ldr	r0, [pc, #164]	@ (80009e4 <MX_GPIO_Init+0x1f8>)
 8000940:	f000 fcbc 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000944:	2340      	movs	r3, #64	@ 0x40
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	2301      	movs	r3, #1
 800094a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	2300      	movs	r3, #0
 8000952:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	4619      	mov	r1, r3
 800095a:	4823      	ldr	r0, [pc, #140]	@ (80009e8 <MX_GPIO_Init+0x1fc>)
 800095c:	f000 fcae 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	481d      	ldr	r0, [pc, #116]	@ (80009e8 <MX_GPIO_Init+0x1fc>)
 8000974:	f000 fca2 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000978:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000986:	2303      	movs	r3, #3
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800098a:	230a      	movs	r3, #10
 800098c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 031c 	add.w	r3, r7, #28
 8000992:	4619      	mov	r1, r3
 8000994:	4816      	ldr	r0, [pc, #88]	@ (80009f0 <MX_GPIO_Init+0x204>)
 8000996:	f000 fc91 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800099a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80009a8:	f107 031c 	add.w	r3, r7, #28
 80009ac:	4619      	mov	r1, r3
 80009ae:	4810      	ldr	r0, [pc, #64]	@ (80009f0 <MX_GPIO_Init+0x204>)
 80009b0:	f000 fc84 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80009b4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80009b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009c6:	230b      	movs	r3, #11
 80009c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <MX_GPIO_Init+0x1fc>)
 80009d2:	f000 fc73 	bl	80012bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009d6:	bf00      	nop
 80009d8:	3730      	adds	r7, #48	@ 0x30
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020400 	.word	0x40020400
 80009e8:	40021800 	.word	0x40021800
 80009ec:	40020800 	.word	0x40020800
 80009f0:	40020000 	.word	0x40020000

080009f4 <convert_data>:
		return 0;
	else
		return 1;
}

uint32_t convert_data(uint8_t* data){
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	uint32_t reading = (data[1]<<8)+data[2];
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3301      	adds	r3, #1
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	021b      	lsls	r3, r3, #8
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	3202      	adds	r2, #2
 8000a08:	7812      	ldrb	r2, [r2, #0]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	60fb      	str	r3, [r7, #12]
	return reading;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
	s1_distance_mm = convert_data(rx_buf);
 8000a24:	4816      	ldr	r0, [pc, #88]	@ (8000a80 <HAL_UART_RxCpltCallback+0x64>)
 8000a26:	f7ff ffe5 	bl	80009f4 <convert_data>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	4a15      	ldr	r2, [pc, #84]	@ (8000a84 <HAL_UART_RxCpltCallback+0x68>)
 8000a2e:	6013      	str	r3, [r2, #0]
	s1_distance_cm = (float)s1_distance_mm/10.0;
 8000a30:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <HAL_UART_RxCpltCallback+0x68>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	ee07 3a90 	vmov	s15, r3
 8000a38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a3c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000a40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a44:	4b10      	ldr	r3, [pc, #64]	@ (8000a88 <HAL_UART_RxCpltCallback+0x6c>)
 8000a46:	edc3 7a00 	vstr	s15, [r3]
	sprintf((char*)tx_sc, "sensor S1 read a distance of %.2fcm\r\n", s1_distance_cm);
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <HAL_UART_RxCpltCallback+0x6c>)
 8000a4c:	edd3 7a00 	vldr	s15, [r3]
 8000a50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a54:	ec53 2b17 	vmov	r2, r3, d7
 8000a58:	490c      	ldr	r1, [pc, #48]	@ (8000a8c <HAL_UART_RxCpltCallback+0x70>)
 8000a5a:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <HAL_UART_RxCpltCallback+0x74>)
 8000a5c:	f003 ffa8 	bl	80049b0 <siprintf>
	HAL_UART_Transmit(&huart3, tx_sc, sizeof(tx_sc), 100);
 8000a60:	2364      	movs	r3, #100	@ 0x64
 8000a62:	2232      	movs	r2, #50	@ 0x32
 8000a64:	490a      	ldr	r1, [pc, #40]	@ (8000a90 <HAL_UART_RxCpltCallback+0x74>)
 8000a66:	480b      	ldr	r0, [pc, #44]	@ (8000a94 <HAL_UART_RxCpltCallback+0x78>)
 8000a68:	f001 ff86 	bl	8002978 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(huart, (uint8_t*)rx_buf, 4);
 8000a6c:	2204      	movs	r2, #4
 8000a6e:	4904      	ldr	r1, [pc, #16]	@ (8000a80 <HAL_UART_RxCpltCallback+0x64>)
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f002 f80a 	bl	8002a8a <HAL_UART_Receive_IT>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000000 	.word	0x20000000
 8000a84:	20000304 	.word	0x20000304
 8000a88:	20000308 	.word	0x20000308
 8000a8c:	08006b50 	.word	0x08006b50
 8000a90:	2000030c 	.word	0x2000030c
 8000a94:	2000027c 	.word	0x2000027c

08000a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a9c:	b672      	cpsid	i
}
 8000a9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <Error_Handler+0x8>

08000aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <HAL_MspInit+0x44>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae8 <HAL_MspInit+0x44>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae8 <HAL_MspInit+0x44>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac2:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <HAL_MspInit+0x44>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac6:	4a08      	ldr	r2, [pc, #32]	@ (8000ae8 <HAL_MspInit+0x44>)
 8000ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ace:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <HAL_MspInit+0x44>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800

08000aec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b0b0      	sub	sp, #192	@ 0xc0
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b04:	f107 031c 	add.w	r3, r7, #28
 8000b08:	2290      	movs	r2, #144	@ 0x90
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f003 ffb4 	bl	8004a7a <memset>
  if(huart->Instance==UART4)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a47      	ldr	r2, [pc, #284]	@ (8000c34 <HAL_UART_MspInit+0x148>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d144      	bne.n	8000ba6 <HAL_UART_MspInit+0xba>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000b1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b20:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 faae 	bl	800208c <HAL_RCCEx_PeriphCLKConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b36:	f7ff ffaf 	bl	8000a98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000b40:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b46:	4b3c      	ldr	r3, [pc, #240]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000b4e:	61bb      	str	r3, [r7, #24]
 8000b50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b52:	4b39      	ldr	r3, [pc, #228]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a38      	ldr	r2, [pc, #224]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000b58:	f043 0308 	orr.w	r3, r3, #8
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b36      	ldr	r3, [pc, #216]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0308 	and.w	r3, r3, #8
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b70:	2302      	movs	r3, #2
 8000b72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000b82:	2308      	movs	r3, #8
 8000b84:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b88:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	482b      	ldr	r0, [pc, #172]	@ (8000c3c <HAL_UART_MspInit+0x150>)
 8000b90:	f000 fb94 	bl	80012bc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2100      	movs	r1, #0
 8000b98:	2034      	movs	r0, #52	@ 0x34
 8000b9a:	f000 fac6 	bl	800112a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000b9e:	2034      	movs	r0, #52	@ 0x34
 8000ba0:	f000 fadf 	bl	8001162 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ba4:	e041      	b.n	8000c2a <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART3)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a25      	ldr	r2, [pc, #148]	@ (8000c40 <HAL_UART_MspInit+0x154>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d13c      	bne.n	8000c2a <HAL_UART_MspInit+0x13e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 fa64 	bl	800208c <HAL_RCCEx_PeriphCLKConfig>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8000bca:	f7ff ff65 	bl	8000a98 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bce:	4b1a      	ldr	r3, [pc, #104]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd2:	4a19      	ldr	r2, [pc, #100]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be6:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a13      	ldr	r2, [pc, #76]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <HAL_UART_MspInit+0x14c>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000bfe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c12:	2303      	movs	r3, #3
 8000c14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c18:	2307      	movs	r3, #7
 8000c1a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c1e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <HAL_UART_MspInit+0x150>)
 8000c26:	f000 fb49 	bl	80012bc <HAL_GPIO_Init>
}
 8000c2a:	bf00      	nop
 8000c2c:	37c0      	adds	r7, #192	@ 0xc0
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40004c00 	.word	0x40004c00
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020c00 	.word	0x40020c00
 8000c40:	40004800 	.word	0x40004800

08000c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <NMI_Handler+0x4>

08000c4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <HardFault_Handler+0x4>

08000c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <MemManage_Handler+0x4>

08000c5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <BusFault_Handler+0x4>

08000c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c68:	bf00      	nop
 8000c6a:	e7fd      	b.n	8000c68 <UsageFault_Handler+0x4>

08000c6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c9a:	f000 f94b 	bl	8000f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000ca8:	4802      	ldr	r0, [pc, #8]	@ (8000cb4 <UART4_IRQHandler+0x10>)
 8000caa:	f001 ff33 	bl	8002b14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200001f4 	.word	0x200001f4

08000cb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return 1;
 8000cbc:	2301      	movs	r3, #1
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <_kill>:

int _kill(int pid, int sig)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000cd2:	f003 ff25 	bl	8004b20 <__errno>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2216      	movs	r2, #22
 8000cda:	601a      	str	r2, [r3, #0]
  return -1;
 8000cdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <_exit>:

void _exit (int status)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f7ff ffe7 	bl	8000cc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000cfa:	bf00      	nop
 8000cfc:	e7fd      	b.n	8000cfa <_exit+0x12>

08000cfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b086      	sub	sp, #24
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	60f8      	str	r0, [r7, #12]
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
 8000d0e:	e00a      	b.n	8000d26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d10:	f3af 8000 	nop.w
 8000d14:	4601      	mov	r1, r0
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	1c5a      	adds	r2, r3, #1
 8000d1a:	60ba      	str	r2, [r7, #8]
 8000d1c:	b2ca      	uxtb	r2, r1
 8000d1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	3301      	adds	r3, #1
 8000d24:	617b      	str	r3, [r7, #20]
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	dbf0      	blt.n	8000d10 <_read+0x12>
  }

  return len;
 8000d2e:	687b      	ldr	r3, [r7, #4]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
 8000d48:	e009      	b.n	8000d5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	1c5a      	adds	r2, r3, #1
 8000d4e:	60ba      	str	r2, [r7, #8]
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	617b      	str	r3, [r7, #20]
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	dbf1      	blt.n	8000d4a <_write+0x12>
  }
  return len;
 8000d66:	687b      	ldr	r3, [r7, #4]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <_close>:

int _close(int file)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d98:	605a      	str	r2, [r3, #4]
  return 0;
 8000d9a:	2300      	movs	r3, #0
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <_isatty>:

int _isatty(int file)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000db0:	2301      	movs	r3, #1
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b085      	sub	sp, #20
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	60f8      	str	r0, [r7, #12]
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de0:	4a14      	ldr	r2, [pc, #80]	@ (8000e34 <_sbrk+0x5c>)
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <_sbrk+0x60>)
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dec:	4b13      	ldr	r3, [pc, #76]	@ (8000e3c <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d102      	bne.n	8000dfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000df4:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <_sbrk+0x64>)
 8000df6:	4a12      	ldr	r2, [pc, #72]	@ (8000e40 <_sbrk+0x68>)
 8000df8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dfa:	4b10      	ldr	r3, [pc, #64]	@ (8000e3c <_sbrk+0x64>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d207      	bcs.n	8000e18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e08:	f003 fe8a 	bl	8004b20 <__errno>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	220c      	movs	r2, #12
 8000e10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e12:	f04f 33ff 	mov.w	r3, #4294967295
 8000e16:	e009      	b.n	8000e2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e18:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <_sbrk+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e1e:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	4a05      	ldr	r2, [pc, #20]	@ (8000e3c <_sbrk+0x64>)
 8000e28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e2a:	68fb      	ldr	r3, [r7, #12]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3718      	adds	r7, #24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20080000 	.word	0x20080000
 8000e38:	00000400 	.word	0x00000400
 8000e3c:	20000340 	.word	0x20000340
 8000e40:	20000498 	.word	0x20000498

08000e44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e48:	4b06      	ldr	r3, [pc, #24]	@ (8000e64 <SystemInit+0x20>)
 8000e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e4e:	4a05      	ldr	r2, [pc, #20]	@ (8000e64 <SystemInit+0x20>)
 8000e50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ea0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e6c:	f7ff ffea 	bl	8000e44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e70:	480c      	ldr	r0, [pc, #48]	@ (8000ea4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e72:	490d      	ldr	r1, [pc, #52]	@ (8000ea8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e74:	4a0d      	ldr	r2, [pc, #52]	@ (8000eac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e78:	e002      	b.n	8000e80 <LoopCopyDataInit>

08000e7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e7e:	3304      	adds	r3, #4

08000e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e84:	d3f9      	bcc.n	8000e7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e86:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e88:	4c0a      	ldr	r4, [pc, #40]	@ (8000eb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e8c:	e001      	b.n	8000e92 <LoopFillZerobss>

08000e8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e90:	3204      	adds	r2, #4

08000e92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e94:	d3fb      	bcc.n	8000e8e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e96:	f003 fe49 	bl	8004b2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e9a:	f7ff fbbf 	bl	800061c <main>
  bx  lr    
 8000e9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ea0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000ea4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8000eac:	08006f14 	.word	0x08006f14
  ldr r2, =_sbss
 8000eb0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8000eb4:	20000494 	.word	0x20000494

08000eb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eb8:	e7fe      	b.n	8000eb8 <ADC_IRQHandler>

08000eba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ebe:	2003      	movs	r0, #3
 8000ec0:	f000 f928 	bl	8001114 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f000 f805 	bl	8000ed4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eca:	f7ff fdeb 	bl	8000aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ece:	2300      	movs	r3, #0
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000edc:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <HAL_InitTick+0x54>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	4b12      	ldr	r3, [pc, #72]	@ (8000f2c <HAL_InitTick+0x58>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 f943 	bl	800117e <HAL_SYSTICK_Config>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e00e      	b.n	8000f20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b0f      	cmp	r3, #15
 8000f06:	d80a      	bhi.n	8000f1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f10:	f000 f90b 	bl	800112a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f14:	4a06      	ldr	r2, [pc, #24]	@ (8000f30 <HAL_InitTick+0x5c>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	e000      	b.n	8000f20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000004 	.word	0x20000004
 8000f2c:	2000000c 	.word	0x2000000c
 8000f30:	20000008 	.word	0x20000008

08000f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f38:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <HAL_IncTick+0x20>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <HAL_IncTick+0x24>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4413      	add	r3, r2
 8000f44:	4a04      	ldr	r2, [pc, #16]	@ (8000f58 <HAL_IncTick+0x24>)
 8000f46:	6013      	str	r3, [r2, #0]
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	2000000c 	.word	0x2000000c
 8000f58:	20000344 	.word	0x20000344

08000f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f60:	4b03      	ldr	r3, [pc, #12]	@ (8000f70 <HAL_GetTick+0x14>)
 8000f62:	681b      	ldr	r3, [r3, #0]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000344 	.word	0x20000344

08000f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f84:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f90:	4013      	ands	r3, r2
 8000f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fa2:	4a04      	ldr	r2, [pc, #16]	@ (8000fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	60d3      	str	r3, [r2, #12]
}
 8000fa8:	bf00      	nop
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000ed00 	.word	0xe000ed00
 8000fb8:	05fa0000 	.word	0x05fa0000

08000fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc0:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	0a1b      	lsrs	r3, r3, #8
 8000fc6:	f003 0307 	and.w	r3, r3, #7
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	db0b      	blt.n	8001002 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	f003 021f 	and.w	r2, r3, #31
 8000ff0:	4907      	ldr	r1, [pc, #28]	@ (8001010 <__NVIC_EnableIRQ+0x38>)
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	095b      	lsrs	r3, r3, #5
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8000ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	e000e100 	.word	0xe000e100

08001014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	6039      	str	r1, [r7, #0]
 800101e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	db0a      	blt.n	800103e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	b2da      	uxtb	r2, r3
 800102c:	490c      	ldr	r1, [pc, #48]	@ (8001060 <__NVIC_SetPriority+0x4c>)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	0112      	lsls	r2, r2, #4
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	440b      	add	r3, r1
 8001038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800103c:	e00a      	b.n	8001054 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	b2da      	uxtb	r2, r3
 8001042:	4908      	ldr	r1, [pc, #32]	@ (8001064 <__NVIC_SetPriority+0x50>)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	f003 030f 	and.w	r3, r3, #15
 800104a:	3b04      	subs	r3, #4
 800104c:	0112      	lsls	r2, r2, #4
 800104e:	b2d2      	uxtb	r2, r2
 8001050:	440b      	add	r3, r1
 8001052:	761a      	strb	r2, [r3, #24]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001068:	b480      	push	{r7}
 800106a:	b089      	sub	sp, #36	@ 0x24
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f1c3 0307 	rsb	r3, r3, #7
 8001082:	2b04      	cmp	r3, #4
 8001084:	bf28      	it	cs
 8001086:	2304      	movcs	r3, #4
 8001088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	3304      	adds	r3, #4
 800108e:	2b06      	cmp	r3, #6
 8001090:	d902      	bls.n	8001098 <NVIC_EncodePriority+0x30>
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3b03      	subs	r3, #3
 8001096:	e000      	b.n	800109a <NVIC_EncodePriority+0x32>
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	f04f 32ff 	mov.w	r2, #4294967295
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43da      	mvns	r2, r3
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	401a      	ands	r2, r3
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b0:	f04f 31ff 	mov.w	r1, #4294967295
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ba:	43d9      	mvns	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c0:	4313      	orrs	r3, r2
         );
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3724      	adds	r7, #36	@ 0x24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3b01      	subs	r3, #1
 80010dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010e0:	d301      	bcc.n	80010e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e2:	2301      	movs	r3, #1
 80010e4:	e00f      	b.n	8001106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <SysTick_Config+0x40>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ee:	210f      	movs	r1, #15
 80010f0:	f04f 30ff 	mov.w	r0, #4294967295
 80010f4:	f7ff ff8e 	bl	8001014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f8:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <SysTick_Config+0x40>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fe:	4b04      	ldr	r3, [pc, #16]	@ (8001110 <SysTick_Config+0x40>)
 8001100:	2207      	movs	r2, #7
 8001102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	e000e010 	.word	0xe000e010

08001114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff29 	bl	8000f74 <__NVIC_SetPriorityGrouping>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800113c:	f7ff ff3e 	bl	8000fbc <__NVIC_GetPriorityGrouping>
 8001140:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	68b9      	ldr	r1, [r7, #8]
 8001146:	6978      	ldr	r0, [r7, #20]
 8001148:	f7ff ff8e 	bl	8001068 <NVIC_EncodePriority>
 800114c:	4602      	mov	r2, r0
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff5d 	bl	8001014 <__NVIC_SetPriority>
}
 800115a:	bf00      	nop
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff31 	bl	8000fd8 <__NVIC_EnableIRQ>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffa2 	bl	80010d0 <SysTick_Config>
 800118c:	4603      	mov	r3, r0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b084      	sub	sp, #16
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80011a4:	f7ff feda 	bl	8000f5c <HAL_GetTick>
 80011a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d008      	beq.n	80011c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2280      	movs	r2, #128	@ 0x80
 80011ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e052      	b.n	800126e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f022 0216 	bic.w	r2, r2, #22
 80011d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	695a      	ldr	r2, [r3, #20]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d103      	bne.n	80011f8 <HAL_DMA_Abort+0x62>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d007      	beq.n	8001208 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f022 0208 	bic.w	r2, r2, #8
 8001206:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f022 0201 	bic.w	r2, r2, #1
 8001216:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001218:	e013      	b.n	8001242 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800121a:	f7ff fe9f 	bl	8000f5c <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b05      	cmp	r3, #5
 8001226:	d90c      	bls.n	8001242 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2220      	movs	r2, #32
 800122c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2203      	movs	r2, #3
 8001232:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e015      	b.n	800126e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	2b00      	cmp	r3, #0
 800124e:	d1e4      	bne.n	800121a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001254:	223f      	movs	r2, #63	@ 0x3f
 8001256:	409a      	lsls	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2201      	movs	r2, #1
 8001260:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001276:	b480      	push	{r7}
 8001278:	b083      	sub	sp, #12
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b02      	cmp	r3, #2
 8001288:	d004      	beq.n	8001294 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2280      	movs	r2, #128	@ 0x80
 800128e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e00c      	b.n	80012ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2205      	movs	r2, #5
 8001298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f022 0201 	bic.w	r2, r2, #1
 80012aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
	...

080012bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012bc:	b480      	push	{r7}
 80012be:	b089      	sub	sp, #36	@ 0x24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
 80012da:	e175      	b.n	80015c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80012dc:	2201      	movs	r2, #1
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	f040 8164 	bne.w	80015c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	2b01      	cmp	r3, #1
 8001304:	d005      	beq.n	8001312 <HAL_GPIO_Init+0x56>
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 0303 	and.w	r3, r3, #3
 800130e:	2b02      	cmp	r3, #2
 8001310:	d130      	bne.n	8001374 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	2203      	movs	r2, #3
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	4313      	orrs	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001348:	2201      	movs	r2, #1
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	091b      	lsrs	r3, r3, #4
 800135e:	f003 0201 	and.w	r2, r3, #1
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 0303 	and.w	r3, r3, #3
 800137c:	2b03      	cmp	r3, #3
 800137e:	d017      	beq.n	80013b0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	2203      	movs	r2, #3
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4013      	ands	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d123      	bne.n	8001404 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	08da      	lsrs	r2, r3, #3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3208      	adds	r2, #8
 80013c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	f003 0307 	and.w	r3, r3, #7
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	220f      	movs	r2, #15
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	691a      	ldr	r2, [r3, #16]
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	08da      	lsrs	r2, r3, #3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3208      	adds	r2, #8
 80013fe:	69b9      	ldr	r1, [r7, #24]
 8001400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	2203      	movs	r2, #3
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f003 0203 	and.w	r2, r3, #3
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	4313      	orrs	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001440:	2b00      	cmp	r3, #0
 8001442:	f000 80be 	beq.w	80015c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001446:	4b66      	ldr	r3, [pc, #408]	@ (80015e0 <HAL_GPIO_Init+0x324>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	4a65      	ldr	r2, [pc, #404]	@ (80015e0 <HAL_GPIO_Init+0x324>)
 800144c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001450:	6453      	str	r3, [r2, #68]	@ 0x44
 8001452:	4b63      	ldr	r3, [pc, #396]	@ (80015e0 <HAL_GPIO_Init+0x324>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001456:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800145e:	4a61      	ldr	r2, [pc, #388]	@ (80015e4 <HAL_GPIO_Init+0x328>)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	089b      	lsrs	r3, r3, #2
 8001464:	3302      	adds	r3, #2
 8001466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800146a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	220f      	movs	r2, #15
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43db      	mvns	r3, r3
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	4013      	ands	r3, r2
 8001480:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a58      	ldr	r2, [pc, #352]	@ (80015e8 <HAL_GPIO_Init+0x32c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d037      	beq.n	80014fa <HAL_GPIO_Init+0x23e>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a57      	ldr	r2, [pc, #348]	@ (80015ec <HAL_GPIO_Init+0x330>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d031      	beq.n	80014f6 <HAL_GPIO_Init+0x23a>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a56      	ldr	r2, [pc, #344]	@ (80015f0 <HAL_GPIO_Init+0x334>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d02b      	beq.n	80014f2 <HAL_GPIO_Init+0x236>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a55      	ldr	r2, [pc, #340]	@ (80015f4 <HAL_GPIO_Init+0x338>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d025      	beq.n	80014ee <HAL_GPIO_Init+0x232>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a54      	ldr	r2, [pc, #336]	@ (80015f8 <HAL_GPIO_Init+0x33c>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d01f      	beq.n	80014ea <HAL_GPIO_Init+0x22e>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a53      	ldr	r2, [pc, #332]	@ (80015fc <HAL_GPIO_Init+0x340>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d019      	beq.n	80014e6 <HAL_GPIO_Init+0x22a>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a52      	ldr	r2, [pc, #328]	@ (8001600 <HAL_GPIO_Init+0x344>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d013      	beq.n	80014e2 <HAL_GPIO_Init+0x226>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a51      	ldr	r2, [pc, #324]	@ (8001604 <HAL_GPIO_Init+0x348>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d00d      	beq.n	80014de <HAL_GPIO_Init+0x222>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a50      	ldr	r2, [pc, #320]	@ (8001608 <HAL_GPIO_Init+0x34c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d007      	beq.n	80014da <HAL_GPIO_Init+0x21e>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4f      	ldr	r2, [pc, #316]	@ (800160c <HAL_GPIO_Init+0x350>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d101      	bne.n	80014d6 <HAL_GPIO_Init+0x21a>
 80014d2:	2309      	movs	r3, #9
 80014d4:	e012      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014d6:	230a      	movs	r3, #10
 80014d8:	e010      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014da:	2308      	movs	r3, #8
 80014dc:	e00e      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014de:	2307      	movs	r3, #7
 80014e0:	e00c      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014e2:	2306      	movs	r3, #6
 80014e4:	e00a      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014e6:	2305      	movs	r3, #5
 80014e8:	e008      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014ea:	2304      	movs	r3, #4
 80014ec:	e006      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014ee:	2303      	movs	r3, #3
 80014f0:	e004      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e002      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e000      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014fa:	2300      	movs	r3, #0
 80014fc:	69fa      	ldr	r2, [r7, #28]
 80014fe:	f002 0203 	and.w	r2, r2, #3
 8001502:	0092      	lsls	r2, r2, #2
 8001504:	4093      	lsls	r3, r2
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800150c:	4935      	ldr	r1, [pc, #212]	@ (80015e4 <HAL_GPIO_Init+0x328>)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	089b      	lsrs	r3, r3, #2
 8001512:	3302      	adds	r3, #2
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800151a:	4b3d      	ldr	r3, [pc, #244]	@ (8001610 <HAL_GPIO_Init+0x354>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800153e:	4a34      	ldr	r2, [pc, #208]	@ (8001610 <HAL_GPIO_Init+0x354>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001544:	4b32      	ldr	r3, [pc, #200]	@ (8001610 <HAL_GPIO_Init+0x354>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001568:	4a29      	ldr	r2, [pc, #164]	@ (8001610 <HAL_GPIO_Init+0x354>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800156e:	4b28      	ldr	r3, [pc, #160]	@ (8001610 <HAL_GPIO_Init+0x354>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001592:	4a1f      	ldr	r2, [pc, #124]	@ (8001610 <HAL_GPIO_Init+0x354>)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001598:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <HAL_GPIO_Init+0x354>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015bc:	4a14      	ldr	r2, [pc, #80]	@ (8001610 <HAL_GPIO_Init+0x354>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3301      	adds	r3, #1
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	2b0f      	cmp	r3, #15
 80015cc:	f67f ae86 	bls.w	80012dc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80015d0:	bf00      	nop
 80015d2:	bf00      	nop
 80015d4:	3724      	adds	r7, #36	@ 0x24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40013800 	.word	0x40013800
 80015e8:	40020000 	.word	0x40020000
 80015ec:	40020400 	.word	0x40020400
 80015f0:	40020800 	.word	0x40020800
 80015f4:	40020c00 	.word	0x40020c00
 80015f8:	40021000 	.word	0x40021000
 80015fc:	40021400 	.word	0x40021400
 8001600:	40021800 	.word	0x40021800
 8001604:	40021c00 	.word	0x40021c00
 8001608:	40022000 	.word	0x40022000
 800160c:	40022400 	.word	0x40022400
 8001610:	40013c00 	.word	0x40013c00

08001614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	807b      	strh	r3, [r7, #2]
 8001620:	4613      	mov	r3, r2
 8001622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001624:	787b      	ldrb	r3, [r7, #1]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800162a:	887a      	ldrh	r2, [r7, #2]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001630:	e003      	b.n	800163a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	041a      	lsls	r2, r3, #16
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	619a      	str	r2, [r3, #24]
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
	...

08001648 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	4b23      	ldr	r3, [pc, #140]	@ (80016e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001656:	4a22      	ldr	r2, [pc, #136]	@ (80016e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800165c:	6413      	str	r3, [r2, #64]	@ 0x40
 800165e:	4b20      	ldr	r3, [pc, #128]	@ (80016e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800166a:	4b1e      	ldr	r3, [pc, #120]	@ (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a1d      	ldr	r2, [pc, #116]	@ (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001674:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001676:	f7ff fc71 	bl	8000f5c <HAL_GetTick>
 800167a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800167c:	e009      	b.n	8001692 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800167e:	f7ff fc6d 	bl	8000f5c <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800168c:	d901      	bls.n	8001692 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e022      	b.n	80016d8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001692:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800169a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800169e:	d1ee      	bne.n	800167e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80016a0:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0f      	ldr	r2, [pc, #60]	@ (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80016a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016ac:	f7ff fc56 	bl	8000f5c <HAL_GetTick>
 80016b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80016b2:	e009      	b.n	80016c8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80016b4:	f7ff fc52 	bl	8000f5c <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016c2:	d901      	bls.n	80016c8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e007      	b.n	80016d8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80016d4:	d1ee      	bne.n	80016b4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80016f0:	2300      	movs	r3, #0
 80016f2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e29b      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8087 	beq.w	800181a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800170c:	4b96      	ldr	r3, [pc, #600]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b04      	cmp	r3, #4
 8001716:	d00c      	beq.n	8001732 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001718:	4b93      	ldr	r3, [pc, #588]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 030c 	and.w	r3, r3, #12
 8001720:	2b08      	cmp	r3, #8
 8001722:	d112      	bne.n	800174a <HAL_RCC_OscConfig+0x62>
 8001724:	4b90      	ldr	r3, [pc, #576]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800172c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001730:	d10b      	bne.n	800174a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001732:	4b8d      	ldr	r3, [pc, #564]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d06c      	beq.n	8001818 <HAL_RCC_OscConfig+0x130>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d168      	bne.n	8001818 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e275      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001752:	d106      	bne.n	8001762 <HAL_RCC_OscConfig+0x7a>
 8001754:	4b84      	ldr	r3, [pc, #528]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a83      	ldr	r2, [pc, #524]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800175a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	e02e      	b.n	80017c0 <HAL_RCC_OscConfig+0xd8>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10c      	bne.n	8001784 <HAL_RCC_OscConfig+0x9c>
 800176a:	4b7f      	ldr	r3, [pc, #508]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a7e      	ldr	r2, [pc, #504]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	4b7c      	ldr	r3, [pc, #496]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a7b      	ldr	r2, [pc, #492]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800177c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	e01d      	b.n	80017c0 <HAL_RCC_OscConfig+0xd8>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0xc0>
 800178e:	4b76      	ldr	r3, [pc, #472]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a75      	ldr	r2, [pc, #468]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b73      	ldr	r3, [pc, #460]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a72      	ldr	r2, [pc, #456]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e00b      	b.n	80017c0 <HAL_RCC_OscConfig+0xd8>
 80017a8:	4b6f      	ldr	r3, [pc, #444]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6e      	ldr	r2, [pc, #440]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80017ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b6c      	ldr	r3, [pc, #432]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a6b      	ldr	r2, [pc, #428]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80017ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d013      	beq.n	80017f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c8:	f7ff fbc8 	bl	8000f5c <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fbc4 	bl	8000f5c <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	@ 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e229      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	4b61      	ldr	r3, [pc, #388]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0f0      	beq.n	80017d0 <HAL_RCC_OscConfig+0xe8>
 80017ee:	e014      	b.n	800181a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f0:	f7ff fbb4 	bl	8000f5c <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f8:	f7ff fbb0 	bl	8000f5c <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b64      	cmp	r3, #100	@ 0x64
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e215      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800180a:	4b57      	ldr	r3, [pc, #348]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f0      	bne.n	80017f8 <HAL_RCC_OscConfig+0x110>
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d069      	beq.n	80018fa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001826:	4b50      	ldr	r3, [pc, #320]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00b      	beq.n	800184a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001832:	4b4d      	ldr	r3, [pc, #308]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f003 030c 	and.w	r3, r3, #12
 800183a:	2b08      	cmp	r3, #8
 800183c:	d11c      	bne.n	8001878 <HAL_RCC_OscConfig+0x190>
 800183e:	4b4a      	ldr	r3, [pc, #296]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d116      	bne.n	8001878 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	4b47      	ldr	r3, [pc, #284]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <HAL_RCC_OscConfig+0x17a>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d001      	beq.n	8001862 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e1e9      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001862:	4b41      	ldr	r3, [pc, #260]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	493d      	ldr	r1, [pc, #244]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001876:	e040      	b.n	80018fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d023      	beq.n	80018c8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001880:	4b39      	ldr	r3, [pc, #228]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a38      	ldr	r2, [pc, #224]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188c:	f7ff fb66 	bl	8000f5c <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001894:	f7ff fb62 	bl	8000f5c <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e1c7      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a6:	4b30      	ldr	r3, [pc, #192]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	4929      	ldr	r1, [pc, #164]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	600b      	str	r3, [r1, #0]
 80018c6:	e018      	b.n	80018fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018c8:	4b27      	ldr	r3, [pc, #156]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a26      	ldr	r2, [pc, #152]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80018ce:	f023 0301 	bic.w	r3, r3, #1
 80018d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d4:	f7ff fb42 	bl	8000f5c <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018dc:	f7ff fb3e 	bl	8000f5c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e1a3      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1f0      	bne.n	80018dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0308 	and.w	r3, r3, #8
 8001902:	2b00      	cmp	r3, #0
 8001904:	d038      	beq.n	8001978 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d019      	beq.n	8001942 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800190e:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001912:	4a15      	ldr	r2, [pc, #84]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191a:	f7ff fb1f 	bl	8000f5c <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001922:	f7ff fb1b 	bl	8000f5c <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e180      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001934:	4b0c      	ldr	r3, [pc, #48]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0f0      	beq.n	8001922 <HAL_RCC_OscConfig+0x23a>
 8001940:	e01a      	b.n	8001978 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001942:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001946:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <HAL_RCC_OscConfig+0x280>)
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194e:	f7ff fb05 	bl	8000f5c <HAL_GetTick>
 8001952:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001954:	e00a      	b.n	800196c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001956:	f7ff fb01 	bl	8000f5c <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d903      	bls.n	800196c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e166      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
 8001968:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800196c:	4b92      	ldr	r3, [pc, #584]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 800196e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1ee      	bne.n	8001956 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 80a4 	beq.w	8001ace <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001986:	4b8c      	ldr	r3, [pc, #560]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10d      	bne.n	80019ae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	4b89      	ldr	r3, [pc, #548]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	4a88      	ldr	r2, [pc, #544]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800199c:	6413      	str	r3, [r2, #64]	@ 0x40
 800199e:	4b86      	ldr	r3, [pc, #536]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019aa:	2301      	movs	r3, #1
 80019ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ae:	4b83      	ldr	r3, [pc, #524]	@ (8001bbc <HAL_RCC_OscConfig+0x4d4>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d118      	bne.n	80019ec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80019ba:	4b80      	ldr	r3, [pc, #512]	@ (8001bbc <HAL_RCC_OscConfig+0x4d4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a7f      	ldr	r2, [pc, #508]	@ (8001bbc <HAL_RCC_OscConfig+0x4d4>)
 80019c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c6:	f7ff fac9 	bl	8000f5c <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019cc:	e008      	b.n	80019e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ce:	f7ff fac5 	bl	8000f5c <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b64      	cmp	r3, #100	@ 0x64
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e12a      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019e0:	4b76      	ldr	r3, [pc, #472]	@ (8001bbc <HAL_RCC_OscConfig+0x4d4>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0f0      	beq.n	80019ce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d106      	bne.n	8001a02 <HAL_RCC_OscConfig+0x31a>
 80019f4:	4b70      	ldr	r3, [pc, #448]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 80019f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019f8:	4a6f      	ldr	r2, [pc, #444]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a00:	e02d      	b.n	8001a5e <HAL_RCC_OscConfig+0x376>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10c      	bne.n	8001a24 <HAL_RCC_OscConfig+0x33c>
 8001a0a:	4b6b      	ldr	r3, [pc, #428]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a0e:	4a6a      	ldr	r2, [pc, #424]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a10:	f023 0301 	bic.w	r3, r3, #1
 8001a14:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a16:	4b68      	ldr	r3, [pc, #416]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a1a:	4a67      	ldr	r2, [pc, #412]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a1c:	f023 0304 	bic.w	r3, r3, #4
 8001a20:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a22:	e01c      	b.n	8001a5e <HAL_RCC_OscConfig+0x376>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	2b05      	cmp	r3, #5
 8001a2a:	d10c      	bne.n	8001a46 <HAL_RCC_OscConfig+0x35e>
 8001a2c:	4b62      	ldr	r3, [pc, #392]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a30:	4a61      	ldr	r2, [pc, #388]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a32:	f043 0304 	orr.w	r3, r3, #4
 8001a36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a38:	4b5f      	ldr	r3, [pc, #380]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a3c:	4a5e      	ldr	r2, [pc, #376]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a44:	e00b      	b.n	8001a5e <HAL_RCC_OscConfig+0x376>
 8001a46:	4b5c      	ldr	r3, [pc, #368]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a4a:	4a5b      	ldr	r2, [pc, #364]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a4c:	f023 0301 	bic.w	r3, r3, #1
 8001a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a52:	4b59      	ldr	r3, [pc, #356]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a56:	4a58      	ldr	r2, [pc, #352]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a58:	f023 0304 	bic.w	r3, r3, #4
 8001a5c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d015      	beq.n	8001a92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a66:	f7ff fa79 	bl	8000f5c <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a6c:	e00a      	b.n	8001a84 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6e:	f7ff fa75 	bl	8000f5c <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e0d8      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a84:	4b4c      	ldr	r3, [pc, #304]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0ee      	beq.n	8001a6e <HAL_RCC_OscConfig+0x386>
 8001a90:	e014      	b.n	8001abc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a92:	f7ff fa63 	bl	8000f5c <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a98:	e00a      	b.n	8001ab0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a9a:	f7ff fa5f 	bl	8000f5c <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e0c2      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab0:	4b41      	ldr	r3, [pc, #260]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1ee      	bne.n	8001a9a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001abc:	7dfb      	ldrb	r3, [r7, #23]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d105      	bne.n	8001ace <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ac2:	4b3d      	ldr	r3, [pc, #244]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	4a3c      	ldr	r2, [pc, #240]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001ac8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001acc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f000 80ae 	beq.w	8001c34 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ad8:	4b37      	ldr	r3, [pc, #220]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f003 030c 	and.w	r3, r3, #12
 8001ae0:	2b08      	cmp	r3, #8
 8001ae2:	d06d      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d14b      	bne.n	8001b84 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aec:	4b32      	ldr	r3, [pc, #200]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a31      	ldr	r2, [pc, #196]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff fa30 	bl	8000f5c <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b00:	f7ff fa2c 	bl	8000f5c <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e091      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b12:	4b29      	ldr	r3, [pc, #164]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69da      	ldr	r2, [r3, #28]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2c:	019b      	lsls	r3, r3, #6
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b34:	085b      	lsrs	r3, r3, #1
 8001b36:	3b01      	subs	r3, #1
 8001b38:	041b      	lsls	r3, r3, #16
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b40:	061b      	lsls	r3, r3, #24
 8001b42:	431a      	orrs	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b48:	071b      	lsls	r3, r3, #28
 8001b4a:	491b      	ldr	r1, [pc, #108]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b50:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a18      	ldr	r2, [pc, #96]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5c:	f7ff f9fe 	bl	8000f5c <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b64:	f7ff f9fa 	bl	8000f5c <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e05f      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b76:	4b10      	ldr	r3, [pc, #64]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x47c>
 8001b82:	e057      	b.n	8001c34 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001b8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b90:	f7ff f9e4 	bl	8000f5c <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b98:	f7ff f9e0 	bl	8000f5c <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e045      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001baa:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <HAL_RCC_OscConfig+0x4d0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f0      	bne.n	8001b98 <HAL_RCC_OscConfig+0x4b0>
 8001bb6:	e03d      	b.n	8001c34 <HAL_RCC_OscConfig+0x54c>
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c40 <HAL_RCC_OscConfig+0x558>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d030      	beq.n	8001c30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d129      	bne.n	8001c30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d122      	bne.n	8001c30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001bf6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d119      	bne.n	8001c30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c06:	085b      	lsrs	r3, r3, #1
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d10f      	bne.n	8001c30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d107      	bne.n	8001c30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0d0      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c5c:	4b6a      	ldr	r3, [pc, #424]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 030f 	and.w	r3, r3, #15
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d910      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6a:	4b67      	ldr	r3, [pc, #412]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 020f 	bic.w	r2, r3, #15
 8001c72:	4965      	ldr	r1, [pc, #404]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b63      	ldr	r3, [pc, #396]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e0b8      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d020      	beq.n	8001cda <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a58      	ldr	r2, [pc, #352]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001caa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001cae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cbc:	4b53      	ldr	r3, [pc, #332]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	4a52      	ldr	r2, [pc, #328]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001cc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cc6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc8:	4b50      	ldr	r3, [pc, #320]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	494d      	ldr	r1, [pc, #308]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d040      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d107      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cee:	4b47      	ldr	r3, [pc, #284]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d115      	bne.n	8001d26 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e07f      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d107      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d06:	4b41      	ldr	r3, [pc, #260]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d109      	bne.n	8001d26 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e073      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d16:	4b3d      	ldr	r3, [pc, #244]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e06b      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d26:	4b39      	ldr	r3, [pc, #228]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f023 0203 	bic.w	r2, r3, #3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	4936      	ldr	r1, [pc, #216]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001d34:	4313      	orrs	r3, r2
 8001d36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d38:	f7ff f910 	bl	8000f5c <HAL_GetTick>
 8001d3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d3e:	e00a      	b.n	8001d56 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d40:	f7ff f90c 	bl	8000f5c <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e053      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d56:	4b2d      	ldr	r3, [pc, #180]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 020c 	and.w	r2, r3, #12
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d1eb      	bne.n	8001d40 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d68:	4b27      	ldr	r3, [pc, #156]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 030f 	and.w	r3, r3, #15
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d210      	bcs.n	8001d98 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d76:	4b24      	ldr	r3, [pc, #144]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f023 020f 	bic.w	r2, r3, #15
 8001d7e:	4922      	ldr	r1, [pc, #136]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d001      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e032      	b.n	8001dfe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d008      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da4:	4b19      	ldr	r3, [pc, #100]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	4916      	ldr	r1, [pc, #88]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dc2:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	490e      	ldr	r1, [pc, #56]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dd6:	f000 f821 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	490a      	ldr	r1, [pc, #40]	@ (8001e10 <HAL_RCC_ClockConfig+0x1cc>)
 8001de8:	5ccb      	ldrb	r3, [r1, r3]
 8001dea:	fa22 f303 	lsr.w	r3, r2, r3
 8001dee:	4a09      	ldr	r2, [pc, #36]	@ (8001e14 <HAL_RCC_ClockConfig+0x1d0>)
 8001df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_RCC_ClockConfig+0x1d4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff f86c 	bl	8000ed4 <HAL_InitTick>

  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	08006b78 	.word	0x08006b78
 8001e14:	20000004 	.word	0x20000004
 8001e18:	20000008 	.word	0x20000008

08001e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e20:	b094      	sub	sp, #80	@ 0x50
 8001e22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e28:	2300      	movs	r3, #0
 8001e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e34:	4b79      	ldr	r3, [pc, #484]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 030c 	and.w	r3, r3, #12
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d00d      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0x40>
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	f200 80e1 	bhi.w	8002008 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <HAL_RCC_GetSysClockFreq+0x34>
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d003      	beq.n	8001e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e4e:	e0db      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e50:	4b73      	ldr	r3, [pc, #460]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e54:	e0db      	b.n	800200e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e56:	4b72      	ldr	r3, [pc, #456]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e5a:	e0d8      	b.n	800200e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e5c:	4b6f      	ldr	r3, [pc, #444]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001e66:	4b6d      	ldr	r3, [pc, #436]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d063      	beq.n	8001f3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e72:	4b6a      	ldr	r3, [pc, #424]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	099b      	lsrs	r3, r3, #6
 8001e78:	2200      	movs	r2, #0
 8001e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e86:	2300      	movs	r3, #0
 8001e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e8e:	4622      	mov	r2, r4
 8001e90:	462b      	mov	r3, r5
 8001e92:	f04f 0000 	mov.w	r0, #0
 8001e96:	f04f 0100 	mov.w	r1, #0
 8001e9a:	0159      	lsls	r1, r3, #5
 8001e9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ea0:	0150      	lsls	r0, r2, #5
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	1a51      	subs	r1, r2, r1
 8001eaa:	6139      	str	r1, [r7, #16]
 8001eac:	4629      	mov	r1, r5
 8001eae:	eb63 0301 	sbc.w	r3, r3, r1
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ec0:	4659      	mov	r1, fp
 8001ec2:	018b      	lsls	r3, r1, #6
 8001ec4:	4651      	mov	r1, sl
 8001ec6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eca:	4651      	mov	r1, sl
 8001ecc:	018a      	lsls	r2, r1, #6
 8001ece:	4651      	mov	r1, sl
 8001ed0:	ebb2 0801 	subs.w	r8, r2, r1
 8001ed4:	4659      	mov	r1, fp
 8001ed6:	eb63 0901 	sbc.w	r9, r3, r1
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	f04f 0300 	mov.w	r3, #0
 8001ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001eee:	4690      	mov	r8, r2
 8001ef0:	4699      	mov	r9, r3
 8001ef2:	4623      	mov	r3, r4
 8001ef4:	eb18 0303 	adds.w	r3, r8, r3
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	462b      	mov	r3, r5
 8001efc:	eb49 0303 	adc.w	r3, r9, r3
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001f0e:	4629      	mov	r1, r5
 8001f10:	028b      	lsls	r3, r1, #10
 8001f12:	4621      	mov	r1, r4
 8001f14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f18:	4621      	mov	r1, r4
 8001f1a:	028a      	lsls	r2, r1, #10
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f22:	2200      	movs	r2, #0
 8001f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f2c:	f7fe f9e0 	bl	80002f0 <__aeabi_uldivmod>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4613      	mov	r3, r2
 8001f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f38:	e058      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f3a:	4b38      	ldr	r3, [pc, #224]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	099b      	lsrs	r3, r3, #6
 8001f40:	2200      	movs	r2, #0
 8001f42:	4618      	mov	r0, r3
 8001f44:	4611      	mov	r1, r2
 8001f46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f4a:	623b      	str	r3, [r7, #32]
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f54:	4642      	mov	r2, r8
 8001f56:	464b      	mov	r3, r9
 8001f58:	f04f 0000 	mov.w	r0, #0
 8001f5c:	f04f 0100 	mov.w	r1, #0
 8001f60:	0159      	lsls	r1, r3, #5
 8001f62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f66:	0150      	lsls	r0, r2, #5
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4641      	mov	r1, r8
 8001f6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f72:	4649      	mov	r1, r9
 8001f74:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f8c:	ebb2 040a 	subs.w	r4, r2, sl
 8001f90:	eb63 050b 	sbc.w	r5, r3, fp
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	00eb      	lsls	r3, r5, #3
 8001f9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fa2:	00e2      	lsls	r2, r4, #3
 8001fa4:	4614      	mov	r4, r2
 8001fa6:	461d      	mov	r5, r3
 8001fa8:	4643      	mov	r3, r8
 8001faa:	18e3      	adds	r3, r4, r3
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	464b      	mov	r3, r9
 8001fb0:	eb45 0303 	adc.w	r3, r5, r3
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	f04f 0300 	mov.w	r3, #0
 8001fbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fc2:	4629      	mov	r1, r5
 8001fc4:	028b      	lsls	r3, r1, #10
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fcc:	4621      	mov	r1, r4
 8001fce:	028a      	lsls	r2, r1, #10
 8001fd0:	4610      	mov	r0, r2
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61bb      	str	r3, [r7, #24]
 8001fda:	61fa      	str	r2, [r7, #28]
 8001fdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fe0:	f7fe f986 	bl	80002f0 <__aeabi_uldivmod>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4613      	mov	r3, r2
 8001fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001fec:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <HAL_RCC_GetSysClockFreq+0x200>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	0c1b      	lsrs	r3, r3, #16
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ffc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002000:	fbb2 f3f3 	udiv	r3, r2, r3
 8002004:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002006:	e002      	b.n	800200e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002008:	4b05      	ldr	r3, [pc, #20]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x204>)
 800200a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800200c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800200e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002010:	4618      	mov	r0, r3
 8002012:	3750      	adds	r7, #80	@ 0x50
 8002014:	46bd      	mov	sp, r7
 8002016:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	00f42400 	.word	0x00f42400

08002024 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002028:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <HAL_RCC_GetHCLKFreq+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	20000004 	.word	0x20000004

0800203c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002040:	f7ff fff0 	bl	8002024 <HAL_RCC_GetHCLKFreq>
 8002044:	4602      	mov	r2, r0
 8002046:	4b05      	ldr	r3, [pc, #20]	@ (800205c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	0a9b      	lsrs	r3, r3, #10
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	4903      	ldr	r1, [pc, #12]	@ (8002060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002052:	5ccb      	ldrb	r3, [r1, r3]
 8002054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002058:	4618      	mov	r0, r3
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40023800 	.word	0x40023800
 8002060:	08006b88 	.word	0x08006b88

08002064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002068:	f7ff ffdc 	bl	8002024 <HAL_RCC_GetHCLKFreq>
 800206c:	4602      	mov	r2, r0
 800206e:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	0b5b      	lsrs	r3, r3, #13
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	4903      	ldr	r1, [pc, #12]	@ (8002088 <HAL_RCC_GetPCLK2Freq+0x24>)
 800207a:	5ccb      	ldrb	r3, [r1, r3]
 800207c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002080:	4618      	mov	r0, r3
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40023800 	.word	0x40023800
 8002088:	08006b88 	.word	0x08006b88

0800208c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b088      	sub	sp, #32
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d012      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80020b4:	4b69      	ldr	r3, [pc, #420]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	4a68      	ldr	r2, [pc, #416]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020ba:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80020be:	6093      	str	r3, [r2, #8]
 80020c0:	4b66      	ldr	r3, [pc, #408]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020c8:	4964      	ldr	r1, [pc, #400]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80020d6:	2301      	movs	r3, #1
 80020d8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d017      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020e6:	4b5d      	ldr	r3, [pc, #372]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ec:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020f4:	4959      	ldr	r1, [pc, #356]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002100:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002104:	d101      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002106:	2301      	movs	r3, #1
 8002108:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002112:	2301      	movs	r3, #1
 8002114:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d017      	beq.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002122:	4b4e      	ldr	r3, [pc, #312]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002128:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	494a      	ldr	r1, [pc, #296]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002140:	d101      	bne.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002142:	2301      	movs	r3, #1
 8002144:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800214e:	2301      	movs	r3, #1
 8002150:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800215e:	2301      	movs	r3, #1
 8002160:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0320 	and.w	r3, r3, #32
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 808b 	beq.w	8002286 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002170:	4b3a      	ldr	r3, [pc, #232]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	4a39      	ldr	r2, [pc, #228]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002176:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800217a:	6413      	str	r3, [r2, #64]	@ 0x40
 800217c:	4b37      	ldr	r3, [pc, #220]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800217e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002180:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002188:	4b35      	ldr	r3, [pc, #212]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a34      	ldr	r2, [pc, #208]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800218e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002192:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002194:	f7fe fee2 	bl	8000f5c <HAL_GetTick>
 8002198:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219c:	f7fe fede 	bl	8000f5c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b64      	cmp	r3, #100	@ 0x64
 80021a8:	d901      	bls.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e38f      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80021ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0f0      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021ba:	4b28      	ldr	r3, [pc, #160]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021c2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d035      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d02e      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021d8:	4b20      	ldr	r3, [pc, #128]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021e0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021e2:	4b1e      	ldr	r3, [pc, #120]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e6:	4a1d      	ldr	r2, [pc, #116]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021ec:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021ee:	4b1b      	ldr	r3, [pc, #108]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f2:	4a1a      	ldr	r2, [pc, #104]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021f8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80021fa:	4a18      	ldr	r2, [pc, #96]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002200:	4b16      	ldr	r3, [pc, #88]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b01      	cmp	r3, #1
 800220a:	d114      	bne.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220c:	f7fe fea6 	bl	8000f5c <HAL_GetTick>
 8002210:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002212:	e00a      	b.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002214:	f7fe fea2 	bl	8000f5c <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002222:	4293      	cmp	r3, r2
 8002224:	d901      	bls.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e351      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222a:	4b0c      	ldr	r3, [pc, #48]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800222c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0ee      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800223e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002242:	d111      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002244:	4b05      	ldr	r3, [pc, #20]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002250:	4b04      	ldr	r3, [pc, #16]	@ (8002264 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002252:	400b      	ands	r3, r1
 8002254:	4901      	ldr	r1, [pc, #4]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002256:	4313      	orrs	r3, r2
 8002258:	608b      	str	r3, [r1, #8]
 800225a:	e00b      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800225c:	40023800 	.word	0x40023800
 8002260:	40007000 	.word	0x40007000
 8002264:	0ffffcff 	.word	0x0ffffcff
 8002268:	4bac      	ldr	r3, [pc, #688]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4aab      	ldr	r2, [pc, #684]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800226e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002272:	6093      	str	r3, [r2, #8]
 8002274:	4ba9      	ldr	r3, [pc, #676]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002276:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002280:	49a6      	ldr	r1, [pc, #664]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002282:	4313      	orrs	r3, r2
 8002284:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	2b00      	cmp	r3, #0
 8002290:	d010      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002292:	4ba2      	ldr	r3, [pc, #648]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002294:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002298:	4aa0      	ldr	r2, [pc, #640]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800229a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800229e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022a2:	4b9e      	ldr	r3, [pc, #632]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022a4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ac:	499b      	ldr	r1, [pc, #620]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00a      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022c0:	4b96      	ldr	r3, [pc, #600]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80022ce:	4993      	ldr	r1, [pc, #588]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00a      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022e2:	4b8e      	ldr	r3, [pc, #568]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80022f0:	498a      	ldr	r1, [pc, #552]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00a      	beq.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002304:	4b85      	ldr	r3, [pc, #532]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800230a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002312:	4982      	ldr	r1, [pc, #520]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002314:	4313      	orrs	r3, r2
 8002316:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00a      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002326:	4b7d      	ldr	r3, [pc, #500]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800232c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002334:	4979      	ldr	r1, [pc, #484]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002348:	4b74      	ldr	r3, [pc, #464]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800234a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800234e:	f023 0203 	bic.w	r2, r3, #3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002356:	4971      	ldr	r1, [pc, #452]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002358:	4313      	orrs	r3, r2
 800235a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00a      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800236a:	4b6c      	ldr	r3, [pc, #432]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800236c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002370:	f023 020c 	bic.w	r2, r3, #12
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002378:	4968      	ldr	r1, [pc, #416]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800237a:	4313      	orrs	r3, r2
 800237c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00a      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800238c:	4b63      	ldr	r3, [pc, #396]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800238e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002392:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239a:	4960      	ldr	r1, [pc, #384]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800239c:	4313      	orrs	r3, r2
 800239e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00a      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023ae:	4b5b      	ldr	r3, [pc, #364]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023b4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023bc:	4957      	ldr	r1, [pc, #348]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023d0:	4b52      	ldr	r3, [pc, #328]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023d6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023de:	494f      	ldr	r1, [pc, #316]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00a      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80023f2:	4b4a      	ldr	r3, [pc, #296]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023f8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002400:	4946      	ldr	r1, [pc, #280]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00a      	beq.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002414:	4b41      	ldr	r3, [pc, #260]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800241a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002422:	493e      	ldr	r1, [pc, #248]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002424:	4313      	orrs	r3, r2
 8002426:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00a      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002436:	4b39      	ldr	r3, [pc, #228]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800243c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002444:	4935      	ldr	r1, [pc, #212]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002446:	4313      	orrs	r3, r2
 8002448:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00a      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002458:	4b30      	ldr	r3, [pc, #192]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800245a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800245e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002466:	492d      	ldr	r1, [pc, #180]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002468:	4313      	orrs	r3, r2
 800246a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d011      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800247a:	4b28      	ldr	r3, [pc, #160]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800247c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002480:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002488:	4924      	ldr	r1, [pc, #144]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800248a:	4313      	orrs	r3, r2
 800248c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002494:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002498:	d101      	bne.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800249a:	2301      	movs	r3, #1
 800249c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80024aa:	2301      	movs	r3, #1
 80024ac:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00a      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024ba:	4b18      	ldr	r3, [pc, #96]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024c8:	4914      	ldr	r1, [pc, #80]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00b      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024dc:	4b0f      	ldr	r3, [pc, #60]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ec:	490b      	ldr	r1, [pc, #44]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00f      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002500:	4b06      	ldr	r3, [pc, #24]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002506:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002510:	4902      	ldr	r1, [pc, #8]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002512:	4313      	orrs	r3, r2
 8002514:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002518:	e002      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d00b      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800252c:	4b8a      	ldr	r3, [pc, #552]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800252e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002532:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800253c:	4986      	ldr	r1, [pc, #536]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800253e:	4313      	orrs	r3, r2
 8002540:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00b      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002550:	4b81      	ldr	r3, [pc, #516]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002556:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002560:	497d      	ldr	r1, [pc, #500]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002562:	4313      	orrs	r3, r2
 8002564:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d006      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 80d6 	beq.w	8002728 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800257c:	4b76      	ldr	r3, [pc, #472]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a75      	ldr	r2, [pc, #468]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002582:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002586:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002588:	f7fe fce8 	bl	8000f5c <HAL_GetTick>
 800258c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002590:	f7fe fce4 	bl	8000f5c <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b64      	cmp	r3, #100	@ 0x64
 800259c:	d901      	bls.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e195      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025a2:	4b6d      	ldr	r3, [pc, #436]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f0      	bne.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d021      	beq.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x572>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d11d      	bne.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80025c2:	4b65      	ldr	r3, [pc, #404]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025c8:	0c1b      	lsrs	r3, r3, #16
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80025d0:	4b61      	ldr	r3, [pc, #388]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025d6:	0e1b      	lsrs	r3, r3, #24
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	019a      	lsls	r2, r3, #6
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	041b      	lsls	r3, r3, #16
 80025e8:	431a      	orrs	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	061b      	lsls	r3, r3, #24
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	071b      	lsls	r3, r3, #28
 80025f6:	4958      	ldr	r1, [pc, #352]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d004      	beq.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800260e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002612:	d00a      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800261c:	2b00      	cmp	r3, #0
 800261e:	d02e      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002624:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002628:	d129      	bne.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800262a:	4b4b      	ldr	r3, [pc, #300]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800262c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002630:	0c1b      	lsrs	r3, r3, #16
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002638:	4b47      	ldr	r3, [pc, #284]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800263a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800263e:	0f1b      	lsrs	r3, r3, #28
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	019a      	lsls	r2, r3, #6
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	041b      	lsls	r3, r3, #16
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	061b      	lsls	r3, r3, #24
 8002658:	431a      	orrs	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	071b      	lsls	r3, r3, #28
 800265e:	493e      	ldr	r1, [pc, #248]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002660:	4313      	orrs	r3, r2
 8002662:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002666:	4b3c      	ldr	r3, [pc, #240]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800266c:	f023 021f 	bic.w	r2, r3, #31
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002674:	3b01      	subs	r3, #1
 8002676:	4938      	ldr	r1, [pc, #224]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002678:	4313      	orrs	r3, r2
 800267a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d01d      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800268a:	4b33      	ldr	r3, [pc, #204]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800268c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002690:	0e1b      	lsrs	r3, r3, #24
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002698:	4b2f      	ldr	r3, [pc, #188]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800269a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800269e:	0f1b      	lsrs	r3, r3, #28
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	019a      	lsls	r2, r3, #6
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	041b      	lsls	r3, r3, #16
 80026b2:	431a      	orrs	r2, r3
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	061b      	lsls	r3, r3, #24
 80026b8:	431a      	orrs	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	071b      	lsls	r3, r3, #28
 80026be:	4926      	ldr	r1, [pc, #152]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d011      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	019a      	lsls	r2, r3, #6
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	691b      	ldr	r3, [r3, #16]
 80026dc:	041b      	lsls	r3, r3, #16
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	061b      	lsls	r3, r3, #24
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	071b      	lsls	r3, r3, #28
 80026ee:	491a      	ldr	r1, [pc, #104]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80026f6:	4b18      	ldr	r3, [pc, #96]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a17      	ldr	r2, [pc, #92]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002700:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002702:	f7fe fc2b 	bl	8000f5c <HAL_GetTick>
 8002706:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002708:	e008      	b.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800270a:	f7fe fc27 	bl	8000f5c <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b64      	cmp	r3, #100	@ 0x64
 8002716:	d901      	bls.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e0d8      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800271c:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f0      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	2b01      	cmp	r3, #1
 800272c:	f040 80ce 	bne.w	80028cc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002730:	4b09      	ldr	r3, [pc, #36]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a08      	ldr	r2, [pc, #32]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002736:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800273a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800273c:	f7fe fc0e 	bl	8000f5c <HAL_GetTick>
 8002740:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002742:	e00b      	b.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002744:	f7fe fc0a 	bl	8000f5c <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b64      	cmp	r3, #100	@ 0x64
 8002750:	d904      	bls.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e0bb      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800275c:	4b5e      	ldr	r3, [pc, #376]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002764:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002768:	d0ec      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002786:	2b00      	cmp	r3, #0
 8002788:	d02e      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d12a      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002792:	4b51      	ldr	r3, [pc, #324]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002798:	0c1b      	lsrs	r3, r3, #16
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80027a0:	4b4d      	ldr	r3, [pc, #308]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80027a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a6:	0f1b      	lsrs	r3, r3, #28
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	019a      	lsls	r2, r3, #6
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	041b      	lsls	r3, r3, #16
 80027b8:	431a      	orrs	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	061b      	lsls	r3, r3, #24
 80027c0:	431a      	orrs	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	071b      	lsls	r3, r3, #28
 80027c6:	4944      	ldr	r1, [pc, #272]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80027ce:	4b42      	ldr	r3, [pc, #264]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80027d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027d4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027dc:	3b01      	subs	r3, #1
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	493d      	ldr	r1, [pc, #244]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d022      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80027f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027fc:	d11d      	bne.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80027fe:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002804:	0e1b      	lsrs	r3, r3, #24
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800280c:	4b32      	ldr	r3, [pc, #200]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800280e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002812:	0f1b      	lsrs	r3, r3, #28
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	019a      	lsls	r2, r3, #6
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	431a      	orrs	r2, r3
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	061b      	lsls	r3, r3, #24
 800282c:	431a      	orrs	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	071b      	lsls	r3, r3, #28
 8002832:	4929      	ldr	r1, [pc, #164]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002834:	4313      	orrs	r3, r2
 8002836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0308 	and.w	r3, r3, #8
 8002842:	2b00      	cmp	r3, #0
 8002844:	d028      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002846:	4b24      	ldr	r3, [pc, #144]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800284c:	0e1b      	lsrs	r3, r3, #24
 800284e:	f003 030f 	and.w	r3, r3, #15
 8002852:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002854:	4b20      	ldr	r3, [pc, #128]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285a:	0c1b      	lsrs	r3, r3, #16
 800285c:	f003 0303 	and.w	r3, r3, #3
 8002860:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	019a      	lsls	r2, r3, #6
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	041b      	lsls	r3, r3, #16
 800286c:	431a      	orrs	r2, r3
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	061b      	lsls	r3, r3, #24
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	071b      	lsls	r3, r3, #28
 800287a:	4917      	ldr	r1, [pc, #92]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800287c:	4313      	orrs	r3, r2
 800287e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002882:	4b15      	ldr	r3, [pc, #84]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002884:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002888:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002890:	4911      	ldr	r1, [pc, #68]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002898:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a0e      	ldr	r2, [pc, #56]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800289e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028a4:	f7fe fb5a 	bl	8000f5c <HAL_GetTick>
 80028a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80028ac:	f7fe fb56 	bl	8000f5c <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b64      	cmp	r3, #100	@ 0x64
 80028b8:	d901      	bls.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e007      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80028be:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028ca:	d1ef      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023800 	.word	0x40023800

080028dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e040      	b.n	8002970 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d106      	bne.n	8002904 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7fe f8f4 	bl	8000aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2224      	movs	r2, #36	@ 0x24
 8002908:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0201 	bic.w	r2, r2, #1
 8002918:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 fe86 	bl	8003634 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 fc1f 	bl	800316c <UART_SetConfig>
 800292e:	4603      	mov	r3, r0
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e01b      	b.n	8002970 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002946:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689a      	ldr	r2, [r3, #8]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002956:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0201 	orr.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 ff05 	bl	8003778 <UART_CheckIdleState>
 800296e:	4603      	mov	r3, r0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b08a      	sub	sp, #40	@ 0x28
 800297c:	af02      	add	r7, sp, #8
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800298c:	2b20      	cmp	r3, #32
 800298e:	d177      	bne.n	8002a80 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <HAL_UART_Transmit+0x24>
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e070      	b.n	8002a82 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2221      	movs	r2, #33	@ 0x21
 80029ac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029ae:	f7fe fad5 	bl	8000f5c <HAL_GetTick>
 80029b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	88fa      	ldrh	r2, [r7, #6]
 80029b8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	88fa      	ldrh	r2, [r7, #6]
 80029c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029cc:	d108      	bne.n	80029e0 <HAL_UART_Transmit+0x68>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d104      	bne.n	80029e0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	61bb      	str	r3, [r7, #24]
 80029de:	e003      	b.n	80029e8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029e8:	e02f      	b.n	8002a4a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	9300      	str	r3, [sp, #0]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	2200      	movs	r2, #0
 80029f2:	2180      	movs	r1, #128	@ 0x80
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 ff67 	bl	80038c8 <UART_WaitOnFlagUntilTimeout>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d004      	beq.n	8002a0a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2220      	movs	r2, #32
 8002a04:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e03b      	b.n	8002a82 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10b      	bne.n	8002a28 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	881b      	ldrh	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	3302      	adds	r3, #2
 8002a24:	61bb      	str	r3, [r7, #24]
 8002a26:	e007      	b.n	8002a38 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	781a      	ldrb	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	3301      	adds	r3, #1
 8002a36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1c9      	bne.n	80029ea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	2140      	movs	r1, #64	@ 0x40
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 ff31 	bl	80038c8 <UART_WaitOnFlagUntilTimeout>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d004      	beq.n	8002a76 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e005      	b.n	8002a82 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	e000      	b.n	8002a82 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002a80:	2302      	movs	r3, #2
  }
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3720      	adds	r7, #32
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b08a      	sub	sp, #40	@ 0x28
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	4613      	mov	r3, r2
 8002a96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	d132      	bne.n	8002b08 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d002      	beq.n	8002aae <HAL_UART_Receive_IT+0x24>
 8002aa8:	88fb      	ldrh	r3, [r7, #6]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e02b      	b.n	8002b0a <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d018      	beq.n	8002af8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	e853 3f00 	ldrex	r3, [r3]
 8002ad2:	613b      	str	r3, [r7, #16]
   return(result);
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	623b      	str	r3, [r7, #32]
 8002ae6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae8:	69f9      	ldr	r1, [r7, #28]
 8002aea:	6a3a      	ldr	r2, [r7, #32]
 8002aec:	e841 2300 	strex	r3, r2, [r1]
 8002af0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1e6      	bne.n	8002ac6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	461a      	mov	r2, r3
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 ff50 	bl	80039a4 <UART_Start_Receive_IT>
 8002b04:	4603      	mov	r3, r0
 8002b06:	e000      	b.n	8002b0a <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002b08:	2302      	movs	r3, #2
  }
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3728      	adds	r7, #40	@ 0x28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b0ba      	sub	sp, #232	@ 0xe8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002b3e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002b42:	4013      	ands	r3, r2
 8002b44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002b48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d115      	bne.n	8002b7c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b54:	f003 0320 	and.w	r3, r3, #32
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00f      	beq.n	8002b7c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b60:	f003 0320 	and.w	r3, r3, #32
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d009      	beq.n	8002b7c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 82c6 	beq.w	80030fe <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	4798      	blx	r3
      }
      return;
 8002b7a:	e2c0      	b.n	80030fe <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002b7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 8117 	beq.w	8002db4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002b86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d106      	bne.n	8002ba0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002b92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002b96:	4b85      	ldr	r3, [pc, #532]	@ (8002dac <HAL_UART_IRQHandler+0x298>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 810a 	beq.w	8002db4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d011      	beq.n	8002bd0 <HAL_UART_IRQHandler+0xbc>
 8002bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00b      	beq.n	8002bd0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bc6:	f043 0201 	orr.w	r2, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d011      	beq.n	8002c00 <HAL_UART_IRQHandler+0xec>
 8002bdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00b      	beq.n	8002c00 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2202      	movs	r2, #2
 8002bee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bf6:	f043 0204 	orr.w	r2, r3, #4
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d011      	beq.n	8002c30 <HAL_UART_IRQHandler+0x11c>
 8002c0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00b      	beq.n	8002c30 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c26:	f043 0202 	orr.w	r2, r3, #2
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d017      	beq.n	8002c6c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c40:	f003 0320 	and.w	r3, r3, #32
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d105      	bne.n	8002c54 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c4c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00b      	beq.n	8002c6c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2208      	movs	r2, #8
 8002c5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c62:	f043 0208 	orr.w	r2, r3, #8
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d012      	beq.n	8002c9e <HAL_UART_IRQHandler+0x18a>
 8002c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00c      	beq.n	8002c9e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f000 822c 	beq.w	8003102 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00d      	beq.n	8002cd2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002cb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cba:	f003 0320 	and.w	r3, r3, #32
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d007      	beq.n	8002cd2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cd8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce6:	2b40      	cmp	r3, #64	@ 0x40
 8002ce8:	d005      	beq.n	8002cf6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002cea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d04f      	beq.n	8002d96 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 ff1a 	bl	8003b30 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d06:	2b40      	cmp	r3, #64	@ 0x40
 8002d08:	d141      	bne.n	8002d8e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	3308      	adds	r3, #8
 8002d10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d18:	e853 3f00 	ldrex	r3, [r3]
 8002d1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3308      	adds	r3, #8
 8002d32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d46:	e841 2300 	strex	r3, r2, [r1]
 8002d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1d9      	bne.n	8002d0a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d013      	beq.n	8002d86 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d62:	4a13      	ldr	r2, [pc, #76]	@ (8002db0 <HAL_UART_IRQHandler+0x29c>)
 8002d64:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe fa83 	bl	8001276 <HAL_DMA_Abort_IT>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d017      	beq.n	8002da6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d80:	4610      	mov	r0, r2
 8002d82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d84:	e00f      	b.n	8002da6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f9d0 	bl	800312c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d8c:	e00b      	b.n	8002da6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f9cc 	bl	800312c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d94:	e007      	b.n	8002da6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f9c8 	bl	800312c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002da4:	e1ad      	b.n	8003102 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da6:	bf00      	nop
    return;
 8002da8:	e1ab      	b.n	8003102 <HAL_UART_IRQHandler+0x5ee>
 8002daa:	bf00      	nop
 8002dac:	04000120 	.word	0x04000120
 8002db0:	08003bf9 	.word	0x08003bf9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	f040 8166 	bne.w	800308a <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dc2:	f003 0310 	and.w	r3, r3, #16
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 815f 	beq.w	800308a <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002dcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dd0:	f003 0310 	and.w	r3, r3, #16
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 8158 	beq.w	800308a <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2210      	movs	r2, #16
 8002de0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dec:	2b40      	cmp	r3, #64	@ 0x40
 8002dee:	f040 80d0 	bne.w	8002f92 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002dfe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f000 80ab 	beq.w	8002f5e <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002e0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e12:	429a      	cmp	r2, r3
 8002e14:	f080 80a3 	bcs.w	8002f5e <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e26:	69db      	ldr	r3, [r3, #28]
 8002e28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e2c:	f000 8086 	beq.w	8002f3c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e3c:	e853 3f00 	ldrex	r3, [r3]
 8002e40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	461a      	mov	r2, r3
 8002e56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e5e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e62:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002e66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e6a:	e841 2300 	strex	r3, r2, [r1]
 8002e6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1da      	bne.n	8002e30 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	3308      	adds	r3, #8
 8002e80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e84:	e853 3f00 	ldrex	r3, [r3]
 8002e88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002e8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e8c:	f023 0301 	bic.w	r3, r3, #1
 8002e90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3308      	adds	r3, #8
 8002e9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e9e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ea2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ea6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002eaa:	e841 2300 	strex	r3, r2, [r1]
 8002eae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002eb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1e1      	bne.n	8002e7a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3308      	adds	r3, #8
 8002ebc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ebe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ec0:	e853 3f00 	ldrex	r3, [r3]
 8002ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002ec6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ec8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3308      	adds	r3, #8
 8002ed6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002eda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002edc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ede:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002ee0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ee2:	e841 2300 	strex	r3, r2, [r1]
 8002ee6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002ee8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1e3      	bne.n	8002eb6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f04:	e853 3f00 	ldrex	r3, [r3]
 8002f08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f0c:	f023 0310 	bic.w	r3, r3, #16
 8002f10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f26:	e841 2300 	strex	r3, r2, [r1]
 8002f2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1e4      	bne.n	8002efc <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fe f92d 	bl	8001196 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	4619      	mov	r1, r3
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 f8f2 	bl	8003140 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002f5c:	e0d3      	b.n	8003106 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002f64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	f040 80cc 	bne.w	8003106 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f78:	f040 80c5 	bne.w	8003106 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002f88:	4619      	mov	r1, r3
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 f8d8 	bl	8003140 <HAL_UARTEx_RxEventCallback>
      return;
 8002f90:	e0b9      	b.n	8003106 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f000 80ab 	beq.w	800310a <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8002fb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 80a6 	beq.w	800310a <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc6:	e853 3f00 	ldrex	r3, [r3]
 8002fca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fe0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fe2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fe6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fe8:	e841 2300 	strex	r3, r2, [r1]
 8002fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1e4      	bne.n	8002fbe <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	3308      	adds	r3, #8
 8002ffa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	e853 3f00 	ldrex	r3, [r3]
 8003002:	623b      	str	r3, [r7, #32]
   return(result);
 8003004:	6a3b      	ldr	r3, [r7, #32]
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3308      	adds	r3, #8
 8003014:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003018:	633a      	str	r2, [r7, #48]	@ 0x30
 800301a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800301e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003020:	e841 2300 	strex	r3, r2, [r1]
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1e3      	bne.n	8002ff4 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2220      	movs	r2, #32
 8003030:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	e853 3f00 	ldrex	r3, [r3]
 800304c:	60fb      	str	r3, [r7, #12]
   return(result);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f023 0310 	bic.w	r3, r3, #16
 8003054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	461a      	mov	r2, r3
 800305e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003066:	69b9      	ldr	r1, [r7, #24]
 8003068:	69fa      	ldr	r2, [r7, #28]
 800306a:	e841 2300 	strex	r3, r2, [r1]
 800306e:	617b      	str	r3, [r7, #20]
   return(result);
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1e4      	bne.n	8003040 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2202      	movs	r2, #2
 800307a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800307c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003080:	4619      	mov	r1, r3
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f85c 	bl	8003140 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003088:	e03f      	b.n	800310a <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800308a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800308e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00e      	beq.n	80030b4 <HAL_UART_IRQHandler+0x5a0>
 8003096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800309a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d008      	beq.n	80030b4 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80030aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f853 	bl	8003158 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030b2:	e02d      	b.n	8003110 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00e      	beq.n	80030de <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d008      	beq.n	80030de <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01c      	beq.n	800310e <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	4798      	blx	r3
    }
    return;
 80030dc:	e017      	b.n	800310e <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d012      	beq.n	8003110 <HAL_UART_IRQHandler+0x5fc>
 80030ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00c      	beq.n	8003110 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fd90 	bl	8003c1c <UART_EndTransmit_IT>
    return;
 80030fc:	e008      	b.n	8003110 <HAL_UART_IRQHandler+0x5fc>
      return;
 80030fe:	bf00      	nop
 8003100:	e006      	b.n	8003110 <HAL_UART_IRQHandler+0x5fc>
    return;
 8003102:	bf00      	nop
 8003104:	e004      	b.n	8003110 <HAL_UART_IRQHandler+0x5fc>
      return;
 8003106:	bf00      	nop
 8003108:	e002      	b.n	8003110 <HAL_UART_IRQHandler+0x5fc>
      return;
 800310a:	bf00      	nop
 800310c:	e000      	b.n	8003110 <HAL_UART_IRQHandler+0x5fc>
    return;
 800310e:	bf00      	nop
  }

}
 8003110:	37e8      	adds	r7, #232	@ 0xe8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop

08003118 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	4ba6      	ldr	r3, [pc, #664]	@ (8003430 <UART_SetConfig+0x2c4>)
 8003198:	4013      	ands	r3, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	6979      	ldr	r1, [r7, #20]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	430a      	orrs	r2, r1
 80031dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a94      	ldr	r2, [pc, #592]	@ (8003434 <UART_SetConfig+0x2c8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d120      	bne.n	800322a <UART_SetConfig+0xbe>
 80031e8:	4b93      	ldr	r3, [pc, #588]	@ (8003438 <UART_SetConfig+0x2cc>)
 80031ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d816      	bhi.n	8003224 <UART_SetConfig+0xb8>
 80031f6:	a201      	add	r2, pc, #4	@ (adr r2, 80031fc <UART_SetConfig+0x90>)
 80031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fc:	0800320d 	.word	0x0800320d
 8003200:	08003219 	.word	0x08003219
 8003204:	08003213 	.word	0x08003213
 8003208:	0800321f 	.word	0x0800321f
 800320c:	2301      	movs	r3, #1
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	e150      	b.n	80034b4 <UART_SetConfig+0x348>
 8003212:	2302      	movs	r3, #2
 8003214:	77fb      	strb	r3, [r7, #31]
 8003216:	e14d      	b.n	80034b4 <UART_SetConfig+0x348>
 8003218:	2304      	movs	r3, #4
 800321a:	77fb      	strb	r3, [r7, #31]
 800321c:	e14a      	b.n	80034b4 <UART_SetConfig+0x348>
 800321e:	2308      	movs	r3, #8
 8003220:	77fb      	strb	r3, [r7, #31]
 8003222:	e147      	b.n	80034b4 <UART_SetConfig+0x348>
 8003224:	2310      	movs	r3, #16
 8003226:	77fb      	strb	r3, [r7, #31]
 8003228:	e144      	b.n	80034b4 <UART_SetConfig+0x348>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a83      	ldr	r2, [pc, #524]	@ (800343c <UART_SetConfig+0x2d0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d132      	bne.n	800329a <UART_SetConfig+0x12e>
 8003234:	4b80      	ldr	r3, [pc, #512]	@ (8003438 <UART_SetConfig+0x2cc>)
 8003236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b0c      	cmp	r3, #12
 8003240:	d828      	bhi.n	8003294 <UART_SetConfig+0x128>
 8003242:	a201      	add	r2, pc, #4	@ (adr r2, 8003248 <UART_SetConfig+0xdc>)
 8003244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003248:	0800327d 	.word	0x0800327d
 800324c:	08003295 	.word	0x08003295
 8003250:	08003295 	.word	0x08003295
 8003254:	08003295 	.word	0x08003295
 8003258:	08003289 	.word	0x08003289
 800325c:	08003295 	.word	0x08003295
 8003260:	08003295 	.word	0x08003295
 8003264:	08003295 	.word	0x08003295
 8003268:	08003283 	.word	0x08003283
 800326c:	08003295 	.word	0x08003295
 8003270:	08003295 	.word	0x08003295
 8003274:	08003295 	.word	0x08003295
 8003278:	0800328f 	.word	0x0800328f
 800327c:	2300      	movs	r3, #0
 800327e:	77fb      	strb	r3, [r7, #31]
 8003280:	e118      	b.n	80034b4 <UART_SetConfig+0x348>
 8003282:	2302      	movs	r3, #2
 8003284:	77fb      	strb	r3, [r7, #31]
 8003286:	e115      	b.n	80034b4 <UART_SetConfig+0x348>
 8003288:	2304      	movs	r3, #4
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	e112      	b.n	80034b4 <UART_SetConfig+0x348>
 800328e:	2308      	movs	r3, #8
 8003290:	77fb      	strb	r3, [r7, #31]
 8003292:	e10f      	b.n	80034b4 <UART_SetConfig+0x348>
 8003294:	2310      	movs	r3, #16
 8003296:	77fb      	strb	r3, [r7, #31]
 8003298:	e10c      	b.n	80034b4 <UART_SetConfig+0x348>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a68      	ldr	r2, [pc, #416]	@ (8003440 <UART_SetConfig+0x2d4>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d120      	bne.n	80032e6 <UART_SetConfig+0x17a>
 80032a4:	4b64      	ldr	r3, [pc, #400]	@ (8003438 <UART_SetConfig+0x2cc>)
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80032ae:	2b30      	cmp	r3, #48	@ 0x30
 80032b0:	d013      	beq.n	80032da <UART_SetConfig+0x16e>
 80032b2:	2b30      	cmp	r3, #48	@ 0x30
 80032b4:	d814      	bhi.n	80032e0 <UART_SetConfig+0x174>
 80032b6:	2b20      	cmp	r3, #32
 80032b8:	d009      	beq.n	80032ce <UART_SetConfig+0x162>
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d810      	bhi.n	80032e0 <UART_SetConfig+0x174>
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <UART_SetConfig+0x15c>
 80032c2:	2b10      	cmp	r3, #16
 80032c4:	d006      	beq.n	80032d4 <UART_SetConfig+0x168>
 80032c6:	e00b      	b.n	80032e0 <UART_SetConfig+0x174>
 80032c8:	2300      	movs	r3, #0
 80032ca:	77fb      	strb	r3, [r7, #31]
 80032cc:	e0f2      	b.n	80034b4 <UART_SetConfig+0x348>
 80032ce:	2302      	movs	r3, #2
 80032d0:	77fb      	strb	r3, [r7, #31]
 80032d2:	e0ef      	b.n	80034b4 <UART_SetConfig+0x348>
 80032d4:	2304      	movs	r3, #4
 80032d6:	77fb      	strb	r3, [r7, #31]
 80032d8:	e0ec      	b.n	80034b4 <UART_SetConfig+0x348>
 80032da:	2308      	movs	r3, #8
 80032dc:	77fb      	strb	r3, [r7, #31]
 80032de:	e0e9      	b.n	80034b4 <UART_SetConfig+0x348>
 80032e0:	2310      	movs	r3, #16
 80032e2:	77fb      	strb	r3, [r7, #31]
 80032e4:	e0e6      	b.n	80034b4 <UART_SetConfig+0x348>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a56      	ldr	r2, [pc, #344]	@ (8003444 <UART_SetConfig+0x2d8>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d120      	bne.n	8003332 <UART_SetConfig+0x1c6>
 80032f0:	4b51      	ldr	r3, [pc, #324]	@ (8003438 <UART_SetConfig+0x2cc>)
 80032f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80032fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80032fc:	d013      	beq.n	8003326 <UART_SetConfig+0x1ba>
 80032fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003300:	d814      	bhi.n	800332c <UART_SetConfig+0x1c0>
 8003302:	2b80      	cmp	r3, #128	@ 0x80
 8003304:	d009      	beq.n	800331a <UART_SetConfig+0x1ae>
 8003306:	2b80      	cmp	r3, #128	@ 0x80
 8003308:	d810      	bhi.n	800332c <UART_SetConfig+0x1c0>
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <UART_SetConfig+0x1a8>
 800330e:	2b40      	cmp	r3, #64	@ 0x40
 8003310:	d006      	beq.n	8003320 <UART_SetConfig+0x1b4>
 8003312:	e00b      	b.n	800332c <UART_SetConfig+0x1c0>
 8003314:	2300      	movs	r3, #0
 8003316:	77fb      	strb	r3, [r7, #31]
 8003318:	e0cc      	b.n	80034b4 <UART_SetConfig+0x348>
 800331a:	2302      	movs	r3, #2
 800331c:	77fb      	strb	r3, [r7, #31]
 800331e:	e0c9      	b.n	80034b4 <UART_SetConfig+0x348>
 8003320:	2304      	movs	r3, #4
 8003322:	77fb      	strb	r3, [r7, #31]
 8003324:	e0c6      	b.n	80034b4 <UART_SetConfig+0x348>
 8003326:	2308      	movs	r3, #8
 8003328:	77fb      	strb	r3, [r7, #31]
 800332a:	e0c3      	b.n	80034b4 <UART_SetConfig+0x348>
 800332c:	2310      	movs	r3, #16
 800332e:	77fb      	strb	r3, [r7, #31]
 8003330:	e0c0      	b.n	80034b4 <UART_SetConfig+0x348>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a44      	ldr	r2, [pc, #272]	@ (8003448 <UART_SetConfig+0x2dc>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d125      	bne.n	8003388 <UART_SetConfig+0x21c>
 800333c:	4b3e      	ldr	r3, [pc, #248]	@ (8003438 <UART_SetConfig+0x2cc>)
 800333e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800334a:	d017      	beq.n	800337c <UART_SetConfig+0x210>
 800334c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003350:	d817      	bhi.n	8003382 <UART_SetConfig+0x216>
 8003352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003356:	d00b      	beq.n	8003370 <UART_SetConfig+0x204>
 8003358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800335c:	d811      	bhi.n	8003382 <UART_SetConfig+0x216>
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <UART_SetConfig+0x1fe>
 8003362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003366:	d006      	beq.n	8003376 <UART_SetConfig+0x20a>
 8003368:	e00b      	b.n	8003382 <UART_SetConfig+0x216>
 800336a:	2300      	movs	r3, #0
 800336c:	77fb      	strb	r3, [r7, #31]
 800336e:	e0a1      	b.n	80034b4 <UART_SetConfig+0x348>
 8003370:	2302      	movs	r3, #2
 8003372:	77fb      	strb	r3, [r7, #31]
 8003374:	e09e      	b.n	80034b4 <UART_SetConfig+0x348>
 8003376:	2304      	movs	r3, #4
 8003378:	77fb      	strb	r3, [r7, #31]
 800337a:	e09b      	b.n	80034b4 <UART_SetConfig+0x348>
 800337c:	2308      	movs	r3, #8
 800337e:	77fb      	strb	r3, [r7, #31]
 8003380:	e098      	b.n	80034b4 <UART_SetConfig+0x348>
 8003382:	2310      	movs	r3, #16
 8003384:	77fb      	strb	r3, [r7, #31]
 8003386:	e095      	b.n	80034b4 <UART_SetConfig+0x348>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2f      	ldr	r2, [pc, #188]	@ (800344c <UART_SetConfig+0x2e0>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d125      	bne.n	80033de <UART_SetConfig+0x272>
 8003392:	4b29      	ldr	r3, [pc, #164]	@ (8003438 <UART_SetConfig+0x2cc>)
 8003394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003398:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800339c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033a0:	d017      	beq.n	80033d2 <UART_SetConfig+0x266>
 80033a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033a6:	d817      	bhi.n	80033d8 <UART_SetConfig+0x26c>
 80033a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033ac:	d00b      	beq.n	80033c6 <UART_SetConfig+0x25a>
 80033ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033b2:	d811      	bhi.n	80033d8 <UART_SetConfig+0x26c>
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <UART_SetConfig+0x254>
 80033b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033bc:	d006      	beq.n	80033cc <UART_SetConfig+0x260>
 80033be:	e00b      	b.n	80033d8 <UART_SetConfig+0x26c>
 80033c0:	2301      	movs	r3, #1
 80033c2:	77fb      	strb	r3, [r7, #31]
 80033c4:	e076      	b.n	80034b4 <UART_SetConfig+0x348>
 80033c6:	2302      	movs	r3, #2
 80033c8:	77fb      	strb	r3, [r7, #31]
 80033ca:	e073      	b.n	80034b4 <UART_SetConfig+0x348>
 80033cc:	2304      	movs	r3, #4
 80033ce:	77fb      	strb	r3, [r7, #31]
 80033d0:	e070      	b.n	80034b4 <UART_SetConfig+0x348>
 80033d2:	2308      	movs	r3, #8
 80033d4:	77fb      	strb	r3, [r7, #31]
 80033d6:	e06d      	b.n	80034b4 <UART_SetConfig+0x348>
 80033d8:	2310      	movs	r3, #16
 80033da:	77fb      	strb	r3, [r7, #31]
 80033dc:	e06a      	b.n	80034b4 <UART_SetConfig+0x348>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003450 <UART_SetConfig+0x2e4>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d138      	bne.n	800345a <UART_SetConfig+0x2ee>
 80033e8:	4b13      	ldr	r3, [pc, #76]	@ (8003438 <UART_SetConfig+0x2cc>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ee:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80033f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033f6:	d017      	beq.n	8003428 <UART_SetConfig+0x2bc>
 80033f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033fc:	d82a      	bhi.n	8003454 <UART_SetConfig+0x2e8>
 80033fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003402:	d00b      	beq.n	800341c <UART_SetConfig+0x2b0>
 8003404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003408:	d824      	bhi.n	8003454 <UART_SetConfig+0x2e8>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <UART_SetConfig+0x2aa>
 800340e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003412:	d006      	beq.n	8003422 <UART_SetConfig+0x2b6>
 8003414:	e01e      	b.n	8003454 <UART_SetConfig+0x2e8>
 8003416:	2300      	movs	r3, #0
 8003418:	77fb      	strb	r3, [r7, #31]
 800341a:	e04b      	b.n	80034b4 <UART_SetConfig+0x348>
 800341c:	2302      	movs	r3, #2
 800341e:	77fb      	strb	r3, [r7, #31]
 8003420:	e048      	b.n	80034b4 <UART_SetConfig+0x348>
 8003422:	2304      	movs	r3, #4
 8003424:	77fb      	strb	r3, [r7, #31]
 8003426:	e045      	b.n	80034b4 <UART_SetConfig+0x348>
 8003428:	2308      	movs	r3, #8
 800342a:	77fb      	strb	r3, [r7, #31]
 800342c:	e042      	b.n	80034b4 <UART_SetConfig+0x348>
 800342e:	bf00      	nop
 8003430:	efff69f3 	.word	0xefff69f3
 8003434:	40011000 	.word	0x40011000
 8003438:	40023800 	.word	0x40023800
 800343c:	40004400 	.word	0x40004400
 8003440:	40004800 	.word	0x40004800
 8003444:	40004c00 	.word	0x40004c00
 8003448:	40005000 	.word	0x40005000
 800344c:	40011400 	.word	0x40011400
 8003450:	40007800 	.word	0x40007800
 8003454:	2310      	movs	r3, #16
 8003456:	77fb      	strb	r3, [r7, #31]
 8003458:	e02c      	b.n	80034b4 <UART_SetConfig+0x348>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a72      	ldr	r2, [pc, #456]	@ (8003628 <UART_SetConfig+0x4bc>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d125      	bne.n	80034b0 <UART_SetConfig+0x344>
 8003464:	4b71      	ldr	r3, [pc, #452]	@ (800362c <UART_SetConfig+0x4c0>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800346e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003472:	d017      	beq.n	80034a4 <UART_SetConfig+0x338>
 8003474:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003478:	d817      	bhi.n	80034aa <UART_SetConfig+0x33e>
 800347a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800347e:	d00b      	beq.n	8003498 <UART_SetConfig+0x32c>
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003484:	d811      	bhi.n	80034aa <UART_SetConfig+0x33e>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <UART_SetConfig+0x326>
 800348a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800348e:	d006      	beq.n	800349e <UART_SetConfig+0x332>
 8003490:	e00b      	b.n	80034aa <UART_SetConfig+0x33e>
 8003492:	2300      	movs	r3, #0
 8003494:	77fb      	strb	r3, [r7, #31]
 8003496:	e00d      	b.n	80034b4 <UART_SetConfig+0x348>
 8003498:	2302      	movs	r3, #2
 800349a:	77fb      	strb	r3, [r7, #31]
 800349c:	e00a      	b.n	80034b4 <UART_SetConfig+0x348>
 800349e:	2304      	movs	r3, #4
 80034a0:	77fb      	strb	r3, [r7, #31]
 80034a2:	e007      	b.n	80034b4 <UART_SetConfig+0x348>
 80034a4:	2308      	movs	r3, #8
 80034a6:	77fb      	strb	r3, [r7, #31]
 80034a8:	e004      	b.n	80034b4 <UART_SetConfig+0x348>
 80034aa:	2310      	movs	r3, #16
 80034ac:	77fb      	strb	r3, [r7, #31]
 80034ae:	e001      	b.n	80034b4 <UART_SetConfig+0x348>
 80034b0:	2310      	movs	r3, #16
 80034b2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034bc:	d15b      	bne.n	8003576 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80034be:	7ffb      	ldrb	r3, [r7, #31]
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d828      	bhi.n	8003516 <UART_SetConfig+0x3aa>
 80034c4:	a201      	add	r2, pc, #4	@ (adr r2, 80034cc <UART_SetConfig+0x360>)
 80034c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ca:	bf00      	nop
 80034cc:	080034f1 	.word	0x080034f1
 80034d0:	080034f9 	.word	0x080034f9
 80034d4:	08003501 	.word	0x08003501
 80034d8:	08003517 	.word	0x08003517
 80034dc:	08003507 	.word	0x08003507
 80034e0:	08003517 	.word	0x08003517
 80034e4:	08003517 	.word	0x08003517
 80034e8:	08003517 	.word	0x08003517
 80034ec:	0800350f 	.word	0x0800350f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034f0:	f7fe fda4 	bl	800203c <HAL_RCC_GetPCLK1Freq>
 80034f4:	61b8      	str	r0, [r7, #24]
        break;
 80034f6:	e013      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034f8:	f7fe fdb4 	bl	8002064 <HAL_RCC_GetPCLK2Freq>
 80034fc:	61b8      	str	r0, [r7, #24]
        break;
 80034fe:	e00f      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003500:	4b4b      	ldr	r3, [pc, #300]	@ (8003630 <UART_SetConfig+0x4c4>)
 8003502:	61bb      	str	r3, [r7, #24]
        break;
 8003504:	e00c      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003506:	f7fe fc89 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 800350a:	61b8      	str	r0, [r7, #24]
        break;
 800350c:	e008      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800350e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003512:	61bb      	str	r3, [r7, #24]
        break;
 8003514:	e004      	b.n	8003520 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003516:	2300      	movs	r3, #0
 8003518:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	77bb      	strb	r3, [r7, #30]
        break;
 800351e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d074      	beq.n	8003610 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	005a      	lsls	r2, r3, #1
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	085b      	lsrs	r3, r3, #1
 8003530:	441a      	add	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	fbb2 f3f3 	udiv	r3, r2, r3
 800353a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	2b0f      	cmp	r3, #15
 8003540:	d916      	bls.n	8003570 <UART_SetConfig+0x404>
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003548:	d212      	bcs.n	8003570 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	b29b      	uxth	r3, r3
 800354e:	f023 030f 	bic.w	r3, r3, #15
 8003552:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	b29b      	uxth	r3, r3
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	b29a      	uxth	r2, r3
 8003560:	89fb      	ldrh	r3, [r7, #14]
 8003562:	4313      	orrs	r3, r2
 8003564:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	89fa      	ldrh	r2, [r7, #14]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	e04f      	b.n	8003610 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	77bb      	strb	r3, [r7, #30]
 8003574:	e04c      	b.n	8003610 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003576:	7ffb      	ldrb	r3, [r7, #31]
 8003578:	2b08      	cmp	r3, #8
 800357a:	d828      	bhi.n	80035ce <UART_SetConfig+0x462>
 800357c:	a201      	add	r2, pc, #4	@ (adr r2, 8003584 <UART_SetConfig+0x418>)
 800357e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003582:	bf00      	nop
 8003584:	080035a9 	.word	0x080035a9
 8003588:	080035b1 	.word	0x080035b1
 800358c:	080035b9 	.word	0x080035b9
 8003590:	080035cf 	.word	0x080035cf
 8003594:	080035bf 	.word	0x080035bf
 8003598:	080035cf 	.word	0x080035cf
 800359c:	080035cf 	.word	0x080035cf
 80035a0:	080035cf 	.word	0x080035cf
 80035a4:	080035c7 	.word	0x080035c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a8:	f7fe fd48 	bl	800203c <HAL_RCC_GetPCLK1Freq>
 80035ac:	61b8      	str	r0, [r7, #24]
        break;
 80035ae:	e013      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b0:	f7fe fd58 	bl	8002064 <HAL_RCC_GetPCLK2Freq>
 80035b4:	61b8      	str	r0, [r7, #24]
        break;
 80035b6:	e00f      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003630 <UART_SetConfig+0x4c4>)
 80035ba:	61bb      	str	r3, [r7, #24]
        break;
 80035bc:	e00c      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035be:	f7fe fc2d 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 80035c2:	61b8      	str	r0, [r7, #24]
        break;
 80035c4:	e008      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ca:	61bb      	str	r3, [r7, #24]
        break;
 80035cc:	e004      	b.n	80035d8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80035ce:	2300      	movs	r3, #0
 80035d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	77bb      	strb	r3, [r7, #30]
        break;
 80035d6:	bf00      	nop
    }

    if (pclk != 0U)
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d018      	beq.n	8003610 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	085a      	lsrs	r2, r3, #1
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	441a      	add	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b0f      	cmp	r3, #15
 80035f6:	d909      	bls.n	800360c <UART_SetConfig+0x4a0>
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fe:	d205      	bcs.n	800360c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	b29a      	uxth	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	60da      	str	r2, [r3, #12]
 800360a:	e001      	b.n	8003610 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800361c:	7fbb      	ldrb	r3, [r7, #30]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3720      	adds	r7, #32
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40007c00 	.word	0x40007c00
 800362c:	40023800 	.word	0x40023800
 8003630:	00f42400 	.word	0x00f42400

08003634 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	f003 0310 	and.w	r3, r3, #16
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003710:	2b00      	cmp	r3, #0
 8003712:	d01a      	beq.n	800374a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003732:	d10a      	bne.n	800374a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	605a      	str	r2, [r3, #4]
  }
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b098      	sub	sp, #96	@ 0x60
 800377c:	af02      	add	r7, sp, #8
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003788:	f7fd fbe8 	bl	8000f5c <HAL_GetTick>
 800378c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b08      	cmp	r3, #8
 800379a:	d12e      	bne.n	80037fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800379c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037a4:	2200      	movs	r2, #0
 80037a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 f88c 	bl	80038c8 <UART_WaitOnFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d021      	beq.n	80037fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037be:	e853 3f00 	ldrex	r3, [r3]
 80037c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80037c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	461a      	mov	r2, r3
 80037d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80037d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037dc:	e841 2300 	strex	r3, r2, [r1]
 80037e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1e6      	bne.n	80037b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2220      	movs	r2, #32
 80037ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e062      	b.n	80038c0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b04      	cmp	r3, #4
 8003806:	d149      	bne.n	800389c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003808:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003810:	2200      	movs	r2, #0
 8003812:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f856 	bl	80038c8 <UART_WaitOnFlagUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d03c      	beq.n	800389c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382a:	e853 3f00 	ldrex	r3, [r3]
 800382e:	623b      	str	r3, [r7, #32]
   return(result);
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	461a      	mov	r2, r3
 800383e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003840:	633b      	str	r3, [r7, #48]	@ 0x30
 8003842:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003844:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003848:	e841 2300 	strex	r3, r2, [r1]
 800384c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1e6      	bne.n	8003822 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	3308      	adds	r3, #8
 800385a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	e853 3f00 	ldrex	r3, [r3]
 8003862:	60fb      	str	r3, [r7, #12]
   return(result);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f023 0301 	bic.w	r3, r3, #1
 800386a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	3308      	adds	r3, #8
 8003872:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003874:	61fa      	str	r2, [r7, #28]
 8003876:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003878:	69b9      	ldr	r1, [r7, #24]
 800387a:	69fa      	ldr	r2, [r7, #28]
 800387c:	e841 2300 	strex	r3, r2, [r1]
 8003880:	617b      	str	r3, [r7, #20]
   return(result);
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1e5      	bne.n	8003854 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e011      	b.n	80038c0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2220      	movs	r2, #32
 80038a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3758      	adds	r7, #88	@ 0x58
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	603b      	str	r3, [r7, #0]
 80038d4:	4613      	mov	r3, r2
 80038d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038d8:	e04f      	b.n	800397a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e0:	d04b      	beq.n	800397a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038e2:	f7fd fb3b 	bl	8000f5c <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d302      	bcc.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e04e      	b.n	800399a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b00      	cmp	r3, #0
 8003908:	d037      	beq.n	800397a <UART_WaitOnFlagUntilTimeout+0xb2>
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	2b80      	cmp	r3, #128	@ 0x80
 800390e:	d034      	beq.n	800397a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b40      	cmp	r3, #64	@ 0x40
 8003914:	d031      	beq.n	800397a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	69db      	ldr	r3, [r3, #28]
 800391c:	f003 0308 	and.w	r3, r3, #8
 8003920:	2b08      	cmp	r3, #8
 8003922:	d110      	bne.n	8003946 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2208      	movs	r2, #8
 800392a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f000 f8ff 	bl	8003b30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2208      	movs	r2, #8
 8003936:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e029      	b.n	800399a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003950:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003954:	d111      	bne.n	800397a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800395e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003960:	68f8      	ldr	r0, [r7, #12]
 8003962:	f000 f8e5 	bl	8003b30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2220      	movs	r2, #32
 800396a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e00f      	b.n	800399a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	69da      	ldr	r2, [r3, #28]
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	4013      	ands	r3, r2
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	429a      	cmp	r2, r3
 8003988:	bf0c      	ite	eq
 800398a:	2301      	moveq	r3, #1
 800398c:	2300      	movne	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	429a      	cmp	r2, r3
 8003996:	d0a0      	beq.n	80038da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
	...

080039a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b097      	sub	sp, #92	@ 0x5c
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	4613      	mov	r3, r2
 80039b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	88fa      	ldrh	r2, [r7, #6]
 80039bc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	88fa      	ldrh	r2, [r7, #6]
 80039c4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039d6:	d10e      	bne.n	80039f6 <UART_Start_Receive_IT+0x52>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d105      	bne.n	80039ec <UART_Start_Receive_IT+0x48>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80039e6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039ea:	e02d      	b.n	8003a48 <UART_Start_Receive_IT+0xa4>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	22ff      	movs	r2, #255	@ 0xff
 80039f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80039f4:	e028      	b.n	8003a48 <UART_Start_Receive_IT+0xa4>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10d      	bne.n	8003a1a <UART_Start_Receive_IT+0x76>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d104      	bne.n	8003a10 <UART_Start_Receive_IT+0x6c>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	22ff      	movs	r2, #255	@ 0xff
 8003a0a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003a0e:	e01b      	b.n	8003a48 <UART_Start_Receive_IT+0xa4>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	227f      	movs	r2, #127	@ 0x7f
 8003a14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003a18:	e016      	b.n	8003a48 <UART_Start_Receive_IT+0xa4>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a22:	d10d      	bne.n	8003a40 <UART_Start_Receive_IT+0x9c>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d104      	bne.n	8003a36 <UART_Start_Receive_IT+0x92>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	227f      	movs	r2, #127	@ 0x7f
 8003a30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003a34:	e008      	b.n	8003a48 <UART_Start_Receive_IT+0xa4>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	223f      	movs	r2, #63	@ 0x3f
 8003a3a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003a3e:	e003      	b.n	8003a48 <UART_Start_Receive_IT+0xa4>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2222      	movs	r2, #34	@ 0x22
 8003a54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3308      	adds	r3, #8
 8003a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a62:	e853 3f00 	ldrex	r3, [r3]
 8003a66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a6a:	f043 0301 	orr.w	r3, r3, #1
 8003a6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	3308      	adds	r3, #8
 8003a76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003a78:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003a7a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003a7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a80:	e841 2300 	strex	r3, r2, [r1]
 8003a84:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003a86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1e5      	bne.n	8003a58 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a94:	d107      	bne.n	8003aa6 <UART_Start_Receive_IT+0x102>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d103      	bne.n	8003aa6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	4a21      	ldr	r2, [pc, #132]	@ (8003b28 <UART_Start_Receive_IT+0x184>)
 8003aa2:	669a      	str	r2, [r3, #104]	@ 0x68
 8003aa4:	e002      	b.n	8003aac <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4a20      	ldr	r2, [pc, #128]	@ (8003b2c <UART_Start_Receive_IT+0x188>)
 8003aaa:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d019      	beq.n	8003ae8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003abc:	e853 3f00 	ldrex	r3, [r3]
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ad4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ad8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ada:	e841 2300 	strex	r3, r2, [r1]
 8003ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1e6      	bne.n	8003ab4 <UART_Start_Receive_IT+0x110>
 8003ae6:	e018      	b.n	8003b1a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	e853 3f00 	ldrex	r3, [r3]
 8003af4:	613b      	str	r3, [r7, #16]
   return(result);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f043 0320 	orr.w	r3, r3, #32
 8003afc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b06:	623b      	str	r3, [r7, #32]
 8003b08:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0a:	69f9      	ldr	r1, [r7, #28]
 8003b0c:	6a3a      	ldr	r2, [r7, #32]
 8003b0e:	e841 2300 	strex	r3, r2, [r1]
 8003b12:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1e6      	bne.n	8003ae8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	375c      	adds	r7, #92	@ 0x5c
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	08003e19 	.word	0x08003e19
 8003b2c:	08003c71 	.word	0x08003c71

08003b30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b095      	sub	sp, #84	@ 0x54
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b40:	e853 3f00 	ldrex	r3, [r3]
 8003b44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b56:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b5e:	e841 2300 	strex	r3, r2, [r1]
 8003b62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1e6      	bne.n	8003b38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	3308      	adds	r3, #8
 8003b70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	e853 3f00 	ldrex	r3, [r3]
 8003b78:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	f023 0301 	bic.w	r3, r3, #1
 8003b80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3308      	adds	r3, #8
 8003b88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b92:	e841 2300 	strex	r3, r2, [r1]
 8003b96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1e5      	bne.n	8003b6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d118      	bne.n	8003bd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	e853 3f00 	ldrex	r3, [r3]
 8003bb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f023 0310 	bic.w	r3, r3, #16
 8003bba:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bc4:	61bb      	str	r3, [r7, #24]
 8003bc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc8:	6979      	ldr	r1, [r7, #20]
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	e841 2300 	strex	r3, r2, [r1]
 8003bd0:	613b      	str	r3, [r7, #16]
   return(result);
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1e6      	bne.n	8003ba6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003bec:	bf00      	nop
 8003bee:	3754      	adds	r7, #84	@ 0x54
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f7ff fa8c 	bl	800312c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c14:	bf00      	nop
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b088      	sub	sp, #32
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	e853 3f00 	ldrex	r3, [r3]
 8003c30:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	61bb      	str	r3, [r7, #24]
 8003c44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c46:	6979      	ldr	r1, [r7, #20]
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	e841 2300 	strex	r3, r2, [r1]
 8003c4e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1e6      	bne.n	8003c24 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7ff fa58 	bl	8003118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c68:	bf00      	nop
 8003c6a:	3720      	adds	r7, #32
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b09c      	sub	sp, #112	@ 0x70
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003c7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c88:	2b22      	cmp	r3, #34	@ 0x22
 8003c8a:	f040 80b9 	bne.w	8003e00 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003c98:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003c9c:	b2d9      	uxtb	r1, r3
 8003c9e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca8:	400a      	ands	r2, r1
 8003caa:	b2d2      	uxtb	r2, r2
 8003cac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f040 809c 	bne.w	8003e10 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ce0:	e853 3f00 	ldrex	r3, [r3]
 8003ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ce6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ce8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cf8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003cfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cfe:	e841 2300 	strex	r3, r2, [r1]
 8003d02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1e6      	bne.n	8003cd8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3308      	adds	r3, #8
 8003d10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d14:	e853 3f00 	ldrex	r3, [r3]
 8003d18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d1c:	f023 0301 	bic.w	r3, r3, #1
 8003d20:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3308      	adds	r3, #8
 8003d28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003d2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d32:	e841 2300 	strex	r3, r2, [r1]
 8003d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1e5      	bne.n	8003d0a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2220      	movs	r2, #32
 8003d42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d018      	beq.n	8003d92 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	623b      	str	r3, [r7, #32]
   return(result);
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d74:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d80:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d86:	e841 2300 	strex	r3, r2, [r1]
 8003d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1e6      	bne.n	8003d60 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d12e      	bne.n	8003df8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	e853 3f00 	ldrex	r3, [r3]
 8003dac:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f023 0310 	bic.w	r3, r3, #16
 8003db4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dbe:	61fb      	str	r3, [r7, #28]
 8003dc0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc2:	69b9      	ldr	r1, [r7, #24]
 8003dc4:	69fa      	ldr	r2, [r7, #28]
 8003dc6:	e841 2300 	strex	r3, r2, [r1]
 8003dca:	617b      	str	r3, [r7, #20]
   return(result);
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e6      	bne.n	8003da0 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	69db      	ldr	r3, [r3, #28]
 8003dd8:	f003 0310 	and.w	r3, r3, #16
 8003ddc:	2b10      	cmp	r3, #16
 8003dde:	d103      	bne.n	8003de8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2210      	movs	r2, #16
 8003de6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003dee:	4619      	mov	r1, r3
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f7ff f9a5 	bl	8003140 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003df6:	e00b      	b.n	8003e10 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7fc fe0f 	bl	8000a1c <HAL_UART_RxCpltCallback>
}
 8003dfe:	e007      	b.n	8003e10 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	699a      	ldr	r2, [r3, #24]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0208 	orr.w	r2, r2, #8
 8003e0e:	619a      	str	r2, [r3, #24]
}
 8003e10:	bf00      	nop
 8003e12:	3770      	adds	r7, #112	@ 0x70
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b09c      	sub	sp, #112	@ 0x70
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e26:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e30:	2b22      	cmp	r3, #34	@ 0x22
 8003e32:	f040 80b9 	bne.w	8003fa8 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e44:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003e46:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003e4a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003e4e:	4013      	ands	r3, r2
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e54:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5a:	1c9a      	adds	r2, r3, #2
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f040 809c 	bne.w	8003fb8 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e88:	e853 3f00 	ldrex	r3, [r3]
 8003e8c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003e8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e94:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ea0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003ea4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003ea6:	e841 2300 	strex	r3, r2, [r1]
 8003eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003eac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1e6      	bne.n	8003e80 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3308      	adds	r3, #8
 8003eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ebc:	e853 3f00 	ldrex	r3, [r3]
 8003ec0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	663b      	str	r3, [r7, #96]	@ 0x60
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3308      	adds	r3, #8
 8003ed0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003ed2:	643a      	str	r2, [r7, #64]	@ 0x40
 8003ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ed8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003eda:	e841 2300 	strex	r3, r2, [r1]
 8003ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1e5      	bne.n	8003eb2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d018      	beq.n	8003f3a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0e:	6a3b      	ldr	r3, [r7, #32]
 8003f10:	e853 3f00 	ldrex	r3, [r3]
 8003f14:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f28:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f2e:	e841 2300 	strex	r3, r2, [r1]
 8003f32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1e6      	bne.n	8003f08 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d12e      	bne.n	8003fa0 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	e853 3f00 	ldrex	r3, [r3]
 8003f54:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	f023 0310 	bic.w	r3, r3, #16
 8003f5c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f66:	61bb      	str	r3, [r7, #24]
 8003f68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6a:	6979      	ldr	r1, [r7, #20]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	e841 2300 	strex	r3, r2, [r1]
 8003f72:	613b      	str	r3, [r7, #16]
   return(result);
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1e6      	bne.n	8003f48 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	d103      	bne.n	8003f90 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2210      	movs	r2, #16
 8003f8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003f96:	4619      	mov	r1, r3
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7ff f8d1 	bl	8003140 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f9e:	e00b      	b.n	8003fb8 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7fc fd3b 	bl	8000a1c <HAL_UART_RxCpltCallback>
}
 8003fa6:	e007      	b.n	8003fb8 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	699a      	ldr	r2, [r3, #24]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0208 	orr.w	r2, r2, #8
 8003fb6:	619a      	str	r2, [r3, #24]
}
 8003fb8:	bf00      	nop
 8003fba:	3770      	adds	r7, #112	@ 0x70
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <__cvt>:
 8003fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fc2:	ed2d 8b02 	vpush	{d8}
 8003fc6:	eeb0 8b40 	vmov.f64	d8, d0
 8003fca:	b085      	sub	sp, #20
 8003fcc:	4617      	mov	r7, r2
 8003fce:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8003fd0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fd2:	ee18 2a90 	vmov	r2, s17
 8003fd6:	f025 0520 	bic.w	r5, r5, #32
 8003fda:	2a00      	cmp	r2, #0
 8003fdc:	bfb6      	itet	lt
 8003fde:	222d      	movlt	r2, #45	@ 0x2d
 8003fe0:	2200      	movge	r2, #0
 8003fe2:	eeb1 8b40 	vneglt.f64	d8, d0
 8003fe6:	2d46      	cmp	r5, #70	@ 0x46
 8003fe8:	460c      	mov	r4, r1
 8003fea:	701a      	strb	r2, [r3, #0]
 8003fec:	d004      	beq.n	8003ff8 <__cvt+0x38>
 8003fee:	2d45      	cmp	r5, #69	@ 0x45
 8003ff0:	d100      	bne.n	8003ff4 <__cvt+0x34>
 8003ff2:	3401      	adds	r4, #1
 8003ff4:	2102      	movs	r1, #2
 8003ff6:	e000      	b.n	8003ffa <__cvt+0x3a>
 8003ff8:	2103      	movs	r1, #3
 8003ffa:	ab03      	add	r3, sp, #12
 8003ffc:	9301      	str	r3, [sp, #4]
 8003ffe:	ab02      	add	r3, sp, #8
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	4622      	mov	r2, r4
 8004004:	4633      	mov	r3, r6
 8004006:	eeb0 0b48 	vmov.f64	d0, d8
 800400a:	f000 fe41 	bl	8004c90 <_dtoa_r>
 800400e:	2d47      	cmp	r5, #71	@ 0x47
 8004010:	d114      	bne.n	800403c <__cvt+0x7c>
 8004012:	07fb      	lsls	r3, r7, #31
 8004014:	d50a      	bpl.n	800402c <__cvt+0x6c>
 8004016:	1902      	adds	r2, r0, r4
 8004018:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800401c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004020:	bf08      	it	eq
 8004022:	9203      	streq	r2, [sp, #12]
 8004024:	2130      	movs	r1, #48	@ 0x30
 8004026:	9b03      	ldr	r3, [sp, #12]
 8004028:	4293      	cmp	r3, r2
 800402a:	d319      	bcc.n	8004060 <__cvt+0xa0>
 800402c:	9b03      	ldr	r3, [sp, #12]
 800402e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004030:	1a1b      	subs	r3, r3, r0
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	b005      	add	sp, #20
 8004036:	ecbd 8b02 	vpop	{d8}
 800403a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800403c:	2d46      	cmp	r5, #70	@ 0x46
 800403e:	eb00 0204 	add.w	r2, r0, r4
 8004042:	d1e9      	bne.n	8004018 <__cvt+0x58>
 8004044:	7803      	ldrb	r3, [r0, #0]
 8004046:	2b30      	cmp	r3, #48	@ 0x30
 8004048:	d107      	bne.n	800405a <__cvt+0x9a>
 800404a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800404e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004052:	bf1c      	itt	ne
 8004054:	f1c4 0401 	rsbne	r4, r4, #1
 8004058:	6034      	strne	r4, [r6, #0]
 800405a:	6833      	ldr	r3, [r6, #0]
 800405c:	441a      	add	r2, r3
 800405e:	e7db      	b.n	8004018 <__cvt+0x58>
 8004060:	1c5c      	adds	r4, r3, #1
 8004062:	9403      	str	r4, [sp, #12]
 8004064:	7019      	strb	r1, [r3, #0]
 8004066:	e7de      	b.n	8004026 <__cvt+0x66>

08004068 <__exponent>:
 8004068:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800406a:	2900      	cmp	r1, #0
 800406c:	bfba      	itte	lt
 800406e:	4249      	neglt	r1, r1
 8004070:	232d      	movlt	r3, #45	@ 0x2d
 8004072:	232b      	movge	r3, #43	@ 0x2b
 8004074:	2909      	cmp	r1, #9
 8004076:	7002      	strb	r2, [r0, #0]
 8004078:	7043      	strb	r3, [r0, #1]
 800407a:	dd29      	ble.n	80040d0 <__exponent+0x68>
 800407c:	f10d 0307 	add.w	r3, sp, #7
 8004080:	461d      	mov	r5, r3
 8004082:	270a      	movs	r7, #10
 8004084:	461a      	mov	r2, r3
 8004086:	fbb1 f6f7 	udiv	r6, r1, r7
 800408a:	fb07 1416 	mls	r4, r7, r6, r1
 800408e:	3430      	adds	r4, #48	@ 0x30
 8004090:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004094:	460c      	mov	r4, r1
 8004096:	2c63      	cmp	r4, #99	@ 0x63
 8004098:	f103 33ff 	add.w	r3, r3, #4294967295
 800409c:	4631      	mov	r1, r6
 800409e:	dcf1      	bgt.n	8004084 <__exponent+0x1c>
 80040a0:	3130      	adds	r1, #48	@ 0x30
 80040a2:	1e94      	subs	r4, r2, #2
 80040a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80040a8:	1c41      	adds	r1, r0, #1
 80040aa:	4623      	mov	r3, r4
 80040ac:	42ab      	cmp	r3, r5
 80040ae:	d30a      	bcc.n	80040c6 <__exponent+0x5e>
 80040b0:	f10d 0309 	add.w	r3, sp, #9
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	42ac      	cmp	r4, r5
 80040b8:	bf88      	it	hi
 80040ba:	2300      	movhi	r3, #0
 80040bc:	3302      	adds	r3, #2
 80040be:	4403      	add	r3, r0
 80040c0:	1a18      	subs	r0, r3, r0
 80040c2:	b003      	add	sp, #12
 80040c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040c6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80040ca:	f801 6f01 	strb.w	r6, [r1, #1]!
 80040ce:	e7ed      	b.n	80040ac <__exponent+0x44>
 80040d0:	2330      	movs	r3, #48	@ 0x30
 80040d2:	3130      	adds	r1, #48	@ 0x30
 80040d4:	7083      	strb	r3, [r0, #2]
 80040d6:	70c1      	strb	r1, [r0, #3]
 80040d8:	1d03      	adds	r3, r0, #4
 80040da:	e7f1      	b.n	80040c0 <__exponent+0x58>
 80040dc:	0000      	movs	r0, r0
	...

080040e0 <_printf_float>:
 80040e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040e4:	b08d      	sub	sp, #52	@ 0x34
 80040e6:	460c      	mov	r4, r1
 80040e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80040ec:	4616      	mov	r6, r2
 80040ee:	461f      	mov	r7, r3
 80040f0:	4605      	mov	r5, r0
 80040f2:	f000 fccb 	bl	8004a8c <_localeconv_r>
 80040f6:	f8d0 b000 	ldr.w	fp, [r0]
 80040fa:	4658      	mov	r0, fp
 80040fc:	f7fc f8f0 	bl	80002e0 <strlen>
 8004100:	2300      	movs	r3, #0
 8004102:	930a      	str	r3, [sp, #40]	@ 0x28
 8004104:	f8d8 3000 	ldr.w	r3, [r8]
 8004108:	f894 9018 	ldrb.w	r9, [r4, #24]
 800410c:	6822      	ldr	r2, [r4, #0]
 800410e:	9005      	str	r0, [sp, #20]
 8004110:	3307      	adds	r3, #7
 8004112:	f023 0307 	bic.w	r3, r3, #7
 8004116:	f103 0108 	add.w	r1, r3, #8
 800411a:	f8c8 1000 	str.w	r1, [r8]
 800411e:	ed93 0b00 	vldr	d0, [r3]
 8004122:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8004380 <_printf_float+0x2a0>
 8004126:	eeb0 7bc0 	vabs.f64	d7, d0
 800412a:	eeb4 7b46 	vcmp.f64	d7, d6
 800412e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004132:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004136:	dd24      	ble.n	8004182 <_printf_float+0xa2>
 8004138:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800413c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004140:	d502      	bpl.n	8004148 <_printf_float+0x68>
 8004142:	232d      	movs	r3, #45	@ 0x2d
 8004144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004148:	498f      	ldr	r1, [pc, #572]	@ (8004388 <_printf_float+0x2a8>)
 800414a:	4b90      	ldr	r3, [pc, #576]	@ (800438c <_printf_float+0x2ac>)
 800414c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004150:	bf8c      	ite	hi
 8004152:	4688      	movhi	r8, r1
 8004154:	4698      	movls	r8, r3
 8004156:	f022 0204 	bic.w	r2, r2, #4
 800415a:	2303      	movs	r3, #3
 800415c:	6123      	str	r3, [r4, #16]
 800415e:	6022      	str	r2, [r4, #0]
 8004160:	f04f 0a00 	mov.w	sl, #0
 8004164:	9700      	str	r7, [sp, #0]
 8004166:	4633      	mov	r3, r6
 8004168:	aa0b      	add	r2, sp, #44	@ 0x2c
 800416a:	4621      	mov	r1, r4
 800416c:	4628      	mov	r0, r5
 800416e:	f000 f9d1 	bl	8004514 <_printf_common>
 8004172:	3001      	adds	r0, #1
 8004174:	f040 8089 	bne.w	800428a <_printf_float+0x1aa>
 8004178:	f04f 30ff 	mov.w	r0, #4294967295
 800417c:	b00d      	add	sp, #52	@ 0x34
 800417e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004182:	eeb4 0b40 	vcmp.f64	d0, d0
 8004186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800418a:	d709      	bvc.n	80041a0 <_printf_float+0xc0>
 800418c:	ee10 3a90 	vmov	r3, s1
 8004190:	2b00      	cmp	r3, #0
 8004192:	bfbc      	itt	lt
 8004194:	232d      	movlt	r3, #45	@ 0x2d
 8004196:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800419a:	497d      	ldr	r1, [pc, #500]	@ (8004390 <_printf_float+0x2b0>)
 800419c:	4b7d      	ldr	r3, [pc, #500]	@ (8004394 <_printf_float+0x2b4>)
 800419e:	e7d5      	b.n	800414c <_printf_float+0x6c>
 80041a0:	6863      	ldr	r3, [r4, #4]
 80041a2:	1c59      	adds	r1, r3, #1
 80041a4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80041a8:	d139      	bne.n	800421e <_printf_float+0x13e>
 80041aa:	2306      	movs	r3, #6
 80041ac:	6063      	str	r3, [r4, #4]
 80041ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041b2:	2300      	movs	r3, #0
 80041b4:	6022      	str	r2, [r4, #0]
 80041b6:	9303      	str	r3, [sp, #12]
 80041b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80041ba:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80041be:	ab09      	add	r3, sp, #36	@ 0x24
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	6861      	ldr	r1, [r4, #4]
 80041c4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80041c8:	4628      	mov	r0, r5
 80041ca:	f7ff fef9 	bl	8003fc0 <__cvt>
 80041ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80041d4:	4680      	mov	r8, r0
 80041d6:	d129      	bne.n	800422c <_printf_float+0x14c>
 80041d8:	1cc8      	adds	r0, r1, #3
 80041da:	db02      	blt.n	80041e2 <_printf_float+0x102>
 80041dc:	6863      	ldr	r3, [r4, #4]
 80041de:	4299      	cmp	r1, r3
 80041e0:	dd41      	ble.n	8004266 <_printf_float+0x186>
 80041e2:	f1a9 0902 	sub.w	r9, r9, #2
 80041e6:	fa5f f989 	uxtb.w	r9, r9
 80041ea:	3901      	subs	r1, #1
 80041ec:	464a      	mov	r2, r9
 80041ee:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80041f2:	9109      	str	r1, [sp, #36]	@ 0x24
 80041f4:	f7ff ff38 	bl	8004068 <__exponent>
 80041f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80041fa:	1813      	adds	r3, r2, r0
 80041fc:	2a01      	cmp	r2, #1
 80041fe:	4682      	mov	sl, r0
 8004200:	6123      	str	r3, [r4, #16]
 8004202:	dc02      	bgt.n	800420a <_printf_float+0x12a>
 8004204:	6822      	ldr	r2, [r4, #0]
 8004206:	07d2      	lsls	r2, r2, #31
 8004208:	d501      	bpl.n	800420e <_printf_float+0x12e>
 800420a:	3301      	adds	r3, #1
 800420c:	6123      	str	r3, [r4, #16]
 800420e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0a6      	beq.n	8004164 <_printf_float+0x84>
 8004216:	232d      	movs	r3, #45	@ 0x2d
 8004218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800421c:	e7a2      	b.n	8004164 <_printf_float+0x84>
 800421e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004222:	d1c4      	bne.n	80041ae <_printf_float+0xce>
 8004224:	2b00      	cmp	r3, #0
 8004226:	d1c2      	bne.n	80041ae <_printf_float+0xce>
 8004228:	2301      	movs	r3, #1
 800422a:	e7bf      	b.n	80041ac <_printf_float+0xcc>
 800422c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004230:	d9db      	bls.n	80041ea <_printf_float+0x10a>
 8004232:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8004236:	d118      	bne.n	800426a <_printf_float+0x18a>
 8004238:	2900      	cmp	r1, #0
 800423a:	6863      	ldr	r3, [r4, #4]
 800423c:	dd0b      	ble.n	8004256 <_printf_float+0x176>
 800423e:	6121      	str	r1, [r4, #16]
 8004240:	b913      	cbnz	r3, 8004248 <_printf_float+0x168>
 8004242:	6822      	ldr	r2, [r4, #0]
 8004244:	07d0      	lsls	r0, r2, #31
 8004246:	d502      	bpl.n	800424e <_printf_float+0x16e>
 8004248:	3301      	adds	r3, #1
 800424a:	440b      	add	r3, r1
 800424c:	6123      	str	r3, [r4, #16]
 800424e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004250:	f04f 0a00 	mov.w	sl, #0
 8004254:	e7db      	b.n	800420e <_printf_float+0x12e>
 8004256:	b913      	cbnz	r3, 800425e <_printf_float+0x17e>
 8004258:	6822      	ldr	r2, [r4, #0]
 800425a:	07d2      	lsls	r2, r2, #31
 800425c:	d501      	bpl.n	8004262 <_printf_float+0x182>
 800425e:	3302      	adds	r3, #2
 8004260:	e7f4      	b.n	800424c <_printf_float+0x16c>
 8004262:	2301      	movs	r3, #1
 8004264:	e7f2      	b.n	800424c <_printf_float+0x16c>
 8004266:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800426a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800426c:	4299      	cmp	r1, r3
 800426e:	db05      	blt.n	800427c <_printf_float+0x19c>
 8004270:	6823      	ldr	r3, [r4, #0]
 8004272:	6121      	str	r1, [r4, #16]
 8004274:	07d8      	lsls	r0, r3, #31
 8004276:	d5ea      	bpl.n	800424e <_printf_float+0x16e>
 8004278:	1c4b      	adds	r3, r1, #1
 800427a:	e7e7      	b.n	800424c <_printf_float+0x16c>
 800427c:	2900      	cmp	r1, #0
 800427e:	bfd4      	ite	le
 8004280:	f1c1 0202 	rsble	r2, r1, #2
 8004284:	2201      	movgt	r2, #1
 8004286:	4413      	add	r3, r2
 8004288:	e7e0      	b.n	800424c <_printf_float+0x16c>
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	055a      	lsls	r2, r3, #21
 800428e:	d407      	bmi.n	80042a0 <_printf_float+0x1c0>
 8004290:	6923      	ldr	r3, [r4, #16]
 8004292:	4642      	mov	r2, r8
 8004294:	4631      	mov	r1, r6
 8004296:	4628      	mov	r0, r5
 8004298:	47b8      	blx	r7
 800429a:	3001      	adds	r0, #1
 800429c:	d12a      	bne.n	80042f4 <_printf_float+0x214>
 800429e:	e76b      	b.n	8004178 <_printf_float+0x98>
 80042a0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80042a4:	f240 80e0 	bls.w	8004468 <_printf_float+0x388>
 80042a8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80042ac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80042b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b4:	d133      	bne.n	800431e <_printf_float+0x23e>
 80042b6:	4a38      	ldr	r2, [pc, #224]	@ (8004398 <_printf_float+0x2b8>)
 80042b8:	2301      	movs	r3, #1
 80042ba:	4631      	mov	r1, r6
 80042bc:	4628      	mov	r0, r5
 80042be:	47b8      	blx	r7
 80042c0:	3001      	adds	r0, #1
 80042c2:	f43f af59 	beq.w	8004178 <_printf_float+0x98>
 80042c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80042ca:	4543      	cmp	r3, r8
 80042cc:	db02      	blt.n	80042d4 <_printf_float+0x1f4>
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	07d8      	lsls	r0, r3, #31
 80042d2:	d50f      	bpl.n	80042f4 <_printf_float+0x214>
 80042d4:	9b05      	ldr	r3, [sp, #20]
 80042d6:	465a      	mov	r2, fp
 80042d8:	4631      	mov	r1, r6
 80042da:	4628      	mov	r0, r5
 80042dc:	47b8      	blx	r7
 80042de:	3001      	adds	r0, #1
 80042e0:	f43f af4a 	beq.w	8004178 <_printf_float+0x98>
 80042e4:	f04f 0900 	mov.w	r9, #0
 80042e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80042ec:	f104 0a1a 	add.w	sl, r4, #26
 80042f0:	45c8      	cmp	r8, r9
 80042f2:	dc09      	bgt.n	8004308 <_printf_float+0x228>
 80042f4:	6823      	ldr	r3, [r4, #0]
 80042f6:	079b      	lsls	r3, r3, #30
 80042f8:	f100 8107 	bmi.w	800450a <_printf_float+0x42a>
 80042fc:	68e0      	ldr	r0, [r4, #12]
 80042fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004300:	4298      	cmp	r0, r3
 8004302:	bfb8      	it	lt
 8004304:	4618      	movlt	r0, r3
 8004306:	e739      	b.n	800417c <_printf_float+0x9c>
 8004308:	2301      	movs	r3, #1
 800430a:	4652      	mov	r2, sl
 800430c:	4631      	mov	r1, r6
 800430e:	4628      	mov	r0, r5
 8004310:	47b8      	blx	r7
 8004312:	3001      	adds	r0, #1
 8004314:	f43f af30 	beq.w	8004178 <_printf_float+0x98>
 8004318:	f109 0901 	add.w	r9, r9, #1
 800431c:	e7e8      	b.n	80042f0 <_printf_float+0x210>
 800431e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004320:	2b00      	cmp	r3, #0
 8004322:	dc3b      	bgt.n	800439c <_printf_float+0x2bc>
 8004324:	4a1c      	ldr	r2, [pc, #112]	@ (8004398 <_printf_float+0x2b8>)
 8004326:	2301      	movs	r3, #1
 8004328:	4631      	mov	r1, r6
 800432a:	4628      	mov	r0, r5
 800432c:	47b8      	blx	r7
 800432e:	3001      	adds	r0, #1
 8004330:	f43f af22 	beq.w	8004178 <_printf_float+0x98>
 8004334:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004338:	ea59 0303 	orrs.w	r3, r9, r3
 800433c:	d102      	bne.n	8004344 <_printf_float+0x264>
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	07d9      	lsls	r1, r3, #31
 8004342:	d5d7      	bpl.n	80042f4 <_printf_float+0x214>
 8004344:	9b05      	ldr	r3, [sp, #20]
 8004346:	465a      	mov	r2, fp
 8004348:	4631      	mov	r1, r6
 800434a:	4628      	mov	r0, r5
 800434c:	47b8      	blx	r7
 800434e:	3001      	adds	r0, #1
 8004350:	f43f af12 	beq.w	8004178 <_printf_float+0x98>
 8004354:	f04f 0a00 	mov.w	sl, #0
 8004358:	f104 0b1a 	add.w	fp, r4, #26
 800435c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800435e:	425b      	negs	r3, r3
 8004360:	4553      	cmp	r3, sl
 8004362:	dc01      	bgt.n	8004368 <_printf_float+0x288>
 8004364:	464b      	mov	r3, r9
 8004366:	e794      	b.n	8004292 <_printf_float+0x1b2>
 8004368:	2301      	movs	r3, #1
 800436a:	465a      	mov	r2, fp
 800436c:	4631      	mov	r1, r6
 800436e:	4628      	mov	r0, r5
 8004370:	47b8      	blx	r7
 8004372:	3001      	adds	r0, #1
 8004374:	f43f af00 	beq.w	8004178 <_printf_float+0x98>
 8004378:	f10a 0a01 	add.w	sl, sl, #1
 800437c:	e7ee      	b.n	800435c <_printf_float+0x27c>
 800437e:	bf00      	nop
 8004380:	ffffffff 	.word	0xffffffff
 8004384:	7fefffff 	.word	0x7fefffff
 8004388:	08006b94 	.word	0x08006b94
 800438c:	08006b90 	.word	0x08006b90
 8004390:	08006b9c 	.word	0x08006b9c
 8004394:	08006b98 	.word	0x08006b98
 8004398:	08006ba0 	.word	0x08006ba0
 800439c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800439e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80043a2:	4553      	cmp	r3, sl
 80043a4:	bfa8      	it	ge
 80043a6:	4653      	movge	r3, sl
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	4699      	mov	r9, r3
 80043ac:	dc37      	bgt.n	800441e <_printf_float+0x33e>
 80043ae:	2300      	movs	r3, #0
 80043b0:	9307      	str	r3, [sp, #28]
 80043b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043b6:	f104 021a 	add.w	r2, r4, #26
 80043ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043bc:	9907      	ldr	r1, [sp, #28]
 80043be:	9306      	str	r3, [sp, #24]
 80043c0:	eba3 0309 	sub.w	r3, r3, r9
 80043c4:	428b      	cmp	r3, r1
 80043c6:	dc31      	bgt.n	800442c <_printf_float+0x34c>
 80043c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ca:	459a      	cmp	sl, r3
 80043cc:	dc3b      	bgt.n	8004446 <_printf_float+0x366>
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	07da      	lsls	r2, r3, #31
 80043d2:	d438      	bmi.n	8004446 <_printf_float+0x366>
 80043d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043d6:	ebaa 0903 	sub.w	r9, sl, r3
 80043da:	9b06      	ldr	r3, [sp, #24]
 80043dc:	ebaa 0303 	sub.w	r3, sl, r3
 80043e0:	4599      	cmp	r9, r3
 80043e2:	bfa8      	it	ge
 80043e4:	4699      	movge	r9, r3
 80043e6:	f1b9 0f00 	cmp.w	r9, #0
 80043ea:	dc34      	bgt.n	8004456 <_printf_float+0x376>
 80043ec:	f04f 0800 	mov.w	r8, #0
 80043f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043f4:	f104 0b1a 	add.w	fp, r4, #26
 80043f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043fa:	ebaa 0303 	sub.w	r3, sl, r3
 80043fe:	eba3 0309 	sub.w	r3, r3, r9
 8004402:	4543      	cmp	r3, r8
 8004404:	f77f af76 	ble.w	80042f4 <_printf_float+0x214>
 8004408:	2301      	movs	r3, #1
 800440a:	465a      	mov	r2, fp
 800440c:	4631      	mov	r1, r6
 800440e:	4628      	mov	r0, r5
 8004410:	47b8      	blx	r7
 8004412:	3001      	adds	r0, #1
 8004414:	f43f aeb0 	beq.w	8004178 <_printf_float+0x98>
 8004418:	f108 0801 	add.w	r8, r8, #1
 800441c:	e7ec      	b.n	80043f8 <_printf_float+0x318>
 800441e:	4642      	mov	r2, r8
 8004420:	4631      	mov	r1, r6
 8004422:	4628      	mov	r0, r5
 8004424:	47b8      	blx	r7
 8004426:	3001      	adds	r0, #1
 8004428:	d1c1      	bne.n	80043ae <_printf_float+0x2ce>
 800442a:	e6a5      	b.n	8004178 <_printf_float+0x98>
 800442c:	2301      	movs	r3, #1
 800442e:	4631      	mov	r1, r6
 8004430:	4628      	mov	r0, r5
 8004432:	9206      	str	r2, [sp, #24]
 8004434:	47b8      	blx	r7
 8004436:	3001      	adds	r0, #1
 8004438:	f43f ae9e 	beq.w	8004178 <_printf_float+0x98>
 800443c:	9b07      	ldr	r3, [sp, #28]
 800443e:	9a06      	ldr	r2, [sp, #24]
 8004440:	3301      	adds	r3, #1
 8004442:	9307      	str	r3, [sp, #28]
 8004444:	e7b9      	b.n	80043ba <_printf_float+0x2da>
 8004446:	9b05      	ldr	r3, [sp, #20]
 8004448:	465a      	mov	r2, fp
 800444a:	4631      	mov	r1, r6
 800444c:	4628      	mov	r0, r5
 800444e:	47b8      	blx	r7
 8004450:	3001      	adds	r0, #1
 8004452:	d1bf      	bne.n	80043d4 <_printf_float+0x2f4>
 8004454:	e690      	b.n	8004178 <_printf_float+0x98>
 8004456:	9a06      	ldr	r2, [sp, #24]
 8004458:	464b      	mov	r3, r9
 800445a:	4442      	add	r2, r8
 800445c:	4631      	mov	r1, r6
 800445e:	4628      	mov	r0, r5
 8004460:	47b8      	blx	r7
 8004462:	3001      	adds	r0, #1
 8004464:	d1c2      	bne.n	80043ec <_printf_float+0x30c>
 8004466:	e687      	b.n	8004178 <_printf_float+0x98>
 8004468:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800446c:	f1b9 0f01 	cmp.w	r9, #1
 8004470:	dc01      	bgt.n	8004476 <_printf_float+0x396>
 8004472:	07db      	lsls	r3, r3, #31
 8004474:	d536      	bpl.n	80044e4 <_printf_float+0x404>
 8004476:	2301      	movs	r3, #1
 8004478:	4642      	mov	r2, r8
 800447a:	4631      	mov	r1, r6
 800447c:	4628      	mov	r0, r5
 800447e:	47b8      	blx	r7
 8004480:	3001      	adds	r0, #1
 8004482:	f43f ae79 	beq.w	8004178 <_printf_float+0x98>
 8004486:	9b05      	ldr	r3, [sp, #20]
 8004488:	465a      	mov	r2, fp
 800448a:	4631      	mov	r1, r6
 800448c:	4628      	mov	r0, r5
 800448e:	47b8      	blx	r7
 8004490:	3001      	adds	r0, #1
 8004492:	f43f ae71 	beq.w	8004178 <_printf_float+0x98>
 8004496:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800449a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800449e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a2:	f109 39ff 	add.w	r9, r9, #4294967295
 80044a6:	d018      	beq.n	80044da <_printf_float+0x3fa>
 80044a8:	464b      	mov	r3, r9
 80044aa:	f108 0201 	add.w	r2, r8, #1
 80044ae:	4631      	mov	r1, r6
 80044b0:	4628      	mov	r0, r5
 80044b2:	47b8      	blx	r7
 80044b4:	3001      	adds	r0, #1
 80044b6:	d10c      	bne.n	80044d2 <_printf_float+0x3f2>
 80044b8:	e65e      	b.n	8004178 <_printf_float+0x98>
 80044ba:	2301      	movs	r3, #1
 80044bc:	465a      	mov	r2, fp
 80044be:	4631      	mov	r1, r6
 80044c0:	4628      	mov	r0, r5
 80044c2:	47b8      	blx	r7
 80044c4:	3001      	adds	r0, #1
 80044c6:	f43f ae57 	beq.w	8004178 <_printf_float+0x98>
 80044ca:	f108 0801 	add.w	r8, r8, #1
 80044ce:	45c8      	cmp	r8, r9
 80044d0:	dbf3      	blt.n	80044ba <_printf_float+0x3da>
 80044d2:	4653      	mov	r3, sl
 80044d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80044d8:	e6dc      	b.n	8004294 <_printf_float+0x1b4>
 80044da:	f04f 0800 	mov.w	r8, #0
 80044de:	f104 0b1a 	add.w	fp, r4, #26
 80044e2:	e7f4      	b.n	80044ce <_printf_float+0x3ee>
 80044e4:	2301      	movs	r3, #1
 80044e6:	4642      	mov	r2, r8
 80044e8:	e7e1      	b.n	80044ae <_printf_float+0x3ce>
 80044ea:	2301      	movs	r3, #1
 80044ec:	464a      	mov	r2, r9
 80044ee:	4631      	mov	r1, r6
 80044f0:	4628      	mov	r0, r5
 80044f2:	47b8      	blx	r7
 80044f4:	3001      	adds	r0, #1
 80044f6:	f43f ae3f 	beq.w	8004178 <_printf_float+0x98>
 80044fa:	f108 0801 	add.w	r8, r8, #1
 80044fe:	68e3      	ldr	r3, [r4, #12]
 8004500:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004502:	1a5b      	subs	r3, r3, r1
 8004504:	4543      	cmp	r3, r8
 8004506:	dcf0      	bgt.n	80044ea <_printf_float+0x40a>
 8004508:	e6f8      	b.n	80042fc <_printf_float+0x21c>
 800450a:	f04f 0800 	mov.w	r8, #0
 800450e:	f104 0919 	add.w	r9, r4, #25
 8004512:	e7f4      	b.n	80044fe <_printf_float+0x41e>

08004514 <_printf_common>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	4616      	mov	r6, r2
 800451a:	4698      	mov	r8, r3
 800451c:	688a      	ldr	r2, [r1, #8]
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004524:	4293      	cmp	r3, r2
 8004526:	bfb8      	it	lt
 8004528:	4613      	movlt	r3, r2
 800452a:	6033      	str	r3, [r6, #0]
 800452c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004530:	4607      	mov	r7, r0
 8004532:	460c      	mov	r4, r1
 8004534:	b10a      	cbz	r2, 800453a <_printf_common+0x26>
 8004536:	3301      	adds	r3, #1
 8004538:	6033      	str	r3, [r6, #0]
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	0699      	lsls	r1, r3, #26
 800453e:	bf42      	ittt	mi
 8004540:	6833      	ldrmi	r3, [r6, #0]
 8004542:	3302      	addmi	r3, #2
 8004544:	6033      	strmi	r3, [r6, #0]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	f015 0506 	ands.w	r5, r5, #6
 800454c:	d106      	bne.n	800455c <_printf_common+0x48>
 800454e:	f104 0a19 	add.w	sl, r4, #25
 8004552:	68e3      	ldr	r3, [r4, #12]
 8004554:	6832      	ldr	r2, [r6, #0]
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	42ab      	cmp	r3, r5
 800455a:	dc26      	bgt.n	80045aa <_printf_common+0x96>
 800455c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004560:	6822      	ldr	r2, [r4, #0]
 8004562:	3b00      	subs	r3, #0
 8004564:	bf18      	it	ne
 8004566:	2301      	movne	r3, #1
 8004568:	0692      	lsls	r2, r2, #26
 800456a:	d42b      	bmi.n	80045c4 <_printf_common+0xb0>
 800456c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004570:	4641      	mov	r1, r8
 8004572:	4638      	mov	r0, r7
 8004574:	47c8      	blx	r9
 8004576:	3001      	adds	r0, #1
 8004578:	d01e      	beq.n	80045b8 <_printf_common+0xa4>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	6922      	ldr	r2, [r4, #16]
 800457e:	f003 0306 	and.w	r3, r3, #6
 8004582:	2b04      	cmp	r3, #4
 8004584:	bf02      	ittt	eq
 8004586:	68e5      	ldreq	r5, [r4, #12]
 8004588:	6833      	ldreq	r3, [r6, #0]
 800458a:	1aed      	subeq	r5, r5, r3
 800458c:	68a3      	ldr	r3, [r4, #8]
 800458e:	bf0c      	ite	eq
 8004590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004594:	2500      	movne	r5, #0
 8004596:	4293      	cmp	r3, r2
 8004598:	bfc4      	itt	gt
 800459a:	1a9b      	subgt	r3, r3, r2
 800459c:	18ed      	addgt	r5, r5, r3
 800459e:	2600      	movs	r6, #0
 80045a0:	341a      	adds	r4, #26
 80045a2:	42b5      	cmp	r5, r6
 80045a4:	d11a      	bne.n	80045dc <_printf_common+0xc8>
 80045a6:	2000      	movs	r0, #0
 80045a8:	e008      	b.n	80045bc <_printf_common+0xa8>
 80045aa:	2301      	movs	r3, #1
 80045ac:	4652      	mov	r2, sl
 80045ae:	4641      	mov	r1, r8
 80045b0:	4638      	mov	r0, r7
 80045b2:	47c8      	blx	r9
 80045b4:	3001      	adds	r0, #1
 80045b6:	d103      	bne.n	80045c0 <_printf_common+0xac>
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295
 80045bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c0:	3501      	adds	r5, #1
 80045c2:	e7c6      	b.n	8004552 <_printf_common+0x3e>
 80045c4:	18e1      	adds	r1, r4, r3
 80045c6:	1c5a      	adds	r2, r3, #1
 80045c8:	2030      	movs	r0, #48	@ 0x30
 80045ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045ce:	4422      	add	r2, r4
 80045d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045d8:	3302      	adds	r3, #2
 80045da:	e7c7      	b.n	800456c <_printf_common+0x58>
 80045dc:	2301      	movs	r3, #1
 80045de:	4622      	mov	r2, r4
 80045e0:	4641      	mov	r1, r8
 80045e2:	4638      	mov	r0, r7
 80045e4:	47c8      	blx	r9
 80045e6:	3001      	adds	r0, #1
 80045e8:	d0e6      	beq.n	80045b8 <_printf_common+0xa4>
 80045ea:	3601      	adds	r6, #1
 80045ec:	e7d9      	b.n	80045a2 <_printf_common+0x8e>
	...

080045f0 <_printf_i>:
 80045f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045f4:	7e0f      	ldrb	r7, [r1, #24]
 80045f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045f8:	2f78      	cmp	r7, #120	@ 0x78
 80045fa:	4691      	mov	r9, r2
 80045fc:	4680      	mov	r8, r0
 80045fe:	460c      	mov	r4, r1
 8004600:	469a      	mov	sl, r3
 8004602:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004606:	d807      	bhi.n	8004618 <_printf_i+0x28>
 8004608:	2f62      	cmp	r7, #98	@ 0x62
 800460a:	d80a      	bhi.n	8004622 <_printf_i+0x32>
 800460c:	2f00      	cmp	r7, #0
 800460e:	f000 80d1 	beq.w	80047b4 <_printf_i+0x1c4>
 8004612:	2f58      	cmp	r7, #88	@ 0x58
 8004614:	f000 80b8 	beq.w	8004788 <_printf_i+0x198>
 8004618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800461c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004620:	e03a      	b.n	8004698 <_printf_i+0xa8>
 8004622:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004626:	2b15      	cmp	r3, #21
 8004628:	d8f6      	bhi.n	8004618 <_printf_i+0x28>
 800462a:	a101      	add	r1, pc, #4	@ (adr r1, 8004630 <_printf_i+0x40>)
 800462c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004630:	08004689 	.word	0x08004689
 8004634:	0800469d 	.word	0x0800469d
 8004638:	08004619 	.word	0x08004619
 800463c:	08004619 	.word	0x08004619
 8004640:	08004619 	.word	0x08004619
 8004644:	08004619 	.word	0x08004619
 8004648:	0800469d 	.word	0x0800469d
 800464c:	08004619 	.word	0x08004619
 8004650:	08004619 	.word	0x08004619
 8004654:	08004619 	.word	0x08004619
 8004658:	08004619 	.word	0x08004619
 800465c:	0800479b 	.word	0x0800479b
 8004660:	080046c7 	.word	0x080046c7
 8004664:	08004755 	.word	0x08004755
 8004668:	08004619 	.word	0x08004619
 800466c:	08004619 	.word	0x08004619
 8004670:	080047bd 	.word	0x080047bd
 8004674:	08004619 	.word	0x08004619
 8004678:	080046c7 	.word	0x080046c7
 800467c:	08004619 	.word	0x08004619
 8004680:	08004619 	.word	0x08004619
 8004684:	0800475d 	.word	0x0800475d
 8004688:	6833      	ldr	r3, [r6, #0]
 800468a:	1d1a      	adds	r2, r3, #4
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6032      	str	r2, [r6, #0]
 8004690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004694:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004698:	2301      	movs	r3, #1
 800469a:	e09c      	b.n	80047d6 <_printf_i+0x1e6>
 800469c:	6833      	ldr	r3, [r6, #0]
 800469e:	6820      	ldr	r0, [r4, #0]
 80046a0:	1d19      	adds	r1, r3, #4
 80046a2:	6031      	str	r1, [r6, #0]
 80046a4:	0606      	lsls	r6, r0, #24
 80046a6:	d501      	bpl.n	80046ac <_printf_i+0xbc>
 80046a8:	681d      	ldr	r5, [r3, #0]
 80046aa:	e003      	b.n	80046b4 <_printf_i+0xc4>
 80046ac:	0645      	lsls	r5, r0, #25
 80046ae:	d5fb      	bpl.n	80046a8 <_printf_i+0xb8>
 80046b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046b4:	2d00      	cmp	r5, #0
 80046b6:	da03      	bge.n	80046c0 <_printf_i+0xd0>
 80046b8:	232d      	movs	r3, #45	@ 0x2d
 80046ba:	426d      	negs	r5, r5
 80046bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046c0:	4858      	ldr	r0, [pc, #352]	@ (8004824 <_printf_i+0x234>)
 80046c2:	230a      	movs	r3, #10
 80046c4:	e011      	b.n	80046ea <_printf_i+0xfa>
 80046c6:	6821      	ldr	r1, [r4, #0]
 80046c8:	6833      	ldr	r3, [r6, #0]
 80046ca:	0608      	lsls	r0, r1, #24
 80046cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80046d0:	d402      	bmi.n	80046d8 <_printf_i+0xe8>
 80046d2:	0649      	lsls	r1, r1, #25
 80046d4:	bf48      	it	mi
 80046d6:	b2ad      	uxthmi	r5, r5
 80046d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80046da:	4852      	ldr	r0, [pc, #328]	@ (8004824 <_printf_i+0x234>)
 80046dc:	6033      	str	r3, [r6, #0]
 80046de:	bf14      	ite	ne
 80046e0:	230a      	movne	r3, #10
 80046e2:	2308      	moveq	r3, #8
 80046e4:	2100      	movs	r1, #0
 80046e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046ea:	6866      	ldr	r6, [r4, #4]
 80046ec:	60a6      	str	r6, [r4, #8]
 80046ee:	2e00      	cmp	r6, #0
 80046f0:	db05      	blt.n	80046fe <_printf_i+0x10e>
 80046f2:	6821      	ldr	r1, [r4, #0]
 80046f4:	432e      	orrs	r6, r5
 80046f6:	f021 0104 	bic.w	r1, r1, #4
 80046fa:	6021      	str	r1, [r4, #0]
 80046fc:	d04b      	beq.n	8004796 <_printf_i+0x1a6>
 80046fe:	4616      	mov	r6, r2
 8004700:	fbb5 f1f3 	udiv	r1, r5, r3
 8004704:	fb03 5711 	mls	r7, r3, r1, r5
 8004708:	5dc7      	ldrb	r7, [r0, r7]
 800470a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800470e:	462f      	mov	r7, r5
 8004710:	42bb      	cmp	r3, r7
 8004712:	460d      	mov	r5, r1
 8004714:	d9f4      	bls.n	8004700 <_printf_i+0x110>
 8004716:	2b08      	cmp	r3, #8
 8004718:	d10b      	bne.n	8004732 <_printf_i+0x142>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	07df      	lsls	r7, r3, #31
 800471e:	d508      	bpl.n	8004732 <_printf_i+0x142>
 8004720:	6923      	ldr	r3, [r4, #16]
 8004722:	6861      	ldr	r1, [r4, #4]
 8004724:	4299      	cmp	r1, r3
 8004726:	bfde      	ittt	le
 8004728:	2330      	movle	r3, #48	@ 0x30
 800472a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800472e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004732:	1b92      	subs	r2, r2, r6
 8004734:	6122      	str	r2, [r4, #16]
 8004736:	f8cd a000 	str.w	sl, [sp]
 800473a:	464b      	mov	r3, r9
 800473c:	aa03      	add	r2, sp, #12
 800473e:	4621      	mov	r1, r4
 8004740:	4640      	mov	r0, r8
 8004742:	f7ff fee7 	bl	8004514 <_printf_common>
 8004746:	3001      	adds	r0, #1
 8004748:	d14a      	bne.n	80047e0 <_printf_i+0x1f0>
 800474a:	f04f 30ff 	mov.w	r0, #4294967295
 800474e:	b004      	add	sp, #16
 8004750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	f043 0320 	orr.w	r3, r3, #32
 800475a:	6023      	str	r3, [r4, #0]
 800475c:	4832      	ldr	r0, [pc, #200]	@ (8004828 <_printf_i+0x238>)
 800475e:	2778      	movs	r7, #120	@ 0x78
 8004760:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	6831      	ldr	r1, [r6, #0]
 8004768:	061f      	lsls	r7, r3, #24
 800476a:	f851 5b04 	ldr.w	r5, [r1], #4
 800476e:	d402      	bmi.n	8004776 <_printf_i+0x186>
 8004770:	065f      	lsls	r7, r3, #25
 8004772:	bf48      	it	mi
 8004774:	b2ad      	uxthmi	r5, r5
 8004776:	6031      	str	r1, [r6, #0]
 8004778:	07d9      	lsls	r1, r3, #31
 800477a:	bf44      	itt	mi
 800477c:	f043 0320 	orrmi.w	r3, r3, #32
 8004780:	6023      	strmi	r3, [r4, #0]
 8004782:	b11d      	cbz	r5, 800478c <_printf_i+0x19c>
 8004784:	2310      	movs	r3, #16
 8004786:	e7ad      	b.n	80046e4 <_printf_i+0xf4>
 8004788:	4826      	ldr	r0, [pc, #152]	@ (8004824 <_printf_i+0x234>)
 800478a:	e7e9      	b.n	8004760 <_printf_i+0x170>
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	f023 0320 	bic.w	r3, r3, #32
 8004792:	6023      	str	r3, [r4, #0]
 8004794:	e7f6      	b.n	8004784 <_printf_i+0x194>
 8004796:	4616      	mov	r6, r2
 8004798:	e7bd      	b.n	8004716 <_printf_i+0x126>
 800479a:	6833      	ldr	r3, [r6, #0]
 800479c:	6825      	ldr	r5, [r4, #0]
 800479e:	6961      	ldr	r1, [r4, #20]
 80047a0:	1d18      	adds	r0, r3, #4
 80047a2:	6030      	str	r0, [r6, #0]
 80047a4:	062e      	lsls	r6, r5, #24
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	d501      	bpl.n	80047ae <_printf_i+0x1be>
 80047aa:	6019      	str	r1, [r3, #0]
 80047ac:	e002      	b.n	80047b4 <_printf_i+0x1c4>
 80047ae:	0668      	lsls	r0, r5, #25
 80047b0:	d5fb      	bpl.n	80047aa <_printf_i+0x1ba>
 80047b2:	8019      	strh	r1, [r3, #0]
 80047b4:	2300      	movs	r3, #0
 80047b6:	6123      	str	r3, [r4, #16]
 80047b8:	4616      	mov	r6, r2
 80047ba:	e7bc      	b.n	8004736 <_printf_i+0x146>
 80047bc:	6833      	ldr	r3, [r6, #0]
 80047be:	1d1a      	adds	r2, r3, #4
 80047c0:	6032      	str	r2, [r6, #0]
 80047c2:	681e      	ldr	r6, [r3, #0]
 80047c4:	6862      	ldr	r2, [r4, #4]
 80047c6:	2100      	movs	r1, #0
 80047c8:	4630      	mov	r0, r6
 80047ca:	f7fb fd39 	bl	8000240 <memchr>
 80047ce:	b108      	cbz	r0, 80047d4 <_printf_i+0x1e4>
 80047d0:	1b80      	subs	r0, r0, r6
 80047d2:	6060      	str	r0, [r4, #4]
 80047d4:	6863      	ldr	r3, [r4, #4]
 80047d6:	6123      	str	r3, [r4, #16]
 80047d8:	2300      	movs	r3, #0
 80047da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047de:	e7aa      	b.n	8004736 <_printf_i+0x146>
 80047e0:	6923      	ldr	r3, [r4, #16]
 80047e2:	4632      	mov	r2, r6
 80047e4:	4649      	mov	r1, r9
 80047e6:	4640      	mov	r0, r8
 80047e8:	47d0      	blx	sl
 80047ea:	3001      	adds	r0, #1
 80047ec:	d0ad      	beq.n	800474a <_printf_i+0x15a>
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	079b      	lsls	r3, r3, #30
 80047f2:	d413      	bmi.n	800481c <_printf_i+0x22c>
 80047f4:	68e0      	ldr	r0, [r4, #12]
 80047f6:	9b03      	ldr	r3, [sp, #12]
 80047f8:	4298      	cmp	r0, r3
 80047fa:	bfb8      	it	lt
 80047fc:	4618      	movlt	r0, r3
 80047fe:	e7a6      	b.n	800474e <_printf_i+0x15e>
 8004800:	2301      	movs	r3, #1
 8004802:	4632      	mov	r2, r6
 8004804:	4649      	mov	r1, r9
 8004806:	4640      	mov	r0, r8
 8004808:	47d0      	blx	sl
 800480a:	3001      	adds	r0, #1
 800480c:	d09d      	beq.n	800474a <_printf_i+0x15a>
 800480e:	3501      	adds	r5, #1
 8004810:	68e3      	ldr	r3, [r4, #12]
 8004812:	9903      	ldr	r1, [sp, #12]
 8004814:	1a5b      	subs	r3, r3, r1
 8004816:	42ab      	cmp	r3, r5
 8004818:	dcf2      	bgt.n	8004800 <_printf_i+0x210>
 800481a:	e7eb      	b.n	80047f4 <_printf_i+0x204>
 800481c:	2500      	movs	r5, #0
 800481e:	f104 0619 	add.w	r6, r4, #25
 8004822:	e7f5      	b.n	8004810 <_printf_i+0x220>
 8004824:	08006ba2 	.word	0x08006ba2
 8004828:	08006bb3 	.word	0x08006bb3

0800482c <std>:
 800482c:	2300      	movs	r3, #0
 800482e:	b510      	push	{r4, lr}
 8004830:	4604      	mov	r4, r0
 8004832:	e9c0 3300 	strd	r3, r3, [r0]
 8004836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800483a:	6083      	str	r3, [r0, #8]
 800483c:	8181      	strh	r1, [r0, #12]
 800483e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004840:	81c2      	strh	r2, [r0, #14]
 8004842:	6183      	str	r3, [r0, #24]
 8004844:	4619      	mov	r1, r3
 8004846:	2208      	movs	r2, #8
 8004848:	305c      	adds	r0, #92	@ 0x5c
 800484a:	f000 f916 	bl	8004a7a <memset>
 800484e:	4b0d      	ldr	r3, [pc, #52]	@ (8004884 <std+0x58>)
 8004850:	6263      	str	r3, [r4, #36]	@ 0x24
 8004852:	4b0d      	ldr	r3, [pc, #52]	@ (8004888 <std+0x5c>)
 8004854:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004856:	4b0d      	ldr	r3, [pc, #52]	@ (800488c <std+0x60>)
 8004858:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800485a:	4b0d      	ldr	r3, [pc, #52]	@ (8004890 <std+0x64>)
 800485c:	6323      	str	r3, [r4, #48]	@ 0x30
 800485e:	4b0d      	ldr	r3, [pc, #52]	@ (8004894 <std+0x68>)
 8004860:	6224      	str	r4, [r4, #32]
 8004862:	429c      	cmp	r4, r3
 8004864:	d006      	beq.n	8004874 <std+0x48>
 8004866:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800486a:	4294      	cmp	r4, r2
 800486c:	d002      	beq.n	8004874 <std+0x48>
 800486e:	33d0      	adds	r3, #208	@ 0xd0
 8004870:	429c      	cmp	r4, r3
 8004872:	d105      	bne.n	8004880 <std+0x54>
 8004874:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800487c:	f000 b97a 	b.w	8004b74 <__retarget_lock_init_recursive>
 8004880:	bd10      	pop	{r4, pc}
 8004882:	bf00      	nop
 8004884:	080049f5 	.word	0x080049f5
 8004888:	08004a17 	.word	0x08004a17
 800488c:	08004a4f 	.word	0x08004a4f
 8004890:	08004a73 	.word	0x08004a73
 8004894:	20000348 	.word	0x20000348

08004898 <stdio_exit_handler>:
 8004898:	4a02      	ldr	r2, [pc, #8]	@ (80048a4 <stdio_exit_handler+0xc>)
 800489a:	4903      	ldr	r1, [pc, #12]	@ (80048a8 <stdio_exit_handler+0x10>)
 800489c:	4803      	ldr	r0, [pc, #12]	@ (80048ac <stdio_exit_handler+0x14>)
 800489e:	f000 b869 	b.w	8004974 <_fwalk_sglue>
 80048a2:	bf00      	nop
 80048a4:	20000010 	.word	0x20000010
 80048a8:	080063f9 	.word	0x080063f9
 80048ac:	20000020 	.word	0x20000020

080048b0 <cleanup_stdio>:
 80048b0:	6841      	ldr	r1, [r0, #4]
 80048b2:	4b0c      	ldr	r3, [pc, #48]	@ (80048e4 <cleanup_stdio+0x34>)
 80048b4:	4299      	cmp	r1, r3
 80048b6:	b510      	push	{r4, lr}
 80048b8:	4604      	mov	r4, r0
 80048ba:	d001      	beq.n	80048c0 <cleanup_stdio+0x10>
 80048bc:	f001 fd9c 	bl	80063f8 <_fflush_r>
 80048c0:	68a1      	ldr	r1, [r4, #8]
 80048c2:	4b09      	ldr	r3, [pc, #36]	@ (80048e8 <cleanup_stdio+0x38>)
 80048c4:	4299      	cmp	r1, r3
 80048c6:	d002      	beq.n	80048ce <cleanup_stdio+0x1e>
 80048c8:	4620      	mov	r0, r4
 80048ca:	f001 fd95 	bl	80063f8 <_fflush_r>
 80048ce:	68e1      	ldr	r1, [r4, #12]
 80048d0:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <cleanup_stdio+0x3c>)
 80048d2:	4299      	cmp	r1, r3
 80048d4:	d004      	beq.n	80048e0 <cleanup_stdio+0x30>
 80048d6:	4620      	mov	r0, r4
 80048d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048dc:	f001 bd8c 	b.w	80063f8 <_fflush_r>
 80048e0:	bd10      	pop	{r4, pc}
 80048e2:	bf00      	nop
 80048e4:	20000348 	.word	0x20000348
 80048e8:	200003b0 	.word	0x200003b0
 80048ec:	20000418 	.word	0x20000418

080048f0 <global_stdio_init.part.0>:
 80048f0:	b510      	push	{r4, lr}
 80048f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004920 <global_stdio_init.part.0+0x30>)
 80048f4:	4c0b      	ldr	r4, [pc, #44]	@ (8004924 <global_stdio_init.part.0+0x34>)
 80048f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004928 <global_stdio_init.part.0+0x38>)
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	4620      	mov	r0, r4
 80048fc:	2200      	movs	r2, #0
 80048fe:	2104      	movs	r1, #4
 8004900:	f7ff ff94 	bl	800482c <std>
 8004904:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004908:	2201      	movs	r2, #1
 800490a:	2109      	movs	r1, #9
 800490c:	f7ff ff8e 	bl	800482c <std>
 8004910:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004914:	2202      	movs	r2, #2
 8004916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800491a:	2112      	movs	r1, #18
 800491c:	f7ff bf86 	b.w	800482c <std>
 8004920:	20000480 	.word	0x20000480
 8004924:	20000348 	.word	0x20000348
 8004928:	08004899 	.word	0x08004899

0800492c <__sfp_lock_acquire>:
 800492c:	4801      	ldr	r0, [pc, #4]	@ (8004934 <__sfp_lock_acquire+0x8>)
 800492e:	f000 b922 	b.w	8004b76 <__retarget_lock_acquire_recursive>
 8004932:	bf00      	nop
 8004934:	20000489 	.word	0x20000489

08004938 <__sfp_lock_release>:
 8004938:	4801      	ldr	r0, [pc, #4]	@ (8004940 <__sfp_lock_release+0x8>)
 800493a:	f000 b91d 	b.w	8004b78 <__retarget_lock_release_recursive>
 800493e:	bf00      	nop
 8004940:	20000489 	.word	0x20000489

08004944 <__sinit>:
 8004944:	b510      	push	{r4, lr}
 8004946:	4604      	mov	r4, r0
 8004948:	f7ff fff0 	bl	800492c <__sfp_lock_acquire>
 800494c:	6a23      	ldr	r3, [r4, #32]
 800494e:	b11b      	cbz	r3, 8004958 <__sinit+0x14>
 8004950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004954:	f7ff bff0 	b.w	8004938 <__sfp_lock_release>
 8004958:	4b04      	ldr	r3, [pc, #16]	@ (800496c <__sinit+0x28>)
 800495a:	6223      	str	r3, [r4, #32]
 800495c:	4b04      	ldr	r3, [pc, #16]	@ (8004970 <__sinit+0x2c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1f5      	bne.n	8004950 <__sinit+0xc>
 8004964:	f7ff ffc4 	bl	80048f0 <global_stdio_init.part.0>
 8004968:	e7f2      	b.n	8004950 <__sinit+0xc>
 800496a:	bf00      	nop
 800496c:	080048b1 	.word	0x080048b1
 8004970:	20000480 	.word	0x20000480

08004974 <_fwalk_sglue>:
 8004974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004978:	4607      	mov	r7, r0
 800497a:	4688      	mov	r8, r1
 800497c:	4614      	mov	r4, r2
 800497e:	2600      	movs	r6, #0
 8004980:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004984:	f1b9 0901 	subs.w	r9, r9, #1
 8004988:	d505      	bpl.n	8004996 <_fwalk_sglue+0x22>
 800498a:	6824      	ldr	r4, [r4, #0]
 800498c:	2c00      	cmp	r4, #0
 800498e:	d1f7      	bne.n	8004980 <_fwalk_sglue+0xc>
 8004990:	4630      	mov	r0, r6
 8004992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004996:	89ab      	ldrh	r3, [r5, #12]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d907      	bls.n	80049ac <_fwalk_sglue+0x38>
 800499c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049a0:	3301      	adds	r3, #1
 80049a2:	d003      	beq.n	80049ac <_fwalk_sglue+0x38>
 80049a4:	4629      	mov	r1, r5
 80049a6:	4638      	mov	r0, r7
 80049a8:	47c0      	blx	r8
 80049aa:	4306      	orrs	r6, r0
 80049ac:	3568      	adds	r5, #104	@ 0x68
 80049ae:	e7e9      	b.n	8004984 <_fwalk_sglue+0x10>

080049b0 <siprintf>:
 80049b0:	b40e      	push	{r1, r2, r3}
 80049b2:	b510      	push	{r4, lr}
 80049b4:	b09d      	sub	sp, #116	@ 0x74
 80049b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80049b8:	9002      	str	r0, [sp, #8]
 80049ba:	9006      	str	r0, [sp, #24]
 80049bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80049c0:	480a      	ldr	r0, [pc, #40]	@ (80049ec <siprintf+0x3c>)
 80049c2:	9107      	str	r1, [sp, #28]
 80049c4:	9104      	str	r1, [sp, #16]
 80049c6:	490a      	ldr	r1, [pc, #40]	@ (80049f0 <siprintf+0x40>)
 80049c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80049cc:	9105      	str	r1, [sp, #20]
 80049ce:	2400      	movs	r4, #0
 80049d0:	a902      	add	r1, sp, #8
 80049d2:	6800      	ldr	r0, [r0, #0]
 80049d4:	9301      	str	r3, [sp, #4]
 80049d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80049d8:	f001 fb8e 	bl	80060f8 <_svfiprintf_r>
 80049dc:	9b02      	ldr	r3, [sp, #8]
 80049de:	701c      	strb	r4, [r3, #0]
 80049e0:	b01d      	add	sp, #116	@ 0x74
 80049e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049e6:	b003      	add	sp, #12
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	2000001c 	.word	0x2000001c
 80049f0:	ffff0208 	.word	0xffff0208

080049f4 <__sread>:
 80049f4:	b510      	push	{r4, lr}
 80049f6:	460c      	mov	r4, r1
 80049f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049fc:	f000 f86c 	bl	8004ad8 <_read_r>
 8004a00:	2800      	cmp	r0, #0
 8004a02:	bfab      	itete	ge
 8004a04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a06:	89a3      	ldrhlt	r3, [r4, #12]
 8004a08:	181b      	addge	r3, r3, r0
 8004a0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a0e:	bfac      	ite	ge
 8004a10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a12:	81a3      	strhlt	r3, [r4, #12]
 8004a14:	bd10      	pop	{r4, pc}

08004a16 <__swrite>:
 8004a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a1a:	461f      	mov	r7, r3
 8004a1c:	898b      	ldrh	r3, [r1, #12]
 8004a1e:	05db      	lsls	r3, r3, #23
 8004a20:	4605      	mov	r5, r0
 8004a22:	460c      	mov	r4, r1
 8004a24:	4616      	mov	r6, r2
 8004a26:	d505      	bpl.n	8004a34 <__swrite+0x1e>
 8004a28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f000 f840 	bl	8004ab4 <_lseek_r>
 8004a34:	89a3      	ldrh	r3, [r4, #12]
 8004a36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a3e:	81a3      	strh	r3, [r4, #12]
 8004a40:	4632      	mov	r2, r6
 8004a42:	463b      	mov	r3, r7
 8004a44:	4628      	mov	r0, r5
 8004a46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a4a:	f000 b857 	b.w	8004afc <_write_r>

08004a4e <__sseek>:
 8004a4e:	b510      	push	{r4, lr}
 8004a50:	460c      	mov	r4, r1
 8004a52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a56:	f000 f82d 	bl	8004ab4 <_lseek_r>
 8004a5a:	1c43      	adds	r3, r0, #1
 8004a5c:	89a3      	ldrh	r3, [r4, #12]
 8004a5e:	bf15      	itete	ne
 8004a60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a6a:	81a3      	strheq	r3, [r4, #12]
 8004a6c:	bf18      	it	ne
 8004a6e:	81a3      	strhne	r3, [r4, #12]
 8004a70:	bd10      	pop	{r4, pc}

08004a72 <__sclose>:
 8004a72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a76:	f000 b80d 	b.w	8004a94 <_close_r>

08004a7a <memset>:
 8004a7a:	4402      	add	r2, r0
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d100      	bne.n	8004a84 <memset+0xa>
 8004a82:	4770      	bx	lr
 8004a84:	f803 1b01 	strb.w	r1, [r3], #1
 8004a88:	e7f9      	b.n	8004a7e <memset+0x4>
	...

08004a8c <_localeconv_r>:
 8004a8c:	4800      	ldr	r0, [pc, #0]	@ (8004a90 <_localeconv_r+0x4>)
 8004a8e:	4770      	bx	lr
 8004a90:	2000015c 	.word	0x2000015c

08004a94 <_close_r>:
 8004a94:	b538      	push	{r3, r4, r5, lr}
 8004a96:	4d06      	ldr	r5, [pc, #24]	@ (8004ab0 <_close_r+0x1c>)
 8004a98:	2300      	movs	r3, #0
 8004a9a:	4604      	mov	r4, r0
 8004a9c:	4608      	mov	r0, r1
 8004a9e:	602b      	str	r3, [r5, #0]
 8004aa0:	f7fc f966 	bl	8000d70 <_close>
 8004aa4:	1c43      	adds	r3, r0, #1
 8004aa6:	d102      	bne.n	8004aae <_close_r+0x1a>
 8004aa8:	682b      	ldr	r3, [r5, #0]
 8004aaa:	b103      	cbz	r3, 8004aae <_close_r+0x1a>
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	bd38      	pop	{r3, r4, r5, pc}
 8004ab0:	20000484 	.word	0x20000484

08004ab4 <_lseek_r>:
 8004ab4:	b538      	push	{r3, r4, r5, lr}
 8004ab6:	4d07      	ldr	r5, [pc, #28]	@ (8004ad4 <_lseek_r+0x20>)
 8004ab8:	4604      	mov	r4, r0
 8004aba:	4608      	mov	r0, r1
 8004abc:	4611      	mov	r1, r2
 8004abe:	2200      	movs	r2, #0
 8004ac0:	602a      	str	r2, [r5, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	f7fc f97b 	bl	8000dbe <_lseek>
 8004ac8:	1c43      	adds	r3, r0, #1
 8004aca:	d102      	bne.n	8004ad2 <_lseek_r+0x1e>
 8004acc:	682b      	ldr	r3, [r5, #0]
 8004ace:	b103      	cbz	r3, 8004ad2 <_lseek_r+0x1e>
 8004ad0:	6023      	str	r3, [r4, #0]
 8004ad2:	bd38      	pop	{r3, r4, r5, pc}
 8004ad4:	20000484 	.word	0x20000484

08004ad8 <_read_r>:
 8004ad8:	b538      	push	{r3, r4, r5, lr}
 8004ada:	4d07      	ldr	r5, [pc, #28]	@ (8004af8 <_read_r+0x20>)
 8004adc:	4604      	mov	r4, r0
 8004ade:	4608      	mov	r0, r1
 8004ae0:	4611      	mov	r1, r2
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	602a      	str	r2, [r5, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f7fc f909 	bl	8000cfe <_read>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	d102      	bne.n	8004af6 <_read_r+0x1e>
 8004af0:	682b      	ldr	r3, [r5, #0]
 8004af2:	b103      	cbz	r3, 8004af6 <_read_r+0x1e>
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	bd38      	pop	{r3, r4, r5, pc}
 8004af8:	20000484 	.word	0x20000484

08004afc <_write_r>:
 8004afc:	b538      	push	{r3, r4, r5, lr}
 8004afe:	4d07      	ldr	r5, [pc, #28]	@ (8004b1c <_write_r+0x20>)
 8004b00:	4604      	mov	r4, r0
 8004b02:	4608      	mov	r0, r1
 8004b04:	4611      	mov	r1, r2
 8004b06:	2200      	movs	r2, #0
 8004b08:	602a      	str	r2, [r5, #0]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	f7fc f914 	bl	8000d38 <_write>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d102      	bne.n	8004b1a <_write_r+0x1e>
 8004b14:	682b      	ldr	r3, [r5, #0]
 8004b16:	b103      	cbz	r3, 8004b1a <_write_r+0x1e>
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	20000484 	.word	0x20000484

08004b20 <__errno>:
 8004b20:	4b01      	ldr	r3, [pc, #4]	@ (8004b28 <__errno+0x8>)
 8004b22:	6818      	ldr	r0, [r3, #0]
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	2000001c 	.word	0x2000001c

08004b2c <__libc_init_array>:
 8004b2c:	b570      	push	{r4, r5, r6, lr}
 8004b2e:	4d0d      	ldr	r5, [pc, #52]	@ (8004b64 <__libc_init_array+0x38>)
 8004b30:	4c0d      	ldr	r4, [pc, #52]	@ (8004b68 <__libc_init_array+0x3c>)
 8004b32:	1b64      	subs	r4, r4, r5
 8004b34:	10a4      	asrs	r4, r4, #2
 8004b36:	2600      	movs	r6, #0
 8004b38:	42a6      	cmp	r6, r4
 8004b3a:	d109      	bne.n	8004b50 <__libc_init_array+0x24>
 8004b3c:	4d0b      	ldr	r5, [pc, #44]	@ (8004b6c <__libc_init_array+0x40>)
 8004b3e:	4c0c      	ldr	r4, [pc, #48]	@ (8004b70 <__libc_init_array+0x44>)
 8004b40:	f001 fff8 	bl	8006b34 <_init>
 8004b44:	1b64      	subs	r4, r4, r5
 8004b46:	10a4      	asrs	r4, r4, #2
 8004b48:	2600      	movs	r6, #0
 8004b4a:	42a6      	cmp	r6, r4
 8004b4c:	d105      	bne.n	8004b5a <__libc_init_array+0x2e>
 8004b4e:	bd70      	pop	{r4, r5, r6, pc}
 8004b50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b54:	4798      	blx	r3
 8004b56:	3601      	adds	r6, #1
 8004b58:	e7ee      	b.n	8004b38 <__libc_init_array+0xc>
 8004b5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b5e:	4798      	blx	r3
 8004b60:	3601      	adds	r6, #1
 8004b62:	e7f2      	b.n	8004b4a <__libc_init_array+0x1e>
 8004b64:	08006f0c 	.word	0x08006f0c
 8004b68:	08006f0c 	.word	0x08006f0c
 8004b6c:	08006f0c 	.word	0x08006f0c
 8004b70:	08006f10 	.word	0x08006f10

08004b74 <__retarget_lock_init_recursive>:
 8004b74:	4770      	bx	lr

08004b76 <__retarget_lock_acquire_recursive>:
 8004b76:	4770      	bx	lr

08004b78 <__retarget_lock_release_recursive>:
 8004b78:	4770      	bx	lr

08004b7a <quorem>:
 8004b7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7e:	6903      	ldr	r3, [r0, #16]
 8004b80:	690c      	ldr	r4, [r1, #16]
 8004b82:	42a3      	cmp	r3, r4
 8004b84:	4607      	mov	r7, r0
 8004b86:	db7e      	blt.n	8004c86 <quorem+0x10c>
 8004b88:	3c01      	subs	r4, #1
 8004b8a:	f101 0814 	add.w	r8, r1, #20
 8004b8e:	00a3      	lsls	r3, r4, #2
 8004b90:	f100 0514 	add.w	r5, r0, #20
 8004b94:	9300      	str	r3, [sp, #0]
 8004b96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b9a:	9301      	str	r3, [sp, #4]
 8004b9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ba0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004bac:	fbb2 f6f3 	udiv	r6, r2, r3
 8004bb0:	d32e      	bcc.n	8004c10 <quorem+0x96>
 8004bb2:	f04f 0a00 	mov.w	sl, #0
 8004bb6:	46c4      	mov	ip, r8
 8004bb8:	46ae      	mov	lr, r5
 8004bba:	46d3      	mov	fp, sl
 8004bbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004bc0:	b298      	uxth	r0, r3
 8004bc2:	fb06 a000 	mla	r0, r6, r0, sl
 8004bc6:	0c02      	lsrs	r2, r0, #16
 8004bc8:	0c1b      	lsrs	r3, r3, #16
 8004bca:	fb06 2303 	mla	r3, r6, r3, r2
 8004bce:	f8de 2000 	ldr.w	r2, [lr]
 8004bd2:	b280      	uxth	r0, r0
 8004bd4:	b292      	uxth	r2, r2
 8004bd6:	1a12      	subs	r2, r2, r0
 8004bd8:	445a      	add	r2, fp
 8004bda:	f8de 0000 	ldr.w	r0, [lr]
 8004bde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004be8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004bec:	b292      	uxth	r2, r2
 8004bee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004bf2:	45e1      	cmp	r9, ip
 8004bf4:	f84e 2b04 	str.w	r2, [lr], #4
 8004bf8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004bfc:	d2de      	bcs.n	8004bbc <quorem+0x42>
 8004bfe:	9b00      	ldr	r3, [sp, #0]
 8004c00:	58eb      	ldr	r3, [r5, r3]
 8004c02:	b92b      	cbnz	r3, 8004c10 <quorem+0x96>
 8004c04:	9b01      	ldr	r3, [sp, #4]
 8004c06:	3b04      	subs	r3, #4
 8004c08:	429d      	cmp	r5, r3
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	d32f      	bcc.n	8004c6e <quorem+0xf4>
 8004c0e:	613c      	str	r4, [r7, #16]
 8004c10:	4638      	mov	r0, r7
 8004c12:	f001 f90d 	bl	8005e30 <__mcmp>
 8004c16:	2800      	cmp	r0, #0
 8004c18:	db25      	blt.n	8004c66 <quorem+0xec>
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	2000      	movs	r0, #0
 8004c1e:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c22:	f8d1 c000 	ldr.w	ip, [r1]
 8004c26:	fa1f fe82 	uxth.w	lr, r2
 8004c2a:	fa1f f38c 	uxth.w	r3, ip
 8004c2e:	eba3 030e 	sub.w	r3, r3, lr
 8004c32:	4403      	add	r3, r0
 8004c34:	0c12      	lsrs	r2, r2, #16
 8004c36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004c3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c44:	45c1      	cmp	r9, r8
 8004c46:	f841 3b04 	str.w	r3, [r1], #4
 8004c4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004c4e:	d2e6      	bcs.n	8004c1e <quorem+0xa4>
 8004c50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c58:	b922      	cbnz	r2, 8004c64 <quorem+0xea>
 8004c5a:	3b04      	subs	r3, #4
 8004c5c:	429d      	cmp	r5, r3
 8004c5e:	461a      	mov	r2, r3
 8004c60:	d30b      	bcc.n	8004c7a <quorem+0x100>
 8004c62:	613c      	str	r4, [r7, #16]
 8004c64:	3601      	adds	r6, #1
 8004c66:	4630      	mov	r0, r6
 8004c68:	b003      	add	sp, #12
 8004c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6e:	6812      	ldr	r2, [r2, #0]
 8004c70:	3b04      	subs	r3, #4
 8004c72:	2a00      	cmp	r2, #0
 8004c74:	d1cb      	bne.n	8004c0e <quorem+0x94>
 8004c76:	3c01      	subs	r4, #1
 8004c78:	e7c6      	b.n	8004c08 <quorem+0x8e>
 8004c7a:	6812      	ldr	r2, [r2, #0]
 8004c7c:	3b04      	subs	r3, #4
 8004c7e:	2a00      	cmp	r2, #0
 8004c80:	d1ef      	bne.n	8004c62 <quorem+0xe8>
 8004c82:	3c01      	subs	r4, #1
 8004c84:	e7ea      	b.n	8004c5c <quorem+0xe2>
 8004c86:	2000      	movs	r0, #0
 8004c88:	e7ee      	b.n	8004c68 <quorem+0xee>
 8004c8a:	0000      	movs	r0, r0
 8004c8c:	0000      	movs	r0, r0
	...

08004c90 <_dtoa_r>:
 8004c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c94:	ed2d 8b02 	vpush	{d8}
 8004c98:	69c7      	ldr	r7, [r0, #28]
 8004c9a:	b091      	sub	sp, #68	@ 0x44
 8004c9c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004ca0:	ec55 4b10 	vmov	r4, r5, d0
 8004ca4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8004ca6:	9107      	str	r1, [sp, #28]
 8004ca8:	4681      	mov	r9, r0
 8004caa:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cac:	930d      	str	r3, [sp, #52]	@ 0x34
 8004cae:	b97f      	cbnz	r7, 8004cd0 <_dtoa_r+0x40>
 8004cb0:	2010      	movs	r0, #16
 8004cb2:	f000 fd95 	bl	80057e0 <malloc>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	f8c9 001c 	str.w	r0, [r9, #28]
 8004cbc:	b920      	cbnz	r0, 8004cc8 <_dtoa_r+0x38>
 8004cbe:	4ba0      	ldr	r3, [pc, #640]	@ (8004f40 <_dtoa_r+0x2b0>)
 8004cc0:	21ef      	movs	r1, #239	@ 0xef
 8004cc2:	48a0      	ldr	r0, [pc, #640]	@ (8004f44 <_dtoa_r+0x2b4>)
 8004cc4:	f001 fbf8 	bl	80064b8 <__assert_func>
 8004cc8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004ccc:	6007      	str	r7, [r0, #0]
 8004cce:	60c7      	str	r7, [r0, #12]
 8004cd0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004cd4:	6819      	ldr	r1, [r3, #0]
 8004cd6:	b159      	cbz	r1, 8004cf0 <_dtoa_r+0x60>
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	604a      	str	r2, [r1, #4]
 8004cdc:	2301      	movs	r3, #1
 8004cde:	4093      	lsls	r3, r2
 8004ce0:	608b      	str	r3, [r1, #8]
 8004ce2:	4648      	mov	r0, r9
 8004ce4:	f000 fe72 	bl	80059cc <_Bfree>
 8004ce8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004cec:	2200      	movs	r2, #0
 8004cee:	601a      	str	r2, [r3, #0]
 8004cf0:	1e2b      	subs	r3, r5, #0
 8004cf2:	bfbb      	ittet	lt
 8004cf4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004cf8:	9303      	strlt	r3, [sp, #12]
 8004cfa:	2300      	movge	r3, #0
 8004cfc:	2201      	movlt	r2, #1
 8004cfe:	bfac      	ite	ge
 8004d00:	6033      	strge	r3, [r6, #0]
 8004d02:	6032      	strlt	r2, [r6, #0]
 8004d04:	4b90      	ldr	r3, [pc, #576]	@ (8004f48 <_dtoa_r+0x2b8>)
 8004d06:	9e03      	ldr	r6, [sp, #12]
 8004d08:	43b3      	bics	r3, r6
 8004d0a:	d110      	bne.n	8004d2e <_dtoa_r+0x9e>
 8004d0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004d0e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004d12:	6013      	str	r3, [r2, #0]
 8004d14:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8004d18:	4323      	orrs	r3, r4
 8004d1a:	f000 84e6 	beq.w	80056ea <_dtoa_r+0xa5a>
 8004d1e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004d20:	4f8a      	ldr	r7, [pc, #552]	@ (8004f4c <_dtoa_r+0x2bc>)
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 84e8 	beq.w	80056f8 <_dtoa_r+0xa68>
 8004d28:	1cfb      	adds	r3, r7, #3
 8004d2a:	f000 bce3 	b.w	80056f4 <_dtoa_r+0xa64>
 8004d2e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8004d32:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3a:	d10a      	bne.n	8004d52 <_dtoa_r+0xc2>
 8004d3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004d3e:	2301      	movs	r3, #1
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004d44:	b113      	cbz	r3, 8004d4c <_dtoa_r+0xbc>
 8004d46:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8004d48:	4b81      	ldr	r3, [pc, #516]	@ (8004f50 <_dtoa_r+0x2c0>)
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	4f81      	ldr	r7, [pc, #516]	@ (8004f54 <_dtoa_r+0x2c4>)
 8004d4e:	f000 bcd3 	b.w	80056f8 <_dtoa_r+0xa68>
 8004d52:	aa0e      	add	r2, sp, #56	@ 0x38
 8004d54:	a90f      	add	r1, sp, #60	@ 0x3c
 8004d56:	4648      	mov	r0, r9
 8004d58:	eeb0 0b48 	vmov.f64	d0, d8
 8004d5c:	f001 f918 	bl	8005f90 <__d2b>
 8004d60:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8004d64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d66:	9001      	str	r0, [sp, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d045      	beq.n	8004df8 <_dtoa_r+0x168>
 8004d6c:	eeb0 7b48 	vmov.f64	d7, d8
 8004d70:	ee18 1a90 	vmov	r1, s17
 8004d74:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8004d78:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8004d7c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8004d80:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8004d84:	2500      	movs	r5, #0
 8004d86:	ee07 1a90 	vmov	s15, r1
 8004d8a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8004d8e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8004f28 <_dtoa_r+0x298>
 8004d92:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004d96:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8004f30 <_dtoa_r+0x2a0>
 8004d9a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8004d9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8004f38 <_dtoa_r+0x2a8>
 8004da2:	ee07 3a90 	vmov	s15, r3
 8004da6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8004daa:	eeb0 7b46 	vmov.f64	d7, d6
 8004dae:	eea4 7b05 	vfma.f64	d7, d4, d5
 8004db2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8004db6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dbe:	ee16 8a90 	vmov	r8, s13
 8004dc2:	d508      	bpl.n	8004dd6 <_dtoa_r+0x146>
 8004dc4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004dc8:	eeb4 6b47 	vcmp.f64	d6, d7
 8004dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd0:	bf18      	it	ne
 8004dd2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8004dd6:	f1b8 0f16 	cmp.w	r8, #22
 8004dda:	d82b      	bhi.n	8004e34 <_dtoa_r+0x1a4>
 8004ddc:	495e      	ldr	r1, [pc, #376]	@ (8004f58 <_dtoa_r+0x2c8>)
 8004dde:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8004de2:	ed91 7b00 	vldr	d7, [r1]
 8004de6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8004dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dee:	d501      	bpl.n	8004df4 <_dtoa_r+0x164>
 8004df0:	f108 38ff 	add.w	r8, r8, #4294967295
 8004df4:	2100      	movs	r1, #0
 8004df6:	e01e      	b.n	8004e36 <_dtoa_r+0x1a6>
 8004df8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8004e00:	2920      	cmp	r1, #32
 8004e02:	bfc1      	itttt	gt
 8004e04:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8004e08:	408e      	lslgt	r6, r1
 8004e0a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8004e0e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8004e12:	bfd6      	itet	le
 8004e14:	f1c1 0120 	rsble	r1, r1, #32
 8004e18:	4331      	orrgt	r1, r6
 8004e1a:	fa04 f101 	lslle.w	r1, r4, r1
 8004e1e:	ee07 1a90 	vmov	s15, r1
 8004e22:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004e26:	3b01      	subs	r3, #1
 8004e28:	ee17 1a90 	vmov	r1, s15
 8004e2c:	2501      	movs	r5, #1
 8004e2e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8004e32:	e7a8      	b.n	8004d86 <_dtoa_r+0xf6>
 8004e34:	2101      	movs	r1, #1
 8004e36:	1ad2      	subs	r2, r2, r3
 8004e38:	1e53      	subs	r3, r2, #1
 8004e3a:	9306      	str	r3, [sp, #24]
 8004e3c:	bf45      	ittet	mi
 8004e3e:	f1c2 0301 	rsbmi	r3, r2, #1
 8004e42:	9304      	strmi	r3, [sp, #16]
 8004e44:	2300      	movpl	r3, #0
 8004e46:	2300      	movmi	r3, #0
 8004e48:	bf4c      	ite	mi
 8004e4a:	9306      	strmi	r3, [sp, #24]
 8004e4c:	9304      	strpl	r3, [sp, #16]
 8004e4e:	f1b8 0f00 	cmp.w	r8, #0
 8004e52:	910c      	str	r1, [sp, #48]	@ 0x30
 8004e54:	db18      	blt.n	8004e88 <_dtoa_r+0x1f8>
 8004e56:	9b06      	ldr	r3, [sp, #24]
 8004e58:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004e5c:	4443      	add	r3, r8
 8004e5e:	9306      	str	r3, [sp, #24]
 8004e60:	2300      	movs	r3, #0
 8004e62:	9a07      	ldr	r2, [sp, #28]
 8004e64:	2a09      	cmp	r2, #9
 8004e66:	d845      	bhi.n	8004ef4 <_dtoa_r+0x264>
 8004e68:	2a05      	cmp	r2, #5
 8004e6a:	bfc4      	itt	gt
 8004e6c:	3a04      	subgt	r2, #4
 8004e6e:	9207      	strgt	r2, [sp, #28]
 8004e70:	9a07      	ldr	r2, [sp, #28]
 8004e72:	f1a2 0202 	sub.w	r2, r2, #2
 8004e76:	bfcc      	ite	gt
 8004e78:	2400      	movgt	r4, #0
 8004e7a:	2401      	movle	r4, #1
 8004e7c:	2a03      	cmp	r2, #3
 8004e7e:	d844      	bhi.n	8004f0a <_dtoa_r+0x27a>
 8004e80:	e8df f002 	tbb	[pc, r2]
 8004e84:	0b173634 	.word	0x0b173634
 8004e88:	9b04      	ldr	r3, [sp, #16]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	eba3 0308 	sub.w	r3, r3, r8
 8004e90:	9304      	str	r3, [sp, #16]
 8004e92:	920a      	str	r2, [sp, #40]	@ 0x28
 8004e94:	f1c8 0300 	rsb	r3, r8, #0
 8004e98:	e7e3      	b.n	8004e62 <_dtoa_r+0x1d2>
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	9208      	str	r2, [sp, #32]
 8004e9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ea0:	eb08 0b02 	add.w	fp, r8, r2
 8004ea4:	f10b 0a01 	add.w	sl, fp, #1
 8004ea8:	4652      	mov	r2, sl
 8004eaa:	2a01      	cmp	r2, #1
 8004eac:	bfb8      	it	lt
 8004eae:	2201      	movlt	r2, #1
 8004eb0:	e006      	b.n	8004ec0 <_dtoa_r+0x230>
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	9208      	str	r2, [sp, #32]
 8004eb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004eb8:	2a00      	cmp	r2, #0
 8004eba:	dd29      	ble.n	8004f10 <_dtoa_r+0x280>
 8004ebc:	4693      	mov	fp, r2
 8004ebe:	4692      	mov	sl, r2
 8004ec0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	2004      	movs	r0, #4
 8004ec8:	f100 0614 	add.w	r6, r0, #20
 8004ecc:	4296      	cmp	r6, r2
 8004ece:	d926      	bls.n	8004f1e <_dtoa_r+0x28e>
 8004ed0:	6079      	str	r1, [r7, #4]
 8004ed2:	4648      	mov	r0, r9
 8004ed4:	9305      	str	r3, [sp, #20]
 8004ed6:	f000 fd39 	bl	800594c <_Balloc>
 8004eda:	9b05      	ldr	r3, [sp, #20]
 8004edc:	4607      	mov	r7, r0
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	d13e      	bne.n	8004f60 <_dtoa_r+0x2d0>
 8004ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f5c <_dtoa_r+0x2cc>)
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	f240 11af 	movw	r1, #431	@ 0x1af
 8004eea:	e6ea      	b.n	8004cc2 <_dtoa_r+0x32>
 8004eec:	2200      	movs	r2, #0
 8004eee:	e7e1      	b.n	8004eb4 <_dtoa_r+0x224>
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	e7d3      	b.n	8004e9c <_dtoa_r+0x20c>
 8004ef4:	2401      	movs	r4, #1
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8004efc:	f04f 3bff 	mov.w	fp, #4294967295
 8004f00:	2100      	movs	r1, #0
 8004f02:	46da      	mov	sl, fp
 8004f04:	2212      	movs	r2, #18
 8004f06:	9109      	str	r1, [sp, #36]	@ 0x24
 8004f08:	e7da      	b.n	8004ec0 <_dtoa_r+0x230>
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	9208      	str	r2, [sp, #32]
 8004f0e:	e7f5      	b.n	8004efc <_dtoa_r+0x26c>
 8004f10:	f04f 0b01 	mov.w	fp, #1
 8004f14:	46da      	mov	sl, fp
 8004f16:	465a      	mov	r2, fp
 8004f18:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8004f1c:	e7d0      	b.n	8004ec0 <_dtoa_r+0x230>
 8004f1e:	3101      	adds	r1, #1
 8004f20:	0040      	lsls	r0, r0, #1
 8004f22:	e7d1      	b.n	8004ec8 <_dtoa_r+0x238>
 8004f24:	f3af 8000 	nop.w
 8004f28:	636f4361 	.word	0x636f4361
 8004f2c:	3fd287a7 	.word	0x3fd287a7
 8004f30:	8b60c8b3 	.word	0x8b60c8b3
 8004f34:	3fc68a28 	.word	0x3fc68a28
 8004f38:	509f79fb 	.word	0x509f79fb
 8004f3c:	3fd34413 	.word	0x3fd34413
 8004f40:	08006bd1 	.word	0x08006bd1
 8004f44:	08006be8 	.word	0x08006be8
 8004f48:	7ff00000 	.word	0x7ff00000
 8004f4c:	08006bcd 	.word	0x08006bcd
 8004f50:	08006ba1 	.word	0x08006ba1
 8004f54:	08006ba0 	.word	0x08006ba0
 8004f58:	08006d38 	.word	0x08006d38
 8004f5c:	08006c40 	.word	0x08006c40
 8004f60:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8004f64:	f1ba 0f0e 	cmp.w	sl, #14
 8004f68:	6010      	str	r0, [r2, #0]
 8004f6a:	d86e      	bhi.n	800504a <_dtoa_r+0x3ba>
 8004f6c:	2c00      	cmp	r4, #0
 8004f6e:	d06c      	beq.n	800504a <_dtoa_r+0x3ba>
 8004f70:	f1b8 0f00 	cmp.w	r8, #0
 8004f74:	f340 80b4 	ble.w	80050e0 <_dtoa_r+0x450>
 8004f78:	4ac8      	ldr	r2, [pc, #800]	@ (800529c <_dtoa_r+0x60c>)
 8004f7a:	f008 010f 	and.w	r1, r8, #15
 8004f7e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004f82:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8004f86:	ed92 7b00 	vldr	d7, [r2]
 8004f8a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8004f8e:	f000 809b 	beq.w	80050c8 <_dtoa_r+0x438>
 8004f92:	4ac3      	ldr	r2, [pc, #780]	@ (80052a0 <_dtoa_r+0x610>)
 8004f94:	ed92 6b08 	vldr	d6, [r2, #32]
 8004f98:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8004f9c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004fa0:	f001 010f 	and.w	r1, r1, #15
 8004fa4:	2203      	movs	r2, #3
 8004fa6:	48be      	ldr	r0, [pc, #760]	@ (80052a0 <_dtoa_r+0x610>)
 8004fa8:	2900      	cmp	r1, #0
 8004faa:	f040 808f 	bne.w	80050cc <_dtoa_r+0x43c>
 8004fae:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004fb2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004fb6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004fba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8004fbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004fc0:	2900      	cmp	r1, #0
 8004fc2:	f000 80b3 	beq.w	800512c <_dtoa_r+0x49c>
 8004fc6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004fca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd2:	f140 80ab 	bpl.w	800512c <_dtoa_r+0x49c>
 8004fd6:	f1ba 0f00 	cmp.w	sl, #0
 8004fda:	f000 80a7 	beq.w	800512c <_dtoa_r+0x49c>
 8004fde:	f1bb 0f00 	cmp.w	fp, #0
 8004fe2:	dd30      	ble.n	8005046 <_dtoa_r+0x3b6>
 8004fe4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8004fe8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004fec:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004ff0:	f108 31ff 	add.w	r1, r8, #4294967295
 8004ff4:	9105      	str	r1, [sp, #20]
 8004ff6:	3201      	adds	r2, #1
 8004ff8:	465c      	mov	r4, fp
 8004ffa:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004ffe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005002:	ee07 2a90 	vmov	s15, r2
 8005006:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800500a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800500e:	ee15 2a90 	vmov	r2, s11
 8005012:	ec51 0b15 	vmov	r0, r1, d5
 8005016:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800501a:	2c00      	cmp	r4, #0
 800501c:	f040 808a 	bne.w	8005134 <_dtoa_r+0x4a4>
 8005020:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005024:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005028:	ec41 0b17 	vmov	d7, r0, r1
 800502c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005034:	f300 826a 	bgt.w	800550c <_dtoa_r+0x87c>
 8005038:	eeb1 7b47 	vneg.f64	d7, d7
 800503c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005044:	d423      	bmi.n	800508e <_dtoa_r+0x3fe>
 8005046:	ed8d 8b02 	vstr	d8, [sp, #8]
 800504a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800504c:	2a00      	cmp	r2, #0
 800504e:	f2c0 8129 	blt.w	80052a4 <_dtoa_r+0x614>
 8005052:	f1b8 0f0e 	cmp.w	r8, #14
 8005056:	f300 8125 	bgt.w	80052a4 <_dtoa_r+0x614>
 800505a:	4b90      	ldr	r3, [pc, #576]	@ (800529c <_dtoa_r+0x60c>)
 800505c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005060:	ed93 6b00 	vldr	d6, [r3]
 8005064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005066:	2b00      	cmp	r3, #0
 8005068:	f280 80c8 	bge.w	80051fc <_dtoa_r+0x56c>
 800506c:	f1ba 0f00 	cmp.w	sl, #0
 8005070:	f300 80c4 	bgt.w	80051fc <_dtoa_r+0x56c>
 8005074:	d10b      	bne.n	800508e <_dtoa_r+0x3fe>
 8005076:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800507a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800507e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005082:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508a:	f2c0 823c 	blt.w	8005506 <_dtoa_r+0x876>
 800508e:	2400      	movs	r4, #0
 8005090:	4625      	mov	r5, r4
 8005092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005094:	43db      	mvns	r3, r3
 8005096:	9305      	str	r3, [sp, #20]
 8005098:	463e      	mov	r6, r7
 800509a:	f04f 0800 	mov.w	r8, #0
 800509e:	4621      	mov	r1, r4
 80050a0:	4648      	mov	r0, r9
 80050a2:	f000 fc93 	bl	80059cc <_Bfree>
 80050a6:	2d00      	cmp	r5, #0
 80050a8:	f000 80a2 	beq.w	80051f0 <_dtoa_r+0x560>
 80050ac:	f1b8 0f00 	cmp.w	r8, #0
 80050b0:	d005      	beq.n	80050be <_dtoa_r+0x42e>
 80050b2:	45a8      	cmp	r8, r5
 80050b4:	d003      	beq.n	80050be <_dtoa_r+0x42e>
 80050b6:	4641      	mov	r1, r8
 80050b8:	4648      	mov	r0, r9
 80050ba:	f000 fc87 	bl	80059cc <_Bfree>
 80050be:	4629      	mov	r1, r5
 80050c0:	4648      	mov	r0, r9
 80050c2:	f000 fc83 	bl	80059cc <_Bfree>
 80050c6:	e093      	b.n	80051f0 <_dtoa_r+0x560>
 80050c8:	2202      	movs	r2, #2
 80050ca:	e76c      	b.n	8004fa6 <_dtoa_r+0x316>
 80050cc:	07cc      	lsls	r4, r1, #31
 80050ce:	d504      	bpl.n	80050da <_dtoa_r+0x44a>
 80050d0:	ed90 6b00 	vldr	d6, [r0]
 80050d4:	3201      	adds	r2, #1
 80050d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80050da:	1049      	asrs	r1, r1, #1
 80050dc:	3008      	adds	r0, #8
 80050de:	e763      	b.n	8004fa8 <_dtoa_r+0x318>
 80050e0:	d022      	beq.n	8005128 <_dtoa_r+0x498>
 80050e2:	f1c8 0100 	rsb	r1, r8, #0
 80050e6:	4a6d      	ldr	r2, [pc, #436]	@ (800529c <_dtoa_r+0x60c>)
 80050e8:	f001 000f 	and.w	r0, r1, #15
 80050ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80050f0:	ed92 7b00 	vldr	d7, [r2]
 80050f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80050f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80050fc:	4868      	ldr	r0, [pc, #416]	@ (80052a0 <_dtoa_r+0x610>)
 80050fe:	1109      	asrs	r1, r1, #4
 8005100:	2400      	movs	r4, #0
 8005102:	2202      	movs	r2, #2
 8005104:	b929      	cbnz	r1, 8005112 <_dtoa_r+0x482>
 8005106:	2c00      	cmp	r4, #0
 8005108:	f43f af57 	beq.w	8004fba <_dtoa_r+0x32a>
 800510c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005110:	e753      	b.n	8004fba <_dtoa_r+0x32a>
 8005112:	07ce      	lsls	r6, r1, #31
 8005114:	d505      	bpl.n	8005122 <_dtoa_r+0x492>
 8005116:	ed90 6b00 	vldr	d6, [r0]
 800511a:	3201      	adds	r2, #1
 800511c:	2401      	movs	r4, #1
 800511e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005122:	1049      	asrs	r1, r1, #1
 8005124:	3008      	adds	r0, #8
 8005126:	e7ed      	b.n	8005104 <_dtoa_r+0x474>
 8005128:	2202      	movs	r2, #2
 800512a:	e746      	b.n	8004fba <_dtoa_r+0x32a>
 800512c:	f8cd 8014 	str.w	r8, [sp, #20]
 8005130:	4654      	mov	r4, sl
 8005132:	e762      	b.n	8004ffa <_dtoa_r+0x36a>
 8005134:	4a59      	ldr	r2, [pc, #356]	@ (800529c <_dtoa_r+0x60c>)
 8005136:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800513a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800513e:	9a08      	ldr	r2, [sp, #32]
 8005140:	ec41 0b17 	vmov	d7, r0, r1
 8005144:	443c      	add	r4, r7
 8005146:	b34a      	cbz	r2, 800519c <_dtoa_r+0x50c>
 8005148:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800514c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005150:	463e      	mov	r6, r7
 8005152:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005156:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800515a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800515e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005162:	ee14 2a90 	vmov	r2, s9
 8005166:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800516a:	3230      	adds	r2, #48	@ 0x30
 800516c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005170:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005178:	f806 2b01 	strb.w	r2, [r6], #1
 800517c:	d438      	bmi.n	80051f0 <_dtoa_r+0x560>
 800517e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005182:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800518a:	d46e      	bmi.n	800526a <_dtoa_r+0x5da>
 800518c:	42a6      	cmp	r6, r4
 800518e:	f43f af5a 	beq.w	8005046 <_dtoa_r+0x3b6>
 8005192:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005196:	ee26 6b03 	vmul.f64	d6, d6, d3
 800519a:	e7e0      	b.n	800515e <_dtoa_r+0x4ce>
 800519c:	4621      	mov	r1, r4
 800519e:	463e      	mov	r6, r7
 80051a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80051a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80051a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80051ac:	ee14 2a90 	vmov	r2, s9
 80051b0:	3230      	adds	r2, #48	@ 0x30
 80051b2:	f806 2b01 	strb.w	r2, [r6], #1
 80051b6:	42a6      	cmp	r6, r4
 80051b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80051bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80051c0:	d119      	bne.n	80051f6 <_dtoa_r+0x566>
 80051c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80051c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80051ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80051ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051d2:	dc4a      	bgt.n	800526a <_dtoa_r+0x5da>
 80051d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80051d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80051dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e0:	f57f af31 	bpl.w	8005046 <_dtoa_r+0x3b6>
 80051e4:	460e      	mov	r6, r1
 80051e6:	3901      	subs	r1, #1
 80051e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80051ec:	2b30      	cmp	r3, #48	@ 0x30
 80051ee:	d0f9      	beq.n	80051e4 <_dtoa_r+0x554>
 80051f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80051f4:	e027      	b.n	8005246 <_dtoa_r+0x5b6>
 80051f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80051fa:	e7d5      	b.n	80051a8 <_dtoa_r+0x518>
 80051fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005200:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005204:	463e      	mov	r6, r7
 8005206:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800520a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800520e:	ee15 3a10 	vmov	r3, s10
 8005212:	3330      	adds	r3, #48	@ 0x30
 8005214:	f806 3b01 	strb.w	r3, [r6], #1
 8005218:	1bf3      	subs	r3, r6, r7
 800521a:	459a      	cmp	sl, r3
 800521c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005220:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005224:	d132      	bne.n	800528c <_dtoa_r+0x5fc>
 8005226:	ee37 7b07 	vadd.f64	d7, d7, d7
 800522a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800522e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005232:	dc18      	bgt.n	8005266 <_dtoa_r+0x5d6>
 8005234:	eeb4 7b46 	vcmp.f64	d7, d6
 8005238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800523c:	d103      	bne.n	8005246 <_dtoa_r+0x5b6>
 800523e:	ee15 3a10 	vmov	r3, s10
 8005242:	07db      	lsls	r3, r3, #31
 8005244:	d40f      	bmi.n	8005266 <_dtoa_r+0x5d6>
 8005246:	9901      	ldr	r1, [sp, #4]
 8005248:	4648      	mov	r0, r9
 800524a:	f000 fbbf 	bl	80059cc <_Bfree>
 800524e:	2300      	movs	r3, #0
 8005250:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005252:	7033      	strb	r3, [r6, #0]
 8005254:	f108 0301 	add.w	r3, r8, #1
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 824b 	beq.w	80056f8 <_dtoa_r+0xa68>
 8005262:	601e      	str	r6, [r3, #0]
 8005264:	e248      	b.n	80056f8 <_dtoa_r+0xa68>
 8005266:	f8cd 8014 	str.w	r8, [sp, #20]
 800526a:	4633      	mov	r3, r6
 800526c:	461e      	mov	r6, r3
 800526e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005272:	2a39      	cmp	r2, #57	@ 0x39
 8005274:	d106      	bne.n	8005284 <_dtoa_r+0x5f4>
 8005276:	429f      	cmp	r7, r3
 8005278:	d1f8      	bne.n	800526c <_dtoa_r+0x5dc>
 800527a:	9a05      	ldr	r2, [sp, #20]
 800527c:	3201      	adds	r2, #1
 800527e:	9205      	str	r2, [sp, #20]
 8005280:	2230      	movs	r2, #48	@ 0x30
 8005282:	703a      	strb	r2, [r7, #0]
 8005284:	781a      	ldrb	r2, [r3, #0]
 8005286:	3201      	adds	r2, #1
 8005288:	701a      	strb	r2, [r3, #0]
 800528a:	e7b1      	b.n	80051f0 <_dtoa_r+0x560>
 800528c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005290:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005298:	d1b5      	bne.n	8005206 <_dtoa_r+0x576>
 800529a:	e7d4      	b.n	8005246 <_dtoa_r+0x5b6>
 800529c:	08006d38 	.word	0x08006d38
 80052a0:	08006d10 	.word	0x08006d10
 80052a4:	9908      	ldr	r1, [sp, #32]
 80052a6:	2900      	cmp	r1, #0
 80052a8:	f000 80e9 	beq.w	800547e <_dtoa_r+0x7ee>
 80052ac:	9907      	ldr	r1, [sp, #28]
 80052ae:	2901      	cmp	r1, #1
 80052b0:	f300 80cb 	bgt.w	800544a <_dtoa_r+0x7ba>
 80052b4:	2d00      	cmp	r5, #0
 80052b6:	f000 80c4 	beq.w	8005442 <_dtoa_r+0x7b2>
 80052ba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80052be:	9e04      	ldr	r6, [sp, #16]
 80052c0:	461c      	mov	r4, r3
 80052c2:	9305      	str	r3, [sp, #20]
 80052c4:	9b04      	ldr	r3, [sp, #16]
 80052c6:	4413      	add	r3, r2
 80052c8:	9304      	str	r3, [sp, #16]
 80052ca:	9b06      	ldr	r3, [sp, #24]
 80052cc:	2101      	movs	r1, #1
 80052ce:	4413      	add	r3, r2
 80052d0:	4648      	mov	r0, r9
 80052d2:	9306      	str	r3, [sp, #24]
 80052d4:	f000 fc2e 	bl	8005b34 <__i2b>
 80052d8:	9b05      	ldr	r3, [sp, #20]
 80052da:	4605      	mov	r5, r0
 80052dc:	b166      	cbz	r6, 80052f8 <_dtoa_r+0x668>
 80052de:	9a06      	ldr	r2, [sp, #24]
 80052e0:	2a00      	cmp	r2, #0
 80052e2:	dd09      	ble.n	80052f8 <_dtoa_r+0x668>
 80052e4:	42b2      	cmp	r2, r6
 80052e6:	9904      	ldr	r1, [sp, #16]
 80052e8:	bfa8      	it	ge
 80052ea:	4632      	movge	r2, r6
 80052ec:	1a89      	subs	r1, r1, r2
 80052ee:	9104      	str	r1, [sp, #16]
 80052f0:	9906      	ldr	r1, [sp, #24]
 80052f2:	1ab6      	subs	r6, r6, r2
 80052f4:	1a8a      	subs	r2, r1, r2
 80052f6:	9206      	str	r2, [sp, #24]
 80052f8:	b30b      	cbz	r3, 800533e <_dtoa_r+0x6ae>
 80052fa:	9a08      	ldr	r2, [sp, #32]
 80052fc:	2a00      	cmp	r2, #0
 80052fe:	f000 80c5 	beq.w	800548c <_dtoa_r+0x7fc>
 8005302:	2c00      	cmp	r4, #0
 8005304:	f000 80bf 	beq.w	8005486 <_dtoa_r+0x7f6>
 8005308:	4629      	mov	r1, r5
 800530a:	4622      	mov	r2, r4
 800530c:	4648      	mov	r0, r9
 800530e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005310:	f000 fcc8 	bl	8005ca4 <__pow5mult>
 8005314:	9a01      	ldr	r2, [sp, #4]
 8005316:	4601      	mov	r1, r0
 8005318:	4605      	mov	r5, r0
 800531a:	4648      	mov	r0, r9
 800531c:	f000 fc20 	bl	8005b60 <__multiply>
 8005320:	9901      	ldr	r1, [sp, #4]
 8005322:	9005      	str	r0, [sp, #20]
 8005324:	4648      	mov	r0, r9
 8005326:	f000 fb51 	bl	80059cc <_Bfree>
 800532a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800532c:	1b1b      	subs	r3, r3, r4
 800532e:	f000 80b0 	beq.w	8005492 <_dtoa_r+0x802>
 8005332:	9905      	ldr	r1, [sp, #20]
 8005334:	461a      	mov	r2, r3
 8005336:	4648      	mov	r0, r9
 8005338:	f000 fcb4 	bl	8005ca4 <__pow5mult>
 800533c:	9001      	str	r0, [sp, #4]
 800533e:	2101      	movs	r1, #1
 8005340:	4648      	mov	r0, r9
 8005342:	f000 fbf7 	bl	8005b34 <__i2b>
 8005346:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005348:	4604      	mov	r4, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 81da 	beq.w	8005704 <_dtoa_r+0xa74>
 8005350:	461a      	mov	r2, r3
 8005352:	4601      	mov	r1, r0
 8005354:	4648      	mov	r0, r9
 8005356:	f000 fca5 	bl	8005ca4 <__pow5mult>
 800535a:	9b07      	ldr	r3, [sp, #28]
 800535c:	2b01      	cmp	r3, #1
 800535e:	4604      	mov	r4, r0
 8005360:	f300 80a0 	bgt.w	80054a4 <_dtoa_r+0x814>
 8005364:	9b02      	ldr	r3, [sp, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	f040 8096 	bne.w	8005498 <_dtoa_r+0x808>
 800536c:	9b03      	ldr	r3, [sp, #12]
 800536e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005372:	2a00      	cmp	r2, #0
 8005374:	f040 8092 	bne.w	800549c <_dtoa_r+0x80c>
 8005378:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800537c:	0d12      	lsrs	r2, r2, #20
 800537e:	0512      	lsls	r2, r2, #20
 8005380:	2a00      	cmp	r2, #0
 8005382:	f000 808d 	beq.w	80054a0 <_dtoa_r+0x810>
 8005386:	9b04      	ldr	r3, [sp, #16]
 8005388:	3301      	adds	r3, #1
 800538a:	9304      	str	r3, [sp, #16]
 800538c:	9b06      	ldr	r3, [sp, #24]
 800538e:	3301      	adds	r3, #1
 8005390:	9306      	str	r3, [sp, #24]
 8005392:	2301      	movs	r3, #1
 8005394:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005396:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 81b9 	beq.w	8005710 <_dtoa_r+0xa80>
 800539e:	6922      	ldr	r2, [r4, #16]
 80053a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80053a4:	6910      	ldr	r0, [r2, #16]
 80053a6:	f000 fb79 	bl	8005a9c <__hi0bits>
 80053aa:	f1c0 0020 	rsb	r0, r0, #32
 80053ae:	9b06      	ldr	r3, [sp, #24]
 80053b0:	4418      	add	r0, r3
 80053b2:	f010 001f 	ands.w	r0, r0, #31
 80053b6:	f000 8081 	beq.w	80054bc <_dtoa_r+0x82c>
 80053ba:	f1c0 0220 	rsb	r2, r0, #32
 80053be:	2a04      	cmp	r2, #4
 80053c0:	dd73      	ble.n	80054aa <_dtoa_r+0x81a>
 80053c2:	9b04      	ldr	r3, [sp, #16]
 80053c4:	f1c0 001c 	rsb	r0, r0, #28
 80053c8:	4403      	add	r3, r0
 80053ca:	9304      	str	r3, [sp, #16]
 80053cc:	9b06      	ldr	r3, [sp, #24]
 80053ce:	4406      	add	r6, r0
 80053d0:	4403      	add	r3, r0
 80053d2:	9306      	str	r3, [sp, #24]
 80053d4:	9b04      	ldr	r3, [sp, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	dd05      	ble.n	80053e6 <_dtoa_r+0x756>
 80053da:	9901      	ldr	r1, [sp, #4]
 80053dc:	461a      	mov	r2, r3
 80053de:	4648      	mov	r0, r9
 80053e0:	f000 fcba 	bl	8005d58 <__lshift>
 80053e4:	9001      	str	r0, [sp, #4]
 80053e6:	9b06      	ldr	r3, [sp, #24]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	dd05      	ble.n	80053f8 <_dtoa_r+0x768>
 80053ec:	4621      	mov	r1, r4
 80053ee:	461a      	mov	r2, r3
 80053f0:	4648      	mov	r0, r9
 80053f2:	f000 fcb1 	bl	8005d58 <__lshift>
 80053f6:	4604      	mov	r4, r0
 80053f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d060      	beq.n	80054c0 <_dtoa_r+0x830>
 80053fe:	9801      	ldr	r0, [sp, #4]
 8005400:	4621      	mov	r1, r4
 8005402:	f000 fd15 	bl	8005e30 <__mcmp>
 8005406:	2800      	cmp	r0, #0
 8005408:	da5a      	bge.n	80054c0 <_dtoa_r+0x830>
 800540a:	f108 33ff 	add.w	r3, r8, #4294967295
 800540e:	9305      	str	r3, [sp, #20]
 8005410:	9901      	ldr	r1, [sp, #4]
 8005412:	2300      	movs	r3, #0
 8005414:	220a      	movs	r2, #10
 8005416:	4648      	mov	r0, r9
 8005418:	f000 fafa 	bl	8005a10 <__multadd>
 800541c:	9b08      	ldr	r3, [sp, #32]
 800541e:	9001      	str	r0, [sp, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 8177 	beq.w	8005714 <_dtoa_r+0xa84>
 8005426:	4629      	mov	r1, r5
 8005428:	2300      	movs	r3, #0
 800542a:	220a      	movs	r2, #10
 800542c:	4648      	mov	r0, r9
 800542e:	f000 faef 	bl	8005a10 <__multadd>
 8005432:	f1bb 0f00 	cmp.w	fp, #0
 8005436:	4605      	mov	r5, r0
 8005438:	dc6e      	bgt.n	8005518 <_dtoa_r+0x888>
 800543a:	9b07      	ldr	r3, [sp, #28]
 800543c:	2b02      	cmp	r3, #2
 800543e:	dc48      	bgt.n	80054d2 <_dtoa_r+0x842>
 8005440:	e06a      	b.n	8005518 <_dtoa_r+0x888>
 8005442:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005444:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005448:	e739      	b.n	80052be <_dtoa_r+0x62e>
 800544a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800544e:	42a3      	cmp	r3, r4
 8005450:	db07      	blt.n	8005462 <_dtoa_r+0x7d2>
 8005452:	f1ba 0f00 	cmp.w	sl, #0
 8005456:	eba3 0404 	sub.w	r4, r3, r4
 800545a:	db0b      	blt.n	8005474 <_dtoa_r+0x7e4>
 800545c:	9e04      	ldr	r6, [sp, #16]
 800545e:	4652      	mov	r2, sl
 8005460:	e72f      	b.n	80052c2 <_dtoa_r+0x632>
 8005462:	1ae2      	subs	r2, r4, r3
 8005464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005466:	9e04      	ldr	r6, [sp, #16]
 8005468:	4413      	add	r3, r2
 800546a:	930a      	str	r3, [sp, #40]	@ 0x28
 800546c:	4652      	mov	r2, sl
 800546e:	4623      	mov	r3, r4
 8005470:	2400      	movs	r4, #0
 8005472:	e726      	b.n	80052c2 <_dtoa_r+0x632>
 8005474:	9a04      	ldr	r2, [sp, #16]
 8005476:	eba2 060a 	sub.w	r6, r2, sl
 800547a:	2200      	movs	r2, #0
 800547c:	e721      	b.n	80052c2 <_dtoa_r+0x632>
 800547e:	9e04      	ldr	r6, [sp, #16]
 8005480:	9d08      	ldr	r5, [sp, #32]
 8005482:	461c      	mov	r4, r3
 8005484:	e72a      	b.n	80052dc <_dtoa_r+0x64c>
 8005486:	9a01      	ldr	r2, [sp, #4]
 8005488:	9205      	str	r2, [sp, #20]
 800548a:	e752      	b.n	8005332 <_dtoa_r+0x6a2>
 800548c:	9901      	ldr	r1, [sp, #4]
 800548e:	461a      	mov	r2, r3
 8005490:	e751      	b.n	8005336 <_dtoa_r+0x6a6>
 8005492:	9b05      	ldr	r3, [sp, #20]
 8005494:	9301      	str	r3, [sp, #4]
 8005496:	e752      	b.n	800533e <_dtoa_r+0x6ae>
 8005498:	2300      	movs	r3, #0
 800549a:	e77b      	b.n	8005394 <_dtoa_r+0x704>
 800549c:	9b02      	ldr	r3, [sp, #8]
 800549e:	e779      	b.n	8005394 <_dtoa_r+0x704>
 80054a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80054a2:	e778      	b.n	8005396 <_dtoa_r+0x706>
 80054a4:	2300      	movs	r3, #0
 80054a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054a8:	e779      	b.n	800539e <_dtoa_r+0x70e>
 80054aa:	d093      	beq.n	80053d4 <_dtoa_r+0x744>
 80054ac:	9b04      	ldr	r3, [sp, #16]
 80054ae:	321c      	adds	r2, #28
 80054b0:	4413      	add	r3, r2
 80054b2:	9304      	str	r3, [sp, #16]
 80054b4:	9b06      	ldr	r3, [sp, #24]
 80054b6:	4416      	add	r6, r2
 80054b8:	4413      	add	r3, r2
 80054ba:	e78a      	b.n	80053d2 <_dtoa_r+0x742>
 80054bc:	4602      	mov	r2, r0
 80054be:	e7f5      	b.n	80054ac <_dtoa_r+0x81c>
 80054c0:	f1ba 0f00 	cmp.w	sl, #0
 80054c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80054c8:	46d3      	mov	fp, sl
 80054ca:	dc21      	bgt.n	8005510 <_dtoa_r+0x880>
 80054cc:	9b07      	ldr	r3, [sp, #28]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	dd1e      	ble.n	8005510 <_dtoa_r+0x880>
 80054d2:	f1bb 0f00 	cmp.w	fp, #0
 80054d6:	f47f addc 	bne.w	8005092 <_dtoa_r+0x402>
 80054da:	4621      	mov	r1, r4
 80054dc:	465b      	mov	r3, fp
 80054de:	2205      	movs	r2, #5
 80054e0:	4648      	mov	r0, r9
 80054e2:	f000 fa95 	bl	8005a10 <__multadd>
 80054e6:	4601      	mov	r1, r0
 80054e8:	4604      	mov	r4, r0
 80054ea:	9801      	ldr	r0, [sp, #4]
 80054ec:	f000 fca0 	bl	8005e30 <__mcmp>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	f77f adce 	ble.w	8005092 <_dtoa_r+0x402>
 80054f6:	463e      	mov	r6, r7
 80054f8:	2331      	movs	r3, #49	@ 0x31
 80054fa:	f806 3b01 	strb.w	r3, [r6], #1
 80054fe:	9b05      	ldr	r3, [sp, #20]
 8005500:	3301      	adds	r3, #1
 8005502:	9305      	str	r3, [sp, #20]
 8005504:	e5c9      	b.n	800509a <_dtoa_r+0x40a>
 8005506:	f8cd 8014 	str.w	r8, [sp, #20]
 800550a:	4654      	mov	r4, sl
 800550c:	4625      	mov	r5, r4
 800550e:	e7f2      	b.n	80054f6 <_dtoa_r+0x866>
 8005510:	9b08      	ldr	r3, [sp, #32]
 8005512:	2b00      	cmp	r3, #0
 8005514:	f000 8102 	beq.w	800571c <_dtoa_r+0xa8c>
 8005518:	2e00      	cmp	r6, #0
 800551a:	dd05      	ble.n	8005528 <_dtoa_r+0x898>
 800551c:	4629      	mov	r1, r5
 800551e:	4632      	mov	r2, r6
 8005520:	4648      	mov	r0, r9
 8005522:	f000 fc19 	bl	8005d58 <__lshift>
 8005526:	4605      	mov	r5, r0
 8005528:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800552a:	2b00      	cmp	r3, #0
 800552c:	d058      	beq.n	80055e0 <_dtoa_r+0x950>
 800552e:	6869      	ldr	r1, [r5, #4]
 8005530:	4648      	mov	r0, r9
 8005532:	f000 fa0b 	bl	800594c <_Balloc>
 8005536:	4606      	mov	r6, r0
 8005538:	b928      	cbnz	r0, 8005546 <_dtoa_r+0x8b6>
 800553a:	4b82      	ldr	r3, [pc, #520]	@ (8005744 <_dtoa_r+0xab4>)
 800553c:	4602      	mov	r2, r0
 800553e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005542:	f7ff bbbe 	b.w	8004cc2 <_dtoa_r+0x32>
 8005546:	692a      	ldr	r2, [r5, #16]
 8005548:	3202      	adds	r2, #2
 800554a:	0092      	lsls	r2, r2, #2
 800554c:	f105 010c 	add.w	r1, r5, #12
 8005550:	300c      	adds	r0, #12
 8005552:	f000 ffa3 	bl	800649c <memcpy>
 8005556:	2201      	movs	r2, #1
 8005558:	4631      	mov	r1, r6
 800555a:	4648      	mov	r0, r9
 800555c:	f000 fbfc 	bl	8005d58 <__lshift>
 8005560:	1c7b      	adds	r3, r7, #1
 8005562:	9304      	str	r3, [sp, #16]
 8005564:	eb07 030b 	add.w	r3, r7, fp
 8005568:	9309      	str	r3, [sp, #36]	@ 0x24
 800556a:	9b02      	ldr	r3, [sp, #8]
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	46a8      	mov	r8, r5
 8005572:	9308      	str	r3, [sp, #32]
 8005574:	4605      	mov	r5, r0
 8005576:	9b04      	ldr	r3, [sp, #16]
 8005578:	9801      	ldr	r0, [sp, #4]
 800557a:	4621      	mov	r1, r4
 800557c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005580:	f7ff fafb 	bl	8004b7a <quorem>
 8005584:	4641      	mov	r1, r8
 8005586:	9002      	str	r0, [sp, #8]
 8005588:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800558c:	9801      	ldr	r0, [sp, #4]
 800558e:	f000 fc4f 	bl	8005e30 <__mcmp>
 8005592:	462a      	mov	r2, r5
 8005594:	9006      	str	r0, [sp, #24]
 8005596:	4621      	mov	r1, r4
 8005598:	4648      	mov	r0, r9
 800559a:	f000 fc65 	bl	8005e68 <__mdiff>
 800559e:	68c2      	ldr	r2, [r0, #12]
 80055a0:	4606      	mov	r6, r0
 80055a2:	b9fa      	cbnz	r2, 80055e4 <_dtoa_r+0x954>
 80055a4:	4601      	mov	r1, r0
 80055a6:	9801      	ldr	r0, [sp, #4]
 80055a8:	f000 fc42 	bl	8005e30 <__mcmp>
 80055ac:	4602      	mov	r2, r0
 80055ae:	4631      	mov	r1, r6
 80055b0:	4648      	mov	r0, r9
 80055b2:	920a      	str	r2, [sp, #40]	@ 0x28
 80055b4:	f000 fa0a 	bl	80059cc <_Bfree>
 80055b8:	9b07      	ldr	r3, [sp, #28]
 80055ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055bc:	9e04      	ldr	r6, [sp, #16]
 80055be:	ea42 0103 	orr.w	r1, r2, r3
 80055c2:	9b08      	ldr	r3, [sp, #32]
 80055c4:	4319      	orrs	r1, r3
 80055c6:	d10f      	bne.n	80055e8 <_dtoa_r+0x958>
 80055c8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80055cc:	d028      	beq.n	8005620 <_dtoa_r+0x990>
 80055ce:	9b06      	ldr	r3, [sp, #24]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	dd02      	ble.n	80055da <_dtoa_r+0x94a>
 80055d4:	9b02      	ldr	r3, [sp, #8]
 80055d6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80055da:	f88b a000 	strb.w	sl, [fp]
 80055de:	e55e      	b.n	800509e <_dtoa_r+0x40e>
 80055e0:	4628      	mov	r0, r5
 80055e2:	e7bd      	b.n	8005560 <_dtoa_r+0x8d0>
 80055e4:	2201      	movs	r2, #1
 80055e6:	e7e2      	b.n	80055ae <_dtoa_r+0x91e>
 80055e8:	9b06      	ldr	r3, [sp, #24]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	db04      	blt.n	80055f8 <_dtoa_r+0x968>
 80055ee:	9907      	ldr	r1, [sp, #28]
 80055f0:	430b      	orrs	r3, r1
 80055f2:	9908      	ldr	r1, [sp, #32]
 80055f4:	430b      	orrs	r3, r1
 80055f6:	d120      	bne.n	800563a <_dtoa_r+0x9aa>
 80055f8:	2a00      	cmp	r2, #0
 80055fa:	ddee      	ble.n	80055da <_dtoa_r+0x94a>
 80055fc:	9901      	ldr	r1, [sp, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	4648      	mov	r0, r9
 8005602:	f000 fba9 	bl	8005d58 <__lshift>
 8005606:	4621      	mov	r1, r4
 8005608:	9001      	str	r0, [sp, #4]
 800560a:	f000 fc11 	bl	8005e30 <__mcmp>
 800560e:	2800      	cmp	r0, #0
 8005610:	dc03      	bgt.n	800561a <_dtoa_r+0x98a>
 8005612:	d1e2      	bne.n	80055da <_dtoa_r+0x94a>
 8005614:	f01a 0f01 	tst.w	sl, #1
 8005618:	d0df      	beq.n	80055da <_dtoa_r+0x94a>
 800561a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800561e:	d1d9      	bne.n	80055d4 <_dtoa_r+0x944>
 8005620:	2339      	movs	r3, #57	@ 0x39
 8005622:	f88b 3000 	strb.w	r3, [fp]
 8005626:	4633      	mov	r3, r6
 8005628:	461e      	mov	r6, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005630:	2a39      	cmp	r2, #57	@ 0x39
 8005632:	d052      	beq.n	80056da <_dtoa_r+0xa4a>
 8005634:	3201      	adds	r2, #1
 8005636:	701a      	strb	r2, [r3, #0]
 8005638:	e531      	b.n	800509e <_dtoa_r+0x40e>
 800563a:	2a00      	cmp	r2, #0
 800563c:	dd07      	ble.n	800564e <_dtoa_r+0x9be>
 800563e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8005642:	d0ed      	beq.n	8005620 <_dtoa_r+0x990>
 8005644:	f10a 0301 	add.w	r3, sl, #1
 8005648:	f88b 3000 	strb.w	r3, [fp]
 800564c:	e527      	b.n	800509e <_dtoa_r+0x40e>
 800564e:	9b04      	ldr	r3, [sp, #16]
 8005650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005652:	f803 ac01 	strb.w	sl, [r3, #-1]
 8005656:	4293      	cmp	r3, r2
 8005658:	d029      	beq.n	80056ae <_dtoa_r+0xa1e>
 800565a:	9901      	ldr	r1, [sp, #4]
 800565c:	2300      	movs	r3, #0
 800565e:	220a      	movs	r2, #10
 8005660:	4648      	mov	r0, r9
 8005662:	f000 f9d5 	bl	8005a10 <__multadd>
 8005666:	45a8      	cmp	r8, r5
 8005668:	9001      	str	r0, [sp, #4]
 800566a:	f04f 0300 	mov.w	r3, #0
 800566e:	f04f 020a 	mov.w	r2, #10
 8005672:	4641      	mov	r1, r8
 8005674:	4648      	mov	r0, r9
 8005676:	d107      	bne.n	8005688 <_dtoa_r+0x9f8>
 8005678:	f000 f9ca 	bl	8005a10 <__multadd>
 800567c:	4680      	mov	r8, r0
 800567e:	4605      	mov	r5, r0
 8005680:	9b04      	ldr	r3, [sp, #16]
 8005682:	3301      	adds	r3, #1
 8005684:	9304      	str	r3, [sp, #16]
 8005686:	e776      	b.n	8005576 <_dtoa_r+0x8e6>
 8005688:	f000 f9c2 	bl	8005a10 <__multadd>
 800568c:	4629      	mov	r1, r5
 800568e:	4680      	mov	r8, r0
 8005690:	2300      	movs	r3, #0
 8005692:	220a      	movs	r2, #10
 8005694:	4648      	mov	r0, r9
 8005696:	f000 f9bb 	bl	8005a10 <__multadd>
 800569a:	4605      	mov	r5, r0
 800569c:	e7f0      	b.n	8005680 <_dtoa_r+0x9f0>
 800569e:	f1bb 0f00 	cmp.w	fp, #0
 80056a2:	bfcc      	ite	gt
 80056a4:	465e      	movgt	r6, fp
 80056a6:	2601      	movle	r6, #1
 80056a8:	443e      	add	r6, r7
 80056aa:	f04f 0800 	mov.w	r8, #0
 80056ae:	9901      	ldr	r1, [sp, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	4648      	mov	r0, r9
 80056b4:	f000 fb50 	bl	8005d58 <__lshift>
 80056b8:	4621      	mov	r1, r4
 80056ba:	9001      	str	r0, [sp, #4]
 80056bc:	f000 fbb8 	bl	8005e30 <__mcmp>
 80056c0:	2800      	cmp	r0, #0
 80056c2:	dcb0      	bgt.n	8005626 <_dtoa_r+0x996>
 80056c4:	d102      	bne.n	80056cc <_dtoa_r+0xa3c>
 80056c6:	f01a 0f01 	tst.w	sl, #1
 80056ca:	d1ac      	bne.n	8005626 <_dtoa_r+0x996>
 80056cc:	4633      	mov	r3, r6
 80056ce:	461e      	mov	r6, r3
 80056d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056d4:	2a30      	cmp	r2, #48	@ 0x30
 80056d6:	d0fa      	beq.n	80056ce <_dtoa_r+0xa3e>
 80056d8:	e4e1      	b.n	800509e <_dtoa_r+0x40e>
 80056da:	429f      	cmp	r7, r3
 80056dc:	d1a4      	bne.n	8005628 <_dtoa_r+0x998>
 80056de:	9b05      	ldr	r3, [sp, #20]
 80056e0:	3301      	adds	r3, #1
 80056e2:	9305      	str	r3, [sp, #20]
 80056e4:	2331      	movs	r3, #49	@ 0x31
 80056e6:	703b      	strb	r3, [r7, #0]
 80056e8:	e4d9      	b.n	800509e <_dtoa_r+0x40e>
 80056ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80056ec:	4f16      	ldr	r7, [pc, #88]	@ (8005748 <_dtoa_r+0xab8>)
 80056ee:	b11b      	cbz	r3, 80056f8 <_dtoa_r+0xa68>
 80056f0:	f107 0308 	add.w	r3, r7, #8
 80056f4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80056f6:	6013      	str	r3, [r2, #0]
 80056f8:	4638      	mov	r0, r7
 80056fa:	b011      	add	sp, #68	@ 0x44
 80056fc:	ecbd 8b02 	vpop	{d8}
 8005700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005704:	9b07      	ldr	r3, [sp, #28]
 8005706:	2b01      	cmp	r3, #1
 8005708:	f77f ae2c 	ble.w	8005364 <_dtoa_r+0x6d4>
 800570c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800570e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005710:	2001      	movs	r0, #1
 8005712:	e64c      	b.n	80053ae <_dtoa_r+0x71e>
 8005714:	f1bb 0f00 	cmp.w	fp, #0
 8005718:	f77f aed8 	ble.w	80054cc <_dtoa_r+0x83c>
 800571c:	463e      	mov	r6, r7
 800571e:	9801      	ldr	r0, [sp, #4]
 8005720:	4621      	mov	r1, r4
 8005722:	f7ff fa2a 	bl	8004b7a <quorem>
 8005726:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800572a:	f806 ab01 	strb.w	sl, [r6], #1
 800572e:	1bf2      	subs	r2, r6, r7
 8005730:	4593      	cmp	fp, r2
 8005732:	ddb4      	ble.n	800569e <_dtoa_r+0xa0e>
 8005734:	9901      	ldr	r1, [sp, #4]
 8005736:	2300      	movs	r3, #0
 8005738:	220a      	movs	r2, #10
 800573a:	4648      	mov	r0, r9
 800573c:	f000 f968 	bl	8005a10 <__multadd>
 8005740:	9001      	str	r0, [sp, #4]
 8005742:	e7ec      	b.n	800571e <_dtoa_r+0xa8e>
 8005744:	08006c40 	.word	0x08006c40
 8005748:	08006bc4 	.word	0x08006bc4

0800574c <_free_r>:
 800574c:	b538      	push	{r3, r4, r5, lr}
 800574e:	4605      	mov	r5, r0
 8005750:	2900      	cmp	r1, #0
 8005752:	d041      	beq.n	80057d8 <_free_r+0x8c>
 8005754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005758:	1f0c      	subs	r4, r1, #4
 800575a:	2b00      	cmp	r3, #0
 800575c:	bfb8      	it	lt
 800575e:	18e4      	addlt	r4, r4, r3
 8005760:	f000 f8e8 	bl	8005934 <__malloc_lock>
 8005764:	4a1d      	ldr	r2, [pc, #116]	@ (80057dc <_free_r+0x90>)
 8005766:	6813      	ldr	r3, [r2, #0]
 8005768:	b933      	cbnz	r3, 8005778 <_free_r+0x2c>
 800576a:	6063      	str	r3, [r4, #4]
 800576c:	6014      	str	r4, [r2, #0]
 800576e:	4628      	mov	r0, r5
 8005770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005774:	f000 b8e4 	b.w	8005940 <__malloc_unlock>
 8005778:	42a3      	cmp	r3, r4
 800577a:	d908      	bls.n	800578e <_free_r+0x42>
 800577c:	6820      	ldr	r0, [r4, #0]
 800577e:	1821      	adds	r1, r4, r0
 8005780:	428b      	cmp	r3, r1
 8005782:	bf01      	itttt	eq
 8005784:	6819      	ldreq	r1, [r3, #0]
 8005786:	685b      	ldreq	r3, [r3, #4]
 8005788:	1809      	addeq	r1, r1, r0
 800578a:	6021      	streq	r1, [r4, #0]
 800578c:	e7ed      	b.n	800576a <_free_r+0x1e>
 800578e:	461a      	mov	r2, r3
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	b10b      	cbz	r3, 8005798 <_free_r+0x4c>
 8005794:	42a3      	cmp	r3, r4
 8005796:	d9fa      	bls.n	800578e <_free_r+0x42>
 8005798:	6811      	ldr	r1, [r2, #0]
 800579a:	1850      	adds	r0, r2, r1
 800579c:	42a0      	cmp	r0, r4
 800579e:	d10b      	bne.n	80057b8 <_free_r+0x6c>
 80057a0:	6820      	ldr	r0, [r4, #0]
 80057a2:	4401      	add	r1, r0
 80057a4:	1850      	adds	r0, r2, r1
 80057a6:	4283      	cmp	r3, r0
 80057a8:	6011      	str	r1, [r2, #0]
 80057aa:	d1e0      	bne.n	800576e <_free_r+0x22>
 80057ac:	6818      	ldr	r0, [r3, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	6053      	str	r3, [r2, #4]
 80057b2:	4408      	add	r0, r1
 80057b4:	6010      	str	r0, [r2, #0]
 80057b6:	e7da      	b.n	800576e <_free_r+0x22>
 80057b8:	d902      	bls.n	80057c0 <_free_r+0x74>
 80057ba:	230c      	movs	r3, #12
 80057bc:	602b      	str	r3, [r5, #0]
 80057be:	e7d6      	b.n	800576e <_free_r+0x22>
 80057c0:	6820      	ldr	r0, [r4, #0]
 80057c2:	1821      	adds	r1, r4, r0
 80057c4:	428b      	cmp	r3, r1
 80057c6:	bf04      	itt	eq
 80057c8:	6819      	ldreq	r1, [r3, #0]
 80057ca:	685b      	ldreq	r3, [r3, #4]
 80057cc:	6063      	str	r3, [r4, #4]
 80057ce:	bf04      	itt	eq
 80057d0:	1809      	addeq	r1, r1, r0
 80057d2:	6021      	streq	r1, [r4, #0]
 80057d4:	6054      	str	r4, [r2, #4]
 80057d6:	e7ca      	b.n	800576e <_free_r+0x22>
 80057d8:	bd38      	pop	{r3, r4, r5, pc}
 80057da:	bf00      	nop
 80057dc:	20000490 	.word	0x20000490

080057e0 <malloc>:
 80057e0:	4b02      	ldr	r3, [pc, #8]	@ (80057ec <malloc+0xc>)
 80057e2:	4601      	mov	r1, r0
 80057e4:	6818      	ldr	r0, [r3, #0]
 80057e6:	f000 b825 	b.w	8005834 <_malloc_r>
 80057ea:	bf00      	nop
 80057ec:	2000001c 	.word	0x2000001c

080057f0 <sbrk_aligned>:
 80057f0:	b570      	push	{r4, r5, r6, lr}
 80057f2:	4e0f      	ldr	r6, [pc, #60]	@ (8005830 <sbrk_aligned+0x40>)
 80057f4:	460c      	mov	r4, r1
 80057f6:	6831      	ldr	r1, [r6, #0]
 80057f8:	4605      	mov	r5, r0
 80057fa:	b911      	cbnz	r1, 8005802 <sbrk_aligned+0x12>
 80057fc:	f000 fe3e 	bl	800647c <_sbrk_r>
 8005800:	6030      	str	r0, [r6, #0]
 8005802:	4621      	mov	r1, r4
 8005804:	4628      	mov	r0, r5
 8005806:	f000 fe39 	bl	800647c <_sbrk_r>
 800580a:	1c43      	adds	r3, r0, #1
 800580c:	d103      	bne.n	8005816 <sbrk_aligned+0x26>
 800580e:	f04f 34ff 	mov.w	r4, #4294967295
 8005812:	4620      	mov	r0, r4
 8005814:	bd70      	pop	{r4, r5, r6, pc}
 8005816:	1cc4      	adds	r4, r0, #3
 8005818:	f024 0403 	bic.w	r4, r4, #3
 800581c:	42a0      	cmp	r0, r4
 800581e:	d0f8      	beq.n	8005812 <sbrk_aligned+0x22>
 8005820:	1a21      	subs	r1, r4, r0
 8005822:	4628      	mov	r0, r5
 8005824:	f000 fe2a 	bl	800647c <_sbrk_r>
 8005828:	3001      	adds	r0, #1
 800582a:	d1f2      	bne.n	8005812 <sbrk_aligned+0x22>
 800582c:	e7ef      	b.n	800580e <sbrk_aligned+0x1e>
 800582e:	bf00      	nop
 8005830:	2000048c 	.word	0x2000048c

08005834 <_malloc_r>:
 8005834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005838:	1ccd      	adds	r5, r1, #3
 800583a:	f025 0503 	bic.w	r5, r5, #3
 800583e:	3508      	adds	r5, #8
 8005840:	2d0c      	cmp	r5, #12
 8005842:	bf38      	it	cc
 8005844:	250c      	movcc	r5, #12
 8005846:	2d00      	cmp	r5, #0
 8005848:	4606      	mov	r6, r0
 800584a:	db01      	blt.n	8005850 <_malloc_r+0x1c>
 800584c:	42a9      	cmp	r1, r5
 800584e:	d904      	bls.n	800585a <_malloc_r+0x26>
 8005850:	230c      	movs	r3, #12
 8005852:	6033      	str	r3, [r6, #0]
 8005854:	2000      	movs	r0, #0
 8005856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005930 <_malloc_r+0xfc>
 800585e:	f000 f869 	bl	8005934 <__malloc_lock>
 8005862:	f8d8 3000 	ldr.w	r3, [r8]
 8005866:	461c      	mov	r4, r3
 8005868:	bb44      	cbnz	r4, 80058bc <_malloc_r+0x88>
 800586a:	4629      	mov	r1, r5
 800586c:	4630      	mov	r0, r6
 800586e:	f7ff ffbf 	bl	80057f0 <sbrk_aligned>
 8005872:	1c43      	adds	r3, r0, #1
 8005874:	4604      	mov	r4, r0
 8005876:	d158      	bne.n	800592a <_malloc_r+0xf6>
 8005878:	f8d8 4000 	ldr.w	r4, [r8]
 800587c:	4627      	mov	r7, r4
 800587e:	2f00      	cmp	r7, #0
 8005880:	d143      	bne.n	800590a <_malloc_r+0xd6>
 8005882:	2c00      	cmp	r4, #0
 8005884:	d04b      	beq.n	800591e <_malloc_r+0xea>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	4639      	mov	r1, r7
 800588a:	4630      	mov	r0, r6
 800588c:	eb04 0903 	add.w	r9, r4, r3
 8005890:	f000 fdf4 	bl	800647c <_sbrk_r>
 8005894:	4581      	cmp	r9, r0
 8005896:	d142      	bne.n	800591e <_malloc_r+0xea>
 8005898:	6821      	ldr	r1, [r4, #0]
 800589a:	1a6d      	subs	r5, r5, r1
 800589c:	4629      	mov	r1, r5
 800589e:	4630      	mov	r0, r6
 80058a0:	f7ff ffa6 	bl	80057f0 <sbrk_aligned>
 80058a4:	3001      	adds	r0, #1
 80058a6:	d03a      	beq.n	800591e <_malloc_r+0xea>
 80058a8:	6823      	ldr	r3, [r4, #0]
 80058aa:	442b      	add	r3, r5
 80058ac:	6023      	str	r3, [r4, #0]
 80058ae:	f8d8 3000 	ldr.w	r3, [r8]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	bb62      	cbnz	r2, 8005910 <_malloc_r+0xdc>
 80058b6:	f8c8 7000 	str.w	r7, [r8]
 80058ba:	e00f      	b.n	80058dc <_malloc_r+0xa8>
 80058bc:	6822      	ldr	r2, [r4, #0]
 80058be:	1b52      	subs	r2, r2, r5
 80058c0:	d420      	bmi.n	8005904 <_malloc_r+0xd0>
 80058c2:	2a0b      	cmp	r2, #11
 80058c4:	d917      	bls.n	80058f6 <_malloc_r+0xc2>
 80058c6:	1961      	adds	r1, r4, r5
 80058c8:	42a3      	cmp	r3, r4
 80058ca:	6025      	str	r5, [r4, #0]
 80058cc:	bf18      	it	ne
 80058ce:	6059      	strne	r1, [r3, #4]
 80058d0:	6863      	ldr	r3, [r4, #4]
 80058d2:	bf08      	it	eq
 80058d4:	f8c8 1000 	streq.w	r1, [r8]
 80058d8:	5162      	str	r2, [r4, r5]
 80058da:	604b      	str	r3, [r1, #4]
 80058dc:	4630      	mov	r0, r6
 80058de:	f000 f82f 	bl	8005940 <__malloc_unlock>
 80058e2:	f104 000b 	add.w	r0, r4, #11
 80058e6:	1d23      	adds	r3, r4, #4
 80058e8:	f020 0007 	bic.w	r0, r0, #7
 80058ec:	1ac2      	subs	r2, r0, r3
 80058ee:	bf1c      	itt	ne
 80058f0:	1a1b      	subne	r3, r3, r0
 80058f2:	50a3      	strne	r3, [r4, r2]
 80058f4:	e7af      	b.n	8005856 <_malloc_r+0x22>
 80058f6:	6862      	ldr	r2, [r4, #4]
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	bf0c      	ite	eq
 80058fc:	f8c8 2000 	streq.w	r2, [r8]
 8005900:	605a      	strne	r2, [r3, #4]
 8005902:	e7eb      	b.n	80058dc <_malloc_r+0xa8>
 8005904:	4623      	mov	r3, r4
 8005906:	6864      	ldr	r4, [r4, #4]
 8005908:	e7ae      	b.n	8005868 <_malloc_r+0x34>
 800590a:	463c      	mov	r4, r7
 800590c:	687f      	ldr	r7, [r7, #4]
 800590e:	e7b6      	b.n	800587e <_malloc_r+0x4a>
 8005910:	461a      	mov	r2, r3
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	42a3      	cmp	r3, r4
 8005916:	d1fb      	bne.n	8005910 <_malloc_r+0xdc>
 8005918:	2300      	movs	r3, #0
 800591a:	6053      	str	r3, [r2, #4]
 800591c:	e7de      	b.n	80058dc <_malloc_r+0xa8>
 800591e:	230c      	movs	r3, #12
 8005920:	6033      	str	r3, [r6, #0]
 8005922:	4630      	mov	r0, r6
 8005924:	f000 f80c 	bl	8005940 <__malloc_unlock>
 8005928:	e794      	b.n	8005854 <_malloc_r+0x20>
 800592a:	6005      	str	r5, [r0, #0]
 800592c:	e7d6      	b.n	80058dc <_malloc_r+0xa8>
 800592e:	bf00      	nop
 8005930:	20000490 	.word	0x20000490

08005934 <__malloc_lock>:
 8005934:	4801      	ldr	r0, [pc, #4]	@ (800593c <__malloc_lock+0x8>)
 8005936:	f7ff b91e 	b.w	8004b76 <__retarget_lock_acquire_recursive>
 800593a:	bf00      	nop
 800593c:	20000488 	.word	0x20000488

08005940 <__malloc_unlock>:
 8005940:	4801      	ldr	r0, [pc, #4]	@ (8005948 <__malloc_unlock+0x8>)
 8005942:	f7ff b919 	b.w	8004b78 <__retarget_lock_release_recursive>
 8005946:	bf00      	nop
 8005948:	20000488 	.word	0x20000488

0800594c <_Balloc>:
 800594c:	b570      	push	{r4, r5, r6, lr}
 800594e:	69c6      	ldr	r6, [r0, #28]
 8005950:	4604      	mov	r4, r0
 8005952:	460d      	mov	r5, r1
 8005954:	b976      	cbnz	r6, 8005974 <_Balloc+0x28>
 8005956:	2010      	movs	r0, #16
 8005958:	f7ff ff42 	bl	80057e0 <malloc>
 800595c:	4602      	mov	r2, r0
 800595e:	61e0      	str	r0, [r4, #28]
 8005960:	b920      	cbnz	r0, 800596c <_Balloc+0x20>
 8005962:	4b18      	ldr	r3, [pc, #96]	@ (80059c4 <_Balloc+0x78>)
 8005964:	4818      	ldr	r0, [pc, #96]	@ (80059c8 <_Balloc+0x7c>)
 8005966:	216b      	movs	r1, #107	@ 0x6b
 8005968:	f000 fda6 	bl	80064b8 <__assert_func>
 800596c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005970:	6006      	str	r6, [r0, #0]
 8005972:	60c6      	str	r6, [r0, #12]
 8005974:	69e6      	ldr	r6, [r4, #28]
 8005976:	68f3      	ldr	r3, [r6, #12]
 8005978:	b183      	cbz	r3, 800599c <_Balloc+0x50>
 800597a:	69e3      	ldr	r3, [r4, #28]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005982:	b9b8      	cbnz	r0, 80059b4 <_Balloc+0x68>
 8005984:	2101      	movs	r1, #1
 8005986:	fa01 f605 	lsl.w	r6, r1, r5
 800598a:	1d72      	adds	r2, r6, #5
 800598c:	0092      	lsls	r2, r2, #2
 800598e:	4620      	mov	r0, r4
 8005990:	f000 fdb0 	bl	80064f4 <_calloc_r>
 8005994:	b160      	cbz	r0, 80059b0 <_Balloc+0x64>
 8005996:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800599a:	e00e      	b.n	80059ba <_Balloc+0x6e>
 800599c:	2221      	movs	r2, #33	@ 0x21
 800599e:	2104      	movs	r1, #4
 80059a0:	4620      	mov	r0, r4
 80059a2:	f000 fda7 	bl	80064f4 <_calloc_r>
 80059a6:	69e3      	ldr	r3, [r4, #28]
 80059a8:	60f0      	str	r0, [r6, #12]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e4      	bne.n	800597a <_Balloc+0x2e>
 80059b0:	2000      	movs	r0, #0
 80059b2:	bd70      	pop	{r4, r5, r6, pc}
 80059b4:	6802      	ldr	r2, [r0, #0]
 80059b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059ba:	2300      	movs	r3, #0
 80059bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059c0:	e7f7      	b.n	80059b2 <_Balloc+0x66>
 80059c2:	bf00      	nop
 80059c4:	08006bd1 	.word	0x08006bd1
 80059c8:	08006c51 	.word	0x08006c51

080059cc <_Bfree>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	69c6      	ldr	r6, [r0, #28]
 80059d0:	4605      	mov	r5, r0
 80059d2:	460c      	mov	r4, r1
 80059d4:	b976      	cbnz	r6, 80059f4 <_Bfree+0x28>
 80059d6:	2010      	movs	r0, #16
 80059d8:	f7ff ff02 	bl	80057e0 <malloc>
 80059dc:	4602      	mov	r2, r0
 80059de:	61e8      	str	r0, [r5, #28]
 80059e0:	b920      	cbnz	r0, 80059ec <_Bfree+0x20>
 80059e2:	4b09      	ldr	r3, [pc, #36]	@ (8005a08 <_Bfree+0x3c>)
 80059e4:	4809      	ldr	r0, [pc, #36]	@ (8005a0c <_Bfree+0x40>)
 80059e6:	218f      	movs	r1, #143	@ 0x8f
 80059e8:	f000 fd66 	bl	80064b8 <__assert_func>
 80059ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059f0:	6006      	str	r6, [r0, #0]
 80059f2:	60c6      	str	r6, [r0, #12]
 80059f4:	b13c      	cbz	r4, 8005a06 <_Bfree+0x3a>
 80059f6:	69eb      	ldr	r3, [r5, #28]
 80059f8:	6862      	ldr	r2, [r4, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a00:	6021      	str	r1, [r4, #0]
 8005a02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a06:	bd70      	pop	{r4, r5, r6, pc}
 8005a08:	08006bd1 	.word	0x08006bd1
 8005a0c:	08006c51 	.word	0x08006c51

08005a10 <__multadd>:
 8005a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a14:	690d      	ldr	r5, [r1, #16]
 8005a16:	4607      	mov	r7, r0
 8005a18:	460c      	mov	r4, r1
 8005a1a:	461e      	mov	r6, r3
 8005a1c:	f101 0c14 	add.w	ip, r1, #20
 8005a20:	2000      	movs	r0, #0
 8005a22:	f8dc 3000 	ldr.w	r3, [ip]
 8005a26:	b299      	uxth	r1, r3
 8005a28:	fb02 6101 	mla	r1, r2, r1, r6
 8005a2c:	0c1e      	lsrs	r6, r3, #16
 8005a2e:	0c0b      	lsrs	r3, r1, #16
 8005a30:	fb02 3306 	mla	r3, r2, r6, r3
 8005a34:	b289      	uxth	r1, r1
 8005a36:	3001      	adds	r0, #1
 8005a38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a3c:	4285      	cmp	r5, r0
 8005a3e:	f84c 1b04 	str.w	r1, [ip], #4
 8005a42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a46:	dcec      	bgt.n	8005a22 <__multadd+0x12>
 8005a48:	b30e      	cbz	r6, 8005a8e <__multadd+0x7e>
 8005a4a:	68a3      	ldr	r3, [r4, #8]
 8005a4c:	42ab      	cmp	r3, r5
 8005a4e:	dc19      	bgt.n	8005a84 <__multadd+0x74>
 8005a50:	6861      	ldr	r1, [r4, #4]
 8005a52:	4638      	mov	r0, r7
 8005a54:	3101      	adds	r1, #1
 8005a56:	f7ff ff79 	bl	800594c <_Balloc>
 8005a5a:	4680      	mov	r8, r0
 8005a5c:	b928      	cbnz	r0, 8005a6a <__multadd+0x5a>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	4b0c      	ldr	r3, [pc, #48]	@ (8005a94 <__multadd+0x84>)
 8005a62:	480d      	ldr	r0, [pc, #52]	@ (8005a98 <__multadd+0x88>)
 8005a64:	21ba      	movs	r1, #186	@ 0xba
 8005a66:	f000 fd27 	bl	80064b8 <__assert_func>
 8005a6a:	6922      	ldr	r2, [r4, #16]
 8005a6c:	3202      	adds	r2, #2
 8005a6e:	f104 010c 	add.w	r1, r4, #12
 8005a72:	0092      	lsls	r2, r2, #2
 8005a74:	300c      	adds	r0, #12
 8005a76:	f000 fd11 	bl	800649c <memcpy>
 8005a7a:	4621      	mov	r1, r4
 8005a7c:	4638      	mov	r0, r7
 8005a7e:	f7ff ffa5 	bl	80059cc <_Bfree>
 8005a82:	4644      	mov	r4, r8
 8005a84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a88:	3501      	adds	r5, #1
 8005a8a:	615e      	str	r6, [r3, #20]
 8005a8c:	6125      	str	r5, [r4, #16]
 8005a8e:	4620      	mov	r0, r4
 8005a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a94:	08006c40 	.word	0x08006c40
 8005a98:	08006c51 	.word	0x08006c51

08005a9c <__hi0bits>:
 8005a9c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	bf36      	itet	cc
 8005aa4:	0403      	lslcc	r3, r0, #16
 8005aa6:	2000      	movcs	r0, #0
 8005aa8:	2010      	movcc	r0, #16
 8005aaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005aae:	bf3c      	itt	cc
 8005ab0:	021b      	lslcc	r3, r3, #8
 8005ab2:	3008      	addcc	r0, #8
 8005ab4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ab8:	bf3c      	itt	cc
 8005aba:	011b      	lslcc	r3, r3, #4
 8005abc:	3004      	addcc	r0, #4
 8005abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac2:	bf3c      	itt	cc
 8005ac4:	009b      	lslcc	r3, r3, #2
 8005ac6:	3002      	addcc	r0, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	db05      	blt.n	8005ad8 <__hi0bits+0x3c>
 8005acc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ad0:	f100 0001 	add.w	r0, r0, #1
 8005ad4:	bf08      	it	eq
 8005ad6:	2020      	moveq	r0, #32
 8005ad8:	4770      	bx	lr

08005ada <__lo0bits>:
 8005ada:	6803      	ldr	r3, [r0, #0]
 8005adc:	4602      	mov	r2, r0
 8005ade:	f013 0007 	ands.w	r0, r3, #7
 8005ae2:	d00b      	beq.n	8005afc <__lo0bits+0x22>
 8005ae4:	07d9      	lsls	r1, r3, #31
 8005ae6:	d421      	bmi.n	8005b2c <__lo0bits+0x52>
 8005ae8:	0798      	lsls	r0, r3, #30
 8005aea:	bf49      	itett	mi
 8005aec:	085b      	lsrmi	r3, r3, #1
 8005aee:	089b      	lsrpl	r3, r3, #2
 8005af0:	2001      	movmi	r0, #1
 8005af2:	6013      	strmi	r3, [r2, #0]
 8005af4:	bf5c      	itt	pl
 8005af6:	6013      	strpl	r3, [r2, #0]
 8005af8:	2002      	movpl	r0, #2
 8005afa:	4770      	bx	lr
 8005afc:	b299      	uxth	r1, r3
 8005afe:	b909      	cbnz	r1, 8005b04 <__lo0bits+0x2a>
 8005b00:	0c1b      	lsrs	r3, r3, #16
 8005b02:	2010      	movs	r0, #16
 8005b04:	b2d9      	uxtb	r1, r3
 8005b06:	b909      	cbnz	r1, 8005b0c <__lo0bits+0x32>
 8005b08:	3008      	adds	r0, #8
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	0719      	lsls	r1, r3, #28
 8005b0e:	bf04      	itt	eq
 8005b10:	091b      	lsreq	r3, r3, #4
 8005b12:	3004      	addeq	r0, #4
 8005b14:	0799      	lsls	r1, r3, #30
 8005b16:	bf04      	itt	eq
 8005b18:	089b      	lsreq	r3, r3, #2
 8005b1a:	3002      	addeq	r0, #2
 8005b1c:	07d9      	lsls	r1, r3, #31
 8005b1e:	d403      	bmi.n	8005b28 <__lo0bits+0x4e>
 8005b20:	085b      	lsrs	r3, r3, #1
 8005b22:	f100 0001 	add.w	r0, r0, #1
 8005b26:	d003      	beq.n	8005b30 <__lo0bits+0x56>
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	4770      	bx	lr
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	4770      	bx	lr
 8005b30:	2020      	movs	r0, #32
 8005b32:	4770      	bx	lr

08005b34 <__i2b>:
 8005b34:	b510      	push	{r4, lr}
 8005b36:	460c      	mov	r4, r1
 8005b38:	2101      	movs	r1, #1
 8005b3a:	f7ff ff07 	bl	800594c <_Balloc>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	b928      	cbnz	r0, 8005b4e <__i2b+0x1a>
 8005b42:	4b05      	ldr	r3, [pc, #20]	@ (8005b58 <__i2b+0x24>)
 8005b44:	4805      	ldr	r0, [pc, #20]	@ (8005b5c <__i2b+0x28>)
 8005b46:	f240 1145 	movw	r1, #325	@ 0x145
 8005b4a:	f000 fcb5 	bl	80064b8 <__assert_func>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	6144      	str	r4, [r0, #20]
 8005b52:	6103      	str	r3, [r0, #16]
 8005b54:	bd10      	pop	{r4, pc}
 8005b56:	bf00      	nop
 8005b58:	08006c40 	.word	0x08006c40
 8005b5c:	08006c51 	.word	0x08006c51

08005b60 <__multiply>:
 8005b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b64:	4617      	mov	r7, r2
 8005b66:	690a      	ldr	r2, [r1, #16]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	bfa8      	it	ge
 8005b6e:	463b      	movge	r3, r7
 8005b70:	4689      	mov	r9, r1
 8005b72:	bfa4      	itt	ge
 8005b74:	460f      	movge	r7, r1
 8005b76:	4699      	movge	r9, r3
 8005b78:	693d      	ldr	r5, [r7, #16]
 8005b7a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6879      	ldr	r1, [r7, #4]
 8005b82:	eb05 060a 	add.w	r6, r5, sl
 8005b86:	42b3      	cmp	r3, r6
 8005b88:	b085      	sub	sp, #20
 8005b8a:	bfb8      	it	lt
 8005b8c:	3101      	addlt	r1, #1
 8005b8e:	f7ff fedd 	bl	800594c <_Balloc>
 8005b92:	b930      	cbnz	r0, 8005ba2 <__multiply+0x42>
 8005b94:	4602      	mov	r2, r0
 8005b96:	4b41      	ldr	r3, [pc, #260]	@ (8005c9c <__multiply+0x13c>)
 8005b98:	4841      	ldr	r0, [pc, #260]	@ (8005ca0 <__multiply+0x140>)
 8005b9a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005b9e:	f000 fc8b 	bl	80064b8 <__assert_func>
 8005ba2:	f100 0414 	add.w	r4, r0, #20
 8005ba6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005baa:	4623      	mov	r3, r4
 8005bac:	2200      	movs	r2, #0
 8005bae:	4573      	cmp	r3, lr
 8005bb0:	d320      	bcc.n	8005bf4 <__multiply+0x94>
 8005bb2:	f107 0814 	add.w	r8, r7, #20
 8005bb6:	f109 0114 	add.w	r1, r9, #20
 8005bba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005bbe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005bc2:	9302      	str	r3, [sp, #8]
 8005bc4:	1beb      	subs	r3, r5, r7
 8005bc6:	3b15      	subs	r3, #21
 8005bc8:	f023 0303 	bic.w	r3, r3, #3
 8005bcc:	3304      	adds	r3, #4
 8005bce:	3715      	adds	r7, #21
 8005bd0:	42bd      	cmp	r5, r7
 8005bd2:	bf38      	it	cc
 8005bd4:	2304      	movcc	r3, #4
 8005bd6:	9301      	str	r3, [sp, #4]
 8005bd8:	9b02      	ldr	r3, [sp, #8]
 8005bda:	9103      	str	r1, [sp, #12]
 8005bdc:	428b      	cmp	r3, r1
 8005bde:	d80c      	bhi.n	8005bfa <__multiply+0x9a>
 8005be0:	2e00      	cmp	r6, #0
 8005be2:	dd03      	ble.n	8005bec <__multiply+0x8c>
 8005be4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d055      	beq.n	8005c98 <__multiply+0x138>
 8005bec:	6106      	str	r6, [r0, #16]
 8005bee:	b005      	add	sp, #20
 8005bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf4:	f843 2b04 	str.w	r2, [r3], #4
 8005bf8:	e7d9      	b.n	8005bae <__multiply+0x4e>
 8005bfa:	f8b1 a000 	ldrh.w	sl, [r1]
 8005bfe:	f1ba 0f00 	cmp.w	sl, #0
 8005c02:	d01f      	beq.n	8005c44 <__multiply+0xe4>
 8005c04:	46c4      	mov	ip, r8
 8005c06:	46a1      	mov	r9, r4
 8005c08:	2700      	movs	r7, #0
 8005c0a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005c0e:	f8d9 3000 	ldr.w	r3, [r9]
 8005c12:	fa1f fb82 	uxth.w	fp, r2
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	fb0a 330b 	mla	r3, sl, fp, r3
 8005c1c:	443b      	add	r3, r7
 8005c1e:	f8d9 7000 	ldr.w	r7, [r9]
 8005c22:	0c12      	lsrs	r2, r2, #16
 8005c24:	0c3f      	lsrs	r7, r7, #16
 8005c26:	fb0a 7202 	mla	r2, sl, r2, r7
 8005c2a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c34:	4565      	cmp	r5, ip
 8005c36:	f849 3b04 	str.w	r3, [r9], #4
 8005c3a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005c3e:	d8e4      	bhi.n	8005c0a <__multiply+0xaa>
 8005c40:	9b01      	ldr	r3, [sp, #4]
 8005c42:	50e7      	str	r7, [r4, r3]
 8005c44:	9b03      	ldr	r3, [sp, #12]
 8005c46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005c4a:	3104      	adds	r1, #4
 8005c4c:	f1b9 0f00 	cmp.w	r9, #0
 8005c50:	d020      	beq.n	8005c94 <__multiply+0x134>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	4647      	mov	r7, r8
 8005c56:	46a4      	mov	ip, r4
 8005c58:	f04f 0a00 	mov.w	sl, #0
 8005c5c:	f8b7 b000 	ldrh.w	fp, [r7]
 8005c60:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005c64:	fb09 220b 	mla	r2, r9, fp, r2
 8005c68:	4452      	add	r2, sl
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c70:	f84c 3b04 	str.w	r3, [ip], #4
 8005c74:	f857 3b04 	ldr.w	r3, [r7], #4
 8005c78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c7c:	f8bc 3000 	ldrh.w	r3, [ip]
 8005c80:	fb09 330a 	mla	r3, r9, sl, r3
 8005c84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005c88:	42bd      	cmp	r5, r7
 8005c8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c8e:	d8e5      	bhi.n	8005c5c <__multiply+0xfc>
 8005c90:	9a01      	ldr	r2, [sp, #4]
 8005c92:	50a3      	str	r3, [r4, r2]
 8005c94:	3404      	adds	r4, #4
 8005c96:	e79f      	b.n	8005bd8 <__multiply+0x78>
 8005c98:	3e01      	subs	r6, #1
 8005c9a:	e7a1      	b.n	8005be0 <__multiply+0x80>
 8005c9c:	08006c40 	.word	0x08006c40
 8005ca0:	08006c51 	.word	0x08006c51

08005ca4 <__pow5mult>:
 8005ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ca8:	4615      	mov	r5, r2
 8005caa:	f012 0203 	ands.w	r2, r2, #3
 8005cae:	4607      	mov	r7, r0
 8005cb0:	460e      	mov	r6, r1
 8005cb2:	d007      	beq.n	8005cc4 <__pow5mult+0x20>
 8005cb4:	4c25      	ldr	r4, [pc, #148]	@ (8005d4c <__pow5mult+0xa8>)
 8005cb6:	3a01      	subs	r2, #1
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005cbe:	f7ff fea7 	bl	8005a10 <__multadd>
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	10ad      	asrs	r5, r5, #2
 8005cc6:	d03d      	beq.n	8005d44 <__pow5mult+0xa0>
 8005cc8:	69fc      	ldr	r4, [r7, #28]
 8005cca:	b97c      	cbnz	r4, 8005cec <__pow5mult+0x48>
 8005ccc:	2010      	movs	r0, #16
 8005cce:	f7ff fd87 	bl	80057e0 <malloc>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	61f8      	str	r0, [r7, #28]
 8005cd6:	b928      	cbnz	r0, 8005ce4 <__pow5mult+0x40>
 8005cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005d50 <__pow5mult+0xac>)
 8005cda:	481e      	ldr	r0, [pc, #120]	@ (8005d54 <__pow5mult+0xb0>)
 8005cdc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005ce0:	f000 fbea 	bl	80064b8 <__assert_func>
 8005ce4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ce8:	6004      	str	r4, [r0, #0]
 8005cea:	60c4      	str	r4, [r0, #12]
 8005cec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005cf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005cf4:	b94c      	cbnz	r4, 8005d0a <__pow5mult+0x66>
 8005cf6:	f240 2171 	movw	r1, #625	@ 0x271
 8005cfa:	4638      	mov	r0, r7
 8005cfc:	f7ff ff1a 	bl	8005b34 <__i2b>
 8005d00:	2300      	movs	r3, #0
 8005d02:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d06:	4604      	mov	r4, r0
 8005d08:	6003      	str	r3, [r0, #0]
 8005d0a:	f04f 0900 	mov.w	r9, #0
 8005d0e:	07eb      	lsls	r3, r5, #31
 8005d10:	d50a      	bpl.n	8005d28 <__pow5mult+0x84>
 8005d12:	4631      	mov	r1, r6
 8005d14:	4622      	mov	r2, r4
 8005d16:	4638      	mov	r0, r7
 8005d18:	f7ff ff22 	bl	8005b60 <__multiply>
 8005d1c:	4631      	mov	r1, r6
 8005d1e:	4680      	mov	r8, r0
 8005d20:	4638      	mov	r0, r7
 8005d22:	f7ff fe53 	bl	80059cc <_Bfree>
 8005d26:	4646      	mov	r6, r8
 8005d28:	106d      	asrs	r5, r5, #1
 8005d2a:	d00b      	beq.n	8005d44 <__pow5mult+0xa0>
 8005d2c:	6820      	ldr	r0, [r4, #0]
 8005d2e:	b938      	cbnz	r0, 8005d40 <__pow5mult+0x9c>
 8005d30:	4622      	mov	r2, r4
 8005d32:	4621      	mov	r1, r4
 8005d34:	4638      	mov	r0, r7
 8005d36:	f7ff ff13 	bl	8005b60 <__multiply>
 8005d3a:	6020      	str	r0, [r4, #0]
 8005d3c:	f8c0 9000 	str.w	r9, [r0]
 8005d40:	4604      	mov	r4, r0
 8005d42:	e7e4      	b.n	8005d0e <__pow5mult+0x6a>
 8005d44:	4630      	mov	r0, r6
 8005d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d4a:	bf00      	nop
 8005d4c:	08006d04 	.word	0x08006d04
 8005d50:	08006bd1 	.word	0x08006bd1
 8005d54:	08006c51 	.word	0x08006c51

08005d58 <__lshift>:
 8005d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d5c:	460c      	mov	r4, r1
 8005d5e:	6849      	ldr	r1, [r1, #4]
 8005d60:	6923      	ldr	r3, [r4, #16]
 8005d62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d66:	68a3      	ldr	r3, [r4, #8]
 8005d68:	4607      	mov	r7, r0
 8005d6a:	4691      	mov	r9, r2
 8005d6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d70:	f108 0601 	add.w	r6, r8, #1
 8005d74:	42b3      	cmp	r3, r6
 8005d76:	db0b      	blt.n	8005d90 <__lshift+0x38>
 8005d78:	4638      	mov	r0, r7
 8005d7a:	f7ff fde7 	bl	800594c <_Balloc>
 8005d7e:	4605      	mov	r5, r0
 8005d80:	b948      	cbnz	r0, 8005d96 <__lshift+0x3e>
 8005d82:	4602      	mov	r2, r0
 8005d84:	4b28      	ldr	r3, [pc, #160]	@ (8005e28 <__lshift+0xd0>)
 8005d86:	4829      	ldr	r0, [pc, #164]	@ (8005e2c <__lshift+0xd4>)
 8005d88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005d8c:	f000 fb94 	bl	80064b8 <__assert_func>
 8005d90:	3101      	adds	r1, #1
 8005d92:	005b      	lsls	r3, r3, #1
 8005d94:	e7ee      	b.n	8005d74 <__lshift+0x1c>
 8005d96:	2300      	movs	r3, #0
 8005d98:	f100 0114 	add.w	r1, r0, #20
 8005d9c:	f100 0210 	add.w	r2, r0, #16
 8005da0:	4618      	mov	r0, r3
 8005da2:	4553      	cmp	r3, sl
 8005da4:	db33      	blt.n	8005e0e <__lshift+0xb6>
 8005da6:	6920      	ldr	r0, [r4, #16]
 8005da8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005dac:	f104 0314 	add.w	r3, r4, #20
 8005db0:	f019 091f 	ands.w	r9, r9, #31
 8005db4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005db8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005dbc:	d02b      	beq.n	8005e16 <__lshift+0xbe>
 8005dbe:	f1c9 0e20 	rsb	lr, r9, #32
 8005dc2:	468a      	mov	sl, r1
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	6818      	ldr	r0, [r3, #0]
 8005dc8:	fa00 f009 	lsl.w	r0, r0, r9
 8005dcc:	4310      	orrs	r0, r2
 8005dce:	f84a 0b04 	str.w	r0, [sl], #4
 8005dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dd6:	459c      	cmp	ip, r3
 8005dd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8005ddc:	d8f3      	bhi.n	8005dc6 <__lshift+0x6e>
 8005dde:	ebac 0304 	sub.w	r3, ip, r4
 8005de2:	3b15      	subs	r3, #21
 8005de4:	f023 0303 	bic.w	r3, r3, #3
 8005de8:	3304      	adds	r3, #4
 8005dea:	f104 0015 	add.w	r0, r4, #21
 8005dee:	4560      	cmp	r0, ip
 8005df0:	bf88      	it	hi
 8005df2:	2304      	movhi	r3, #4
 8005df4:	50ca      	str	r2, [r1, r3]
 8005df6:	b10a      	cbz	r2, 8005dfc <__lshift+0xa4>
 8005df8:	f108 0602 	add.w	r6, r8, #2
 8005dfc:	3e01      	subs	r6, #1
 8005dfe:	4638      	mov	r0, r7
 8005e00:	612e      	str	r6, [r5, #16]
 8005e02:	4621      	mov	r1, r4
 8005e04:	f7ff fde2 	bl	80059cc <_Bfree>
 8005e08:	4628      	mov	r0, r5
 8005e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e12:	3301      	adds	r3, #1
 8005e14:	e7c5      	b.n	8005da2 <__lshift+0x4a>
 8005e16:	3904      	subs	r1, #4
 8005e18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e20:	459c      	cmp	ip, r3
 8005e22:	d8f9      	bhi.n	8005e18 <__lshift+0xc0>
 8005e24:	e7ea      	b.n	8005dfc <__lshift+0xa4>
 8005e26:	bf00      	nop
 8005e28:	08006c40 	.word	0x08006c40
 8005e2c:	08006c51 	.word	0x08006c51

08005e30 <__mcmp>:
 8005e30:	690a      	ldr	r2, [r1, #16]
 8005e32:	4603      	mov	r3, r0
 8005e34:	6900      	ldr	r0, [r0, #16]
 8005e36:	1a80      	subs	r0, r0, r2
 8005e38:	b530      	push	{r4, r5, lr}
 8005e3a:	d10e      	bne.n	8005e5a <__mcmp+0x2a>
 8005e3c:	3314      	adds	r3, #20
 8005e3e:	3114      	adds	r1, #20
 8005e40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005e44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005e48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005e4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005e50:	4295      	cmp	r5, r2
 8005e52:	d003      	beq.n	8005e5c <__mcmp+0x2c>
 8005e54:	d205      	bcs.n	8005e62 <__mcmp+0x32>
 8005e56:	f04f 30ff 	mov.w	r0, #4294967295
 8005e5a:	bd30      	pop	{r4, r5, pc}
 8005e5c:	42a3      	cmp	r3, r4
 8005e5e:	d3f3      	bcc.n	8005e48 <__mcmp+0x18>
 8005e60:	e7fb      	b.n	8005e5a <__mcmp+0x2a>
 8005e62:	2001      	movs	r0, #1
 8005e64:	e7f9      	b.n	8005e5a <__mcmp+0x2a>
	...

08005e68 <__mdiff>:
 8005e68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6c:	4689      	mov	r9, r1
 8005e6e:	4606      	mov	r6, r0
 8005e70:	4611      	mov	r1, r2
 8005e72:	4648      	mov	r0, r9
 8005e74:	4614      	mov	r4, r2
 8005e76:	f7ff ffdb 	bl	8005e30 <__mcmp>
 8005e7a:	1e05      	subs	r5, r0, #0
 8005e7c:	d112      	bne.n	8005ea4 <__mdiff+0x3c>
 8005e7e:	4629      	mov	r1, r5
 8005e80:	4630      	mov	r0, r6
 8005e82:	f7ff fd63 	bl	800594c <_Balloc>
 8005e86:	4602      	mov	r2, r0
 8005e88:	b928      	cbnz	r0, 8005e96 <__mdiff+0x2e>
 8005e8a:	4b3f      	ldr	r3, [pc, #252]	@ (8005f88 <__mdiff+0x120>)
 8005e8c:	f240 2137 	movw	r1, #567	@ 0x237
 8005e90:	483e      	ldr	r0, [pc, #248]	@ (8005f8c <__mdiff+0x124>)
 8005e92:	f000 fb11 	bl	80064b8 <__assert_func>
 8005e96:	2301      	movs	r3, #1
 8005e98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	b003      	add	sp, #12
 8005ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea4:	bfbc      	itt	lt
 8005ea6:	464b      	movlt	r3, r9
 8005ea8:	46a1      	movlt	r9, r4
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005eb0:	bfba      	itte	lt
 8005eb2:	461c      	movlt	r4, r3
 8005eb4:	2501      	movlt	r5, #1
 8005eb6:	2500      	movge	r5, #0
 8005eb8:	f7ff fd48 	bl	800594c <_Balloc>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	b918      	cbnz	r0, 8005ec8 <__mdiff+0x60>
 8005ec0:	4b31      	ldr	r3, [pc, #196]	@ (8005f88 <__mdiff+0x120>)
 8005ec2:	f240 2145 	movw	r1, #581	@ 0x245
 8005ec6:	e7e3      	b.n	8005e90 <__mdiff+0x28>
 8005ec8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005ecc:	6926      	ldr	r6, [r4, #16]
 8005ece:	60c5      	str	r5, [r0, #12]
 8005ed0:	f109 0310 	add.w	r3, r9, #16
 8005ed4:	f109 0514 	add.w	r5, r9, #20
 8005ed8:	f104 0e14 	add.w	lr, r4, #20
 8005edc:	f100 0b14 	add.w	fp, r0, #20
 8005ee0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005ee4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005ee8:	9301      	str	r3, [sp, #4]
 8005eea:	46d9      	mov	r9, fp
 8005eec:	f04f 0c00 	mov.w	ip, #0
 8005ef0:	9b01      	ldr	r3, [sp, #4]
 8005ef2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005ef6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	fa1f f38a 	uxth.w	r3, sl
 8005f00:	4619      	mov	r1, r3
 8005f02:	b283      	uxth	r3, r0
 8005f04:	1acb      	subs	r3, r1, r3
 8005f06:	0c00      	lsrs	r0, r0, #16
 8005f08:	4463      	add	r3, ip
 8005f0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005f0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005f18:	4576      	cmp	r6, lr
 8005f1a:	f849 3b04 	str.w	r3, [r9], #4
 8005f1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f22:	d8e5      	bhi.n	8005ef0 <__mdiff+0x88>
 8005f24:	1b33      	subs	r3, r6, r4
 8005f26:	3b15      	subs	r3, #21
 8005f28:	f023 0303 	bic.w	r3, r3, #3
 8005f2c:	3415      	adds	r4, #21
 8005f2e:	3304      	adds	r3, #4
 8005f30:	42a6      	cmp	r6, r4
 8005f32:	bf38      	it	cc
 8005f34:	2304      	movcc	r3, #4
 8005f36:	441d      	add	r5, r3
 8005f38:	445b      	add	r3, fp
 8005f3a:	461e      	mov	r6, r3
 8005f3c:	462c      	mov	r4, r5
 8005f3e:	4544      	cmp	r4, r8
 8005f40:	d30e      	bcc.n	8005f60 <__mdiff+0xf8>
 8005f42:	f108 0103 	add.w	r1, r8, #3
 8005f46:	1b49      	subs	r1, r1, r5
 8005f48:	f021 0103 	bic.w	r1, r1, #3
 8005f4c:	3d03      	subs	r5, #3
 8005f4e:	45a8      	cmp	r8, r5
 8005f50:	bf38      	it	cc
 8005f52:	2100      	movcc	r1, #0
 8005f54:	440b      	add	r3, r1
 8005f56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005f5a:	b191      	cbz	r1, 8005f82 <__mdiff+0x11a>
 8005f5c:	6117      	str	r7, [r2, #16]
 8005f5e:	e79d      	b.n	8005e9c <__mdiff+0x34>
 8005f60:	f854 1b04 	ldr.w	r1, [r4], #4
 8005f64:	46e6      	mov	lr, ip
 8005f66:	0c08      	lsrs	r0, r1, #16
 8005f68:	fa1c fc81 	uxtah	ip, ip, r1
 8005f6c:	4471      	add	r1, lr
 8005f6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005f72:	b289      	uxth	r1, r1
 8005f74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005f78:	f846 1b04 	str.w	r1, [r6], #4
 8005f7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f80:	e7dd      	b.n	8005f3e <__mdiff+0xd6>
 8005f82:	3f01      	subs	r7, #1
 8005f84:	e7e7      	b.n	8005f56 <__mdiff+0xee>
 8005f86:	bf00      	nop
 8005f88:	08006c40 	.word	0x08006c40
 8005f8c:	08006c51 	.word	0x08006c51

08005f90 <__d2b>:
 8005f90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f94:	460f      	mov	r7, r1
 8005f96:	2101      	movs	r1, #1
 8005f98:	ec59 8b10 	vmov	r8, r9, d0
 8005f9c:	4616      	mov	r6, r2
 8005f9e:	f7ff fcd5 	bl	800594c <_Balloc>
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	b930      	cbnz	r0, 8005fb4 <__d2b+0x24>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	4b23      	ldr	r3, [pc, #140]	@ (8006038 <__d2b+0xa8>)
 8005faa:	4824      	ldr	r0, [pc, #144]	@ (800603c <__d2b+0xac>)
 8005fac:	f240 310f 	movw	r1, #783	@ 0x30f
 8005fb0:	f000 fa82 	bl	80064b8 <__assert_func>
 8005fb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005fb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fbc:	b10d      	cbz	r5, 8005fc2 <__d2b+0x32>
 8005fbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fc2:	9301      	str	r3, [sp, #4]
 8005fc4:	f1b8 0300 	subs.w	r3, r8, #0
 8005fc8:	d023      	beq.n	8006012 <__d2b+0x82>
 8005fca:	4668      	mov	r0, sp
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	f7ff fd84 	bl	8005ada <__lo0bits>
 8005fd2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005fd6:	b1d0      	cbz	r0, 800600e <__d2b+0x7e>
 8005fd8:	f1c0 0320 	rsb	r3, r0, #32
 8005fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe0:	430b      	orrs	r3, r1
 8005fe2:	40c2      	lsrs	r2, r0
 8005fe4:	6163      	str	r3, [r4, #20]
 8005fe6:	9201      	str	r2, [sp, #4]
 8005fe8:	9b01      	ldr	r3, [sp, #4]
 8005fea:	61a3      	str	r3, [r4, #24]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	bf0c      	ite	eq
 8005ff0:	2201      	moveq	r2, #1
 8005ff2:	2202      	movne	r2, #2
 8005ff4:	6122      	str	r2, [r4, #16]
 8005ff6:	b1a5      	cbz	r5, 8006022 <__d2b+0x92>
 8005ff8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ffc:	4405      	add	r5, r0
 8005ffe:	603d      	str	r5, [r7, #0]
 8006000:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006004:	6030      	str	r0, [r6, #0]
 8006006:	4620      	mov	r0, r4
 8006008:	b003      	add	sp, #12
 800600a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800600e:	6161      	str	r1, [r4, #20]
 8006010:	e7ea      	b.n	8005fe8 <__d2b+0x58>
 8006012:	a801      	add	r0, sp, #4
 8006014:	f7ff fd61 	bl	8005ada <__lo0bits>
 8006018:	9b01      	ldr	r3, [sp, #4]
 800601a:	6163      	str	r3, [r4, #20]
 800601c:	3020      	adds	r0, #32
 800601e:	2201      	movs	r2, #1
 8006020:	e7e8      	b.n	8005ff4 <__d2b+0x64>
 8006022:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006026:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800602a:	6038      	str	r0, [r7, #0]
 800602c:	6918      	ldr	r0, [r3, #16]
 800602e:	f7ff fd35 	bl	8005a9c <__hi0bits>
 8006032:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006036:	e7e5      	b.n	8006004 <__d2b+0x74>
 8006038:	08006c40 	.word	0x08006c40
 800603c:	08006c51 	.word	0x08006c51

08006040 <__ssputs_r>:
 8006040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006044:	688e      	ldr	r6, [r1, #8]
 8006046:	461f      	mov	r7, r3
 8006048:	42be      	cmp	r6, r7
 800604a:	680b      	ldr	r3, [r1, #0]
 800604c:	4682      	mov	sl, r0
 800604e:	460c      	mov	r4, r1
 8006050:	4690      	mov	r8, r2
 8006052:	d82d      	bhi.n	80060b0 <__ssputs_r+0x70>
 8006054:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006058:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800605c:	d026      	beq.n	80060ac <__ssputs_r+0x6c>
 800605e:	6965      	ldr	r5, [r4, #20]
 8006060:	6909      	ldr	r1, [r1, #16]
 8006062:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006066:	eba3 0901 	sub.w	r9, r3, r1
 800606a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800606e:	1c7b      	adds	r3, r7, #1
 8006070:	444b      	add	r3, r9
 8006072:	106d      	asrs	r5, r5, #1
 8006074:	429d      	cmp	r5, r3
 8006076:	bf38      	it	cc
 8006078:	461d      	movcc	r5, r3
 800607a:	0553      	lsls	r3, r2, #21
 800607c:	d527      	bpl.n	80060ce <__ssputs_r+0x8e>
 800607e:	4629      	mov	r1, r5
 8006080:	f7ff fbd8 	bl	8005834 <_malloc_r>
 8006084:	4606      	mov	r6, r0
 8006086:	b360      	cbz	r0, 80060e2 <__ssputs_r+0xa2>
 8006088:	6921      	ldr	r1, [r4, #16]
 800608a:	464a      	mov	r2, r9
 800608c:	f000 fa06 	bl	800649c <memcpy>
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800609a:	81a3      	strh	r3, [r4, #12]
 800609c:	6126      	str	r6, [r4, #16]
 800609e:	6165      	str	r5, [r4, #20]
 80060a0:	444e      	add	r6, r9
 80060a2:	eba5 0509 	sub.w	r5, r5, r9
 80060a6:	6026      	str	r6, [r4, #0]
 80060a8:	60a5      	str	r5, [r4, #8]
 80060aa:	463e      	mov	r6, r7
 80060ac:	42be      	cmp	r6, r7
 80060ae:	d900      	bls.n	80060b2 <__ssputs_r+0x72>
 80060b0:	463e      	mov	r6, r7
 80060b2:	6820      	ldr	r0, [r4, #0]
 80060b4:	4632      	mov	r2, r6
 80060b6:	4641      	mov	r1, r8
 80060b8:	f000 f9c6 	bl	8006448 <memmove>
 80060bc:	68a3      	ldr	r3, [r4, #8]
 80060be:	1b9b      	subs	r3, r3, r6
 80060c0:	60a3      	str	r3, [r4, #8]
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	4433      	add	r3, r6
 80060c6:	6023      	str	r3, [r4, #0]
 80060c8:	2000      	movs	r0, #0
 80060ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ce:	462a      	mov	r2, r5
 80060d0:	f000 fa36 	bl	8006540 <_realloc_r>
 80060d4:	4606      	mov	r6, r0
 80060d6:	2800      	cmp	r0, #0
 80060d8:	d1e0      	bne.n	800609c <__ssputs_r+0x5c>
 80060da:	6921      	ldr	r1, [r4, #16]
 80060dc:	4650      	mov	r0, sl
 80060de:	f7ff fb35 	bl	800574c <_free_r>
 80060e2:	230c      	movs	r3, #12
 80060e4:	f8ca 3000 	str.w	r3, [sl]
 80060e8:	89a3      	ldrh	r3, [r4, #12]
 80060ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060ee:	81a3      	strh	r3, [r4, #12]
 80060f0:	f04f 30ff 	mov.w	r0, #4294967295
 80060f4:	e7e9      	b.n	80060ca <__ssputs_r+0x8a>
	...

080060f8 <_svfiprintf_r>:
 80060f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060fc:	4698      	mov	r8, r3
 80060fe:	898b      	ldrh	r3, [r1, #12]
 8006100:	061b      	lsls	r3, r3, #24
 8006102:	b09d      	sub	sp, #116	@ 0x74
 8006104:	4607      	mov	r7, r0
 8006106:	460d      	mov	r5, r1
 8006108:	4614      	mov	r4, r2
 800610a:	d510      	bpl.n	800612e <_svfiprintf_r+0x36>
 800610c:	690b      	ldr	r3, [r1, #16]
 800610e:	b973      	cbnz	r3, 800612e <_svfiprintf_r+0x36>
 8006110:	2140      	movs	r1, #64	@ 0x40
 8006112:	f7ff fb8f 	bl	8005834 <_malloc_r>
 8006116:	6028      	str	r0, [r5, #0]
 8006118:	6128      	str	r0, [r5, #16]
 800611a:	b930      	cbnz	r0, 800612a <_svfiprintf_r+0x32>
 800611c:	230c      	movs	r3, #12
 800611e:	603b      	str	r3, [r7, #0]
 8006120:	f04f 30ff 	mov.w	r0, #4294967295
 8006124:	b01d      	add	sp, #116	@ 0x74
 8006126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800612a:	2340      	movs	r3, #64	@ 0x40
 800612c:	616b      	str	r3, [r5, #20]
 800612e:	2300      	movs	r3, #0
 8006130:	9309      	str	r3, [sp, #36]	@ 0x24
 8006132:	2320      	movs	r3, #32
 8006134:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006138:	f8cd 800c 	str.w	r8, [sp, #12]
 800613c:	2330      	movs	r3, #48	@ 0x30
 800613e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80062dc <_svfiprintf_r+0x1e4>
 8006142:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006146:	f04f 0901 	mov.w	r9, #1
 800614a:	4623      	mov	r3, r4
 800614c:	469a      	mov	sl, r3
 800614e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006152:	b10a      	cbz	r2, 8006158 <_svfiprintf_r+0x60>
 8006154:	2a25      	cmp	r2, #37	@ 0x25
 8006156:	d1f9      	bne.n	800614c <_svfiprintf_r+0x54>
 8006158:	ebba 0b04 	subs.w	fp, sl, r4
 800615c:	d00b      	beq.n	8006176 <_svfiprintf_r+0x7e>
 800615e:	465b      	mov	r3, fp
 8006160:	4622      	mov	r2, r4
 8006162:	4629      	mov	r1, r5
 8006164:	4638      	mov	r0, r7
 8006166:	f7ff ff6b 	bl	8006040 <__ssputs_r>
 800616a:	3001      	adds	r0, #1
 800616c:	f000 80a7 	beq.w	80062be <_svfiprintf_r+0x1c6>
 8006170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006172:	445a      	add	r2, fp
 8006174:	9209      	str	r2, [sp, #36]	@ 0x24
 8006176:	f89a 3000 	ldrb.w	r3, [sl]
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 809f 	beq.w	80062be <_svfiprintf_r+0x1c6>
 8006180:	2300      	movs	r3, #0
 8006182:	f04f 32ff 	mov.w	r2, #4294967295
 8006186:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800618a:	f10a 0a01 	add.w	sl, sl, #1
 800618e:	9304      	str	r3, [sp, #16]
 8006190:	9307      	str	r3, [sp, #28]
 8006192:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006196:	931a      	str	r3, [sp, #104]	@ 0x68
 8006198:	4654      	mov	r4, sl
 800619a:	2205      	movs	r2, #5
 800619c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061a0:	484e      	ldr	r0, [pc, #312]	@ (80062dc <_svfiprintf_r+0x1e4>)
 80061a2:	f7fa f84d 	bl	8000240 <memchr>
 80061a6:	9a04      	ldr	r2, [sp, #16]
 80061a8:	b9d8      	cbnz	r0, 80061e2 <_svfiprintf_r+0xea>
 80061aa:	06d0      	lsls	r0, r2, #27
 80061ac:	bf44      	itt	mi
 80061ae:	2320      	movmi	r3, #32
 80061b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061b4:	0711      	lsls	r1, r2, #28
 80061b6:	bf44      	itt	mi
 80061b8:	232b      	movmi	r3, #43	@ 0x2b
 80061ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061be:	f89a 3000 	ldrb.w	r3, [sl]
 80061c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80061c4:	d015      	beq.n	80061f2 <_svfiprintf_r+0xfa>
 80061c6:	9a07      	ldr	r2, [sp, #28]
 80061c8:	4654      	mov	r4, sl
 80061ca:	2000      	movs	r0, #0
 80061cc:	f04f 0c0a 	mov.w	ip, #10
 80061d0:	4621      	mov	r1, r4
 80061d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061d6:	3b30      	subs	r3, #48	@ 0x30
 80061d8:	2b09      	cmp	r3, #9
 80061da:	d94b      	bls.n	8006274 <_svfiprintf_r+0x17c>
 80061dc:	b1b0      	cbz	r0, 800620c <_svfiprintf_r+0x114>
 80061de:	9207      	str	r2, [sp, #28]
 80061e0:	e014      	b.n	800620c <_svfiprintf_r+0x114>
 80061e2:	eba0 0308 	sub.w	r3, r0, r8
 80061e6:	fa09 f303 	lsl.w	r3, r9, r3
 80061ea:	4313      	orrs	r3, r2
 80061ec:	9304      	str	r3, [sp, #16]
 80061ee:	46a2      	mov	sl, r4
 80061f0:	e7d2      	b.n	8006198 <_svfiprintf_r+0xa0>
 80061f2:	9b03      	ldr	r3, [sp, #12]
 80061f4:	1d19      	adds	r1, r3, #4
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	9103      	str	r1, [sp, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	bfbb      	ittet	lt
 80061fe:	425b      	neglt	r3, r3
 8006200:	f042 0202 	orrlt.w	r2, r2, #2
 8006204:	9307      	strge	r3, [sp, #28]
 8006206:	9307      	strlt	r3, [sp, #28]
 8006208:	bfb8      	it	lt
 800620a:	9204      	strlt	r2, [sp, #16]
 800620c:	7823      	ldrb	r3, [r4, #0]
 800620e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006210:	d10a      	bne.n	8006228 <_svfiprintf_r+0x130>
 8006212:	7863      	ldrb	r3, [r4, #1]
 8006214:	2b2a      	cmp	r3, #42	@ 0x2a
 8006216:	d132      	bne.n	800627e <_svfiprintf_r+0x186>
 8006218:	9b03      	ldr	r3, [sp, #12]
 800621a:	1d1a      	adds	r2, r3, #4
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	9203      	str	r2, [sp, #12]
 8006220:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006224:	3402      	adds	r4, #2
 8006226:	9305      	str	r3, [sp, #20]
 8006228:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062ec <_svfiprintf_r+0x1f4>
 800622c:	7821      	ldrb	r1, [r4, #0]
 800622e:	2203      	movs	r2, #3
 8006230:	4650      	mov	r0, sl
 8006232:	f7fa f805 	bl	8000240 <memchr>
 8006236:	b138      	cbz	r0, 8006248 <_svfiprintf_r+0x150>
 8006238:	9b04      	ldr	r3, [sp, #16]
 800623a:	eba0 000a 	sub.w	r0, r0, sl
 800623e:	2240      	movs	r2, #64	@ 0x40
 8006240:	4082      	lsls	r2, r0
 8006242:	4313      	orrs	r3, r2
 8006244:	3401      	adds	r4, #1
 8006246:	9304      	str	r3, [sp, #16]
 8006248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800624c:	4824      	ldr	r0, [pc, #144]	@ (80062e0 <_svfiprintf_r+0x1e8>)
 800624e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006252:	2206      	movs	r2, #6
 8006254:	f7f9 fff4 	bl	8000240 <memchr>
 8006258:	2800      	cmp	r0, #0
 800625a:	d036      	beq.n	80062ca <_svfiprintf_r+0x1d2>
 800625c:	4b21      	ldr	r3, [pc, #132]	@ (80062e4 <_svfiprintf_r+0x1ec>)
 800625e:	bb1b      	cbnz	r3, 80062a8 <_svfiprintf_r+0x1b0>
 8006260:	9b03      	ldr	r3, [sp, #12]
 8006262:	3307      	adds	r3, #7
 8006264:	f023 0307 	bic.w	r3, r3, #7
 8006268:	3308      	adds	r3, #8
 800626a:	9303      	str	r3, [sp, #12]
 800626c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800626e:	4433      	add	r3, r6
 8006270:	9309      	str	r3, [sp, #36]	@ 0x24
 8006272:	e76a      	b.n	800614a <_svfiprintf_r+0x52>
 8006274:	fb0c 3202 	mla	r2, ip, r2, r3
 8006278:	460c      	mov	r4, r1
 800627a:	2001      	movs	r0, #1
 800627c:	e7a8      	b.n	80061d0 <_svfiprintf_r+0xd8>
 800627e:	2300      	movs	r3, #0
 8006280:	3401      	adds	r4, #1
 8006282:	9305      	str	r3, [sp, #20]
 8006284:	4619      	mov	r1, r3
 8006286:	f04f 0c0a 	mov.w	ip, #10
 800628a:	4620      	mov	r0, r4
 800628c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006290:	3a30      	subs	r2, #48	@ 0x30
 8006292:	2a09      	cmp	r2, #9
 8006294:	d903      	bls.n	800629e <_svfiprintf_r+0x1a6>
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0c6      	beq.n	8006228 <_svfiprintf_r+0x130>
 800629a:	9105      	str	r1, [sp, #20]
 800629c:	e7c4      	b.n	8006228 <_svfiprintf_r+0x130>
 800629e:	fb0c 2101 	mla	r1, ip, r1, r2
 80062a2:	4604      	mov	r4, r0
 80062a4:	2301      	movs	r3, #1
 80062a6:	e7f0      	b.n	800628a <_svfiprintf_r+0x192>
 80062a8:	ab03      	add	r3, sp, #12
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	462a      	mov	r2, r5
 80062ae:	4b0e      	ldr	r3, [pc, #56]	@ (80062e8 <_svfiprintf_r+0x1f0>)
 80062b0:	a904      	add	r1, sp, #16
 80062b2:	4638      	mov	r0, r7
 80062b4:	f7fd ff14 	bl	80040e0 <_printf_float>
 80062b8:	1c42      	adds	r2, r0, #1
 80062ba:	4606      	mov	r6, r0
 80062bc:	d1d6      	bne.n	800626c <_svfiprintf_r+0x174>
 80062be:	89ab      	ldrh	r3, [r5, #12]
 80062c0:	065b      	lsls	r3, r3, #25
 80062c2:	f53f af2d 	bmi.w	8006120 <_svfiprintf_r+0x28>
 80062c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062c8:	e72c      	b.n	8006124 <_svfiprintf_r+0x2c>
 80062ca:	ab03      	add	r3, sp, #12
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	462a      	mov	r2, r5
 80062d0:	4b05      	ldr	r3, [pc, #20]	@ (80062e8 <_svfiprintf_r+0x1f0>)
 80062d2:	a904      	add	r1, sp, #16
 80062d4:	4638      	mov	r0, r7
 80062d6:	f7fe f98b 	bl	80045f0 <_printf_i>
 80062da:	e7ed      	b.n	80062b8 <_svfiprintf_r+0x1c0>
 80062dc:	08006caa 	.word	0x08006caa
 80062e0:	08006cb4 	.word	0x08006cb4
 80062e4:	080040e1 	.word	0x080040e1
 80062e8:	08006041 	.word	0x08006041
 80062ec:	08006cb0 	.word	0x08006cb0

080062f0 <__sflush_r>:
 80062f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062f8:	0716      	lsls	r6, r2, #28
 80062fa:	4605      	mov	r5, r0
 80062fc:	460c      	mov	r4, r1
 80062fe:	d454      	bmi.n	80063aa <__sflush_r+0xba>
 8006300:	684b      	ldr	r3, [r1, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	dc02      	bgt.n	800630c <__sflush_r+0x1c>
 8006306:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006308:	2b00      	cmp	r3, #0
 800630a:	dd48      	ble.n	800639e <__sflush_r+0xae>
 800630c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800630e:	2e00      	cmp	r6, #0
 8006310:	d045      	beq.n	800639e <__sflush_r+0xae>
 8006312:	2300      	movs	r3, #0
 8006314:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006318:	682f      	ldr	r7, [r5, #0]
 800631a:	6a21      	ldr	r1, [r4, #32]
 800631c:	602b      	str	r3, [r5, #0]
 800631e:	d030      	beq.n	8006382 <__sflush_r+0x92>
 8006320:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006322:	89a3      	ldrh	r3, [r4, #12]
 8006324:	0759      	lsls	r1, r3, #29
 8006326:	d505      	bpl.n	8006334 <__sflush_r+0x44>
 8006328:	6863      	ldr	r3, [r4, #4]
 800632a:	1ad2      	subs	r2, r2, r3
 800632c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800632e:	b10b      	cbz	r3, 8006334 <__sflush_r+0x44>
 8006330:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006332:	1ad2      	subs	r2, r2, r3
 8006334:	2300      	movs	r3, #0
 8006336:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006338:	6a21      	ldr	r1, [r4, #32]
 800633a:	4628      	mov	r0, r5
 800633c:	47b0      	blx	r6
 800633e:	1c43      	adds	r3, r0, #1
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	d106      	bne.n	8006352 <__sflush_r+0x62>
 8006344:	6829      	ldr	r1, [r5, #0]
 8006346:	291d      	cmp	r1, #29
 8006348:	d82b      	bhi.n	80063a2 <__sflush_r+0xb2>
 800634a:	4a2a      	ldr	r2, [pc, #168]	@ (80063f4 <__sflush_r+0x104>)
 800634c:	40ca      	lsrs	r2, r1
 800634e:	07d6      	lsls	r6, r2, #31
 8006350:	d527      	bpl.n	80063a2 <__sflush_r+0xb2>
 8006352:	2200      	movs	r2, #0
 8006354:	6062      	str	r2, [r4, #4]
 8006356:	04d9      	lsls	r1, r3, #19
 8006358:	6922      	ldr	r2, [r4, #16]
 800635a:	6022      	str	r2, [r4, #0]
 800635c:	d504      	bpl.n	8006368 <__sflush_r+0x78>
 800635e:	1c42      	adds	r2, r0, #1
 8006360:	d101      	bne.n	8006366 <__sflush_r+0x76>
 8006362:	682b      	ldr	r3, [r5, #0]
 8006364:	b903      	cbnz	r3, 8006368 <__sflush_r+0x78>
 8006366:	6560      	str	r0, [r4, #84]	@ 0x54
 8006368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800636a:	602f      	str	r7, [r5, #0]
 800636c:	b1b9      	cbz	r1, 800639e <__sflush_r+0xae>
 800636e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006372:	4299      	cmp	r1, r3
 8006374:	d002      	beq.n	800637c <__sflush_r+0x8c>
 8006376:	4628      	mov	r0, r5
 8006378:	f7ff f9e8 	bl	800574c <_free_r>
 800637c:	2300      	movs	r3, #0
 800637e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006380:	e00d      	b.n	800639e <__sflush_r+0xae>
 8006382:	2301      	movs	r3, #1
 8006384:	4628      	mov	r0, r5
 8006386:	47b0      	blx	r6
 8006388:	4602      	mov	r2, r0
 800638a:	1c50      	adds	r0, r2, #1
 800638c:	d1c9      	bne.n	8006322 <__sflush_r+0x32>
 800638e:	682b      	ldr	r3, [r5, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0c6      	beq.n	8006322 <__sflush_r+0x32>
 8006394:	2b1d      	cmp	r3, #29
 8006396:	d001      	beq.n	800639c <__sflush_r+0xac>
 8006398:	2b16      	cmp	r3, #22
 800639a:	d11e      	bne.n	80063da <__sflush_r+0xea>
 800639c:	602f      	str	r7, [r5, #0]
 800639e:	2000      	movs	r0, #0
 80063a0:	e022      	b.n	80063e8 <__sflush_r+0xf8>
 80063a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063a6:	b21b      	sxth	r3, r3
 80063a8:	e01b      	b.n	80063e2 <__sflush_r+0xf2>
 80063aa:	690f      	ldr	r7, [r1, #16]
 80063ac:	2f00      	cmp	r7, #0
 80063ae:	d0f6      	beq.n	800639e <__sflush_r+0xae>
 80063b0:	0793      	lsls	r3, r2, #30
 80063b2:	680e      	ldr	r6, [r1, #0]
 80063b4:	bf08      	it	eq
 80063b6:	694b      	ldreq	r3, [r1, #20]
 80063b8:	600f      	str	r7, [r1, #0]
 80063ba:	bf18      	it	ne
 80063bc:	2300      	movne	r3, #0
 80063be:	eba6 0807 	sub.w	r8, r6, r7
 80063c2:	608b      	str	r3, [r1, #8]
 80063c4:	f1b8 0f00 	cmp.w	r8, #0
 80063c8:	dde9      	ble.n	800639e <__sflush_r+0xae>
 80063ca:	6a21      	ldr	r1, [r4, #32]
 80063cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80063ce:	4643      	mov	r3, r8
 80063d0:	463a      	mov	r2, r7
 80063d2:	4628      	mov	r0, r5
 80063d4:	47b0      	blx	r6
 80063d6:	2800      	cmp	r0, #0
 80063d8:	dc08      	bgt.n	80063ec <__sflush_r+0xfc>
 80063da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063e2:	81a3      	strh	r3, [r4, #12]
 80063e4:	f04f 30ff 	mov.w	r0, #4294967295
 80063e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063ec:	4407      	add	r7, r0
 80063ee:	eba8 0800 	sub.w	r8, r8, r0
 80063f2:	e7e7      	b.n	80063c4 <__sflush_r+0xd4>
 80063f4:	20400001 	.word	0x20400001

080063f8 <_fflush_r>:
 80063f8:	b538      	push	{r3, r4, r5, lr}
 80063fa:	690b      	ldr	r3, [r1, #16]
 80063fc:	4605      	mov	r5, r0
 80063fe:	460c      	mov	r4, r1
 8006400:	b913      	cbnz	r3, 8006408 <_fflush_r+0x10>
 8006402:	2500      	movs	r5, #0
 8006404:	4628      	mov	r0, r5
 8006406:	bd38      	pop	{r3, r4, r5, pc}
 8006408:	b118      	cbz	r0, 8006412 <_fflush_r+0x1a>
 800640a:	6a03      	ldr	r3, [r0, #32]
 800640c:	b90b      	cbnz	r3, 8006412 <_fflush_r+0x1a>
 800640e:	f7fe fa99 	bl	8004944 <__sinit>
 8006412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0f3      	beq.n	8006402 <_fflush_r+0xa>
 800641a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800641c:	07d0      	lsls	r0, r2, #31
 800641e:	d404      	bmi.n	800642a <_fflush_r+0x32>
 8006420:	0599      	lsls	r1, r3, #22
 8006422:	d402      	bmi.n	800642a <_fflush_r+0x32>
 8006424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006426:	f7fe fba6 	bl	8004b76 <__retarget_lock_acquire_recursive>
 800642a:	4628      	mov	r0, r5
 800642c:	4621      	mov	r1, r4
 800642e:	f7ff ff5f 	bl	80062f0 <__sflush_r>
 8006432:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006434:	07da      	lsls	r2, r3, #31
 8006436:	4605      	mov	r5, r0
 8006438:	d4e4      	bmi.n	8006404 <_fflush_r+0xc>
 800643a:	89a3      	ldrh	r3, [r4, #12]
 800643c:	059b      	lsls	r3, r3, #22
 800643e:	d4e1      	bmi.n	8006404 <_fflush_r+0xc>
 8006440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006442:	f7fe fb99 	bl	8004b78 <__retarget_lock_release_recursive>
 8006446:	e7dd      	b.n	8006404 <_fflush_r+0xc>

08006448 <memmove>:
 8006448:	4288      	cmp	r0, r1
 800644a:	b510      	push	{r4, lr}
 800644c:	eb01 0402 	add.w	r4, r1, r2
 8006450:	d902      	bls.n	8006458 <memmove+0x10>
 8006452:	4284      	cmp	r4, r0
 8006454:	4623      	mov	r3, r4
 8006456:	d807      	bhi.n	8006468 <memmove+0x20>
 8006458:	1e43      	subs	r3, r0, #1
 800645a:	42a1      	cmp	r1, r4
 800645c:	d008      	beq.n	8006470 <memmove+0x28>
 800645e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006462:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006466:	e7f8      	b.n	800645a <memmove+0x12>
 8006468:	4402      	add	r2, r0
 800646a:	4601      	mov	r1, r0
 800646c:	428a      	cmp	r2, r1
 800646e:	d100      	bne.n	8006472 <memmove+0x2a>
 8006470:	bd10      	pop	{r4, pc}
 8006472:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006476:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800647a:	e7f7      	b.n	800646c <memmove+0x24>

0800647c <_sbrk_r>:
 800647c:	b538      	push	{r3, r4, r5, lr}
 800647e:	4d06      	ldr	r5, [pc, #24]	@ (8006498 <_sbrk_r+0x1c>)
 8006480:	2300      	movs	r3, #0
 8006482:	4604      	mov	r4, r0
 8006484:	4608      	mov	r0, r1
 8006486:	602b      	str	r3, [r5, #0]
 8006488:	f7fa fca6 	bl	8000dd8 <_sbrk>
 800648c:	1c43      	adds	r3, r0, #1
 800648e:	d102      	bne.n	8006496 <_sbrk_r+0x1a>
 8006490:	682b      	ldr	r3, [r5, #0]
 8006492:	b103      	cbz	r3, 8006496 <_sbrk_r+0x1a>
 8006494:	6023      	str	r3, [r4, #0]
 8006496:	bd38      	pop	{r3, r4, r5, pc}
 8006498:	20000484 	.word	0x20000484

0800649c <memcpy>:
 800649c:	440a      	add	r2, r1
 800649e:	4291      	cmp	r1, r2
 80064a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80064a4:	d100      	bne.n	80064a8 <memcpy+0xc>
 80064a6:	4770      	bx	lr
 80064a8:	b510      	push	{r4, lr}
 80064aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064b2:	4291      	cmp	r1, r2
 80064b4:	d1f9      	bne.n	80064aa <memcpy+0xe>
 80064b6:	bd10      	pop	{r4, pc}

080064b8 <__assert_func>:
 80064b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064ba:	4614      	mov	r4, r2
 80064bc:	461a      	mov	r2, r3
 80064be:	4b09      	ldr	r3, [pc, #36]	@ (80064e4 <__assert_func+0x2c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4605      	mov	r5, r0
 80064c4:	68d8      	ldr	r0, [r3, #12]
 80064c6:	b14c      	cbz	r4, 80064dc <__assert_func+0x24>
 80064c8:	4b07      	ldr	r3, [pc, #28]	@ (80064e8 <__assert_func+0x30>)
 80064ca:	9100      	str	r1, [sp, #0]
 80064cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80064d0:	4906      	ldr	r1, [pc, #24]	@ (80064ec <__assert_func+0x34>)
 80064d2:	462b      	mov	r3, r5
 80064d4:	f000 f870 	bl	80065b8 <fiprintf>
 80064d8:	f000 f880 	bl	80065dc <abort>
 80064dc:	4b04      	ldr	r3, [pc, #16]	@ (80064f0 <__assert_func+0x38>)
 80064de:	461c      	mov	r4, r3
 80064e0:	e7f3      	b.n	80064ca <__assert_func+0x12>
 80064e2:	bf00      	nop
 80064e4:	2000001c 	.word	0x2000001c
 80064e8:	08006cc5 	.word	0x08006cc5
 80064ec:	08006cd2 	.word	0x08006cd2
 80064f0:	08006d00 	.word	0x08006d00

080064f4 <_calloc_r>:
 80064f4:	b570      	push	{r4, r5, r6, lr}
 80064f6:	fba1 5402 	umull	r5, r4, r1, r2
 80064fa:	b934      	cbnz	r4, 800650a <_calloc_r+0x16>
 80064fc:	4629      	mov	r1, r5
 80064fe:	f7ff f999 	bl	8005834 <_malloc_r>
 8006502:	4606      	mov	r6, r0
 8006504:	b928      	cbnz	r0, 8006512 <_calloc_r+0x1e>
 8006506:	4630      	mov	r0, r6
 8006508:	bd70      	pop	{r4, r5, r6, pc}
 800650a:	220c      	movs	r2, #12
 800650c:	6002      	str	r2, [r0, #0]
 800650e:	2600      	movs	r6, #0
 8006510:	e7f9      	b.n	8006506 <_calloc_r+0x12>
 8006512:	462a      	mov	r2, r5
 8006514:	4621      	mov	r1, r4
 8006516:	f7fe fab0 	bl	8004a7a <memset>
 800651a:	e7f4      	b.n	8006506 <_calloc_r+0x12>

0800651c <__ascii_mbtowc>:
 800651c:	b082      	sub	sp, #8
 800651e:	b901      	cbnz	r1, 8006522 <__ascii_mbtowc+0x6>
 8006520:	a901      	add	r1, sp, #4
 8006522:	b142      	cbz	r2, 8006536 <__ascii_mbtowc+0x1a>
 8006524:	b14b      	cbz	r3, 800653a <__ascii_mbtowc+0x1e>
 8006526:	7813      	ldrb	r3, [r2, #0]
 8006528:	600b      	str	r3, [r1, #0]
 800652a:	7812      	ldrb	r2, [r2, #0]
 800652c:	1e10      	subs	r0, r2, #0
 800652e:	bf18      	it	ne
 8006530:	2001      	movne	r0, #1
 8006532:	b002      	add	sp, #8
 8006534:	4770      	bx	lr
 8006536:	4610      	mov	r0, r2
 8006538:	e7fb      	b.n	8006532 <__ascii_mbtowc+0x16>
 800653a:	f06f 0001 	mvn.w	r0, #1
 800653e:	e7f8      	b.n	8006532 <__ascii_mbtowc+0x16>

08006540 <_realloc_r>:
 8006540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006544:	4607      	mov	r7, r0
 8006546:	4614      	mov	r4, r2
 8006548:	460d      	mov	r5, r1
 800654a:	b921      	cbnz	r1, 8006556 <_realloc_r+0x16>
 800654c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006550:	4611      	mov	r1, r2
 8006552:	f7ff b96f 	b.w	8005834 <_malloc_r>
 8006556:	b92a      	cbnz	r2, 8006564 <_realloc_r+0x24>
 8006558:	f7ff f8f8 	bl	800574c <_free_r>
 800655c:	4625      	mov	r5, r4
 800655e:	4628      	mov	r0, r5
 8006560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006564:	f000 f841 	bl	80065ea <_malloc_usable_size_r>
 8006568:	4284      	cmp	r4, r0
 800656a:	4606      	mov	r6, r0
 800656c:	d802      	bhi.n	8006574 <_realloc_r+0x34>
 800656e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006572:	d8f4      	bhi.n	800655e <_realloc_r+0x1e>
 8006574:	4621      	mov	r1, r4
 8006576:	4638      	mov	r0, r7
 8006578:	f7ff f95c 	bl	8005834 <_malloc_r>
 800657c:	4680      	mov	r8, r0
 800657e:	b908      	cbnz	r0, 8006584 <_realloc_r+0x44>
 8006580:	4645      	mov	r5, r8
 8006582:	e7ec      	b.n	800655e <_realloc_r+0x1e>
 8006584:	42b4      	cmp	r4, r6
 8006586:	4622      	mov	r2, r4
 8006588:	4629      	mov	r1, r5
 800658a:	bf28      	it	cs
 800658c:	4632      	movcs	r2, r6
 800658e:	f7ff ff85 	bl	800649c <memcpy>
 8006592:	4629      	mov	r1, r5
 8006594:	4638      	mov	r0, r7
 8006596:	f7ff f8d9 	bl	800574c <_free_r>
 800659a:	e7f1      	b.n	8006580 <_realloc_r+0x40>

0800659c <__ascii_wctomb>:
 800659c:	4603      	mov	r3, r0
 800659e:	4608      	mov	r0, r1
 80065a0:	b141      	cbz	r1, 80065b4 <__ascii_wctomb+0x18>
 80065a2:	2aff      	cmp	r2, #255	@ 0xff
 80065a4:	d904      	bls.n	80065b0 <__ascii_wctomb+0x14>
 80065a6:	228a      	movs	r2, #138	@ 0x8a
 80065a8:	601a      	str	r2, [r3, #0]
 80065aa:	f04f 30ff 	mov.w	r0, #4294967295
 80065ae:	4770      	bx	lr
 80065b0:	700a      	strb	r2, [r1, #0]
 80065b2:	2001      	movs	r0, #1
 80065b4:	4770      	bx	lr
	...

080065b8 <fiprintf>:
 80065b8:	b40e      	push	{r1, r2, r3}
 80065ba:	b503      	push	{r0, r1, lr}
 80065bc:	4601      	mov	r1, r0
 80065be:	ab03      	add	r3, sp, #12
 80065c0:	4805      	ldr	r0, [pc, #20]	@ (80065d8 <fiprintf+0x20>)
 80065c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80065c6:	6800      	ldr	r0, [r0, #0]
 80065c8:	9301      	str	r3, [sp, #4]
 80065ca:	f000 f83f 	bl	800664c <_vfiprintf_r>
 80065ce:	b002      	add	sp, #8
 80065d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80065d4:	b003      	add	sp, #12
 80065d6:	4770      	bx	lr
 80065d8:	2000001c 	.word	0x2000001c

080065dc <abort>:
 80065dc:	b508      	push	{r3, lr}
 80065de:	2006      	movs	r0, #6
 80065e0:	f000 fa08 	bl	80069f4 <raise>
 80065e4:	2001      	movs	r0, #1
 80065e6:	f7fa fb7f 	bl	8000ce8 <_exit>

080065ea <_malloc_usable_size_r>:
 80065ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ee:	1f18      	subs	r0, r3, #4
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	bfbc      	itt	lt
 80065f4:	580b      	ldrlt	r3, [r1, r0]
 80065f6:	18c0      	addlt	r0, r0, r3
 80065f8:	4770      	bx	lr

080065fa <__sfputc_r>:
 80065fa:	6893      	ldr	r3, [r2, #8]
 80065fc:	3b01      	subs	r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	b410      	push	{r4}
 8006602:	6093      	str	r3, [r2, #8]
 8006604:	da08      	bge.n	8006618 <__sfputc_r+0x1e>
 8006606:	6994      	ldr	r4, [r2, #24]
 8006608:	42a3      	cmp	r3, r4
 800660a:	db01      	blt.n	8006610 <__sfputc_r+0x16>
 800660c:	290a      	cmp	r1, #10
 800660e:	d103      	bne.n	8006618 <__sfputc_r+0x1e>
 8006610:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006614:	f000 b932 	b.w	800687c <__swbuf_r>
 8006618:	6813      	ldr	r3, [r2, #0]
 800661a:	1c58      	adds	r0, r3, #1
 800661c:	6010      	str	r0, [r2, #0]
 800661e:	7019      	strb	r1, [r3, #0]
 8006620:	4608      	mov	r0, r1
 8006622:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006626:	4770      	bx	lr

08006628 <__sfputs_r>:
 8006628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662a:	4606      	mov	r6, r0
 800662c:	460f      	mov	r7, r1
 800662e:	4614      	mov	r4, r2
 8006630:	18d5      	adds	r5, r2, r3
 8006632:	42ac      	cmp	r4, r5
 8006634:	d101      	bne.n	800663a <__sfputs_r+0x12>
 8006636:	2000      	movs	r0, #0
 8006638:	e007      	b.n	800664a <__sfputs_r+0x22>
 800663a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800663e:	463a      	mov	r2, r7
 8006640:	4630      	mov	r0, r6
 8006642:	f7ff ffda 	bl	80065fa <__sfputc_r>
 8006646:	1c43      	adds	r3, r0, #1
 8006648:	d1f3      	bne.n	8006632 <__sfputs_r+0xa>
 800664a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800664c <_vfiprintf_r>:
 800664c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006650:	460d      	mov	r5, r1
 8006652:	b09d      	sub	sp, #116	@ 0x74
 8006654:	4614      	mov	r4, r2
 8006656:	4698      	mov	r8, r3
 8006658:	4606      	mov	r6, r0
 800665a:	b118      	cbz	r0, 8006664 <_vfiprintf_r+0x18>
 800665c:	6a03      	ldr	r3, [r0, #32]
 800665e:	b90b      	cbnz	r3, 8006664 <_vfiprintf_r+0x18>
 8006660:	f7fe f970 	bl	8004944 <__sinit>
 8006664:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006666:	07d9      	lsls	r1, r3, #31
 8006668:	d405      	bmi.n	8006676 <_vfiprintf_r+0x2a>
 800666a:	89ab      	ldrh	r3, [r5, #12]
 800666c:	059a      	lsls	r2, r3, #22
 800666e:	d402      	bmi.n	8006676 <_vfiprintf_r+0x2a>
 8006670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006672:	f7fe fa80 	bl	8004b76 <__retarget_lock_acquire_recursive>
 8006676:	89ab      	ldrh	r3, [r5, #12]
 8006678:	071b      	lsls	r3, r3, #28
 800667a:	d501      	bpl.n	8006680 <_vfiprintf_r+0x34>
 800667c:	692b      	ldr	r3, [r5, #16]
 800667e:	b99b      	cbnz	r3, 80066a8 <_vfiprintf_r+0x5c>
 8006680:	4629      	mov	r1, r5
 8006682:	4630      	mov	r0, r6
 8006684:	f000 f938 	bl	80068f8 <__swsetup_r>
 8006688:	b170      	cbz	r0, 80066a8 <_vfiprintf_r+0x5c>
 800668a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800668c:	07dc      	lsls	r4, r3, #31
 800668e:	d504      	bpl.n	800669a <_vfiprintf_r+0x4e>
 8006690:	f04f 30ff 	mov.w	r0, #4294967295
 8006694:	b01d      	add	sp, #116	@ 0x74
 8006696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800669a:	89ab      	ldrh	r3, [r5, #12]
 800669c:	0598      	lsls	r0, r3, #22
 800669e:	d4f7      	bmi.n	8006690 <_vfiprintf_r+0x44>
 80066a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066a2:	f7fe fa69 	bl	8004b78 <__retarget_lock_release_recursive>
 80066a6:	e7f3      	b.n	8006690 <_vfiprintf_r+0x44>
 80066a8:	2300      	movs	r3, #0
 80066aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80066ac:	2320      	movs	r3, #32
 80066ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80066b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80066b6:	2330      	movs	r3, #48	@ 0x30
 80066b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006868 <_vfiprintf_r+0x21c>
 80066bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80066c0:	f04f 0901 	mov.w	r9, #1
 80066c4:	4623      	mov	r3, r4
 80066c6:	469a      	mov	sl, r3
 80066c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066cc:	b10a      	cbz	r2, 80066d2 <_vfiprintf_r+0x86>
 80066ce:	2a25      	cmp	r2, #37	@ 0x25
 80066d0:	d1f9      	bne.n	80066c6 <_vfiprintf_r+0x7a>
 80066d2:	ebba 0b04 	subs.w	fp, sl, r4
 80066d6:	d00b      	beq.n	80066f0 <_vfiprintf_r+0xa4>
 80066d8:	465b      	mov	r3, fp
 80066da:	4622      	mov	r2, r4
 80066dc:	4629      	mov	r1, r5
 80066de:	4630      	mov	r0, r6
 80066e0:	f7ff ffa2 	bl	8006628 <__sfputs_r>
 80066e4:	3001      	adds	r0, #1
 80066e6:	f000 80a7 	beq.w	8006838 <_vfiprintf_r+0x1ec>
 80066ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066ec:	445a      	add	r2, fp
 80066ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80066f0:	f89a 3000 	ldrb.w	r3, [sl]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 809f 	beq.w	8006838 <_vfiprintf_r+0x1ec>
 80066fa:	2300      	movs	r3, #0
 80066fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006704:	f10a 0a01 	add.w	sl, sl, #1
 8006708:	9304      	str	r3, [sp, #16]
 800670a:	9307      	str	r3, [sp, #28]
 800670c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006710:	931a      	str	r3, [sp, #104]	@ 0x68
 8006712:	4654      	mov	r4, sl
 8006714:	2205      	movs	r2, #5
 8006716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800671a:	4853      	ldr	r0, [pc, #332]	@ (8006868 <_vfiprintf_r+0x21c>)
 800671c:	f7f9 fd90 	bl	8000240 <memchr>
 8006720:	9a04      	ldr	r2, [sp, #16]
 8006722:	b9d8      	cbnz	r0, 800675c <_vfiprintf_r+0x110>
 8006724:	06d1      	lsls	r1, r2, #27
 8006726:	bf44      	itt	mi
 8006728:	2320      	movmi	r3, #32
 800672a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800672e:	0713      	lsls	r3, r2, #28
 8006730:	bf44      	itt	mi
 8006732:	232b      	movmi	r3, #43	@ 0x2b
 8006734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006738:	f89a 3000 	ldrb.w	r3, [sl]
 800673c:	2b2a      	cmp	r3, #42	@ 0x2a
 800673e:	d015      	beq.n	800676c <_vfiprintf_r+0x120>
 8006740:	9a07      	ldr	r2, [sp, #28]
 8006742:	4654      	mov	r4, sl
 8006744:	2000      	movs	r0, #0
 8006746:	f04f 0c0a 	mov.w	ip, #10
 800674a:	4621      	mov	r1, r4
 800674c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006750:	3b30      	subs	r3, #48	@ 0x30
 8006752:	2b09      	cmp	r3, #9
 8006754:	d94b      	bls.n	80067ee <_vfiprintf_r+0x1a2>
 8006756:	b1b0      	cbz	r0, 8006786 <_vfiprintf_r+0x13a>
 8006758:	9207      	str	r2, [sp, #28]
 800675a:	e014      	b.n	8006786 <_vfiprintf_r+0x13a>
 800675c:	eba0 0308 	sub.w	r3, r0, r8
 8006760:	fa09 f303 	lsl.w	r3, r9, r3
 8006764:	4313      	orrs	r3, r2
 8006766:	9304      	str	r3, [sp, #16]
 8006768:	46a2      	mov	sl, r4
 800676a:	e7d2      	b.n	8006712 <_vfiprintf_r+0xc6>
 800676c:	9b03      	ldr	r3, [sp, #12]
 800676e:	1d19      	adds	r1, r3, #4
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	9103      	str	r1, [sp, #12]
 8006774:	2b00      	cmp	r3, #0
 8006776:	bfbb      	ittet	lt
 8006778:	425b      	neglt	r3, r3
 800677a:	f042 0202 	orrlt.w	r2, r2, #2
 800677e:	9307      	strge	r3, [sp, #28]
 8006780:	9307      	strlt	r3, [sp, #28]
 8006782:	bfb8      	it	lt
 8006784:	9204      	strlt	r2, [sp, #16]
 8006786:	7823      	ldrb	r3, [r4, #0]
 8006788:	2b2e      	cmp	r3, #46	@ 0x2e
 800678a:	d10a      	bne.n	80067a2 <_vfiprintf_r+0x156>
 800678c:	7863      	ldrb	r3, [r4, #1]
 800678e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006790:	d132      	bne.n	80067f8 <_vfiprintf_r+0x1ac>
 8006792:	9b03      	ldr	r3, [sp, #12]
 8006794:	1d1a      	adds	r2, r3, #4
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	9203      	str	r2, [sp, #12]
 800679a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800679e:	3402      	adds	r4, #2
 80067a0:	9305      	str	r3, [sp, #20]
 80067a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006878 <_vfiprintf_r+0x22c>
 80067a6:	7821      	ldrb	r1, [r4, #0]
 80067a8:	2203      	movs	r2, #3
 80067aa:	4650      	mov	r0, sl
 80067ac:	f7f9 fd48 	bl	8000240 <memchr>
 80067b0:	b138      	cbz	r0, 80067c2 <_vfiprintf_r+0x176>
 80067b2:	9b04      	ldr	r3, [sp, #16]
 80067b4:	eba0 000a 	sub.w	r0, r0, sl
 80067b8:	2240      	movs	r2, #64	@ 0x40
 80067ba:	4082      	lsls	r2, r0
 80067bc:	4313      	orrs	r3, r2
 80067be:	3401      	adds	r4, #1
 80067c0:	9304      	str	r3, [sp, #16]
 80067c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c6:	4829      	ldr	r0, [pc, #164]	@ (800686c <_vfiprintf_r+0x220>)
 80067c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80067cc:	2206      	movs	r2, #6
 80067ce:	f7f9 fd37 	bl	8000240 <memchr>
 80067d2:	2800      	cmp	r0, #0
 80067d4:	d03f      	beq.n	8006856 <_vfiprintf_r+0x20a>
 80067d6:	4b26      	ldr	r3, [pc, #152]	@ (8006870 <_vfiprintf_r+0x224>)
 80067d8:	bb1b      	cbnz	r3, 8006822 <_vfiprintf_r+0x1d6>
 80067da:	9b03      	ldr	r3, [sp, #12]
 80067dc:	3307      	adds	r3, #7
 80067de:	f023 0307 	bic.w	r3, r3, #7
 80067e2:	3308      	adds	r3, #8
 80067e4:	9303      	str	r3, [sp, #12]
 80067e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067e8:	443b      	add	r3, r7
 80067ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80067ec:	e76a      	b.n	80066c4 <_vfiprintf_r+0x78>
 80067ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80067f2:	460c      	mov	r4, r1
 80067f4:	2001      	movs	r0, #1
 80067f6:	e7a8      	b.n	800674a <_vfiprintf_r+0xfe>
 80067f8:	2300      	movs	r3, #0
 80067fa:	3401      	adds	r4, #1
 80067fc:	9305      	str	r3, [sp, #20]
 80067fe:	4619      	mov	r1, r3
 8006800:	f04f 0c0a 	mov.w	ip, #10
 8006804:	4620      	mov	r0, r4
 8006806:	f810 2b01 	ldrb.w	r2, [r0], #1
 800680a:	3a30      	subs	r2, #48	@ 0x30
 800680c:	2a09      	cmp	r2, #9
 800680e:	d903      	bls.n	8006818 <_vfiprintf_r+0x1cc>
 8006810:	2b00      	cmp	r3, #0
 8006812:	d0c6      	beq.n	80067a2 <_vfiprintf_r+0x156>
 8006814:	9105      	str	r1, [sp, #20]
 8006816:	e7c4      	b.n	80067a2 <_vfiprintf_r+0x156>
 8006818:	fb0c 2101 	mla	r1, ip, r1, r2
 800681c:	4604      	mov	r4, r0
 800681e:	2301      	movs	r3, #1
 8006820:	e7f0      	b.n	8006804 <_vfiprintf_r+0x1b8>
 8006822:	ab03      	add	r3, sp, #12
 8006824:	9300      	str	r3, [sp, #0]
 8006826:	462a      	mov	r2, r5
 8006828:	4b12      	ldr	r3, [pc, #72]	@ (8006874 <_vfiprintf_r+0x228>)
 800682a:	a904      	add	r1, sp, #16
 800682c:	4630      	mov	r0, r6
 800682e:	f7fd fc57 	bl	80040e0 <_printf_float>
 8006832:	4607      	mov	r7, r0
 8006834:	1c78      	adds	r0, r7, #1
 8006836:	d1d6      	bne.n	80067e6 <_vfiprintf_r+0x19a>
 8006838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800683a:	07d9      	lsls	r1, r3, #31
 800683c:	d405      	bmi.n	800684a <_vfiprintf_r+0x1fe>
 800683e:	89ab      	ldrh	r3, [r5, #12]
 8006840:	059a      	lsls	r2, r3, #22
 8006842:	d402      	bmi.n	800684a <_vfiprintf_r+0x1fe>
 8006844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006846:	f7fe f997 	bl	8004b78 <__retarget_lock_release_recursive>
 800684a:	89ab      	ldrh	r3, [r5, #12]
 800684c:	065b      	lsls	r3, r3, #25
 800684e:	f53f af1f 	bmi.w	8006690 <_vfiprintf_r+0x44>
 8006852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006854:	e71e      	b.n	8006694 <_vfiprintf_r+0x48>
 8006856:	ab03      	add	r3, sp, #12
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	462a      	mov	r2, r5
 800685c:	4b05      	ldr	r3, [pc, #20]	@ (8006874 <_vfiprintf_r+0x228>)
 800685e:	a904      	add	r1, sp, #16
 8006860:	4630      	mov	r0, r6
 8006862:	f7fd fec5 	bl	80045f0 <_printf_i>
 8006866:	e7e4      	b.n	8006832 <_vfiprintf_r+0x1e6>
 8006868:	08006caa 	.word	0x08006caa
 800686c:	08006cb4 	.word	0x08006cb4
 8006870:	080040e1 	.word	0x080040e1
 8006874:	08006629 	.word	0x08006629
 8006878:	08006cb0 	.word	0x08006cb0

0800687c <__swbuf_r>:
 800687c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687e:	460e      	mov	r6, r1
 8006880:	4614      	mov	r4, r2
 8006882:	4605      	mov	r5, r0
 8006884:	b118      	cbz	r0, 800688e <__swbuf_r+0x12>
 8006886:	6a03      	ldr	r3, [r0, #32]
 8006888:	b90b      	cbnz	r3, 800688e <__swbuf_r+0x12>
 800688a:	f7fe f85b 	bl	8004944 <__sinit>
 800688e:	69a3      	ldr	r3, [r4, #24]
 8006890:	60a3      	str	r3, [r4, #8]
 8006892:	89a3      	ldrh	r3, [r4, #12]
 8006894:	071a      	lsls	r2, r3, #28
 8006896:	d501      	bpl.n	800689c <__swbuf_r+0x20>
 8006898:	6923      	ldr	r3, [r4, #16]
 800689a:	b943      	cbnz	r3, 80068ae <__swbuf_r+0x32>
 800689c:	4621      	mov	r1, r4
 800689e:	4628      	mov	r0, r5
 80068a0:	f000 f82a 	bl	80068f8 <__swsetup_r>
 80068a4:	b118      	cbz	r0, 80068ae <__swbuf_r+0x32>
 80068a6:	f04f 37ff 	mov.w	r7, #4294967295
 80068aa:	4638      	mov	r0, r7
 80068ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	6922      	ldr	r2, [r4, #16]
 80068b2:	1a98      	subs	r0, r3, r2
 80068b4:	6963      	ldr	r3, [r4, #20]
 80068b6:	b2f6      	uxtb	r6, r6
 80068b8:	4283      	cmp	r3, r0
 80068ba:	4637      	mov	r7, r6
 80068bc:	dc05      	bgt.n	80068ca <__swbuf_r+0x4e>
 80068be:	4621      	mov	r1, r4
 80068c0:	4628      	mov	r0, r5
 80068c2:	f7ff fd99 	bl	80063f8 <_fflush_r>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	d1ed      	bne.n	80068a6 <__swbuf_r+0x2a>
 80068ca:	68a3      	ldr	r3, [r4, #8]
 80068cc:	3b01      	subs	r3, #1
 80068ce:	60a3      	str	r3, [r4, #8]
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	6022      	str	r2, [r4, #0]
 80068d6:	701e      	strb	r6, [r3, #0]
 80068d8:	6962      	ldr	r2, [r4, #20]
 80068da:	1c43      	adds	r3, r0, #1
 80068dc:	429a      	cmp	r2, r3
 80068de:	d004      	beq.n	80068ea <__swbuf_r+0x6e>
 80068e0:	89a3      	ldrh	r3, [r4, #12]
 80068e2:	07db      	lsls	r3, r3, #31
 80068e4:	d5e1      	bpl.n	80068aa <__swbuf_r+0x2e>
 80068e6:	2e0a      	cmp	r6, #10
 80068e8:	d1df      	bne.n	80068aa <__swbuf_r+0x2e>
 80068ea:	4621      	mov	r1, r4
 80068ec:	4628      	mov	r0, r5
 80068ee:	f7ff fd83 	bl	80063f8 <_fflush_r>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	d0d9      	beq.n	80068aa <__swbuf_r+0x2e>
 80068f6:	e7d6      	b.n	80068a6 <__swbuf_r+0x2a>

080068f8 <__swsetup_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4b29      	ldr	r3, [pc, #164]	@ (80069a0 <__swsetup_r+0xa8>)
 80068fc:	4605      	mov	r5, r0
 80068fe:	6818      	ldr	r0, [r3, #0]
 8006900:	460c      	mov	r4, r1
 8006902:	b118      	cbz	r0, 800690c <__swsetup_r+0x14>
 8006904:	6a03      	ldr	r3, [r0, #32]
 8006906:	b90b      	cbnz	r3, 800690c <__swsetup_r+0x14>
 8006908:	f7fe f81c 	bl	8004944 <__sinit>
 800690c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006910:	0719      	lsls	r1, r3, #28
 8006912:	d422      	bmi.n	800695a <__swsetup_r+0x62>
 8006914:	06da      	lsls	r2, r3, #27
 8006916:	d407      	bmi.n	8006928 <__swsetup_r+0x30>
 8006918:	2209      	movs	r2, #9
 800691a:	602a      	str	r2, [r5, #0]
 800691c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006920:	81a3      	strh	r3, [r4, #12]
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	e033      	b.n	8006990 <__swsetup_r+0x98>
 8006928:	0758      	lsls	r0, r3, #29
 800692a:	d512      	bpl.n	8006952 <__swsetup_r+0x5a>
 800692c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800692e:	b141      	cbz	r1, 8006942 <__swsetup_r+0x4a>
 8006930:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006934:	4299      	cmp	r1, r3
 8006936:	d002      	beq.n	800693e <__swsetup_r+0x46>
 8006938:	4628      	mov	r0, r5
 800693a:	f7fe ff07 	bl	800574c <_free_r>
 800693e:	2300      	movs	r3, #0
 8006940:	6363      	str	r3, [r4, #52]	@ 0x34
 8006942:	89a3      	ldrh	r3, [r4, #12]
 8006944:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006948:	81a3      	strh	r3, [r4, #12]
 800694a:	2300      	movs	r3, #0
 800694c:	6063      	str	r3, [r4, #4]
 800694e:	6923      	ldr	r3, [r4, #16]
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	f043 0308 	orr.w	r3, r3, #8
 8006958:	81a3      	strh	r3, [r4, #12]
 800695a:	6923      	ldr	r3, [r4, #16]
 800695c:	b94b      	cbnz	r3, 8006972 <__swsetup_r+0x7a>
 800695e:	89a3      	ldrh	r3, [r4, #12]
 8006960:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d003      	beq.n	8006972 <__swsetup_r+0x7a>
 800696a:	4621      	mov	r1, r4
 800696c:	4628      	mov	r0, r5
 800696e:	f000 f883 	bl	8006a78 <__smakebuf_r>
 8006972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006976:	f013 0201 	ands.w	r2, r3, #1
 800697a:	d00a      	beq.n	8006992 <__swsetup_r+0x9a>
 800697c:	2200      	movs	r2, #0
 800697e:	60a2      	str	r2, [r4, #8]
 8006980:	6962      	ldr	r2, [r4, #20]
 8006982:	4252      	negs	r2, r2
 8006984:	61a2      	str	r2, [r4, #24]
 8006986:	6922      	ldr	r2, [r4, #16]
 8006988:	b942      	cbnz	r2, 800699c <__swsetup_r+0xa4>
 800698a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800698e:	d1c5      	bne.n	800691c <__swsetup_r+0x24>
 8006990:	bd38      	pop	{r3, r4, r5, pc}
 8006992:	0799      	lsls	r1, r3, #30
 8006994:	bf58      	it	pl
 8006996:	6962      	ldrpl	r2, [r4, #20]
 8006998:	60a2      	str	r2, [r4, #8]
 800699a:	e7f4      	b.n	8006986 <__swsetup_r+0x8e>
 800699c:	2000      	movs	r0, #0
 800699e:	e7f7      	b.n	8006990 <__swsetup_r+0x98>
 80069a0:	2000001c 	.word	0x2000001c

080069a4 <_raise_r>:
 80069a4:	291f      	cmp	r1, #31
 80069a6:	b538      	push	{r3, r4, r5, lr}
 80069a8:	4605      	mov	r5, r0
 80069aa:	460c      	mov	r4, r1
 80069ac:	d904      	bls.n	80069b8 <_raise_r+0x14>
 80069ae:	2316      	movs	r3, #22
 80069b0:	6003      	str	r3, [r0, #0]
 80069b2:	f04f 30ff 	mov.w	r0, #4294967295
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80069ba:	b112      	cbz	r2, 80069c2 <_raise_r+0x1e>
 80069bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80069c0:	b94b      	cbnz	r3, 80069d6 <_raise_r+0x32>
 80069c2:	4628      	mov	r0, r5
 80069c4:	f000 f830 	bl	8006a28 <_getpid_r>
 80069c8:	4622      	mov	r2, r4
 80069ca:	4601      	mov	r1, r0
 80069cc:	4628      	mov	r0, r5
 80069ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069d2:	f000 b817 	b.w	8006a04 <_kill_r>
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d00a      	beq.n	80069f0 <_raise_r+0x4c>
 80069da:	1c59      	adds	r1, r3, #1
 80069dc:	d103      	bne.n	80069e6 <_raise_r+0x42>
 80069de:	2316      	movs	r3, #22
 80069e0:	6003      	str	r3, [r0, #0]
 80069e2:	2001      	movs	r0, #1
 80069e4:	e7e7      	b.n	80069b6 <_raise_r+0x12>
 80069e6:	2100      	movs	r1, #0
 80069e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80069ec:	4620      	mov	r0, r4
 80069ee:	4798      	blx	r3
 80069f0:	2000      	movs	r0, #0
 80069f2:	e7e0      	b.n	80069b6 <_raise_r+0x12>

080069f4 <raise>:
 80069f4:	4b02      	ldr	r3, [pc, #8]	@ (8006a00 <raise+0xc>)
 80069f6:	4601      	mov	r1, r0
 80069f8:	6818      	ldr	r0, [r3, #0]
 80069fa:	f7ff bfd3 	b.w	80069a4 <_raise_r>
 80069fe:	bf00      	nop
 8006a00:	2000001c 	.word	0x2000001c

08006a04 <_kill_r>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	4d07      	ldr	r5, [pc, #28]	@ (8006a24 <_kill_r+0x20>)
 8006a08:	2300      	movs	r3, #0
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	4608      	mov	r0, r1
 8006a0e:	4611      	mov	r1, r2
 8006a10:	602b      	str	r3, [r5, #0]
 8006a12:	f7fa f959 	bl	8000cc8 <_kill>
 8006a16:	1c43      	adds	r3, r0, #1
 8006a18:	d102      	bne.n	8006a20 <_kill_r+0x1c>
 8006a1a:	682b      	ldr	r3, [r5, #0]
 8006a1c:	b103      	cbz	r3, 8006a20 <_kill_r+0x1c>
 8006a1e:	6023      	str	r3, [r4, #0]
 8006a20:	bd38      	pop	{r3, r4, r5, pc}
 8006a22:	bf00      	nop
 8006a24:	20000484 	.word	0x20000484

08006a28 <_getpid_r>:
 8006a28:	f7fa b946 	b.w	8000cb8 <_getpid>

08006a2c <__swhatbuf_r>:
 8006a2c:	b570      	push	{r4, r5, r6, lr}
 8006a2e:	460c      	mov	r4, r1
 8006a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a34:	2900      	cmp	r1, #0
 8006a36:	b096      	sub	sp, #88	@ 0x58
 8006a38:	4615      	mov	r5, r2
 8006a3a:	461e      	mov	r6, r3
 8006a3c:	da0d      	bge.n	8006a5a <__swhatbuf_r+0x2e>
 8006a3e:	89a3      	ldrh	r3, [r4, #12]
 8006a40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a44:	f04f 0100 	mov.w	r1, #0
 8006a48:	bf14      	ite	ne
 8006a4a:	2340      	movne	r3, #64	@ 0x40
 8006a4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006a50:	2000      	movs	r0, #0
 8006a52:	6031      	str	r1, [r6, #0]
 8006a54:	602b      	str	r3, [r5, #0]
 8006a56:	b016      	add	sp, #88	@ 0x58
 8006a58:	bd70      	pop	{r4, r5, r6, pc}
 8006a5a:	466a      	mov	r2, sp
 8006a5c:	f000 f848 	bl	8006af0 <_fstat_r>
 8006a60:	2800      	cmp	r0, #0
 8006a62:	dbec      	blt.n	8006a3e <__swhatbuf_r+0x12>
 8006a64:	9901      	ldr	r1, [sp, #4]
 8006a66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006a6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006a6e:	4259      	negs	r1, r3
 8006a70:	4159      	adcs	r1, r3
 8006a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a76:	e7eb      	b.n	8006a50 <__swhatbuf_r+0x24>

08006a78 <__smakebuf_r>:
 8006a78:	898b      	ldrh	r3, [r1, #12]
 8006a7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a7c:	079d      	lsls	r5, r3, #30
 8006a7e:	4606      	mov	r6, r0
 8006a80:	460c      	mov	r4, r1
 8006a82:	d507      	bpl.n	8006a94 <__smakebuf_r+0x1c>
 8006a84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	6123      	str	r3, [r4, #16]
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	6163      	str	r3, [r4, #20]
 8006a90:	b003      	add	sp, #12
 8006a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a94:	ab01      	add	r3, sp, #4
 8006a96:	466a      	mov	r2, sp
 8006a98:	f7ff ffc8 	bl	8006a2c <__swhatbuf_r>
 8006a9c:	9f00      	ldr	r7, [sp, #0]
 8006a9e:	4605      	mov	r5, r0
 8006aa0:	4639      	mov	r1, r7
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f7fe fec6 	bl	8005834 <_malloc_r>
 8006aa8:	b948      	cbnz	r0, 8006abe <__smakebuf_r+0x46>
 8006aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aae:	059a      	lsls	r2, r3, #22
 8006ab0:	d4ee      	bmi.n	8006a90 <__smakebuf_r+0x18>
 8006ab2:	f023 0303 	bic.w	r3, r3, #3
 8006ab6:	f043 0302 	orr.w	r3, r3, #2
 8006aba:	81a3      	strh	r3, [r4, #12]
 8006abc:	e7e2      	b.n	8006a84 <__smakebuf_r+0xc>
 8006abe:	89a3      	ldrh	r3, [r4, #12]
 8006ac0:	6020      	str	r0, [r4, #0]
 8006ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ac6:	81a3      	strh	r3, [r4, #12]
 8006ac8:	9b01      	ldr	r3, [sp, #4]
 8006aca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ace:	b15b      	cbz	r3, 8006ae8 <__smakebuf_r+0x70>
 8006ad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ad4:	4630      	mov	r0, r6
 8006ad6:	f000 f81d 	bl	8006b14 <_isatty_r>
 8006ada:	b128      	cbz	r0, 8006ae8 <__smakebuf_r+0x70>
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	f023 0303 	bic.w	r3, r3, #3
 8006ae2:	f043 0301 	orr.w	r3, r3, #1
 8006ae6:	81a3      	strh	r3, [r4, #12]
 8006ae8:	89a3      	ldrh	r3, [r4, #12]
 8006aea:	431d      	orrs	r5, r3
 8006aec:	81a5      	strh	r5, [r4, #12]
 8006aee:	e7cf      	b.n	8006a90 <__smakebuf_r+0x18>

08006af0 <_fstat_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	4d07      	ldr	r5, [pc, #28]	@ (8006b10 <_fstat_r+0x20>)
 8006af4:	2300      	movs	r3, #0
 8006af6:	4604      	mov	r4, r0
 8006af8:	4608      	mov	r0, r1
 8006afa:	4611      	mov	r1, r2
 8006afc:	602b      	str	r3, [r5, #0]
 8006afe:	f7fa f943 	bl	8000d88 <_fstat>
 8006b02:	1c43      	adds	r3, r0, #1
 8006b04:	d102      	bne.n	8006b0c <_fstat_r+0x1c>
 8006b06:	682b      	ldr	r3, [r5, #0]
 8006b08:	b103      	cbz	r3, 8006b0c <_fstat_r+0x1c>
 8006b0a:	6023      	str	r3, [r4, #0]
 8006b0c:	bd38      	pop	{r3, r4, r5, pc}
 8006b0e:	bf00      	nop
 8006b10:	20000484 	.word	0x20000484

08006b14 <_isatty_r>:
 8006b14:	b538      	push	{r3, r4, r5, lr}
 8006b16:	4d06      	ldr	r5, [pc, #24]	@ (8006b30 <_isatty_r+0x1c>)
 8006b18:	2300      	movs	r3, #0
 8006b1a:	4604      	mov	r4, r0
 8006b1c:	4608      	mov	r0, r1
 8006b1e:	602b      	str	r3, [r5, #0]
 8006b20:	f7fa f942 	bl	8000da8 <_isatty>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d102      	bne.n	8006b2e <_isatty_r+0x1a>
 8006b28:	682b      	ldr	r3, [r5, #0]
 8006b2a:	b103      	cbz	r3, 8006b2e <_isatty_r+0x1a>
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	bd38      	pop	{r3, r4, r5, pc}
 8006b30:	20000484 	.word	0x20000484

08006b34 <_init>:
 8006b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b36:	bf00      	nop
 8006b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b3a:	bc08      	pop	{r3}
 8006b3c:	469e      	mov	lr, r3
 8006b3e:	4770      	bx	lr

08006b40 <_fini>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	bf00      	nop
 8006b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b46:	bc08      	pop	{r3}
 8006b48:	469e      	mov	lr, r3
 8006b4a:	4770      	bx	lr
