

================================================================
== Vivado HLS Report for 'InvMixColumns'
================================================================
* Date:           Wed Feb  7 17:52:11 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        inverse_cipher
* Solution:       aes_inverse_cipher
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.67|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    746|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    770|
|Register         |        -|      -|     108|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     108|   1516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |inverse_cipher_U  |InvMixColumns_invdEe  |        8|  0|   0|  1280|    8|     1|        10240|
    |tmp_state_U       |InvShiftRows_tmp_bkb  |        1|  0|   0|    16|    8|     1|          128|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        9|  0|   0|  1296|   16|     2|        10368|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_1820_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_16_fu_1814_p2  |   icmp   |      0|  0|  11|           5|           6|
    |tmp10_fu_1323_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp11_fu_1329_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp12_fu_1342_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp13_fu_1348_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp14_fu_1360_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp15_fu_1366_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp16_fu_1522_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp17_fu_1528_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp18_fu_1541_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp19_fu_1547_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp1_fu_1086_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp20_fu_1560_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp21_fu_1566_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp22_fu_1578_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp23_fu_1584_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp24_fu_1740_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp25_fu_1746_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp26_fu_1759_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp27_fu_1765_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp28_fu_1778_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp29_fu_1784_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp2_fu_1092_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp30_fu_1796_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp31_fu_1802_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp3_fu_1105_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp4_fu_1111_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp5_fu_1124_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp6_fu_1130_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp7_fu_1142_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp8_fu_1148_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp9_fu_1304_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_10_fu_1572_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_11_fu_1590_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_12_fu_1752_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_13_fu_1771_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_14_fu_1790_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_15_fu_1808_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_1_fu_1098_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_2_fu_1154_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_3_fu_1316_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_4_fu_1117_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_5_fu_1335_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_fu_1354_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_7_fu_1372_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_8_fu_1534_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_fu_1553_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_fu_1310_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp_s_fu_1136_p2   |    xor   |      0|  0|  15|           8|           8|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 746|         394|         391|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         14|    1|         14|
    |i_reg_923                 |   9|          2|    5|         10|
    |inverse_cipher_address0   |  27|          5|   11|         55|
    |inverse_cipher_address1   |  27|          5|   11|         55|
    |inverse_cipher_address10  |  27|          5|   11|         55|
    |inverse_cipher_address11  |  27|          5|   11|         55|
    |inverse_cipher_address12  |  27|          5|   11|         55|
    |inverse_cipher_address13  |  27|          5|   11|         55|
    |inverse_cipher_address14  |  27|          5|   11|         55|
    |inverse_cipher_address15  |  27|          5|   11|         55|
    |inverse_cipher_address2   |  27|          5|   11|         55|
    |inverse_cipher_address3   |  27|          5|   11|         55|
    |inverse_cipher_address4   |  27|          5|   11|         55|
    |inverse_cipher_address5   |  27|          5|   11|         55|
    |inverse_cipher_address6   |  27|          5|   11|         55|
    |inverse_cipher_address7   |  27|          5|   11|         55|
    |inverse_cipher_address8   |  27|          5|   11|         55|
    |inverse_cipher_address9   |  27|          5|   11|         55|
    |state_address0            |  47|         10|    4|         40|
    |state_address1            |  44|          9|    4|         36|
    |tmp_state_address0        |  47|         10|    4|         40|
    |tmp_state_address1        |  44|          9|    4|         36|
    |tmp_state_d0              |  44|          9|    8|         72|
    |tmp_state_d1              |  44|          9|    8|         72|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 770|        152|  214|       1200|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  13|   0|   13|          0|
    |i_2_reg_2274     |   5|   0|    5|          0|
    |i_reg_923        |   5|   0|    5|          0|
    |reg_934          |   8|   0|    8|          0|
    |reg_938          |   8|   0|    8|          0|
    |tmp_10_reg_2161  |   8|   0|    8|          0|
    |tmp_11_reg_2166  |   8|   0|    8|          0|
    |tmp_14_reg_2261  |   8|   0|    8|          0|
    |tmp_15_reg_2266  |   8|   0|    8|          0|
    |tmp_17_reg_2279  |   5|   0|   64|         59|
    |tmp_2_reg_1946   |   8|   0|    8|          0|
    |tmp_6_reg_2051   |   8|   0|    8|          0|
    |tmp_7_reg_2056   |   8|   0|    8|          0|
    |tmp_s_reg_1941   |   8|   0|    8|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 108|   0|  167|         59|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | InvMixColumns | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | InvMixColumns | return value |
|ap_start        |  in |    1| ap_ctrl_hs | InvMixColumns | return value |
|ap_done         | out |    1| ap_ctrl_hs | InvMixColumns | return value |
|ap_idle         | out |    1| ap_ctrl_hs | InvMixColumns | return value |
|ap_ready        | out |    1| ap_ctrl_hs | InvMixColumns | return value |
|state_address0  | out |    4|  ap_memory |     state     |     array    |
|state_ce0       | out |    1|  ap_memory |     state     |     array    |
|state_we0       | out |    1|  ap_memory |     state     |     array    |
|state_d0        | out |    8|  ap_memory |     state     |     array    |
|state_q0        |  in |    8|  ap_memory |     state     |     array    |
|state_address1  | out |    4|  ap_memory |     state     |     array    |
|state_ce1       | out |    1|  ap_memory |     state     |     array    |
|state_q1        |  in |    8|  ap_memory |     state     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

