#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x560d973809c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560d97380b50 .scope module, "clock_divider" "clock_divider" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 32 "i_pickoff_points";
    .port_info 3 /OUTPUT 4 "o_divided_clk";
P_0x560d97354670 .param/l "COUNTER_WIDTH" 0 3 6, +C4<00000000000000000000000001000000>;
P_0x560d973546b0 .param/l "N" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x560d973546f0 .param/l "PO_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
o0x7f579917f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d9736d070_0 .net "i_clk", 0 0, o0x7f579917f0d8;  0 drivers
o0x7f579917f108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560d9736c310_0 .net "i_pickoff_points", 31 0, o0x7f579917f108;  0 drivers
o0x7f579917f138 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d9736c3b0_0 .net "i_rst_n", 0 0, o0x7f579917f138;  0 drivers
v0x560d97396530_0 .var "o_divided_clk", 3 0;
v0x560d97396610_0 .var "r_divider_counters", 63 0;
S_0x560d97342e80 .scope generate, "gen_clk_divider[0]" "gen_clk_divider[0]" 3 23, 3 23 0, S_0x560d97380b50;
 .timescale -9 -12;
P_0x560d97343060 .param/l "i" 0 3 23, +C4<00>;
v0x560d9736e6b0_0 .var/2s "EndIdx", 31 0;
E_0x560d9737d130/0 .event negedge, v0x560d9736c3b0_0;
E_0x560d9737d130/1 .event posedge, v0x560d9736d070_0;
E_0x560d9737d130 .event/or E_0x560d9737d130/0, E_0x560d9737d130/1;
S_0x560d97395b40 .scope generate, "gen_clk_divider[1]" "gen_clk_divider[1]" 3 23, 3 23 0, S_0x560d97380b50;
 .timescale -9 -12;
P_0x560d97395d60 .param/l "i" 0 3 23, +C4<01>;
v0x560d9736dc90_0 .var/2s "EndIdx", 31 0;
S_0x560d97395e60 .scope generate, "gen_clk_divider[2]" "gen_clk_divider[2]" 3 23, 3 23 0, S_0x560d97380b50;
 .timescale -9 -12;
P_0x560d97396060 .param/l "i" 0 3 23, +C4<010>;
v0x560d9736dd30_0 .var/2s "EndIdx", 31 0;
S_0x560d97396160 .scope generate, "gen_clk_divider[3]" "gen_clk_divider[3]" 3 23, 3 23 0, S_0x560d97380b50;
 .timescale -9 -12;
P_0x560d97396360 .param/l "i" 0 3 23, +C4<011>;
v0x560d9736cfd0_0 .var/2s "EndIdx", 31 0;
S_0x560d97342cf0 .scope module, "iverilog_dump" "iverilog_dump" 4 1;
 .timescale -9 -12;
    .scope S_0x560d97342e80;
T_0 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560d9736e6b0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x560d97342e80;
T_1 ;
    %wait E_0x560d9737d130;
    %load/vec4 v0x560d9736c3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560d97396610_0;
    %load/vec4 v0x560d9736c310_0;
    %load/vec4 v0x560d9736e6b0_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %part/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560d97395b40;
T_2 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x560d9736dc90_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x560d97395b40;
T_3 ;
    %wait E_0x560d9737d130;
    %load/vec4 v0x560d9736c3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560d97396610_0;
    %load/vec4 v0x560d9736c310_0;
    %load/vec4 v0x560d9736dc90_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %part/u 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560d97395e60;
T_4 ;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x560d9736dd30_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x560d97395e60;
T_5 ;
    %wait E_0x560d9737d130;
    %load/vec4 v0x560d9736c3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560d97396610_0;
    %load/vec4 v0x560d9736c310_0;
    %load/vec4 v0x560d9736dd30_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %part/u 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560d97396160;
T_6 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560d9736cfd0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x560d97396160;
T_7 ;
    %wait E_0x560d9737d130;
    %load/vec4 v0x560d9736c3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560d97396610_0;
    %load/vec4 v0x560d9736c310_0;
    %load/vec4 v0x560d9736cfd0_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %part/u 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560d97396530_0, 4, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560d97380b50;
T_8 ;
    %wait E_0x560d9737d130;
    %load/vec4 v0x560d9736c3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560d97396610_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560d97396610_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x560d97396610_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560d97380b50;
T_9 ;
    %vpi_call/w 3 34 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560d97380b50 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x560d97342cf0;
T_10 ;
    %vpi_call/w 4 3 "$dumpfile", "clock_divider.fst" {0 0 0};
    %vpi_call/w 4 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560d97380b50 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/sean/github/RTLDesignSherpa/rtl/common/clock_divider.sv";
    "/home/sean/github/RTLDesignSherpa/val/unit/local_sim_build/test_clock_divider-width0/iverilog_dump.v";
