{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672912749619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672912749620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 10:59:09 2023 " "Processing started: Thu Jan  5 10:59:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672912749620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912749620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_agh -c proj_agh " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_agh -c proj_agh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912749620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672912750002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672912750002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/proj_agh.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/proj_agh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_agh " "Found entity 1: proj_agh" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/power_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/power_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 power_ctrl " "Found entity 1: power_ctrl" {  } { { "rtl/power_ctrl.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/power_ctrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IP ip ctrl.sv(24) " "Verilog HDL Declaration information at ctrl.sv(24): object \"IP\" differs only in case from object \"ip\" in the same scope" {  } { { "rtl/ctrl.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/ctrl.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672912759253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "rtl/ctrl.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/ctrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fadd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "rtl/fadd.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/fadd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adder_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adder_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gen " "Found entity 1: adder_gen" {  } { { "rtl/adder_gen.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/adder_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "rtl/mul.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/mul.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_pll/gen_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_pll/gen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll " "Found entity 1: gen_pll" {  } { { "ip/gen_pll/gen_pll.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_pll/gen_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_pll/gen_pll/gen_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_pll/gen_pll/gen_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll_0002 " "Found entity 1: gen_pll_0002" {  } { { "ip/gen_pll/gen_pll/gen_pll_0002.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_pll/gen_pll/gen_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_rom/gen_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_rom/gen_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_rom " "Found entity 1: gen_rom" {  } { { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_ram/gen_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_ram/gen_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ram " "Found entity 1: gen_ram" {  } { { "ip/gen_ram/gen_ram.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram/gen_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_ram_c/gen_ram_c.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_ram_c/gen_ram_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ram_C " "Found entity 1: gen_ram_C" {  } { { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_clk proj_agh.sv(200) " "Verilog HDL Implicit Net warning at proj_agh.sv(200): created implicit net for \"ctrl_clk\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_agh " "Elaborating entity \"proj_agh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672912759322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_ctrl power_ctrl:INST_POWER_CTRL " "Elaborating entity \"power_ctrl\" for hierarchy \"power_ctrl:INST_POWER_CTRL\"" {  } { { "rtl/proj_agh.sv" "INST_POWER_CTRL" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll " "Elaborating entity \"gen_pll\" for hierarchy \"power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\"" {  } { { "rtl/power_ctrl.sv" "ints_pll" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/power_ctrl.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll_0002 power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst " "Elaborating entity \"gen_pll_0002\" for hierarchy \"power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\"" {  } { { "ip/gen_pll/gen_pll.v" "gen_pll_inst" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_pll/gen_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/gen_pll/gen_pll/gen_pll_0002.v" "altera_pll_i" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_pll/gen_pll/gen_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1672912759352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/gen_pll/gen_pll/gen_pll_0002.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_pll/gen_pll/gen_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"power_ctrl:INST_POWER_CTRL\|gen_pll:ints_pll\|gen_pll_0002:gen_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759352 ""}  } { { "ip/gen_pll/gen_pll/gen_pll_0002.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_pll/gen_pll/gen_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672912759352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_rom gen_rom:INST_ROM " "Elaborating entity \"gen_rom\" for hierarchy \"gen_rom:INST_ROM\"" {  } { { "rtl/proj_agh.sv" "INST_ROM" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gen_rom:INST_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\"" {  } { { "ip/gen_rom/gen_rom.v" "altsyncram_component" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gen_rom:INST_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\"" {  } { { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gen_rom:INST_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759397 ""}  } { { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672912759397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pof1 " "Found entity 1: altsyncram_pof1" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pof1 gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated " "Elaborating entity \"altsyncram_pof1\" for hierarchy \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ram gen_ram:INST_RAM_DATA_A " "Elaborating entity \"gen_ram\" for hierarchy \"gen_ram:INST_RAM_DATA_A\"" {  } { { "rtl/proj_agh.sv" "INST_RAM_DATA_A" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component\"" {  } { { "ip/gen_ram/gen_ram.v" "altsyncram_component" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram/gen_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component\"" {  } { { "ip/gen_ram/gen_ram.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram/gen_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component " "Instantiated megafunction \"gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759454 ""}  } { { "ip/gen_ram/gen_ram.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram/gen_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672912759454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0o1 " "Found entity 1: altsyncram_r0o1" {  } { { "db/altsyncram_r0o1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_r0o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0o1 gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component\|altsyncram_r0o1:auto_generated " "Elaborating entity \"altsyncram_r0o1\" for hierarchy \"gen_ram:INST_RAM_DATA_A\|altsyncram:altsyncram_component\|altsyncram_r0o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ram_C gen_ram_C:INST_RAM_DATA_C " "Elaborating entity \"gen_ram_C\" for hierarchy \"gen_ram_C:INST_RAM_DATA_C\"" {  } { { "rtl/proj_agh.sv" "INST_RAM_DATA_C" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\"" {  } { { "ip/gen_ram_C/gen_ram_C.v" "altsyncram_component" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\"" {  } { { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component " "Instantiated megafunction \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759540 ""}  } { { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672912759540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29m1 " "Found entity 1: altsyncram_29m1" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29m1 gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated " "Elaborating entity \"altsyncram_29m1\" for hierarchy \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:INST_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:INST_ALU\"" {  } { { "rtl/proj_agh.sv" "INST_ALU" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_gen alu:INST_ALU\|adder_gen:inst_adder " "Elaborating entity \"adder_gen\" for hierarchy \"alu:INST_ALU\|adder_gen:inst_adder\"" {  } { { "rtl/alu.sv" "inst_adder" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd alu:INST_ALU\|adder_gen:inst_adder\|fadd:fadd_generate\[0\].inst_GEN " "Elaborating entity \"fadd\" for hierarchy \"alu:INST_ALU\|adder_gen:inst_adder\|fadd:fadd_generate\[0\].inst_GEN\"" {  } { { "rtl/adder_gen.sv" "fadd_generate\[0\].inst_GEN" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/adder_gen.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul alu:INST_ALU\|mul:mul_inst " "Elaborating entity \"mul\" for hierarchy \"alu:INST_ALU\|mul:mul_inst\"" {  } { { "rtl/alu.sv" "mul_inst" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component\"" {  } { { "rtl/mul.sv" "lpm_mult_component" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/mul.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component\"" {  } { { "rtl/mul.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/mul.sv" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672912759624 ""}  } { { "rtl/mul.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/mul.sv" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672912759624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b8n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b8n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b8n " "Found entity 1: mult_b8n" {  } { { "db/mult_b8n.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/mult_b8n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672912759659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912759659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_b8n alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component\|mult_b8n:auto_generated " "Elaborating entity \"mult_b8n\" for hierarchy \"alu:INST_ALU\|mul:mul_inst\|lpm_mult:lpm_mult_component\|mult_b8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:INST_CTRL " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:INST_CTRL\"" {  } { { "rtl/proj_agh.sv" "INST_CTRL" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912759662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ctrl.sv(41) " "Verilog HDL assignment warning at ctrl.sv(41): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ctrl.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/ctrl.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672912759662 "|proj_agh|ctrl:INST_CTRL"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[0\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[1\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[2\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[3\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[4\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[5\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[6\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[7\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[8\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[9\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[10\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[11\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[12\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[13\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[14\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[15\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[16\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[17\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[18\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[19\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[20\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[21\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[22\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[23\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[24\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[25\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[26\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[27\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[28\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[29\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[30\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[31\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[32\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[33\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[34\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[35\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[36\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[37\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[38\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[39\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[40\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[41\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[42\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[43\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[44\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[45\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[46\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[47\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[48\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[49\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[50\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[51\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[52\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[53\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[54\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[55\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[56\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[57\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[58\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[59\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[60\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[61\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[62\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[63\] " "Synthesized away node \"gen_ram_C:INST_RAM_DATA_C\|altsyncram:altsyncram_component\|altsyncram_29m1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_29m1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_29m1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_ram_C/gen_ram_C.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 89 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 253 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_ram_C:INST_RAM_DATA_C|altsyncram:altsyncram_component|altsyncram_29m1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[5\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[6\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[7\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[13\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[14\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[15\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[16\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[17\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[18\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[19\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[20\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[21\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[22\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[23\] " "Synthesized away node \"gen_rom:INST_ROM\|altsyncram:altsyncram_component\|altsyncram_pof1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_pof1.tdf" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/db/altsyncram_pof1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/gen_rom/gen_rom.v" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/ip/gen_rom/gen_rom.v" 85 0 0 } } { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 212 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912759788 "|proj_agh|gen_rom:INST_ROM|altsyncram:altsyncram_component|altsyncram_pof1:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1672912759788 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1672912759788 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672912760192 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1672912760207 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1672912760207 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1672912760208 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1672912760208 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[32\] GND pin " "The pin \"GPIO_0\[32\]\" is fed by GND" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1672912760209 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1672912760209 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[34\] GND pin " "The pin \"GPIO_0\[34\]\" is fed by GND" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1672912760209 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] GND pin " "The pin \"GPIO_0\[35\]\" is fed by GND" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1672912760209 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1672912760209 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760253 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672912760253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672912760328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Downloads/proj_agh.zip/output_files/proj_agh.map.smsg " "Generated suppressed messages file C:/Users/Student/Downloads/proj_agh.zip/output_files/proj_agh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912760637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672912760814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672912760814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760937 "|proj_agh|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760937 "|proj_agh|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760937 "|proj_agh|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760937 "|proj_agh|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760937 "|proj_agh|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/proj_agh.sv" "" { Text "C:/Users/Student/Downloads/proj_agh.zip/rtl/proj_agh.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672912760937 "|proj_agh|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672912760937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "745 " "Implemented 745 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672912760938 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672912760938 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1672912760938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "579 " "Implemented 579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672912760938 ""} { "Info" "ICUT_CUT_TM_RAMS" "82 " "Implemented 82 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1672912760938 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1672912760938 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1672912760938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672912760938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672912760965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 10:59:20 2023 " "Processing ended: Thu Jan  5 10:59:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672912760965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672912760965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672912760965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672912760965 ""}
